

================================================================
== Vitis HLS Report for 'modp_NTT2_ext_1'
================================================================
* Date:           Mon Mar  4 11:08:46 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  47.294 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1231_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_1236_2    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_1244_3  |        ?|        ?|         3|          -|          -|     ?|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 3 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p0i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p0i"   --->   Operation 10 'read' 'p0i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p"   --->   Operation 11 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn"   --->   Operation 12 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gm_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %gm"   --->   Operation 13 'read' 'gm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stride_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %stride"   --->   Operation 14 'read' 'stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %a"   --->   Operation 15 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stride_cast2 = zext i8 %stride_read"   --->   Operation 16 'zext' 'stride_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p0i_cast = zext i31 %p0i_read"   --->   Operation 17 'zext' 'p0i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i25 %p_read"   --->   Operation 18 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_cast_cast_cast_cast = zext i31 %p_cast_cast_cast"   --->   Operation 19 'zext' 'p_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stride_cast = zext i8 %stride_read"   --->   Operation 20 'zext' 'stride_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 21 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 22 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln1226 = icmp_eq  i32 %logn_read, i32 0" [../FalconHLS/code_hls/keygen.c:1226]   --->   Operation 23 'icmp' 'icmp_ln1226' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln1226 = br i1 %icmp_ln1226, void %if.end, void %cleanup.cont" [../FalconHLS/code_hls/keygen.c:1226]   --->   Operation 24 'br' 'br_ln1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 25 'alloca' 't' <Predicate = (!icmp_ln1226)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 26 'alloca' 'm' <Predicate = (!icmp_ln1226)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1229 = zext i32 %logn_read" [../FalconHLS/code_hls/keygen.c:1229]   --->   Operation 27 'zext' 'zext_ln1229' <Predicate = (!icmp_ln1226)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln1229" [../FalconHLS/code_hls/keygen.c:1229]   --->   Operation 28 'shl' 'n' <Predicate = (!icmp_ln1226)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln1231 = store i64 1, i64 %m" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 29 'store' 'store_ln1231' <Predicate = (!icmp_ln1226)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln1231 = store i64 %n, i64 %t" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 30 'store' 'store_ln1231' <Predicate = (!icmp_ln1226)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln1231 = br void %for.cond" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 31 'br' 'br_ln1231' <Predicate = (!icmp_ln1226)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%m_11 = load i64 %m" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 32 'load' 'm_11' <Predicate = (!icmp_ln1226)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.77ns)   --->   "%icmp_ln1231 = icmp_ult  i64 %m_11, i64 %n" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 33 'icmp' 'icmp_ln1231' <Predicate = (!icmp_ln1226)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1231 = br i1 %icmp_ln1231, void %cleanup.cont.loopexit, void %VITIS_LOOP_1236_2" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 34 'br' 'br_ln1231' <Predicate = (!icmp_ln1226)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%t_load = load i64 %t" [../FalconHLS/code_hls/keygen.c:1235]   --->   Operation 35 'load' 't_load' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln1235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_98" [../FalconHLS/code_hls/keygen.c:1235]   --->   Operation 36 'specloopname' 'specloopname_ln1235' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ht = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %t_load, i32 1, i32 63" [../FalconHLS/code_hls/keygen.c:1235]   --->   Operation 37 'partselect' 'ht' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1235 = zext i63 %ht" [../FalconHLS/code_hls/keygen.c:1235]   --->   Operation 38 'zext' 'zext_ln1235' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1233_1 = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %t_load, i32 1, i32 13" [../FalconHLS/code_hls/keygen.c:1233]   --->   Operation 39 'partselect' 'trunc_ln1233_1' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1241 = trunc i64 %m_11" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 40 'trunc' 'trunc_ln1241' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln1236 = br void %VITIS_LOOP_1244_3" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 41 'br' 'br_ln1236' <Predicate = (!icmp_ln1226 & icmp_ln1231)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln1226 & !icmp_ln1231)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln1255 = ret" [../FalconHLS/code_hls/keygen.c:1255]   --->   Operation 43 'ret' 'ret_ln1255' <Predicate = (!icmp_ln1231) | (icmp_ln1226)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.36>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%v1 = phi i64 0, void %VITIS_LOOP_1236_2, i64 %v1_3, void %for.inc14.loopexit"   --->   Operation 44 'phi' 'v1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%u_07 = phi i64 0, void %VITIS_LOOP_1236_2, i64 %u, void %for.inc14.loopexit"   --->   Operation 45 'phi' 'u_07' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.77ns)   --->   "%icmp_ln1236 = icmp_eq  i64 %u_07, i64 %m_11" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 46 'icmp' 'icmp_ln1236' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (3.52ns)   --->   "%u = add i64 %u_07, i64 1" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 47 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1236 = br i1 %icmp_ln1236, void %VITIS_LOOP_1244_3.split, void %for.inc18.loopexit" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 48 'br' 'br_ln1236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1241_1 = trunc i64 %u_07" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 49 'trunc' 'trunc_ln1241_1' <Predicate = (!icmp_ln1236)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.67ns)   --->   "%add_ln1241 = add i13 %trunc_ln1241_1, i13 %trunc_ln1241" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 50 'add' 'add_ln1241' <Predicate = (!icmp_ln1236)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1241, i2 0" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1236)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.94ns)   --->   "%add_ln1241_1 = add i15 %shl_ln, i15 %gm_read" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 52 'add' 'add_ln1241_1' <Predicate = (!icmp_ln1236)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1241_1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 53 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1236)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1236 = trunc i64 %v1" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 54 'trunc' 'trunc_ln1236' <Predicate = (!icmp_ln1236)> <Delay = 0.00>
ST_3 : Operation 55 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1242]   --->   Operation 55 'mul' 'mul_ln1242' <Predicate = (!icmp_ln1236)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (1.67ns)   --->   "%add_ln1243 = add i13 %trunc_ln1236, i13 %trunc_ln1233_1" [../FalconHLS/code_hls/keygen.c:1243]   --->   Operation 56 'add' 'add_ln1243' <Predicate = (!icmp_ln1236)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1243]   --->   Operation 57 'mul' 'mul_ln1243' <Predicate = (!icmp_ln1236)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%m_12 = shl i64 %m_11, i64 1" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 58 'shl' 'm_12' <Predicate = (icmp_ln1236)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln1231 = store i64 %m_12, i64 %m" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 59 'store' 'store_ln1231' <Predicate = (icmp_ln1236)> <Delay = 1.58>
ST_3 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln1231 = store i64 %zext_ln1235, i64 %t" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 60 'store' 'store_ln1231' <Predicate = (icmp_ln1236)> <Delay = 1.58>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1231 = br void %for.cond" [../FalconHLS/code_hls/keygen.c:1231]   --->   Operation 61 'br' 'br_ln1231' <Predicate = (icmp_ln1236)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 62 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1242]   --->   Operation 62 'mul' 'mul_ln1242' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1243]   --->   Operation 63 'mul' 'mul_ln1243' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1241 = zext i13 %lshr_ln" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 64 'zext' 'zext_ln1241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1241" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 65 'getelementptr' 'vla18_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (3.25ns)   --->   "%s = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 66 'load' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 67 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1242]   --->   Operation 67 'mul' 'mul_ln1242' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1243]   --->   Operation 68 'mul' 'mul_ln1243' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln1233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97" [../FalconHLS/code_hls/keygen.c:1233]   --->   Operation 69 'specloopname' 'specloopname_ln1233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/2] (3.25ns)   --->   "%s = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:1241]   --->   Operation 70 'load' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 71 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1242]   --->   Operation 71 'mul' 'mul_ln1242' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 72 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1243]   --->   Operation 72 'mul' 'mul_ln1243' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln1244 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 73 'br' 'br_ln1244' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 6.87>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%v_03 = phi i63 0, void %VITIS_LOOP_1244_3.split, i63 %v, void %for.inc.split"   --->   Operation 74 'phi' 'v_03' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%idx = phi i64 0, void %VITIS_LOOP_1244_3.split, i64 %add_ln1244_1, void %for.inc.split" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 75 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.78ns)   --->   "%icmp_ln1244 = icmp_eq  i63 %v_03, i63 %ht" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 76 'icmp' 'icmp_ln1244' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (3.49ns)   --->   "%v = add i63 %v_03, i63 1" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 77 'add' 'v' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln1244 = br i1 %icmp_ln1244, void %for.inc.split, void %for.inc14.loopexit" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 78 'br' 'br_ln1244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1244 = trunc i64 %idx" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 79 'trunc' 'trunc_ln1244' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.67ns)   --->   "%add_ln1238 = add i13 %trunc_ln1244, i13 %mul_ln1242" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 80 'add' 'add_ln1238' <Predicate = (!icmp_ln1244)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln68 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1238, i2 0" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 81 'bitconcatenate' 'shl_ln68' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.94ns)   --->   "%r1 = add i15 %shl_ln68, i15 %a_read" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 82 'add' 'r1' <Predicate = (!icmp_ln1244)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (1.67ns)   --->   "%add_ln1238_2 = add i13 %trunc_ln1244, i13 %mul_ln1243" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 83 'add' 'add_ln1238_2' <Predicate = (!icmp_ln1244)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1238_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1238_2, i2 0" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 84 'bitconcatenate' 'shl_ln1238_1' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.94ns)   --->   "%r2 = add i15 %shl_ln1238_1, i15 %a_read" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 85 'add' 'r2' <Predicate = (!icmp_ln1244)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln66 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1247]   --->   Operation 86 'partselect' 'lshr_ln66' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1247 = zext i13 %lshr_ln66" [../FalconHLS/code_hls/keygen.c:1247]   --->   Operation 87 'zext' 'zext_ln1247' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%vla18_addr_318 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1247" [../FalconHLS/code_hls/keygen.c:1247]   --->   Operation 88 'getelementptr' 'vla18_addr_318' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (3.25ns)   --->   "%x = load i13 %vla18_addr_318" [../FalconHLS/code_hls/keygen.c:1247]   --->   Operation 89 'load' 'x' <Predicate = (!icmp_ln1244)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln67 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r2, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1248]   --->   Operation 90 'partselect' 'lshr_ln67' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1248 = zext i13 %lshr_ln67" [../FalconHLS/code_hls/keygen.c:1248]   --->   Operation 91 'zext' 'zext_ln1248' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%vla18_addr_319 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1248" [../FalconHLS/code_hls/keygen.c:1248]   --->   Operation 92 'getelementptr' 'vla18_addr_319' <Predicate = (!icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr_319" [../FalconHLS/code_hls/keygen.c:1248]   --->   Operation 93 'load' 'vla18_load' <Predicate = (!icmp_ln1244)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 94 [1/1] (3.52ns)   --->   "%add_ln1244_1 = add i64 %idx, i64 %stride_cast2" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 94 'add' 'add_ln1244_1' <Predicate = (!icmp_ln1244)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%t_load_5 = load i64 %t" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 95 'load' 't_load_5' <Predicate = (icmp_ln1244)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (3.52ns)   --->   "%v1_3 = add i64 %t_load_5, i64 %v1" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 96 'add' 'v1_3' <Predicate = (icmp_ln1244)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln1236 = br void %VITIS_LOOP_1244_3" [../FalconHLS/code_hls/keygen.c:1236]   --->   Operation 97 'br' 'br_ln1236' <Predicate = (icmp_ln1244)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 47.2>
ST_8 : Operation 98 [1/2] (3.25ns)   --->   "%x = load i13 %vla18_addr_318" [../FalconHLS/code_hls/keygen.c:1247]   --->   Operation 98 'load' 'x' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 99 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr_319" [../FalconHLS/code_hls/keygen.c:1248]   --->   Operation 99 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 100 [1/1] (33.8ns)   --->   "%y = call i32 @modp_montymul, i32 %vla18_load, i32 %s, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:1248]   --->   Operation 100 'call' 'y' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln685 = sub i32 %x, i32 %p_cast_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 101 'sub' 'sub_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln685 = add i32 %y, i32 %sub_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 102 'add' 'add_ln685' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_15)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685, i32 31" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 103 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_15)   --->   "%select_ln685 = select i1 %tmp, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 104 'select' 'select_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_15)   --->   "%and_ln685 = and i25 %select_ln685, i25 %p_read" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 105 'and' 'and_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_15)   --->   "%sext_ln685 = sext i25 %and_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 106 'sext' 'sext_ln685' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_15)   --->   "%zext_ln685 = zext i31 %sext_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 107 'zext' 'zext_ln685' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln685_15 = add i32 %zext_ln685, i32 %add_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 108 'add' 'add_ln685_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln1249 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_318, i32 %add_ln685_15, i4 15" [../FalconHLS/code_hls/keygen.c:1249]   --->   Operation 109 'store' 'store_ln1249' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 110 [1/1] (2.55ns)   --->   "%sub_ln697 = sub i32 %x, i32 %y" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 110 'sub' 'sub_ln697' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 111 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%select_ln697 = select i1 %tmp_194, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 112 'select' 'select_ln697' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%and_ln697 = and i25 %select_ln697, i25 %p_read" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 113 'and' 'and_ln697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%sext_ln697 = sext i25 %and_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 114 'sext' 'sext_ln697' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%zext_ln697 = zext i31 %sext_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 115 'zext' 'zext_ln697' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln697 = add i32 %zext_ln697, i32 %sub_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 116 'add' 'add_ln697' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln1238 = specloopname void @_ssdm_op_SpecLoopName, void @empty_96" [../FalconHLS/code_hls/keygen.c:1238]   --->   Operation 117 'specloopname' 'specloopname_ln1238' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln1250 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_319, i32 %add_ln697, i4 15" [../FalconHLS/code_hls/keygen.c:1250]   --->   Operation 118 'store' 'store_ln1250' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln1244 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:1244]   --->   Operation 119 'br' 'br_ln1244' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 6.01ns
The critical path consists of the following:
	wire read operation ('logn') on port 'logn' [10]  (0 ns)
	'shl' operation ('n', ../FalconHLS/code_hls/keygen.c:1229) [27]  (4.42 ns)
	'store' operation ('store_ln1231', ../FalconHLS/code_hls/keygen.c:1231) of variable 'n', ../FalconHLS/code_hls/keygen.c:1229 on local variable 't' [29]  (1.59 ns)

 <State 2>: 2.78ns
The critical path consists of the following:
	'load' operation ('m', ../FalconHLS/code_hls/keygen.c:1231) on local variable 'm' [32]  (0 ns)
	'icmp' operation ('icmp_ln1231', ../FalconHLS/code_hls/keygen.c:1231) [33]  (2.78 ns)

 <State 3>: 4.36ns
The critical path consists of the following:
	'phi' operation ('v1') with incoming values : ('v1', ../FalconHLS/code_hls/keygen.c:1236) [44]  (0 ns)
	'add' operation ('add_ln1243', ../FalconHLS/code_hls/keygen.c:1243) [61]  (1.68 ns)
	'mul' operation of DSP[62] ('mul_ln1243', ../FalconHLS/code_hls/keygen.c:1243) [62]  (2.15 ns)
	blocking operation 0.534 ns on control path)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[60] ('mul_ln1242', ../FalconHLS/code_hls/keygen.c:1242) [60]  (2.15 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('vla18_addr', ../FalconHLS/code_hls/keygen.c:1241) [57]  (0 ns)
	'load' operation ('s', ../FalconHLS/code_hls/keygen.c:1241) on array 'vla18' [58]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('s', ../FalconHLS/code_hls/keygen.c:1241) on array 'vla18' [58]  (3.25 ns)

 <State 7>: 6.88ns
The critical path consists of the following:
	'phi' operation ('idx', ../FalconHLS/code_hls/keygen.c:1244) with incoming values : ('add_ln1244_1', ../FalconHLS/code_hls/keygen.c:1244) [66]  (0 ns)
	'add' operation ('add_ln1238', ../FalconHLS/code_hls/keygen.c:1238) [73]  (1.68 ns)
	'add' operation ('r1', ../FalconHLS/code_hls/keygen.c:1238) [75]  (1.94 ns)
	'getelementptr' operation ('vla18_addr_318', ../FalconHLS/code_hls/keygen.c:1247) [81]  (0 ns)
	'load' operation ('x', ../FalconHLS/code_hls/keygen.c:1247) on array 'vla18' [82]  (3.25 ns)

 <State 8>: 47.3ns
The critical path consists of the following:
	'load' operation ('vla18_load', ../FalconHLS/code_hls/keygen.c:1248) on array 'vla18' [86]  (3.25 ns)
	'call' operation ('y', ../FalconHLS/code_hls/keygen.c:1248) to 'modp_montymul' [87]  (33.9 ns)
	'add' operation ('add_ln685', ../FalconHLS/code_hls/keygen.c:685) [89]  (4.37 ns)
	'add' operation ('add_ln685_15', ../FalconHLS/code_hls/keygen.c:685) [95]  (2.55 ns)
	'store' operation ('store_ln1249', ../FalconHLS/code_hls/keygen.c:1249) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [96]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln1250', ../FalconHLS/code_hls/keygen.c:1250) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [104]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
