

================================================================
== Vitis HLS Report for 'store_tile_mm_Pipeline_Out_writex'
================================================================
* Date:           Tue Oct 21 15:32:43 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Out_writey_Out_writex  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     394|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     216|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     216|     525|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln344_1_fu_429_p2             |         +|   0|  0|  29|          22|          22|
    |add_ln344_2_fu_439_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln344_3_fu_294_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln344_fu_303_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln347_fu_470_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln350_1_fu_459_p2             |         +|   0|  0|  16|          15|          15|
    |add_ln350_fu_341_p2               |         +|   0|  0|  16|           9|           9|
    |empty_fu_252_p2                   |         +|   0|  0|  17|          10|          10|
    |p_mid1_fu_381_p2                  |         +|   0|  0|  17|          10|          10|
    |empty_95_fu_282_p2                |         -|   0|  0|  28|          21|          21|
    |p_mid17_fu_411_p2                 |         -|   0|  0|  28|          21|          21|
    |sub_ln350_fu_371_p2               |         -|   0|  0|  16|          15|          15|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7  |       and|   0|  0|   2|           1|           1|
    |ap_condition_472                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln344_fu_288_p2              |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln347_1_fu_476_p2            |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln347_fu_309_p2              |      icmp|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |or_ln344_fu_315_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln344_1_fu_329_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln344_2_fu_417_p3          |    select|   0|  0|  20|           1|          21|
    |select_ln344_fu_321_p3            |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 394|         261|         260|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_x_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_y_1                  |   9|          2|    8|         16|
    |gmem_out_blk_n_AW                     |   9|          2|    1|          2|
    |gmem_out_blk_n_B                      |   9|          2|    1|          2|
    |gmem_out_blk_n_W                      |   9|          2|    1|          2|
    |indvar_flatten_fu_118                 |   9|          2|   16|         32|
    |x_fu_110                              |   9|          2|    8|         16|
    |y_fu_114                              |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  99|         22|   69|        138|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |icmp_ln344_reg_543                |   1|   0|    1|          0|
    |icmp_ln347_1_reg_561              |   1|   0|    1|          0|
    |indvar_flatten_fu_118             |  16|   0|   16|          0|
    |or_ln344_reg_547                  |   1|   0|    1|          0|
    |outbuf_load_reg_565               |  32|   0|   32|          0|
    |sext_ln347_mid2_v_reg_551         |  62|   0|   62|          0|
    |x_fu_110                          |   8|   0|    8|          0|
    |y_fu_114                          |   8|   0|    8|          0|
    |zext_ln344_2_cast_reg_538         |   8|   0|   32|         24|
    |icmp_ln347_1_reg_561              |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 216|  32|  177|         24|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|m_axi_gmem_out_AWVALID   |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWREADY   |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWADDR    |  out|   64|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWID      |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWLEN     |  out|   32|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE    |  out|    3|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWBURST   |  out|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK    |  out|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE   |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWPROT    |  out|    3|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWQOS     |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWREGION  |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWUSER    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WVALID    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WREADY    |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WDATA     |  out|   32|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WSTRB     |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WLAST     |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WID       |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WUSER     |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARVALID   |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARREADY   |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARADDR    |  out|   64|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARID      |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARLEN     |  out|   32|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE    |  out|    3|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARBURST   |  out|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK    |  out|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE   |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARPROT    |  out|    3|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARQOS     |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARREGION  |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARUSER    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RVALID    |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RREADY    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RDATA     |   in|   32|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RLAST     |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RID       |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM  |   in|    9|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RUSER     |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RRESP     |   in|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BVALID    |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BREADY    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BRESP     |   in|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BID       |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BUSER     |   in|    1|       m_axi|                           gmem_out|       pointer|
|zext_ln344               |   in|    9|     ap_none|                         zext_ln344|        scalar|
|bound                    |   in|   16|     ap_none|                              bound|        scalar|
|tw_eff                   |   in|    8|     ap_none|                             tw_eff|        scalar|
|zext_ln344_2             |   in|    8|     ap_none|                       zext_ln344_2|        scalar|
|select_ln350             |   in|    6|     ap_none|                       select_ln350|        scalar|
|zext_ln344_1             |   in|   11|     ap_none|                       zext_ln344_1|        scalar|
|out_r                    |   in|   64|     ap_none|                              out_r|        scalar|
|outbuf_address0          |  out|   15|   ap_memory|                             outbuf|         array|
|outbuf_ce0               |  out|    1|   ap_memory|                             outbuf|         array|
|outbuf_q0                |   in|   32|   ap_memory|                             outbuf|         array|
+-------------------------+-----+-----+------------+-----------------------------------+--------------+

