{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 10 17:10:07 2018 " "Info: Processing started: Sat Nov 10 17:10:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SVkostka -c SVkostka " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SVkostka -c SVkostka" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "kostka.sv(22) " "Warning (10268): Verilog HDL information at kostka.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kostka.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file kostka.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SVkostka " "Info: Found entity 1: SVkostka" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SVkostka " "Info: Elaborating entity \"SVkostka\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 7 kostka.sv(14) " "Warning (10230): Verilog HDL assignment warning at kostka.sv(14): truncated value with size 56 to match size of target (7)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "button kostka.sv(27) " "Warning (10235): Verilog HDL Always Construct warning at kostka.sv(27): variable \"button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "button kostka.sv(38) " "Warning (10235): Verilog HDL Always Construct warning at kostka.sv(38): variable \"button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "button kostka.sv(49) " "Warning (10235): Verilog HDL Always Construct warning at kostka.sv(49): variable \"button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "button kostka.sv(60) " "Warning (10235): Verilog HDL Always Construct warning at kostka.sv(60): variable \"button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "button kostka.sv(71) " "Warning (10235): Verilog HDL Always Construct warning at kostka.sv(71): variable \"button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "button kostka.sv(82) " "Warning (10235): Verilog HDL Always Construct warning at kostka.sv(82): variable \"button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg kostka.sv(22) " "Warning (10240): Verilog HDL Always Construct warning at kostka.sv(22): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "st_next kostka.sv(22) " "Warning (10240): Verilog HDL Always Construct warning at kostka.sv(22): inferring latch(es) for variable \"st_next\", which holds its previous value in one or more paths through the always construct" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k6 kostka.sv(22) " "Info (10041): Inferred latch for \"st_next.k6\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k5 kostka.sv(22) " "Info (10041): Inferred latch for \"st_next.k5\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k4 kostka.sv(22) " "Info (10041): Inferred latch for \"st_next.k4\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k3 kostka.sv(22) " "Info (10041): Inferred latch for \"st_next.k3\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k2 kostka.sv(22) " "Info (10041): Inferred latch for \"st_next.k2\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k1 kostka.sv(22) " "Info (10041): Inferred latch for \"st_next.k1\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] kostka.sv(22) " "Info (10041): Inferred latch for \"seg\[0\]\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] kostka.sv(22) " "Info (10041): Inferred latch for \"seg\[1\]\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] kostka.sv(22) " "Info (10041): Inferred latch for \"seg\[2\]\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] kostka.sv(22) " "Info (10041): Inferred latch for \"seg\[3\]\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] kostka.sv(22) " "Info (10041): Inferred latch for \"seg\[4\]\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] kostka.sv(22) " "Info (10041): Inferred latch for \"seg\[5\]\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] kostka.sv(22) " "Info (10041): Inferred latch for \"seg\[6\]\" at kostka.sv(22)" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "seg\[3\]\$latch seg\[0\]\$latch " "Info: Duplicate LATCH primitive \"seg\[3\]\$latch\" merged with LATCH primitive \"seg\[0\]\$latch\"" {  } { { "kostka.sv" "" { Text "C:/altera/90sp2/SV/kostka.sv" 22 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "st_now~11 " "Info: Register \"st_now~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "st_now~12 " "Info: Register \"st_now~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "st_now~13 " "Info: Register \"st_now~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Info: Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Info: Implemented 22 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90sp2/SV/SVkostka.map.smsg " "Info: Generated suppressed messages file C:/altera/90sp2/SV/SVkostka.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 10 17:10:08 2018 " "Info: Processing ended: Sat Nov 10 17:10:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
