$date
	Mon Mar  5 23:40:57 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FIFO_TB $end
$scope module uut $end
$var wire 3 ! datin [2:0] $end
$var wire 1 " rclk $end
$var wire 1 # rd $end
$var wire 1 $ rst $end
$var wire 1 % wclk $end
$var wire 1 & wr $end
$var reg 3 ' cont [2:0] $end
$var reg 3 ( contr [2:0] $end
$var reg 3 ) contw [2:0] $end
$var reg 1 * dato $end
$var reg 3 + datout [2:0] $end
$var reg 1 , empy $end
$var reg 1 - full $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
bx +
1*
b1 )
b0 (
b1 '
1&
1%
x$
x#
0"
b10 !
$end
#2
0%
#4
b10 )
b10 '
1%
b110 !
#6
0%
#8
b11 )
b11 '
1%
b100 !
#10
0%
#12
b100 )
b100 '
1%
b1 !
#14
0%
#16
1-
0*
b0 )
b101 '
1%
b111 !
#18
0%
#20
1%
b100 !
#22
0-
1*
b1 (
b100 '
b10 +
1"
1#
0&
0%
#24
0"
#26
b10 (
b11 '
b110 +
1"
#28
0"
#30
b11 (
b10 '
b100 +
1"
#32
0"
#34
b1 )
b11 '
1%
b1 !
1&
#36
0%
#38
b10 )
b100 '
1%
b101 !
#40
0%
#42
1-
0*
b11 )
b101 '
1%
b110 !
#44
0&
0%
#46
0-
1*
b100 (
b100 '
b1 +
1"
#48
0"
#50
b0 (
b11 '
b111 +
1"
#52
0"
#54
b1 (
b10 '
b1 +
1"
#56
0"
#58
b10 (
b1 '
b101 +
1"
#60
0"
#62
0*
1,
b11 (
b0 '
b110 +
1"
#64
0"
#66
0#
#20000
