Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct 16 13:44:39 2022
| Host         : DESKTOP-2FOCHV5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 160 register/latch pins with no clock driven by root clock pin: sigma/start_mat_mul_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4904 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.155        0.000                      0                12213        0.054        0.000                      0                12213        3.000        0.000                       0                  4831  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 6.250}      12.500          80.000          
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 6.250}      12.500          80.000          
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.155        0.000                      0                11399        0.131        0.000                      0                11399        5.750        0.000                       0                  4827  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.156        0.000                      0                11399        0.131        0.000                      0                11399        5.750        0.000                       0                  4827  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.155        0.000                      0                11399        0.054        0.000                      0                11399  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.155        0.000                      0                11399        0.054        0.000                      0                11399  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk          6.549        0.000                      0                  814        0.711        0.000                      0                  814  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk          6.549        0.000                      0                  814        0.634        0.000                      0                  814  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1        6.549        0.000                      0                  814        0.634        0.000                      0                  814  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1        6.550        0.000                      0                  814        0.711        0.000                      0                  814  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 4.599ns (37.646%)  route 7.617ns (62.354%))
  Logic Levels:           20  (CARRY4=7 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 11.712 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.505 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.505    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.597 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.597    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_9_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.820 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][31]_i_13/O[1]
                         net (fo=1, routed)           0.340     8.160    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][31]_i_13_n_6
    SLICE_X45Y125        LUT3 (Prop_lut3_I2_O)        0.216     8.376 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_14/O
                         net (fo=1, routed)           0.228     8.604    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_14_n_0
    SLICE_X44Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.701 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_8/O
                         net (fo=1, routed)           0.524     9.225    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_8_n_0
    SLICE_X42Y124        LUT6 (Prop_lut6_I1_O)        0.097     9.322 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_5/O
                         net (fo=2, routed)           0.455     9.777    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_5_n_0
    SLICE_X40Y125        LUT2 (Prop_lut2_I0_O)        0.097     9.874 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_3/O
                         net (fo=3, routed)           0.507    10.380    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_3_n_0
    SLICE_X40Y125        LUT4 (Prop_lut4_I3_O)        0.097    10.477 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_2/O
                         net (fo=3, routed)           0.448    10.926    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_2_n_0
    SLICE_X38Y124        LUT3 (Prop_lut3_I0_O)        0.113    11.039 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_4/O
                         net (fo=1, routed)           0.568    11.606    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_4_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I5_O)        0.250    11.856 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_1/O
                         net (fo=1, routed)           0.000    11.856    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][29]
    SLICE_X37Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.116    11.712    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]/C
                         clock pessimism              0.346    12.058    
                         clock uncertainty           -0.077    11.981    
    SLICE_X37Y123        FDRE (Setup_fdre_C_D)        0.030    12.011    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]
  -------------------------------------------------------------------
                         required time                         12.011    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 4.362ns (35.894%)  route 7.791ns (64.106%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 11.712 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.619    11.695    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X35Y123        LUT6 (Prop_lut6_I3_O)        0.097    11.792 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][23]_i_1/O
                         net (fo=1, routed)           0.000    11.792    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][23]
    SLICE_X35Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.116    11.712    sigma/sigma_tile/riscv/clk_out1
    SLICE_X35Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]/C
                         clock pessimism              0.346    12.058    
                         clock uncertainty           -0.077    11.981    
    SLICE_X35Y123        FDRE (Setup_fdre_C_D)        0.032    12.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.114ns  (logic 4.362ns (36.007%)  route 7.752ns (63.993%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 11.718 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.581    11.657    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.097    11.754 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][13]_i_1/O
                         net (fo=1, routed)           0.000    11.754    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][13]
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.122    11.718    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]/C
                         clock pessimism              0.346    12.064    
                         clock uncertainty           -0.077    11.987    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.030    12.017    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.107ns  (logic 4.362ns (36.030%)  route 7.745ns (63.970%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.573    11.649    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.746 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_1/O
                         net (fo=1, routed)           0.000    11.746    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][11]
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.121    11.717    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/C
                         clock pessimism              0.346    12.063    
                         clock uncertainty           -0.077    11.986    
    SLICE_X37Y119        FDRE (Setup_fdre_C_D)        0.030    12.016    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.105ns  (logic 4.362ns (36.036%)  route 7.743ns (63.964%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.571    11.647    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.744 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][4]_i_1/O
                         net (fo=1, routed)           0.000    11.744    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][4]
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.121    11.717    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/C
                         clock pessimism              0.346    12.063    
                         clock uncertainty           -0.077    11.986    
    SLICE_X37Y119        FDRE (Setup_fdre_C_D)        0.032    12.018    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 4.362ns (36.039%)  route 7.742ns (63.961%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 11.718 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.570    11.646    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.097    11.743 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][2]_i_1/O
                         net (fo=1, routed)           0.000    11.743    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][2]
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.122    11.718    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/C
                         clock pessimism              0.346    12.064    
                         clock uncertainty           -0.077    11.987    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.032    12.019    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.093ns  (logic 4.362ns (36.072%)  route 7.731ns (63.928%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 11.709 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.559    11.635    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.097    11.732 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_1/O
                         net (fo=1, routed)           0.000    11.732    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][31]
    SLICE_X39Y125        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.113    11.709    sigma/sigma_tile/riscv/clk_out1
    SLICE_X39Y125        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/C
                         clock pessimism              0.346    12.055    
                         clock uncertainty           -0.077    11.978    
    SLICE_X39Y125        FDRE (Setup_fdre_C_D)        0.030    12.008    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                         -11.732    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.079ns  (logic 3.714ns (30.747%)  route 8.365ns (69.253%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 11.714 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         1.028     6.866    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X47Y118        LUT5 (Prop_lut5_I4_O)        0.101     6.967 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][18]_i_50/O
                         net (fo=4, routed)           0.540     7.507    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][18]_i_50_n_0
    SLICE_X47Y117        LUT3 (Prop_lut3_I2_O)        0.255     7.762 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][13]_i_25/O
                         net (fo=2, routed)           0.714     8.475    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][13]_i_25_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I2_O)        0.239     8.714 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_12/O
                         net (fo=1, routed)           0.444     9.158    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_12_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I4_O)        0.097     9.255 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_8/O
                         net (fo=2, routed)           0.425     9.680    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_8_n_0
    SLICE_X41Y116        LUT6 (Prop_lut6_I5_O)        0.097     9.777 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_5/O
                         net (fo=2, routed)           0.515    10.293    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_5_n_0
    SLICE_X37Y117        LUT2 (Prop_lut2_I0_O)        0.115    10.408 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_3/O
                         net (fo=4, routed)           0.534    10.941    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_3_n_0
    SLICE_X35Y121        LUT6 (Prop_lut6_I3_O)        0.240    11.181 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_4/O
                         net (fo=1, routed)           0.441    11.622    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_4_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I5_O)        0.097    11.719 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_1/O
                         net (fo=1, routed)           0.000    11.719    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][12]
    SLICE_X37Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.118    11.714    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/C
                         clock pessimism              0.346    12.060    
                         clock uncertainty           -0.077    11.983    
    SLICE_X37Y121        FDRE (Setup_fdre_C_D)        0.030    12.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.112ns  (logic 4.362ns (36.014%)  route 7.750ns (63.986%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 11.715 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.578    11.655    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X38Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.752 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_1/O
                         net (fo=1, routed)           0.000    11.752    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][5]
    SLICE_X38Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.119    11.715    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/C
                         clock pessimism              0.346    12.061    
                         clock uncertainty           -0.077    11.984    
    SLICE_X38Y119        FDRE (Setup_fdre_C_D)        0.072    12.056    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.074ns  (logic 4.362ns (36.127%)  route 7.712ns (63.873%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.540    11.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X35Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][9]_i_1/O
                         net (fo=1, routed)           0.000    11.714    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][9]
    SLICE_X35Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.121    11.717    sigma/sigma_tile/riscv/clk_out1
    SLICE_X35Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/C
                         clock pessimism              0.346    12.063    
                         clock uncertainty           -0.077    11.986    
    SLICE_X35Y119        FDRE (Setup_fdre_C_D)        0.032    12.018    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[14][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[14][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.567    -0.597    sigma/Mat_mul55/clk_out1
    SLICE_X44Y91         FDCE                                         r  sigma/Mat_mul55/C_reg[14][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  sigma/Mat_mul55/C_reg[14][28]/Q
                         net (fo=1, routed)           0.050    -0.407    sigma/Result_mul[14]_14[28]
    SLICE_X45Y91         FDRE                                         r  sigma/C_reg[14][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.837    -0.836    sigma/clk_out1
    SLICE_X45Y91         FDRE                                         r  sigma/C_reg[14][28]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.047    -0.537    sigma/C_reg[14][28]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.564    -0.600    sigma/Mat_mul55/clk_out1
    SLICE_X36Y67         FDCE                                         r  sigma/Mat_mul55/C_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  sigma/Mat_mul55/C_reg[1][1]/Q
                         net (fo=1, routed)           0.050    -0.410    sigma/Result_mul[1]_1[1]
    SLICE_X37Y67         FDRE                                         r  sigma/C_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.833    -0.840    sigma/clk_out1
    SLICE_X37Y67         FDRE                                         r  sigma/C_reg[1][1]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.047    -0.540    sigma/C_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.079    -0.376    sigma/sigma_tile/riscv/csr_rdata_reg[31][27]
    SLICE_X42Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  sigma/sigma_tile/riscv/csr_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/sigma_tile_n_152
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.121    -0.462    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[17][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[17][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.179%)  route 0.052ns (26.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.566    -0.598    sigma/Mat_mul55/clk_out1
    SLICE_X36Y86         FDCE                                         r  sigma/Mat_mul55/C_reg[17][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  sigma/Mat_mul55/C_reg[17][23]/Q
                         net (fo=1, routed)           0.052    -0.406    sigma/Result_mul[17]_17[23]
    SLICE_X37Y86         FDRE                                         r  sigma/C_reg[17][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.836    -0.837    sigma/clk_out1
    SLICE_X37Y86         FDRE                                         r  sigma/C_reg[17][23]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.047    -0.538    sigma/C_reg[17][23]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (72.013%)  route 0.055ns (27.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.561    -0.603    sigma/Mat_mul55/clk_out1
    SLICE_X33Y71         FDCE                                         r  sigma/Mat_mul55/C_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  sigma/Mat_mul55/C_reg[4][7]/Q
                         net (fo=1, routed)           0.055    -0.407    sigma/Result_mul[4]_4[7]
    SLICE_X32Y71         FDRE                                         r  sigma/C_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.830    -0.843    sigma/clk_out1
    SLICE_X32Y71         FDRE                                         r  sigma/C_reg[4][7]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.047    -0.543    sigma/C_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[17][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[17][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.563    -0.601    sigma/Mat_mul55/clk_out1
    SLICE_X49Y87         FDCE                                         r  sigma/Mat_mul55/C_reg[17][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  sigma/Mat_mul55/C_reg[17][30]/Q
                         net (fo=1, routed)           0.056    -0.404    sigma/Result_mul[17]_17[30]
    SLICE_X48Y87         FDRE                                         r  sigma/C_reg[17][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.833    -0.840    sigma/clk_out1
    SLICE_X48Y87         FDRE                                         r  sigma/C_reg[17][30]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X48Y87         FDRE (Hold_fdre_C_D)         0.047    -0.541    sigma/C_reg[17][30]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[11][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[11][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.563    -0.601    sigma/Mat_mul55/clk_out1
    SLICE_X33Y69         FDCE                                         r  sigma/Mat_mul55/C_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  sigma/Mat_mul55/C_reg[11][7]/Q
                         net (fo=1, routed)           0.056    -0.404    sigma/Result_mul[11]_11[7]
    SLICE_X32Y69         FDRE                                         r  sigma/C_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.832    -0.841    sigma/clk_out1
    SLICE_X32Y69         FDRE                                         r  sigma/C_reg[11][7]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.047    -0.541    sigma/C_reg[11][7]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.558    -0.606    sigma/clk_out1
    SLICE_X35Y73         FDRE                                         r  sigma/gpio_bo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/gpio_bo_reg_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.379    sigma/sigma_tile/riscv/csr_rdata_reg[31][0]
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.334 r  sigma/sigma_tile/riscv/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    sigma/sigma_tile_n_179
    SLICE_X34Y73         FDRE                                         r  sigma/csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.826    -0.847    sigma/clk_out1
    SLICE_X34Y73         FDRE                                         r  sigma/csr_rdata_reg[0]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.120    -0.473    sigma/csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.369    sigma/sigma_tile/riscv/csr_rdata_reg[31][12]
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.324 r  sigma/sigma_tile/riscv/csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    sigma/sigma_tile_n_167
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[12]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.120    -0.463    sigma/csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X35Y90         FDRE                                         r  sigma/gpio_bo_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/gpio_bo_reg_reg[14]/Q
                         net (fo=1, routed)           0.086    -0.368    sigma/sigma_tile/riscv/csr_rdata_reg[31][14]
    SLICE_X34Y90         LUT5 (Prop_lut5_I2_O)        0.045    -0.323 r  sigma/sigma_tile/riscv/csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    sigma/sigma_tile_n_165
    SLICE_X34Y90         FDRE                                         r  sigma/csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X34Y90         FDRE                                         r  sigma/csr_rdata_reg[14]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.120    -0.462    sigma/csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X0Y26     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X0Y26     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X0Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X0Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X0Y23     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X0Y23     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y23     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y23     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y129    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y118    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X66Y131    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X66Y131    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X66Y131    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y131    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X66Y131    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y118    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y118    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X66Y118    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[12][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X51Y103    sigma/clear_mat_mul_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y91     sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y93     sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y91     sigma/csr_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y90     sigma/csr_rdata_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X45Y95     sigma/csr_rdata_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y91     sigma/csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y93     sigma/csr_rdata_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y90     sigma/csr_rdata_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X45Y95     sigma/csr_rdata_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 4.599ns (37.646%)  route 7.617ns (62.354%))
  Logic Levels:           20  (CARRY4=7 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 11.712 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.505 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.505    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.597 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.597    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_9_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.820 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][31]_i_13/O[1]
                         net (fo=1, routed)           0.340     8.160    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][31]_i_13_n_6
    SLICE_X45Y125        LUT3 (Prop_lut3_I2_O)        0.216     8.376 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_14/O
                         net (fo=1, routed)           0.228     8.604    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_14_n_0
    SLICE_X44Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.701 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_8/O
                         net (fo=1, routed)           0.524     9.225    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_8_n_0
    SLICE_X42Y124        LUT6 (Prop_lut6_I1_O)        0.097     9.322 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_5/O
                         net (fo=2, routed)           0.455     9.777    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_5_n_0
    SLICE_X40Y125        LUT2 (Prop_lut2_I0_O)        0.097     9.874 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_3/O
                         net (fo=3, routed)           0.507    10.380    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_3_n_0
    SLICE_X40Y125        LUT4 (Prop_lut4_I3_O)        0.097    10.477 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_2/O
                         net (fo=3, routed)           0.448    10.926    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_2_n_0
    SLICE_X38Y124        LUT3 (Prop_lut3_I0_O)        0.113    11.039 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_4/O
                         net (fo=1, routed)           0.568    11.606    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_4_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I5_O)        0.250    11.856 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_1/O
                         net (fo=1, routed)           0.000    11.856    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][29]
    SLICE_X37Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.116    11.712    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]/C
                         clock pessimism              0.346    12.058    
                         clock uncertainty           -0.076    11.982    
    SLICE_X37Y123        FDRE (Setup_fdre_C_D)        0.030    12.012    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]
  -------------------------------------------------------------------
                         required time                         12.012    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 4.362ns (35.894%)  route 7.791ns (64.106%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 11.712 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.619    11.695    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X35Y123        LUT6 (Prop_lut6_I3_O)        0.097    11.792 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][23]_i_1/O
                         net (fo=1, routed)           0.000    11.792    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][23]
    SLICE_X35Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.116    11.712    sigma/sigma_tile/riscv/clk_out1
    SLICE_X35Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]/C
                         clock pessimism              0.346    12.058    
                         clock uncertainty           -0.076    11.982    
    SLICE_X35Y123        FDRE (Setup_fdre_C_D)        0.032    12.014    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]
  -------------------------------------------------------------------
                         required time                         12.014    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.114ns  (logic 4.362ns (36.007%)  route 7.752ns (63.993%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 11.718 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.581    11.657    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.097    11.754 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][13]_i_1/O
                         net (fo=1, routed)           0.000    11.754    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][13]
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.122    11.718    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]/C
                         clock pessimism              0.346    12.064    
                         clock uncertainty           -0.076    11.988    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.030    12.018    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.107ns  (logic 4.362ns (36.030%)  route 7.745ns (63.970%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.573    11.649    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.746 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_1/O
                         net (fo=1, routed)           0.000    11.746    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][11]
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.121    11.717    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/C
                         clock pessimism              0.346    12.063    
                         clock uncertainty           -0.076    11.987    
    SLICE_X37Y119        FDRE (Setup_fdre_C_D)        0.030    12.017    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.105ns  (logic 4.362ns (36.036%)  route 7.743ns (63.964%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.571    11.647    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.744 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][4]_i_1/O
                         net (fo=1, routed)           0.000    11.744    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][4]
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.121    11.717    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/C
                         clock pessimism              0.346    12.063    
                         clock uncertainty           -0.076    11.987    
    SLICE_X37Y119        FDRE (Setup_fdre_C_D)        0.032    12.019    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 4.362ns (36.039%)  route 7.742ns (63.961%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 11.718 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.570    11.646    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.097    11.743 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][2]_i_1/O
                         net (fo=1, routed)           0.000    11.743    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][2]
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.122    11.718    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/C
                         clock pessimism              0.346    12.064    
                         clock uncertainty           -0.076    11.988    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.032    12.020    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.093ns  (logic 4.362ns (36.072%)  route 7.731ns (63.928%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 11.709 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.559    11.635    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.097    11.732 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_1/O
                         net (fo=1, routed)           0.000    11.732    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][31]
    SLICE_X39Y125        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.113    11.709    sigma/sigma_tile/riscv/clk_out1
    SLICE_X39Y125        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/C
                         clock pessimism              0.346    12.055    
                         clock uncertainty           -0.076    11.979    
    SLICE_X39Y125        FDRE (Setup_fdre_C_D)        0.030    12.009    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]
  -------------------------------------------------------------------
                         required time                         12.009    
                         arrival time                         -11.732    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.079ns  (logic 3.714ns (30.747%)  route 8.365ns (69.253%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 11.714 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         1.028     6.866    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X47Y118        LUT5 (Prop_lut5_I4_O)        0.101     6.967 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][18]_i_50/O
                         net (fo=4, routed)           0.540     7.507    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][18]_i_50_n_0
    SLICE_X47Y117        LUT3 (Prop_lut3_I2_O)        0.255     7.762 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][13]_i_25/O
                         net (fo=2, routed)           0.714     8.475    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][13]_i_25_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I2_O)        0.239     8.714 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_12/O
                         net (fo=1, routed)           0.444     9.158    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_12_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I4_O)        0.097     9.255 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_8/O
                         net (fo=2, routed)           0.425     9.680    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_8_n_0
    SLICE_X41Y116        LUT6 (Prop_lut6_I5_O)        0.097     9.777 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_5/O
                         net (fo=2, routed)           0.515    10.293    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_5_n_0
    SLICE_X37Y117        LUT2 (Prop_lut2_I0_O)        0.115    10.408 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_3/O
                         net (fo=4, routed)           0.534    10.941    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_3_n_0
    SLICE_X35Y121        LUT6 (Prop_lut6_I3_O)        0.240    11.181 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_4/O
                         net (fo=1, routed)           0.441    11.622    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_4_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I5_O)        0.097    11.719 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_1/O
                         net (fo=1, routed)           0.000    11.719    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][12]
    SLICE_X37Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.118    11.714    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/C
                         clock pessimism              0.346    12.060    
                         clock uncertainty           -0.076    11.984    
    SLICE_X37Y121        FDRE (Setup_fdre_C_D)        0.030    12.014    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]
  -------------------------------------------------------------------
                         required time                         12.014    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.112ns  (logic 4.362ns (36.014%)  route 7.750ns (63.986%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 11.715 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.578    11.655    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X38Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.752 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_1/O
                         net (fo=1, routed)           0.000    11.752    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][5]
    SLICE_X38Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.119    11.715    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/C
                         clock pessimism              0.346    12.061    
                         clock uncertainty           -0.076    11.985    
    SLICE_X38Y119        FDRE (Setup_fdre_C_D)        0.072    12.057    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.074ns  (logic 4.362ns (36.127%)  route 7.712ns (63.873%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.540    11.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X35Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][9]_i_1/O
                         net (fo=1, routed)           0.000    11.714    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][9]
    SLICE_X35Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.121    11.717    sigma/sigma_tile/riscv/clk_out1
    SLICE_X35Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/C
                         clock pessimism              0.346    12.063    
                         clock uncertainty           -0.076    11.987    
    SLICE_X35Y119        FDRE (Setup_fdre_C_D)        0.032    12.019    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[14][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[14][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.567    -0.597    sigma/Mat_mul55/clk_out1
    SLICE_X44Y91         FDCE                                         r  sigma/Mat_mul55/C_reg[14][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  sigma/Mat_mul55/C_reg[14][28]/Q
                         net (fo=1, routed)           0.050    -0.407    sigma/Result_mul[14]_14[28]
    SLICE_X45Y91         FDRE                                         r  sigma/C_reg[14][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.837    -0.836    sigma/clk_out1
    SLICE_X45Y91         FDRE                                         r  sigma/C_reg[14][28]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.047    -0.537    sigma/C_reg[14][28]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.564    -0.600    sigma/Mat_mul55/clk_out1
    SLICE_X36Y67         FDCE                                         r  sigma/Mat_mul55/C_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  sigma/Mat_mul55/C_reg[1][1]/Q
                         net (fo=1, routed)           0.050    -0.410    sigma/Result_mul[1]_1[1]
    SLICE_X37Y67         FDRE                                         r  sigma/C_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.833    -0.840    sigma/clk_out1
    SLICE_X37Y67         FDRE                                         r  sigma/C_reg[1][1]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.047    -0.540    sigma/C_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.079    -0.376    sigma/sigma_tile/riscv/csr_rdata_reg[31][27]
    SLICE_X42Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  sigma/sigma_tile/riscv/csr_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/sigma_tile_n_152
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.121    -0.462    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[17][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[17][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.179%)  route 0.052ns (26.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.566    -0.598    sigma/Mat_mul55/clk_out1
    SLICE_X36Y86         FDCE                                         r  sigma/Mat_mul55/C_reg[17][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  sigma/Mat_mul55/C_reg[17][23]/Q
                         net (fo=1, routed)           0.052    -0.406    sigma/Result_mul[17]_17[23]
    SLICE_X37Y86         FDRE                                         r  sigma/C_reg[17][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.836    -0.837    sigma/clk_out1
    SLICE_X37Y86         FDRE                                         r  sigma/C_reg[17][23]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.047    -0.538    sigma/C_reg[17][23]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (72.013%)  route 0.055ns (27.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.561    -0.603    sigma/Mat_mul55/clk_out1
    SLICE_X33Y71         FDCE                                         r  sigma/Mat_mul55/C_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  sigma/Mat_mul55/C_reg[4][7]/Q
                         net (fo=1, routed)           0.055    -0.407    sigma/Result_mul[4]_4[7]
    SLICE_X32Y71         FDRE                                         r  sigma/C_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.830    -0.843    sigma/clk_out1
    SLICE_X32Y71         FDRE                                         r  sigma/C_reg[4][7]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.047    -0.543    sigma/C_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[17][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[17][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.563    -0.601    sigma/Mat_mul55/clk_out1
    SLICE_X49Y87         FDCE                                         r  sigma/Mat_mul55/C_reg[17][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  sigma/Mat_mul55/C_reg[17][30]/Q
                         net (fo=1, routed)           0.056    -0.404    sigma/Result_mul[17]_17[30]
    SLICE_X48Y87         FDRE                                         r  sigma/C_reg[17][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.833    -0.840    sigma/clk_out1
    SLICE_X48Y87         FDRE                                         r  sigma/C_reg[17][30]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X48Y87         FDRE (Hold_fdre_C_D)         0.047    -0.541    sigma/C_reg[17][30]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[11][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[11][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.563    -0.601    sigma/Mat_mul55/clk_out1
    SLICE_X33Y69         FDCE                                         r  sigma/Mat_mul55/C_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  sigma/Mat_mul55/C_reg[11][7]/Q
                         net (fo=1, routed)           0.056    -0.404    sigma/Result_mul[11]_11[7]
    SLICE_X32Y69         FDRE                                         r  sigma/C_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.832    -0.841    sigma/clk_out1
    SLICE_X32Y69         FDRE                                         r  sigma/C_reg[11][7]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.047    -0.541    sigma/C_reg[11][7]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.558    -0.606    sigma/clk_out1
    SLICE_X35Y73         FDRE                                         r  sigma/gpio_bo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/gpio_bo_reg_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.379    sigma/sigma_tile/riscv/csr_rdata_reg[31][0]
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.334 r  sigma/sigma_tile/riscv/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    sigma/sigma_tile_n_179
    SLICE_X34Y73         FDRE                                         r  sigma/csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.826    -0.847    sigma/clk_out1
    SLICE_X34Y73         FDRE                                         r  sigma/csr_rdata_reg[0]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.120    -0.473    sigma/csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.369    sigma/sigma_tile/riscv/csr_rdata_reg[31][12]
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.324 r  sigma/sigma_tile/riscv/csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    sigma/sigma_tile_n_167
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[12]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.120    -0.463    sigma/csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X35Y90         FDRE                                         r  sigma/gpio_bo_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/gpio_bo_reg_reg[14]/Q
                         net (fo=1, routed)           0.086    -0.368    sigma/sigma_tile/riscv/csr_rdata_reg[31][14]
    SLICE_X34Y90         LUT5 (Prop_lut5_I2_O)        0.045    -0.323 r  sigma/sigma_tile/riscv/csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    sigma/sigma_tile_n_165
    SLICE_X34Y90         FDRE                                         r  sigma/csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X34Y90         FDRE                                         r  sigma/csr_rdata_reg[14]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.120    -0.462    sigma/csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X0Y26     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X0Y26     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X0Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X0Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X0Y23     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X0Y23     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y23     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y23     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y129    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y118    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X66Y131    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X66Y131    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X66Y131    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y131    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X66Y131    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y118    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y118    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X66Y118    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[12][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X51Y103    sigma/clear_mat_mul_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y91     sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y93     sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y91     sigma/csr_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y90     sigma/csr_rdata_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X45Y95     sigma/csr_rdata_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y91     sigma/csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y93     sigma/csr_rdata_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y90     sigma/csr_rdata_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X45Y95     sigma/csr_rdata_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 4.599ns (37.646%)  route 7.617ns (62.354%))
  Logic Levels:           20  (CARRY4=7 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 11.712 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.505 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.505    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.597 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.597    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_9_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.820 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][31]_i_13/O[1]
                         net (fo=1, routed)           0.340     8.160    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][31]_i_13_n_6
    SLICE_X45Y125        LUT3 (Prop_lut3_I2_O)        0.216     8.376 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_14/O
                         net (fo=1, routed)           0.228     8.604    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_14_n_0
    SLICE_X44Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.701 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_8/O
                         net (fo=1, routed)           0.524     9.225    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_8_n_0
    SLICE_X42Y124        LUT6 (Prop_lut6_I1_O)        0.097     9.322 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_5/O
                         net (fo=2, routed)           0.455     9.777    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_5_n_0
    SLICE_X40Y125        LUT2 (Prop_lut2_I0_O)        0.097     9.874 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_3/O
                         net (fo=3, routed)           0.507    10.380    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_3_n_0
    SLICE_X40Y125        LUT4 (Prop_lut4_I3_O)        0.097    10.477 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_2/O
                         net (fo=3, routed)           0.448    10.926    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_2_n_0
    SLICE_X38Y124        LUT3 (Prop_lut3_I0_O)        0.113    11.039 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_4/O
                         net (fo=1, routed)           0.568    11.606    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_4_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I5_O)        0.250    11.856 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_1/O
                         net (fo=1, routed)           0.000    11.856    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][29]
    SLICE_X37Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.116    11.712    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]/C
                         clock pessimism              0.346    12.058    
                         clock uncertainty           -0.077    11.981    
    SLICE_X37Y123        FDRE (Setup_fdre_C_D)        0.030    12.011    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]
  -------------------------------------------------------------------
                         required time                         12.011    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 4.362ns (35.894%)  route 7.791ns (64.106%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 11.712 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.619    11.695    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X35Y123        LUT6 (Prop_lut6_I3_O)        0.097    11.792 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][23]_i_1/O
                         net (fo=1, routed)           0.000    11.792    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][23]
    SLICE_X35Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.116    11.712    sigma/sigma_tile/riscv/clk_out1
    SLICE_X35Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]/C
                         clock pessimism              0.346    12.058    
                         clock uncertainty           -0.077    11.981    
    SLICE_X35Y123        FDRE (Setup_fdre_C_D)        0.032    12.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.114ns  (logic 4.362ns (36.007%)  route 7.752ns (63.993%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 11.718 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.581    11.657    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.097    11.754 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][13]_i_1/O
                         net (fo=1, routed)           0.000    11.754    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][13]
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.122    11.718    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]/C
                         clock pessimism              0.346    12.064    
                         clock uncertainty           -0.077    11.987    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.030    12.017    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.107ns  (logic 4.362ns (36.030%)  route 7.745ns (63.970%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.573    11.649    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.746 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_1/O
                         net (fo=1, routed)           0.000    11.746    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][11]
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.121    11.717    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/C
                         clock pessimism              0.346    12.063    
                         clock uncertainty           -0.077    11.986    
    SLICE_X37Y119        FDRE (Setup_fdre_C_D)        0.030    12.016    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.105ns  (logic 4.362ns (36.036%)  route 7.743ns (63.964%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.571    11.647    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.744 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][4]_i_1/O
                         net (fo=1, routed)           0.000    11.744    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][4]
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.121    11.717    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/C
                         clock pessimism              0.346    12.063    
                         clock uncertainty           -0.077    11.986    
    SLICE_X37Y119        FDRE (Setup_fdre_C_D)        0.032    12.018    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 4.362ns (36.039%)  route 7.742ns (63.961%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 11.718 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.570    11.646    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.097    11.743 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][2]_i_1/O
                         net (fo=1, routed)           0.000    11.743    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][2]
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.122    11.718    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/C
                         clock pessimism              0.346    12.064    
                         clock uncertainty           -0.077    11.987    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.032    12.019    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.093ns  (logic 4.362ns (36.072%)  route 7.731ns (63.928%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 11.709 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.559    11.635    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.097    11.732 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_1/O
                         net (fo=1, routed)           0.000    11.732    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][31]
    SLICE_X39Y125        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.113    11.709    sigma/sigma_tile/riscv/clk_out1
    SLICE_X39Y125        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/C
                         clock pessimism              0.346    12.055    
                         clock uncertainty           -0.077    11.978    
    SLICE_X39Y125        FDRE (Setup_fdre_C_D)        0.030    12.008    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                         -11.732    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.079ns  (logic 3.714ns (30.747%)  route 8.365ns (69.253%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 11.714 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         1.028     6.866    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X47Y118        LUT5 (Prop_lut5_I4_O)        0.101     6.967 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][18]_i_50/O
                         net (fo=4, routed)           0.540     7.507    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][18]_i_50_n_0
    SLICE_X47Y117        LUT3 (Prop_lut3_I2_O)        0.255     7.762 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][13]_i_25/O
                         net (fo=2, routed)           0.714     8.475    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][13]_i_25_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I2_O)        0.239     8.714 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_12/O
                         net (fo=1, routed)           0.444     9.158    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_12_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I4_O)        0.097     9.255 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_8/O
                         net (fo=2, routed)           0.425     9.680    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_8_n_0
    SLICE_X41Y116        LUT6 (Prop_lut6_I5_O)        0.097     9.777 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_5/O
                         net (fo=2, routed)           0.515    10.293    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_5_n_0
    SLICE_X37Y117        LUT2 (Prop_lut2_I0_O)        0.115    10.408 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_3/O
                         net (fo=4, routed)           0.534    10.941    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_3_n_0
    SLICE_X35Y121        LUT6 (Prop_lut6_I3_O)        0.240    11.181 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_4/O
                         net (fo=1, routed)           0.441    11.622    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_4_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I5_O)        0.097    11.719 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_1/O
                         net (fo=1, routed)           0.000    11.719    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][12]
    SLICE_X37Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.118    11.714    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/C
                         clock pessimism              0.346    12.060    
                         clock uncertainty           -0.077    11.983    
    SLICE_X37Y121        FDRE (Setup_fdre_C_D)        0.030    12.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.112ns  (logic 4.362ns (36.014%)  route 7.750ns (63.986%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 11.715 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.578    11.655    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X38Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.752 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_1/O
                         net (fo=1, routed)           0.000    11.752    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][5]
    SLICE_X38Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.119    11.715    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/C
                         clock pessimism              0.346    12.061    
                         clock uncertainty           -0.077    11.984    
    SLICE_X38Y119        FDRE (Setup_fdre_C_D)        0.072    12.056    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.074ns  (logic 4.362ns (36.127%)  route 7.712ns (63.873%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.540    11.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X35Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][9]_i_1/O
                         net (fo=1, routed)           0.000    11.714    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][9]
    SLICE_X35Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.121    11.717    sigma/sigma_tile/riscv/clk_out1
    SLICE_X35Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/C
                         clock pessimism              0.346    12.063    
                         clock uncertainty           -0.077    11.986    
    SLICE_X35Y119        FDRE (Setup_fdre_C_D)        0.032    12.018    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[14][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[14][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.567    -0.597    sigma/Mat_mul55/clk_out1
    SLICE_X44Y91         FDCE                                         r  sigma/Mat_mul55/C_reg[14][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  sigma/Mat_mul55/C_reg[14][28]/Q
                         net (fo=1, routed)           0.050    -0.407    sigma/Result_mul[14]_14[28]
    SLICE_X45Y91         FDRE                                         r  sigma/C_reg[14][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.837    -0.836    sigma/clk_out1
    SLICE_X45Y91         FDRE                                         r  sigma/C_reg[14][28]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.077    -0.507    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.047    -0.460    sigma/C_reg[14][28]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.564    -0.600    sigma/Mat_mul55/clk_out1
    SLICE_X36Y67         FDCE                                         r  sigma/Mat_mul55/C_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  sigma/Mat_mul55/C_reg[1][1]/Q
                         net (fo=1, routed)           0.050    -0.410    sigma/Result_mul[1]_1[1]
    SLICE_X37Y67         FDRE                                         r  sigma/C_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.833    -0.840    sigma/clk_out1
    SLICE_X37Y67         FDRE                                         r  sigma/C_reg[1][1]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.077    -0.510    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.047    -0.463    sigma/C_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.079    -0.376    sigma/sigma_tile/riscv/csr_rdata_reg[31][27]
    SLICE_X42Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  sigma/sigma_tile/riscv/csr_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/sigma_tile_n_152
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.077    -0.506    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.121    -0.385    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[17][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[17][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.179%)  route 0.052ns (26.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.566    -0.598    sigma/Mat_mul55/clk_out1
    SLICE_X36Y86         FDCE                                         r  sigma/Mat_mul55/C_reg[17][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  sigma/Mat_mul55/C_reg[17][23]/Q
                         net (fo=1, routed)           0.052    -0.406    sigma/Result_mul[17]_17[23]
    SLICE_X37Y86         FDRE                                         r  sigma/C_reg[17][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.836    -0.837    sigma/clk_out1
    SLICE_X37Y86         FDRE                                         r  sigma/C_reg[17][23]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.077    -0.508    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.047    -0.461    sigma/C_reg[17][23]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (72.013%)  route 0.055ns (27.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.561    -0.603    sigma/Mat_mul55/clk_out1
    SLICE_X33Y71         FDCE                                         r  sigma/Mat_mul55/C_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  sigma/Mat_mul55/C_reg[4][7]/Q
                         net (fo=1, routed)           0.055    -0.407    sigma/Result_mul[4]_4[7]
    SLICE_X32Y71         FDRE                                         r  sigma/C_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.830    -0.843    sigma/clk_out1
    SLICE_X32Y71         FDRE                                         r  sigma/C_reg[4][7]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.077    -0.513    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.047    -0.466    sigma/C_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[17][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[17][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.563    -0.601    sigma/Mat_mul55/clk_out1
    SLICE_X49Y87         FDCE                                         r  sigma/Mat_mul55/C_reg[17][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  sigma/Mat_mul55/C_reg[17][30]/Q
                         net (fo=1, routed)           0.056    -0.404    sigma/Result_mul[17]_17[30]
    SLICE_X48Y87         FDRE                                         r  sigma/C_reg[17][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.833    -0.840    sigma/clk_out1
    SLICE_X48Y87         FDRE                                         r  sigma/C_reg[17][30]/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.077    -0.511    
    SLICE_X48Y87         FDRE (Hold_fdre_C_D)         0.047    -0.464    sigma/C_reg[17][30]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[11][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[11][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.563    -0.601    sigma/Mat_mul55/clk_out1
    SLICE_X33Y69         FDCE                                         r  sigma/Mat_mul55/C_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  sigma/Mat_mul55/C_reg[11][7]/Q
                         net (fo=1, routed)           0.056    -0.404    sigma/Result_mul[11]_11[7]
    SLICE_X32Y69         FDRE                                         r  sigma/C_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.832    -0.841    sigma/clk_out1
    SLICE_X32Y69         FDRE                                         r  sigma/C_reg[11][7]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.077    -0.511    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.047    -0.464    sigma/C_reg[11][7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.558    -0.606    sigma/clk_out1
    SLICE_X35Y73         FDRE                                         r  sigma/gpio_bo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/gpio_bo_reg_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.379    sigma/sigma_tile/riscv/csr_rdata_reg[31][0]
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.334 r  sigma/sigma_tile/riscv/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    sigma/sigma_tile_n_179
    SLICE_X34Y73         FDRE                                         r  sigma/csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.826    -0.847    sigma/clk_out1
    SLICE_X34Y73         FDRE                                         r  sigma/csr_rdata_reg[0]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.077    -0.516    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.120    -0.396    sigma/csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.369    sigma/sigma_tile/riscv/csr_rdata_reg[31][12]
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.324 r  sigma/sigma_tile/riscv/csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    sigma/sigma_tile_n_167
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[12]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.077    -0.506    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.120    -0.386    sigma/csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X35Y90         FDRE                                         r  sigma/gpio_bo_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/gpio_bo_reg_reg[14]/Q
                         net (fo=1, routed)           0.086    -0.368    sigma/sigma_tile/riscv/csr_rdata_reg[31][14]
    SLICE_X34Y90         LUT5 (Prop_lut5_I2_O)        0.045    -0.323 r  sigma/sigma_tile/riscv/csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    sigma/sigma_tile_n_165
    SLICE_X34Y90         FDRE                                         r  sigma/csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X34Y90         FDRE                                         r  sigma/csr_rdata_reg[14]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.077    -0.505    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.120    -0.385    sigma/csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 4.599ns (37.646%)  route 7.617ns (62.354%))
  Logic Levels:           20  (CARRY4=7 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 11.712 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.505 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.505    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.597 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.597    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_9_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.820 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][31]_i_13/O[1]
                         net (fo=1, routed)           0.340     8.160    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][31]_i_13_n_6
    SLICE_X45Y125        LUT3 (Prop_lut3_I2_O)        0.216     8.376 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_14/O
                         net (fo=1, routed)           0.228     8.604    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_14_n_0
    SLICE_X44Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.701 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_8/O
                         net (fo=1, routed)           0.524     9.225    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_8_n_0
    SLICE_X42Y124        LUT6 (Prop_lut6_I1_O)        0.097     9.322 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_5/O
                         net (fo=2, routed)           0.455     9.777    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_5_n_0
    SLICE_X40Y125        LUT2 (Prop_lut2_I0_O)        0.097     9.874 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_3/O
                         net (fo=3, routed)           0.507    10.380    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][29]_i_3_n_0
    SLICE_X40Y125        LUT4 (Prop_lut4_I3_O)        0.097    10.477 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_2/O
                         net (fo=3, routed)           0.448    10.926    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_2_n_0
    SLICE_X38Y124        LUT3 (Prop_lut3_I0_O)        0.113    11.039 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_4/O
                         net (fo=1, routed)           0.568    11.606    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_4_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I5_O)        0.250    11.856 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][29]_i_1/O
                         net (fo=1, routed)           0.000    11.856    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][29]
    SLICE_X37Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.116    11.712    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]/C
                         clock pessimism              0.346    12.058    
                         clock uncertainty           -0.077    11.981    
    SLICE_X37Y123        FDRE (Setup_fdre_C_D)        0.030    12.011    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][29]
  -------------------------------------------------------------------
                         required time                         12.011    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 4.362ns (35.894%)  route 7.791ns (64.106%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 11.712 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.619    11.695    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X35Y123        LUT6 (Prop_lut6_I3_O)        0.097    11.792 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][23]_i_1/O
                         net (fo=1, routed)           0.000    11.792    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][23]
    SLICE_X35Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.116    11.712    sigma/sigma_tile/riscv/clk_out1
    SLICE_X35Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]/C
                         clock pessimism              0.346    12.058    
                         clock uncertainty           -0.077    11.981    
    SLICE_X35Y123        FDRE (Setup_fdre_C_D)        0.032    12.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][23]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.114ns  (logic 4.362ns (36.007%)  route 7.752ns (63.993%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 11.718 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.581    11.657    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.097    11.754 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][13]_i_1/O
                         net (fo=1, routed)           0.000    11.754    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][13]
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.122    11.718    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]/C
                         clock pessimism              0.346    12.064    
                         clock uncertainty           -0.077    11.987    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.030    12.017    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][13]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.107ns  (logic 4.362ns (36.030%)  route 7.745ns (63.970%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.573    11.649    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.746 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_1/O
                         net (fo=1, routed)           0.000    11.746    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][11]
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.121    11.717    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/C
                         clock pessimism              0.346    12.063    
                         clock uncertainty           -0.077    11.986    
    SLICE_X37Y119        FDRE (Setup_fdre_C_D)        0.030    12.016    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.105ns  (logic 4.362ns (36.036%)  route 7.743ns (63.964%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.571    11.647    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.744 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][4]_i_1/O
                         net (fo=1, routed)           0.000    11.744    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][4]
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.121    11.717    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/C
                         clock pessimism              0.346    12.063    
                         clock uncertainty           -0.077    11.986    
    SLICE_X37Y119        FDRE (Setup_fdre_C_D)        0.032    12.018    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 4.362ns (36.039%)  route 7.742ns (63.961%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 11.718 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.570    11.646    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.097    11.743 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][2]_i_1/O
                         net (fo=1, routed)           0.000    11.743    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][2]
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.122    11.718    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/C
                         clock pessimism              0.346    12.064    
                         clock uncertainty           -0.077    11.987    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.032    12.019    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.093ns  (logic 4.362ns (36.072%)  route 7.731ns (63.928%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 11.709 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.559    11.635    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.097    11.732 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_1/O
                         net (fo=1, routed)           0.000    11.732    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][31]
    SLICE_X39Y125        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.113    11.709    sigma/sigma_tile/riscv/clk_out1
    SLICE_X39Y125        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/C
                         clock pessimism              0.346    12.055    
                         clock uncertainty           -0.077    11.978    
    SLICE_X39Y125        FDRE (Setup_fdre_C_D)        0.030    12.008    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                         -11.732    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.079ns  (logic 3.714ns (30.747%)  route 8.365ns (69.253%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 11.714 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         1.028     6.866    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X47Y118        LUT5 (Prop_lut5_I4_O)        0.101     6.967 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][18]_i_50/O
                         net (fo=4, routed)           0.540     7.507    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][18]_i_50_n_0
    SLICE_X47Y117        LUT3 (Prop_lut3_I2_O)        0.255     7.762 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][13]_i_25/O
                         net (fo=2, routed)           0.714     8.475    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][13]_i_25_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I2_O)        0.239     8.714 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_12/O
                         net (fo=1, routed)           0.444     9.158    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_12_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I4_O)        0.097     9.255 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_8/O
                         net (fo=2, routed)           0.425     9.680    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_8_n_0
    SLICE_X41Y116        LUT6 (Prop_lut6_I5_O)        0.097     9.777 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_5/O
                         net (fo=2, routed)           0.515    10.293    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_5_n_0
    SLICE_X37Y117        LUT2 (Prop_lut2_I0_O)        0.115    10.408 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_3/O
                         net (fo=4, routed)           0.534    10.941    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][12]_i_3_n_0
    SLICE_X35Y121        LUT6 (Prop_lut6_I3_O)        0.240    11.181 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_4/O
                         net (fo=1, routed)           0.441    11.622    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_4_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I5_O)        0.097    11.719 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_1/O
                         net (fo=1, routed)           0.000    11.719    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][12]
    SLICE_X37Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.118    11.714    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/C
                         clock pessimism              0.346    12.060    
                         clock uncertainty           -0.077    11.983    
    SLICE_X37Y121        FDRE (Setup_fdre_C_D)        0.030    12.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.112ns  (logic 4.362ns (36.014%)  route 7.750ns (63.986%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 11.715 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.578    11.655    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X38Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.752 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_1/O
                         net (fo=1, routed)           0.000    11.752    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][5]
    SLICE_X38Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.119    11.715    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/C
                         clock pessimism              0.346    12.061    
                         clock uncertainty           -0.077    11.984    
    SLICE_X38Y119        FDRE (Setup_fdre_C_D)        0.072    12.056    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.074ns  (logic 4.362ns (36.127%)  route 7.712ns (63.873%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.257    -0.360    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.486 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=12, routed)          1.212     2.697    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X34Y125        LUT4 (Prop_lut4_I3_O)        0.097     2.794 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6/O
                         net (fo=20, routed)          0.888     3.682    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][ext_coproc_req][0]_i_6_n_0
    SLICE_X40Y126        LUT5 (Prop_lut5_I2_O)        0.097     3.779 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8/O
                         net (fo=3, routed)           0.308     4.087    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_rdy][0]_i_8_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I4_O)        0.239     4.326 f  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=40, routed)          0.401     4.727    sigma/sigma_tile/riscv/mult_result_w_i_84_n_0
    SLICE_X41Y125        LUT2 (Prop_lut2_I0_O)        0.097     4.824 r  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=42, routed)          0.917     5.741    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X50Y121        LUT4 (Prop_lut4_I2_O)        0.097     5.838 r  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=134, routed)         0.823     6.661    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0[2]
    SLICE_X46Y118        LUT3 (Prop_lut3_I0_O)        0.097     6.758 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19/O
                         net (fo=1, routed)           0.000     6.758    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_19_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.137 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.137    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]_i_12_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.229    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]_i_22_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.321    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][13]_i_27_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][18]_i_52_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.593 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13/O[2]
                         net (fo=1, routed)           0.420     8.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_wdata][26]_i_13_n_5
    SLICE_X45Y121        LUT3 (Prop_lut3_I2_O)        0.233     8.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13/O
                         net (fo=1, routed)           0.302     8.547    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.239     8.786 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8/O
                         net (fo=1, routed)           0.590     9.377    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_8_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.097     9.474 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5/O
                         net (fo=2, routed)           0.621    10.095    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_5_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I2_O)        0.097    10.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28/O
                         net (fo=1, routed)           0.492    10.683    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_28_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I1_O)        0.097    10.780 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14/O
                         net (fo=1, routed)           0.199    10.980    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_14_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.097    11.077 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5/O
                         net (fo=33, routed)          0.540    11.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_5_n_0
    SLICE_X35Y119        LUT6 (Prop_lut6_I3_O)        0.097    11.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][9]_i_1/O
                         net (fo=1, routed)           0.000    11.714    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][9]
    SLICE_X35Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.121    11.717    sigma/sigma_tile/riscv/clk_out1
    SLICE_X35Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/C
                         clock pessimism              0.346    12.063    
                         clock uncertainty           -0.077    11.986    
    SLICE_X35Y119        FDRE (Setup_fdre_C_D)        0.032    12.018    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[14][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[14][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.567    -0.597    sigma/Mat_mul55/clk_out1
    SLICE_X44Y91         FDCE                                         r  sigma/Mat_mul55/C_reg[14][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  sigma/Mat_mul55/C_reg[14][28]/Q
                         net (fo=1, routed)           0.050    -0.407    sigma/Result_mul[14]_14[28]
    SLICE_X45Y91         FDRE                                         r  sigma/C_reg[14][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.837    -0.836    sigma/clk_out1
    SLICE_X45Y91         FDRE                                         r  sigma/C_reg[14][28]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.077    -0.507    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.047    -0.460    sigma/C_reg[14][28]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.564    -0.600    sigma/Mat_mul55/clk_out1
    SLICE_X36Y67         FDCE                                         r  sigma/Mat_mul55/C_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  sigma/Mat_mul55/C_reg[1][1]/Q
                         net (fo=1, routed)           0.050    -0.410    sigma/Result_mul[1]_1[1]
    SLICE_X37Y67         FDRE                                         r  sigma/C_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.833    -0.840    sigma/clk_out1
    SLICE_X37Y67         FDRE                                         r  sigma/C_reg[1][1]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.077    -0.510    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.047    -0.463    sigma/C_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.079    -0.376    sigma/sigma_tile/riscv/csr_rdata_reg[31][27]
    SLICE_X42Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  sigma/sigma_tile/riscv/csr_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/sigma_tile_n_152
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.077    -0.506    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.121    -0.385    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[17][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[17][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.179%)  route 0.052ns (26.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.566    -0.598    sigma/Mat_mul55/clk_out1
    SLICE_X36Y86         FDCE                                         r  sigma/Mat_mul55/C_reg[17][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  sigma/Mat_mul55/C_reg[17][23]/Q
                         net (fo=1, routed)           0.052    -0.406    sigma/Result_mul[17]_17[23]
    SLICE_X37Y86         FDRE                                         r  sigma/C_reg[17][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.836    -0.837    sigma/clk_out1
    SLICE_X37Y86         FDRE                                         r  sigma/C_reg[17][23]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.077    -0.508    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.047    -0.461    sigma/C_reg[17][23]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (72.013%)  route 0.055ns (27.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.561    -0.603    sigma/Mat_mul55/clk_out1
    SLICE_X33Y71         FDCE                                         r  sigma/Mat_mul55/C_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  sigma/Mat_mul55/C_reg[4][7]/Q
                         net (fo=1, routed)           0.055    -0.407    sigma/Result_mul[4]_4[7]
    SLICE_X32Y71         FDRE                                         r  sigma/C_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.830    -0.843    sigma/clk_out1
    SLICE_X32Y71         FDRE                                         r  sigma/C_reg[4][7]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.077    -0.513    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.047    -0.466    sigma/C_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[17][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[17][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.563    -0.601    sigma/Mat_mul55/clk_out1
    SLICE_X49Y87         FDCE                                         r  sigma/Mat_mul55/C_reg[17][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  sigma/Mat_mul55/C_reg[17][30]/Q
                         net (fo=1, routed)           0.056    -0.404    sigma/Result_mul[17]_17[30]
    SLICE_X48Y87         FDRE                                         r  sigma/C_reg[17][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.833    -0.840    sigma/clk_out1
    SLICE_X48Y87         FDRE                                         r  sigma/C_reg[17][30]/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.077    -0.511    
    SLICE_X48Y87         FDRE (Hold_fdre_C_D)         0.047    -0.464    sigma/C_reg[17][30]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[11][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/C_reg[11][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.563    -0.601    sigma/Mat_mul55/clk_out1
    SLICE_X33Y69         FDCE                                         r  sigma/Mat_mul55/C_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  sigma/Mat_mul55/C_reg[11][7]/Q
                         net (fo=1, routed)           0.056    -0.404    sigma/Result_mul[11]_11[7]
    SLICE_X32Y69         FDRE                                         r  sigma/C_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.832    -0.841    sigma/clk_out1
    SLICE_X32Y69         FDRE                                         r  sigma/C_reg[11][7]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.077    -0.511    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.047    -0.464    sigma/C_reg[11][7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.558    -0.606    sigma/clk_out1
    SLICE_X35Y73         FDRE                                         r  sigma/gpio_bo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/gpio_bo_reg_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.379    sigma/sigma_tile/riscv/csr_rdata_reg[31][0]
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.334 r  sigma/sigma_tile/riscv/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    sigma/sigma_tile_n_179
    SLICE_X34Y73         FDRE                                         r  sigma/csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.826    -0.847    sigma/clk_out1
    SLICE_X34Y73         FDRE                                         r  sigma/csr_rdata_reg[0]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.077    -0.516    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.120    -0.396    sigma/csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.369    sigma/sigma_tile/riscv/csr_rdata_reg[31][12]
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.324 r  sigma/sigma_tile/riscv/csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    sigma/sigma_tile_n_167
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X42Y93         FDRE                                         r  sigma/csr_rdata_reg[12]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.077    -0.506    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.120    -0.386    sigma/csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X35Y90         FDRE                                         r  sigma/gpio_bo_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/gpio_bo_reg_reg[14]/Q
                         net (fo=1, routed)           0.086    -0.368    sigma/sigma_tile/riscv/csr_rdata_reg[31][14]
    SLICE_X34Y90         LUT5 (Prop_lut5_I2_O)        0.045    -0.323 r  sigma/sigma_tile/riscv/csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    sigma/sigma_tile_n_165
    SLICE_X34Y90         FDRE                                         r  sigma/csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X34Y90         FDRE                                         r  sigma/csr_rdata_reg[14]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.077    -0.505    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.120    -0.385    sigma/csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[24][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.438ns (7.954%)  route 5.069ns (92.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.244     5.114    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X28Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[24][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X28Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[24][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X28Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[24][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[20][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.438ns (7.959%)  route 5.065ns (92.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.241     5.111    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X29Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[20][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X29Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[20][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[20][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[21][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.438ns (7.959%)  route 5.065ns (92.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.241     5.111    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X29Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[21][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X29Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[21][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[21][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[22][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.438ns (7.959%)  route 5.065ns (92.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.241     5.111    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X29Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[22][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X29Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[22][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[22][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[16][26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.438ns (8.285%)  route 4.848ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.024     4.894    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y90         FDCE                                         f  sigma/Mat_mul55/C_reg[16][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X31Y90         FDCE                                         r  sigma/Mat_mul55/C_reg[16][26]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X31Y90         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[16][26]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[18][26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.438ns (8.285%)  route 4.848ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.024     4.894    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y90         FDCE                                         f  sigma/Mat_mul55/C_reg[18][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X31Y90         FDCE                                         r  sigma/Mat_mul55/C_reg[18][26]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X31Y90         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[18][26]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[19][26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.438ns (8.285%)  route 4.848ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.024     4.894    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y90         FDCE                                         f  sigma/Mat_mul55/C_reg[19][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X31Y90         FDCE                                         r  sigma/Mat_mul55/C_reg[19][26]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X31Y90         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[19][26]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[5][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.438ns (8.637%)  route 4.633ns (91.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 11.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         3.809     4.679    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[5][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.150    11.746    sigma/Mat_mul55/clk_out1
    SLICE_X31Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[5][25]/C
                         clock pessimism              0.287    12.033    
                         clock uncertainty           -0.077    11.956    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.663    sigma/Mat_mul55/C_reg[5][25]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[6][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.438ns (8.637%)  route 4.633ns (91.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 11.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         3.809     4.679    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[6][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.150    11.746    sigma/Mat_mul55/clk_out1
    SLICE_X31Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[6][25]/C
                         clock pessimism              0.287    12.033    
                         clock uncertainty           -0.077    11.956    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.663    sigma/Mat_mul55/C_reg[6][25]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[7][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.438ns (8.637%)  route 4.633ns (91.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 11.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         3.809     4.679    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[7][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.150    11.746    sigma/Mat_mul55/clk_out1
    SLICE_X31Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[7][25]/C
                         clock pessimism              0.287    12.033    
                         clock uncertainty           -0.077    11.956    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.663    sigma/Mat_mul55/C_reg[7][25]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[5][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.315     0.289    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X53Y94         FDCE                                         f  sigma/Mat_mul55/C_reg[5][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X53Y94         FDCE                                         r  sigma/Mat_mul55/C_reg[5][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[5][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[8][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.315     0.289    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X53Y94         FDCE                                         f  sigma/Mat_mul55/C_reg[8][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X53Y94         FDCE                                         r  sigma/Mat_mul55/C_reg[8][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[8][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[10][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[10][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[10][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[10][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[11][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[11][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[11][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[11][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[12][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[12][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[12][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[12][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[13][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[13][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[13][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[13][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[14][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[14][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[14][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[14][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[5][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.186ns (18.070%)  route 0.843ns (81.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.451     0.424    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X49Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[5][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.837    -0.836    sigma/Mat_mul55/clk_out1
    SLICE_X49Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[5][31]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X49Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    sigma/Mat_mul55/C_reg[5][31]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[9][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.186ns (18.070%)  route 0.843ns (81.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.451     0.424    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X49Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[9][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.837    -0.836    sigma/Mat_mul55/clk_out1
    SLICE_X49Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[9][31]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X49Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    sigma/Mat_mul55/C_reg[9][31]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[6][16]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.659%)  route 0.867ns (82.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.475     0.448    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X50Y79         FDCE                                         f  sigma/Mat_mul55/C_reg[6][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.824    -0.849    sigma/Mat_mul55/clk_out1
    SLICE_X50Y79         FDCE                                         r  sigma/Mat_mul55/C_reg[6][16]/C
                         clock pessimism              0.509    -0.340    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067    -0.407    sigma/Mat_mul55/C_reg[6][16]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.855    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[24][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.438ns (7.954%)  route 5.069ns (92.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.244     5.114    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X28Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[24][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X28Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[24][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X28Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[24][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[20][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.438ns (7.959%)  route 5.065ns (92.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.241     5.111    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X29Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[20][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X29Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[20][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[20][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[21][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.438ns (7.959%)  route 5.065ns (92.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.241     5.111    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X29Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[21][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X29Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[21][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[21][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[22][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.438ns (7.959%)  route 5.065ns (92.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.241     5.111    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X29Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[22][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X29Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[22][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[22][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[16][26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.438ns (8.285%)  route 4.848ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.024     4.894    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y90         FDCE                                         f  sigma/Mat_mul55/C_reg[16][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X31Y90         FDCE                                         r  sigma/Mat_mul55/C_reg[16][26]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X31Y90         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[16][26]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[18][26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.438ns (8.285%)  route 4.848ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.024     4.894    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y90         FDCE                                         f  sigma/Mat_mul55/C_reg[18][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X31Y90         FDCE                                         r  sigma/Mat_mul55/C_reg[18][26]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X31Y90         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[18][26]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[19][26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.438ns (8.285%)  route 4.848ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.024     4.894    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y90         FDCE                                         f  sigma/Mat_mul55/C_reg[19][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X31Y90         FDCE                                         r  sigma/Mat_mul55/C_reg[19][26]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X31Y90         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[19][26]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[5][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.438ns (8.637%)  route 4.633ns (91.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 11.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         3.809     4.679    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[5][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.150    11.746    sigma/Mat_mul55/clk_out1
    SLICE_X31Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[5][25]/C
                         clock pessimism              0.287    12.033    
                         clock uncertainty           -0.077    11.956    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.663    sigma/Mat_mul55/C_reg[5][25]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[6][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.438ns (8.637%)  route 4.633ns (91.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 11.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         3.809     4.679    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[6][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.150    11.746    sigma/Mat_mul55/clk_out1
    SLICE_X31Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[6][25]/C
                         clock pessimism              0.287    12.033    
                         clock uncertainty           -0.077    11.956    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.663    sigma/Mat_mul55/C_reg[6][25]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[7][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.438ns (8.637%)  route 4.633ns (91.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 11.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         3.809     4.679    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[7][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.150    11.746    sigma/Mat_mul55/clk_out1
    SLICE_X31Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[7][25]/C
                         clock pessimism              0.287    12.033    
                         clock uncertainty           -0.077    11.956    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.663    sigma/Mat_mul55/C_reg[7][25]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[5][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.315     0.289    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X53Y94         FDCE                                         f  sigma/Mat_mul55/C_reg[5][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X53Y94         FDCE                                         r  sigma/Mat_mul55/C_reg[5][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[5][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[8][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.315     0.289    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X53Y94         FDCE                                         f  sigma/Mat_mul55/C_reg[8][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X53Y94         FDCE                                         r  sigma/Mat_mul55/C_reg[8][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[8][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[10][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[10][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[10][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[10][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[11][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[11][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[11][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[11][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[12][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[12][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[12][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[12][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[13][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[13][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[13][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[13][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[14][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[14][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[14][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[14][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[5][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.186ns (18.070%)  route 0.843ns (81.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.451     0.424    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X49Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[5][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.837    -0.836    sigma/Mat_mul55/clk_out1
    SLICE_X49Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[5][31]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.077    -0.250    
    SLICE_X49Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    sigma/Mat_mul55/C_reg[5][31]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[9][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.186ns (18.070%)  route 0.843ns (81.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.451     0.424    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X49Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[9][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.837    -0.836    sigma/Mat_mul55/clk_out1
    SLICE_X49Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[9][31]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.077    -0.250    
    SLICE_X49Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    sigma/Mat_mul55/C_reg[9][31]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[6][16]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.659%)  route 0.867ns (82.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.475     0.448    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X50Y79         FDCE                                         f  sigma/Mat_mul55/C_reg[6][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.824    -0.849    sigma/Mat_mul55/clk_out1
    SLICE_X50Y79         FDCE                                         r  sigma/Mat_mul55/C_reg[6][16]/C
                         clock pessimism              0.509    -0.340    
                         clock uncertainty            0.077    -0.263    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067    -0.330    sigma/Mat_mul55/C_reg[6][16]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.778    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        6.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[24][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.438ns (7.954%)  route 5.069ns (92.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.244     5.114    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X28Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[24][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X28Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[24][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X28Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[24][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[20][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.438ns (7.959%)  route 5.065ns (92.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.241     5.111    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X29Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[20][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X29Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[20][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[20][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[21][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.438ns (7.959%)  route 5.065ns (92.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.241     5.111    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X29Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[21][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X29Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[21][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[21][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[22][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.438ns (7.959%)  route 5.065ns (92.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.241     5.111    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X29Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[22][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X29Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[22][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[22][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[16][26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.438ns (8.285%)  route 4.848ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.024     4.894    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y90         FDCE                                         f  sigma/Mat_mul55/C_reg[16][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X31Y90         FDCE                                         r  sigma/Mat_mul55/C_reg[16][26]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X31Y90         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[16][26]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[18][26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.438ns (8.285%)  route 4.848ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.024     4.894    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y90         FDCE                                         f  sigma/Mat_mul55/C_reg[18][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X31Y90         FDCE                                         r  sigma/Mat_mul55/C_reg[18][26]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X31Y90         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[18][26]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[19][26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.438ns (8.285%)  route 4.848ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.024     4.894    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y90         FDCE                                         f  sigma/Mat_mul55/C_reg[19][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X31Y90         FDCE                                         r  sigma/Mat_mul55/C_reg[19][26]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.077    11.957    
    SLICE_X31Y90         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[19][26]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[5][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.438ns (8.637%)  route 4.633ns (91.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 11.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         3.809     4.679    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[5][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.150    11.746    sigma/Mat_mul55/clk_out1
    SLICE_X31Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[5][25]/C
                         clock pessimism              0.287    12.033    
                         clock uncertainty           -0.077    11.956    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.663    sigma/Mat_mul55/C_reg[5][25]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[6][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.438ns (8.637%)  route 4.633ns (91.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 11.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         3.809     4.679    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[6][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.150    11.746    sigma/Mat_mul55/clk_out1
    SLICE_X31Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[6][25]/C
                         clock pessimism              0.287    12.033    
                         clock uncertainty           -0.077    11.956    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.663    sigma/Mat_mul55/C_reg[6][25]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[7][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.438ns (8.637%)  route 4.633ns (91.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 11.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         3.809     4.679    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[7][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.150    11.746    sigma/Mat_mul55/clk_out1
    SLICE_X31Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[7][25]/C
                         clock pessimism              0.287    12.033    
                         clock uncertainty           -0.077    11.956    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.663    sigma/Mat_mul55/C_reg[7][25]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[5][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.315     0.289    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X53Y94         FDCE                                         f  sigma/Mat_mul55/C_reg[5][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X53Y94         FDCE                                         r  sigma/Mat_mul55/C_reg[5][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[5][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[8][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.315     0.289    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X53Y94         FDCE                                         f  sigma/Mat_mul55/C_reg[8][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X53Y94         FDCE                                         r  sigma/Mat_mul55/C_reg[8][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[8][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[10][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[10][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[10][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[10][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[11][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[11][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[11][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[11][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[12][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[12][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[12][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[12][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[13][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[13][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[13][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[13][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[14][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[14][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[14][29]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.077    -0.253    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    sigma/Mat_mul55/C_reg[14][29]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[5][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.186ns (18.070%)  route 0.843ns (81.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.451     0.424    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X49Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[5][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.837    -0.836    sigma/Mat_mul55/clk_out1
    SLICE_X49Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[5][31]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.077    -0.250    
    SLICE_X49Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    sigma/Mat_mul55/C_reg[5][31]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[9][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.186ns (18.070%)  route 0.843ns (81.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.451     0.424    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X49Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[9][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.837    -0.836    sigma/Mat_mul55/clk_out1
    SLICE_X49Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[9][31]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.077    -0.250    
    SLICE_X49Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    sigma/Mat_mul55/C_reg[9][31]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[6][16]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.659%)  route 0.867ns (82.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.475     0.448    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X50Y79         FDCE                                         f  sigma/Mat_mul55/C_reg[6][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.824    -0.849    sigma/Mat_mul55/clk_out1
    SLICE_X50Y79         FDCE                                         r  sigma/Mat_mul55/C_reg[6][16]/C
                         clock pessimism              0.509    -0.340    
                         clock uncertainty            0.077    -0.263    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067    -0.330    sigma/Mat_mul55/C_reg[6][16]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.778    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        6.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[24][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.438ns (7.954%)  route 5.069ns (92.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.244     5.114    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X28Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[24][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X28Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[24][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.076    11.958    
    SLICE_X28Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.665    sigma/Mat_mul55/C_reg[24][25]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[20][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.438ns (7.959%)  route 5.065ns (92.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.241     5.111    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X29Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[20][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X29Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[20][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.076    11.958    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.665    sigma/Mat_mul55/C_reg[20][25]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[21][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.438ns (7.959%)  route 5.065ns (92.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.241     5.111    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X29Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[21][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X29Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[21][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.076    11.958    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.665    sigma/Mat_mul55/C_reg[21][25]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[22][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.438ns (7.959%)  route 5.065ns (92.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.241     5.111    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X29Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[22][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X29Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[22][25]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.076    11.958    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.665    sigma/Mat_mul55/C_reg[22][25]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[16][26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.438ns (8.285%)  route 4.848ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.024     4.894    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y90         FDCE                                         f  sigma/Mat_mul55/C_reg[16][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X31Y90         FDCE                                         r  sigma/Mat_mul55/C_reg[16][26]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.076    11.958    
    SLICE_X31Y90         FDCE (Recov_fdce_C_CLR)     -0.293    11.665    sigma/Mat_mul55/C_reg[16][26]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[18][26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.438ns (8.285%)  route 4.848ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.024     4.894    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y90         FDCE                                         f  sigma/Mat_mul55/C_reg[18][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X31Y90         FDCE                                         r  sigma/Mat_mul55/C_reg[18][26]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.076    11.958    
    SLICE_X31Y90         FDCE (Recov_fdce_C_CLR)     -0.293    11.665    sigma/Mat_mul55/C_reg[18][26]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[19][26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.438ns (8.285%)  route 4.848ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 11.747 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         4.024     4.894    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y90         FDCE                                         f  sigma/Mat_mul55/C_reg[19][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.151    11.747    sigma/Mat_mul55/clk_out1
    SLICE_X31Y90         FDCE                                         r  sigma/Mat_mul55/C_reg[19][26]/C
                         clock pessimism              0.287    12.034    
                         clock uncertainty           -0.076    11.958    
    SLICE_X31Y90         FDCE (Recov_fdce_C_CLR)     -0.293    11.665    sigma/Mat_mul55/C_reg[19][26]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[5][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.438ns (8.637%)  route 4.633ns (91.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 11.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         3.809     4.679    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[5][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.150    11.746    sigma/Mat_mul55/clk_out1
    SLICE_X31Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[5][25]/C
                         clock pessimism              0.287    12.033    
                         clock uncertainty           -0.076    11.957    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[5][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[6][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.438ns (8.637%)  route 4.633ns (91.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 11.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         3.809     4.679    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[6][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.150    11.746    sigma/Mat_mul55/clk_out1
    SLICE_X31Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[6][25]/C
                         clock pessimism              0.287    12.033    
                         clock uncertainty           -0.076    11.957    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[6][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[7][25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.438ns (8.637%)  route 4.633ns (91.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 11.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.225    -0.392    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.051 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.824     0.773    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.097     0.870 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         3.809     4.679    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X31Y89         FDCE                                         f  sigma/Mat_mul55/C_reg[7][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        1.150    11.746    sigma/Mat_mul55/clk_out1
    SLICE_X31Y89         FDCE                                         r  sigma/Mat_mul55/C_reg[7][25]/C
                         clock pessimism              0.287    12.033    
                         clock uncertainty           -0.076    11.957    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.293    11.664    sigma/Mat_mul55/C_reg[7][25]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[5][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.315     0.289    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X53Y94         FDCE                                         f  sigma/Mat_mul55/C_reg[5][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X53Y94         FDCE                                         r  sigma/Mat_mul55/C_reg[5][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[5][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[8][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.315     0.289    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X53Y94         FDCE                                         f  sigma/Mat_mul55/C_reg[8][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X53Y94         FDCE                                         r  sigma/Mat_mul55/C_reg[8][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[8][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[10][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[10][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[10][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[10][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[11][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[11][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[11][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[11][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[12][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[12][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[12][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[12][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[13][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[13][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[13][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[13][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[14][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.371     0.344    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X52Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[14][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.834    -0.839    sigma/Mat_mul55/clk_out1
    SLICE_X52Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[14][29]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X52Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    sigma/Mat_mul55/C_reg[14][29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[5][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.186ns (18.070%)  route 0.843ns (81.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.451     0.424    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X49Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[5][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.837    -0.836    sigma/Mat_mul55/clk_out1
    SLICE_X49Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[5][31]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X49Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    sigma/Mat_mul55/C_reg[5][31]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[9][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.186ns (18.070%)  route 0.843ns (81.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.451     0.424    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X49Y93         FDCE                                         f  sigma/Mat_mul55/C_reg[9][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.837    -0.836    sigma/Mat_mul55/clk_out1
    SLICE_X49Y93         FDCE                                         r  sigma/Mat_mul55/C_reg[9][31]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X49Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    sigma/Mat_mul55/C_reg[9][31]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/Mat_mul55/C_reg[6][16]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.659%)  route 0.867ns (82.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X51Y103        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.392    -0.072    sigma/Mat_mul55/clear_mat_mul
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.027 f  sigma/Mat_mul55/cntr[2]_i_2/O
                         net (fo=814, routed)         0.475     0.448    sigma/Mat_mul55/cntr[2]_i_2_n_0
    SLICE_X50Y79         FDCE                                         f  sigma/Mat_mul55/C_reg[6][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=4904, routed)        0.824    -0.849    sigma/Mat_mul55/clk_out1
    SLICE_X50Y79         FDCE                                         r  sigma/Mat_mul55/C_reg[6][16]/C
                         clock pessimism              0.509    -0.340    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067    -0.407    sigma/Mat_mul55/C_reg[6][16]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.855    





