// Seed: 1511328124
module module_0 (
    output wand id_0,
    output supply1 id_1,
    output wand id_2
);
  wire id_4;
  assign id_2 = id_4 && 1;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1,
    output tri1 id_2,
    output tri0 id_3,
    output tri0 id_4
    , id_7,
    input  wor  id_5
);
  wire id_8;
  assign id_3 = 1'h0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3(
      .id_0(id_2), .id_1(1), .id_2(id_2)
  );
  wire id_4;
endmodule
