# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui . 
# Start time: 18:53:12 on Jun 18,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 18:53:12 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:40 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 18:53:40 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:40 on Jun 18,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 18:53:40 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 18:53:40 on Jun 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 24 ns  Iteration: 0  Instance: /tb_vic
# 0 ps
# 27300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:02 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 19:42:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:02 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 19:42:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:02 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 19:42:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:03 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 19:42:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:03 on Jun 18,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 19:42:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:42:05 on Jun 18,2024, Elapsed time: 0:48:25
# Errors: 0, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 19:42:05 on Jun 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 88 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 94500 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:13 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 19:57:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:14 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 19:57:14 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:14 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 19:57:14 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:14 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 19:57:14 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:14 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 19:57:14 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:14 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 19:57:14 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:14 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 19:57:14 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:14 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 19:57:14 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:14 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 19:57:14 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:14 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 19:57:15 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:15 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 19:57:15 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:15 on Jun 18,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions_IRQ
# -- Loading entity Decodeur
# -- Loading entity Registre
# -- Loading entity VIC
# End time: 19:57:15 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:15 on Jun 18,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 19:57:15 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:57:17 on Jun 18,2024, Elapsed time: 0:15:12
# Errors: 1, Warnings: 0
# vsim -novopt tb_Processeur 
# Start time: 19:57:17 on Jun 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.memoire_instruction_irq(rtl)
# Loading work.decodeur(rtl)
# Loading work.vic(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 808 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 850500 ps
# End time: 20:22:52 on Jun 18,2024, Elapsed time: 0:25:35
# Errors: 0, Warnings: 5
