// Seed: 3771279563
module module_0 (
    input wire id_0,
    input tri0 id_1
);
  assign module_1.id_4 = 0;
  id_3 :
  assert property (@(posedge 1) -1'b0)
  else id_3 <= id_3;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    output tri1  id_2,
    input  wor   id_3,
    input  wand  id_4,
    input  wand  id_5,
    output tri1  id_6,
    input  tri0  id_7,
    input  wand  id_8,
    input  wand  id_9,
    output wire  id_10,
    output wor   id_11,
    input  uwire id_12,
    input  tri   id_13,
    output logic id_14,
    input  tri   id_15,
    input  wand  id_16
);
  parameter id_18 = 1, id_19 = 1, id_20 = 1;
  assign id_10 = id_13 && 1 + id_15 && -1'b0;
  module_0 modCall_1 (
      id_15,
      id_1
  );
  initial begin : LABEL_0
    id_14 = $realtime;
  end
endmodule
