// Seed: 2427001822
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output wand id_2,
    output wand id_3,
    input wor id_4,
    output supply0 id_5,
    input wand id_6,
    input wor id_7,
    input supply1 id_8,
    output tri1 id_9,
    input wor id_10
    , id_27,
    inout uwire id_11,
    input supply1 id_12,
    input tri id_13,
    output wor id_14,
    output tri0 id_15,
    input supply1 id_16,
    input wor id_17,
    output tri id_18,
    input uwire id_19,
    input supply0 id_20,
    input supply0 id_21,
    output supply1 id_22,
    input supply0 id_23,
    input tri1 id_24,
    output supply1 id_25
);
  assign id_9 = id_8;
  xor primCall (
      id_14,
      id_16,
      id_10,
      id_23,
      id_0,
      id_19,
      id_21,
      id_13,
      id_11,
      id_6,
      id_24,
      id_7,
      id_8,
      id_4,
      id_20
  );
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
