{"of variables": 0.0006218381867141721, "fixed amount of": 0.0007199114578298285, "to operations": 0.0006505845768687031, "instances another": 0.0008909432928017379, "be constructed": 0.00031027112001514706, "be solved": 0.00024479525705523264, "layout or": 0.000736324421504473, "digital hardware from": 0.002053052999321763, "approach the": 0.00029320571697716725, "goal of": 0.000254778285193441, "the switching activity": 0.0007306662459124517, "for system level": 0.000786496815660843, "an idea": 0.0004871483750863616, "realistic design description": 0.0010265264996608815, "the difference": 0.00021134408835368467, "provides densities": 0.0009764140466129265, "and bound steepest": 0.0010265264996608815, "looking": 0.0001626237653433725, "may contain": 0.0003746582419708834, "operations and carriers": 0.0010265264996608815, "for transforming the": 0.0009410601106551883, "been considered": 0.000417799369123001, "a maturity": 0.0008909432928017379, "since arrays": 0.0008909432928017379, "the graph capturing": 0.0010265264996608815, "synthesis scheduling": 0.0032217112501915987, "edge by": 0.0006340378686968196, "method for conditional": 0.0008555639165621071, "select the one": 0.0007700080474004306, "routing has been": 0.000786496815660843, "and redundancies": 0.0008909432928017379, "binding based on": 0.0009410601106551883, "of rt": 0.0007553672923416989, "in terms": 0.00020969950763920667, "optimization approach to": 0.0008555639165621071, "interconnections are represented": 0.0010265264996608815, "tecs v": 0.0005478910668182925, "to ripping": 0.0009764140466129265, "sophisticated branch and": 0.0010265264996608815, "time complexity": 0.00036101641288462387, "synthesizing interconnection between": 0.0010265264996608815, "help reducing the": 0.0009410601106551883, "exact information on": 0.0010265264996608815, "path tradeoff using": 0.0010265264996608815, "and layout every": 0.0010265264996608815, "function is": 0.00021947399451230834, "tradeoff by applying": 0.0010265264996608815, "required to": 0.0005017666727986803, "has made the": 0.0008555639165621071, "contrast to computational": 0.0010265264996608815, "the hardware resource": 0.0010265264996608815, "approaches such as": 0.0006843325678413742, "write its output": 0.0010265264996608815, "processor design": 0.0006127235786463329, "the earliest possible": 0.0007554603981339264, "those operations": 0.0007198227332232435, "and processed": 0.0006265213392754975, "bitstream": 0.0006505044062492492, "propose a controllability": 0.0010265264996608815, "new description will": 0.0010265264996608815, "tool should": 0.000736324421504473, "and near optimal": 0.0015109207962678529, "second": -0.0003026754638275182, "several relevant properties": 0.0010265264996608815, "and commutativity": 0.0007553672923416989, "uses an": 0.0004043518875755057, "well known": 0.00016890776538961824, "is given to": 0.0005945939298027953, "move into mainstream": 0.0010265264996608815, "possibly be scheduled": 0.0010265264996608815, "for design automation": 0.0009410601106551883, "of control": 0.003000328233817384, "a single mixed": 0.0009410601106551883, "into an fpga": 0.0009410601106551883, "designs are implemented": 0.0010265264996608815, "an soc": 0.0009764140466129265, "general these are": 0.0010265264996608815, "increasing": 2.3646458140493563e-05, "a behavior into": 0.0010265264996608815, "chosen 5": 0.0008054278125478997, "proposed a high": 0.0010265264996608815, "tradeoffs using mabal": 0.0010265264996608815, "the re programmability": 0.0010265264996608815, "this operation": 0.0004043518875755057, "interdependent": 0.0012125646151147566, "here": -0.00017764104002402218, "for loop folding": 0.0010265264996608815, "called partitioned": 0.0008909432928017379, "reliability in": 0.0006265213392754975, "common computation": 0.0009764140466129265, "the switches to": 0.0010265264996608815, "functional and": 0.0005518490653467084, "for the optimization": 0.0007008512712949511, "capacitance reduction": 0.0008909432928017379, "2001 munich germany": 0.000786496815660843, "i panagopoulos": 0.0009764140466129265, "be reduced": 0.00026543074337710064, "of partitioned": 0.0008054278125478997, "data can be": 0.0005025930536060298, "oikonomakos i panagopoulos": 0.0010265264996608815, "two classes of": 0.0005675984535683507, "some of the": 0.00022714737058008018, "level vlsi synthesis": 0.0017821062191034887, "in a specified": 0.0007554603981339264, "step the": 0.0006420106250255803, "be enhanced": 0.0006063570280783984, "advantages": 0.00025946000842193154, "independently the schedules": 0.0010265264996608815, "applications fault tolerance": 0.0010265264996608815, "rtl structural": 0.0009764140466129265, "urgency 22": 0.0009764140466129265, "section 8 speculates": 0.0010265264996608815, "divide": 0.0003754124274553368, "binding some researchers": 0.0010265264996608815, "kountouris christophe wolinski": 0.0018821202213103766, "multiple types of": 0.0008280296678200039, "a software": 0.0007662328963807261, "replace": 0.0002295892061626478, "we also survey": 0.0010265264996608815, "process is divided": 0.0008910531095517444, "grammar driven enviornment": 0.0010265264996608815, "some researchers have": 0.0007199114578298285, "be competitive with": 0.0008555639165621071, "unit": 0.0009874828429152277, "and architectural trade": 0.0010265264996608815, "the design time": 0.0017821062191034887, "provides a": 0.00036585525498646646, "late as possible": 0.0006697549616115174, "subexpression elimination": 0.000736324421504473, "operators to decrease": 0.0010265264996608815, "a performance cost": 0.0010265264996608815, "loops in the": 0.0006149957225391098, "architectural synthesis for": 0.0009410601106551883, "therefore": -0.0008710371751743716, "the mimola design": 0.0008910531095517444, "carried out": 0.0002743071402095565, "14 proposed a": 0.0009410601106551883, "nects timing": 0.0009764140466129265, "control step fewer": 0.0010265264996608815, "testability can be": 0.0010265264996608815, "annealing and neural": 0.0010265264996608815, "chooses functional": 0.0009764140466129265, "the synthesizer for": 0.0010265264996608815, "successful": 0.00016316106620365616, "programmable components": 0.0009764140466129265, "designs an efficient": 0.0010265264996608815, "design the system": 0.0009410601106551883, "99": 0.0003915494225303718, "98": 0.0002298885569053957, "the expense": 0.0007452474805337911, "that maximally reduces": 0.0010265264996608815, "use a global": 0.0009410601106551883, "91": 0.00042750488118006315, "90": 0.0001416517431872457, "93": 0.0002048734119221255, "92": 0.00047231644692565607, "95": 0.00015214861353614431, "97": 0.0002022273564235715, "96": 0.00020157180785600415, "are partitioned": 0.0004800990887414482, "depth formal analysis": 0.0010265264996608815, "and common": 0.0005837069815620527, "and walker 9": 0.0010265264996608815, "used a loop": 0.0010265264996608815, "been proposed 3": 0.0010265264996608815, "heuristic for clock": 0.0010265264996608815, "the available states": 0.0010265264996608815, "determines the number": 0.0006923174038785372, "or a": 0.00026889270129967443, "developed using": 0.0005945206498015871, "raghunathan and jha": 0.0008910531095517444, "interconnection units as": 0.0010265264996608815, "a well structured": 0.0008280296678200039, "resource allocation design": 0.0010265264996608815, "example": -0.004423181452152503, "call unit": 0.0009764140466129265, "wang": 0.0004536787564499464, "it largely determines": 0.0010265264996608815, "organized": 6.009897798461324e-05, "can be": 1.0716857606647488e-05, "such as notebook": 0.0010265264996608815, "functional unit to": 0.0008910531095517444, "high level synthe": 0.0009410601106551883, "memory units in": 0.0010265264996608815, "recently hls has": 0.0010265264996608815, "several advantages": 0.0005264402296629314, "which the synthesizer": 0.0010265264996608815, "knowledge into": 0.0007198227332232435, "using otherwise": 0.0009764140466129265, "analysis of": 0.00011000372383829693, "syntactic": 0.0019163662616417311, "basis of a": 0.0006393918163245107, "de scription": 0.0008054278125478997, "algorithm determines the": 0.0008280296678200039, "area and": 0.0008819196187839917, "machine": 4.93646553140564e-05, "how": -0.0014711188046306102, "methodology": 0.0004766998051390101, "rudnick": 0.0008908335031168579, "have low overhead": 0.0010265264996608815, "bogliolo luca benini": 0.0009410601106551883, "symposium": 8.581760027045737e-05, "sandeep deshpande": 0.0009764140466129265, "space therefore": 0.0008409275477391776, "abstraction": 0.00020891661760795885, "a we survey": 0.0010265264996608815, "sequence of operations": 0.0006449008300541625, "area to generate": 0.0010265264996608815, "minimized": 0.00022310331737453388, "1178": 0.0007552742094960622, "used flow": 0.0009764140466129265, "october 2001 apostolos": 0.0010265264996608815, "syntactic variances integrating": 0.0010265264996608815, "description while": 0.0008409275477391776, "minimizes": 0.0004233275408685972, "the years": 0.0005645285568789101, "types": -3.5718531634787173e-06, "2 distributed": 0.0006922320800673615, "ansa 93 is": 0.0010265264996608815, "non linear pipeline": 0.0010265264996608815, "effective": 0.00012551571864552312, "solution for optimum": 0.0010265264996608815, "for embedded system": 0.0010265264996608815, "ca usa hashem": 0.0010265264996608815, "logic synthesis": 0.002276222982461789, "a group of": 0.0004427145672228539, "convert parts": 0.0009764140466129265, "it alleviates": 0.0008909432928017379, "example when vhdl": 0.0010265264996608815, "rithm huang": 0.0009764140466129265, "application programs": 0.0005478910668182925, "63 96 we": 0.0010265264996608815, "level design": 0.001157261742664008, "6 20 63": 0.0010265264996608815, "as syntactic variances": 0.0010265264996608815, "path in": 0.0003238192894309675, "global criterion": 0.0015557640643709427, "been proposed ansa": 0.0010265264996608815, "is more": 0.0004112096244658573, "concurrency": 0.000579513310453106, "dean software": 0.0009764140466129265, "a parameterized architecture": 0.0010265264996608815, "activity at": 0.0007778820321854713, "level hot": 0.0008909432928017379, "they improve": 0.000736324421504473, "time taking advantage": 0.0010265264996608815, "the height": 0.0004629973621824251, "constant propagation common": 0.0010265264996608815, "partitioned into": 0.0006728864840125798, "a three phase": 0.0009410601106551883, "logic synthesis for": 0.0008280296678200039, "easier": 0.0002992109565778626, "reduce the syntactic": 0.0010265264996608815, "some basic": 0.0008413225832335049, "registers and one": 0.0010265264996608815, "synthesis controller and": 0.0010265264996608815, "improvement is due": 0.000786496815660843, "design verification although": 0.0009410601106551883, "approach could": 0.0005837069815620527, "effects": 9.726441263169194e-05, "of inequalities in": 0.0010265264996608815, "the weighted": 0.0008164894274859623, "stimuli they": 0.0009764140466129265, "itself instead": 0.0008909432928017379, "results based": 0.0005945206498015871, "structural": 0.0007459788439440113, "the most area": 0.0010265264996608815, "represents": -2.0046413526375222e-05, "programmability of": 0.0008409275477391776, "suitable for": 0.0003096260320404381, "a silicon": 0.0006420367454820583, "algorithm 30 in": 0.0009410601106551883, "attention to runtime": 0.0010265264996608815, "binding consists": 0.0009764140466129265, "the advent": 0.0005945206498015871, "area efficient": 0.0008054278125478997, "search space is": 0.0007008512712949511, "the edges given": 0.0010265264996608815, "another for example": 0.000786496815660843, "is to": 4.765929704420003e-05, "series": 0.00011700547170311873, "synthesize design": 0.0009764140466129265, "transformations use": 0.0008909432928017379, "and performance figures": 0.0010265264996608815, "operation for scheduling": 0.0009410601106551883, "necessary 20 as": 0.0010265264996608815, "design representation in": 0.0009410601106551883, "can apply": 0.00039214130554447274, "moreover interaction": 0.0009764140466129265, "the manipulation": 0.0006340378686968196, "mds": 0.0008053285608149918, "it work in": 0.0010265264996608815, "oscar system": 0.0009764140466129265, "rt": 0.003276141308877332, "partitioning scheduling": 0.0009764140466129265, "july 24 28": 0.000786496815660843, "constraints supplied along": 0.0010265264996608815, "adjacent registers the": 0.0010265264996608815, "a sequencer": 0.0017818865856034758, "dsp": 0.0020475883180483324, "among variables": 0.0007778820321854713, "re": 7.299872873372872e-05, "can help reducing": 0.0010265264996608815, "tool is the": 0.0008055270887481399, "allocation problem constructive": 0.0010265264996608815, "clock cycle their": 0.0010265264996608815, "constant propagation": 0.0006265213392754975, "digital sys tems": 0.0009410601106551883, "new valid": 0.0008909432928017379, "the smaller": 0.00033261181416283873, "of graph": 0.0004610107701099982, "of electronic": 0.0009382949198349321, "syn": 0.000477773967520358, "assures": 0.0004570705625315938, "parallel executions of": 0.0010265264996608815, "the more": 0.00020324016321839958, "are surveyed we": 0.0010265264996608815, "among which the": 0.0008555639165621071, "estimate": 7.004947999810977e-05, "we survey": 0.0020766962402020846, "expense of higher": 0.0010265264996608815, "of array accesses": 0.000786496815660843, "rtl level": 0.0007553672923416989, "an iterative redesign": 0.0010265264996608815, "and builds": 0.0006340378686968196, "such complexity": 0.0008409275477391776, "silicon": 0.0011978505033105181, "suitable for behavior": 0.0010265264996608815, "behavioral transformation transformations": 0.0010265264996608815, "path synthesis enhancing": 0.0010265264996608815, "contains two disjoint": 0.0009410601106551883, "can be applied": 0.0009107127183737778, "and field": 0.0007198227332232435, "of minimizing": 0.0009742967501727232, "clock cycles": 0.0005518490653467084, "used a randomized": 0.0010265264996608815, "reduction of the": 0.00047347522593044807, "toward control dominated": 0.0010265264996608815, "on the instruction": 0.000786496815660843, "into a register": 0.0007424439286282551, "disjoint subsets e": 0.0010265264996608815, "karri 69 proposed": 0.0010265264996608815, "to detect and": 0.0005803717219028672, "nearly loop free": 0.0010265264996608815, "any backtracking": 0.0008909432928017379, "algorithm grows exponentially": 0.0008910531095517444, "kernighan and lin": 0.0009410601106551883, "using multiport": 0.0009764140466129265, "and distributivity properties": 0.0010265264996608815, "101 has been": 0.0010265264996608815, "92 a heuristic": 0.0010265264996608815, "similarly": -3.852957392972554e-05, "84 proposed": 0.0009764140466129265, "easy testability hardware": 0.0010265264996608815, "binding storage": 0.0009764140466129265, "implemented in fpgas": 0.0010265264996608815, "needed": -0.0004459524781714323, "applied transformation": 0.0009764140466129265, "g control": 0.0008909432928017379, "these three tasks": 0.0008910531095517444, "for graph": 0.0005367113193995478, "weighted matching": 0.001439645466446487, "hls systems": 0.005858484279677559, "level par titioner": 0.0010265264996608815, "and performance": 0.0009757421726455231, "in terms of": 0.00034361144786638305, "this weakness": 0.0006922320800673615, "fpga than": 0.0009764140466129265, "p tsanakas agenda": 0.0010265264996608815, "schedul ing allocation": 0.0010265264996608815, "improve the circuit": 0.0010265264996608815, "most suitable for": 0.000786496815660843, "re programmability of": 0.0010265264996608815, "of cliques": 0.0016108556250957994, "wolf 35": 0.0009764140466129265, "processed for each": 0.0009410601106551883, "performance there": 0.0008054278125478997, "those two": 0.0005331941987692005, "showed": 0.00022520169470633812, "optimum simultaneous": 0.0016818550954783552, "tree": 0.0003657751741955539, "concurrently or": 0.0008054278125478997, "of digital systems": 0.0008055270887481399, "specific heuristics": 0.0008909432928017379, "in education 83": 0.0010265264996608815, "idle": 0.0008462509679990673, "the past": 0.0013647335523076095, "tion": 5.482145274971668e-05, "a by product": 0.000656708513347662, "for the user": 0.0005243312378680354, "because finding": 0.0008909432928017379, "se based": 0.0009764140466129265, "datapath a": 0.0008909432928017379, "lp formulation for": 0.0010265264996608815, "describe and": 0.0005645285568789101, "environment applying simulated": 0.0010265264996608815, "their topological order": 0.0010265264996608815, "69 proposed a": 0.0010265264996608815, "optimal scheduling of": 0.0008280296678200039, "has also reached": 0.0010265264996608815, "increment": 0.0002943248778312308, "module chosen 5": 0.0010265264996608815, "unit to another": 0.0010265264996608815, "description is compiled": 0.0009410601106551883, "an allocation approach": 0.0010265264996608815, "after scheduling a": 0.0010265264996608815, "operation scheduling by": 0.0010265264996608815, "syntactic variation": 0.0009764140466129265, "54 provide a": 0.0010265264996608815, "variables intelligently": 0.0009764140466129265, "the cdfg decomposition": 0.0010265264996608815, "methods which": 0.00043598832106877394, "a larger": 0.0002584023013003587, "be achieved at": 0.0008055270887481399, "this paper": 1.5560068939009646e-05, "of clock": 0.0005478910668182925, "allocation problem unlike": 0.0010265264996608815, "shall": 0.0001416517431872457, "deshpande jinpyo hong": 0.0010265264996608815, "also reached such": 0.0010265264996608815, "an asic emulation": 0.0010265264996608815, "datapath 6": 0.0009764140466129265, "latest control step": 0.0010265264996608815, "of traditional approaches": 0.0010265264996608815, "minimized there have": 0.0010265264996608815, "syntactic variances": 0.002672829878405214, "less area": 0.0008054278125478997, "segment transfers": 0.0009764140466129265, "systems are": 0.0006364913448637548, "karri": 0.0006921467772848516, "critical applications": 0.0006194319820342735, "a centralized storage": 0.0010265264996608815, "tecs": 0.0004570705625315938, "different instances": 0.0006597627962328983, "or one": 0.00041361967353078117, "france a": 0.0009764140466129265, "using a": 0.00035057245176042324, "free busy": 0.0009764140466129265, "commutativity and": 0.0007052619156505245, "incentive to": 0.0007198227332232435, "are no longer": 0.00048402706987820743, "associativity and": 0.0006420367454820583, "using behavioral templates": 0.0010265264996608815, "utilized for resource": 0.0010265264996608815, "and video": 0.000999670374894965, "bus is": 0.0006265213392754975, "chain and": 0.0005645285568789101, "apply some": 0.0006804408695300561, "early as": 0.0005601586506639426, "cortadella 64": 0.0009764140466129265, "the preceding discussions": 0.0010265264996608815, "27 30 2004": 0.0014200312269915063, "for loop constructs": 0.0010265264996608815, "of multiplexors": 0.0009764140466129265, "system level transformations": 0.0010265264996608815, "buses can behave": 0.0010265264996608815, "cost as": 0.0005081003025339321, "is required": 0.0004199354205517823, "notebook and mobile": 0.0010265264996608815, "busy": 0.0003195794569047529, "layout": 0.0013390634573327014, "flow using hls": 0.0010265264996608815, "ment": 0.00027786829167275736, "aspect of": 0.0003503153071481719, "topological": 0.0002943248778312308, "circuits vlsi": 0.0008409275477391776, "bound completion": 0.0008909432928017379, "looking at": 0.00034860970609701267, "usually contains both": 0.0010265264996608815, "rich": 0.0002658779719202194, "the list": 0.00030149024077646296, "attainable the process": 0.0010265264996608815, "scheduled before": 0.0007052619156505245, "schedule with respect": 0.0008910531095517444, "operation since the": 0.000786496815660843, "power hls": 0.0009764140466129265, "structure at the": 0.000786496815660843, "circuits a new": 0.0009410601106551883, "ctr davide bruni": 0.0010265264996608815, "three graph": 0.0008909432928017379, "surveyed we also": 0.0010265264996608815, "units every operation": 0.0010265264996608815, "will significantly save": 0.0010265264996608815, "not be able": 0.0005287169343706899, "well structured": 0.0006505845768687031, "can be reduced": 0.00036292850723116483, "on its development": 0.0010265264996608815, "subsets represents": 0.0009764140466129265, "algorithm 30": 0.000736324421504473, "cost consideration low": 0.0010265264996608815, "intelligently stay in": 0.0010265264996608815, "s workbench from": 0.0010265264996608815, "scheduling and allocation": 0.00564636066393113, "step due": 0.0008409275477391776, "methods for transforming": 0.0010265264996608815, "the handling": 0.0005331941987692005, "different execution times": 0.0009410601106551883, "example of a": 0.0003586096832015968, "are solved independently": 0.0009410601106551883, "very difficult if": 0.0010265264996608815, "model is": 0.00045449107459963795, "throughput signal": 0.0009764140466129265, "fair": 0.0005336846323212029, "general scheduling problem": 0.0009410601106551883, "attributes on": 0.000736324421504473, "ally variables": 0.0009764140466129265, "bipartite weighted matching": 0.0018821202213103766, "considerations in": 0.0011203173013278852, "86 proposed a": 0.0010265264996608815, "design an ilp": 0.0010265264996608815, "on hardware extraction": 0.0010265264996608815, "floorplanning munch et": 0.0010265264996608815, "best": -7.705914785945108e-05, "and tokada 40": 0.0010265264996608815, "node of other": 0.0010265264996608815, "mimola honeywell 101": 0.0010265264996608815, "off the shelf": 0.0006195083325805615, "dfg it": 0.0008909432928017379, "support multiple": 0.000578630871332004, "solution to": 0.00021238342514578586, "into its constituent": 0.0008555639165621071, "processes that run": 0.0008910531095517444, "neural network scheduler": 0.0010265264996608815, "tools may": 0.0006597627962328983, "maximizes the": 0.00045712689363370515, "rich source of": 0.000786496815660843, "proposed a": 0.0052857915908740664, "control step usually": 0.0010265264996608815, "synthesis dhodhi": 0.0009764140466129265, "of slow components": 0.0010265264996608815, "graph several": 0.0008909432928017379, "extend": 4.440810915835595e-05, "language data": 0.0009764140466129265, "re search": 0.0004998351874474825, "sehwa": 0.0007552742094960622, "every operation": 0.001384464160134723, "surveyed advance in": 0.0010265264996608815, "is described in": 0.00036609892293823075, "several groups have": 0.0008910531095517444, "the synthesis": 0.0035369969433305414, "the number and": 0.0010959171986105328, "too several": 0.0008909432928017379, "synthesis sometimes called": 0.0010265264996608815, "of transforming a": 0.0008910531095517444, "we describe": 0.00017057325668405244, "self testing of": 0.0008910531095517444, "impossible similarly an": 0.0010265264996608815, "memory can support": 0.0010265264996608815, "the lack": 0.0007314669451780366, "a control step": 0.0042778195828105355, "are on": 0.00040056987398695803, "logic": 0.0016417601873023715, "overhead the": 0.0004946083992344144, "level partitioner": 0.0008909432928017379, "connection allocation paulin": 0.0010265264996608815, "acm transactions on": 0.0008144720176713752, "pre": 0.00012329180009194992, "logic of a": 0.0009410601106551883, "advance in algorithmic": 0.0010265264996608815, "synthesis using a": 0.0010265264996608815, "controllability of the": 0.0009410601106551883, "a multiport": 0.0016818550954783552, "the tasks": 0.0004327761201418561, "scratch therefore": 0.0009764140466129265, "module selection": 0.0007553672923416989, "20 22 2000": 0.0008280296678200039, "of the number": 0.0006071418122491852, "both resource constrained": 0.0010265264996608815, "due to register": 0.0008555639165621071, "each storage": 0.0008909432928017379, "of their": 0.000168631483314914, "the controller and": 0.0007700080474004306, "several standard": 0.0007052619156505245, "asic design course": 0.0010265264996608815, "divide the": 0.00040563685245786283, "signals": 0.0005130966169608074, "compilation loop winding": 0.0010265264996608815, "for scheduling allocation": 0.0010265264996608815, "verification can be": 0.0008555639165621071, "chaudhuri et": 0.0008909432928017379, "cdfg captures": 0.0009764140466129265, "pipeline proceedings": 0.0009764140466129265, "extraction": 0.0002707608844530153, "commutativity properties": 0.0008909432928017379, "much": -0.00014263127402230967, "optimizations e": 0.0008409275477391776, "each task": 0.00096481211786208, "process for": 0.0003736371793243429, "handling of timing": 0.0010265264996608815, "and mowchenko 56": 0.0010265264996608815, "among the": 0.00019421996617338528, "design scheduling and": 0.0010265264996608815, "operations assignment": 0.0009764140466129265, "simultaneously using multiport": 0.0010265264996608815, "is urgency": 0.0009764140466129265, "from scratch therefore": 0.0010265264996608815, "3 2 allocation": 0.0010265264996608815, "synthesis power minimization": 0.0010265264996608815, "possibly requiring": 0.0008409275477391776, "optimal allocation": 0.0006804408695300561, "write accesses": 0.000736324421504473, "as switches": 0.0009764140466129265, "the amount": 0.00021911253638102655, "is in": 0.00036193868070153335, "design optimality": 0.0009764140466129265, "tools making it": 0.0010265264996608815, "register and functional": 0.0010265264996608815, "to university": 0.0017818865856034758, "solution techniques": 0.0006194319820342735, "described by a": 0.0004824655198035818, "allocation problem such": 0.0010265264996608815, "various data path": 0.0009410601106551883, "to available": 0.0007553672923416989, "a partial": 0.0002996753497829878, "2001 apostolos": 0.0008909432928017379, "low power techniques": 0.0010265264996608815, "state machine specifies": 0.0010265264996608815, "level synthesis introduction": 0.0009410601106551883, "graph dfg portion": 0.0010265264996608815, "seen its": 0.0009764140466129265, "problems also": 0.0007198227332232435, "is attainable the": 0.0010265264996608815, "rescheduling a sequence": 0.0010265264996608815, "characterize": 0.0002151587735600556, "wiring delay must": 0.0010265264996608815, "be carried": 0.00038421197680632644, "in hls because": 0.0010265264996608815, "2004 yokohama": 0.0015107345846833977, "for hls too": 0.0010265264996608815, "control logic": 0.0013011691537374063, "4th ed": 0.0008054278125478997, "hong": 0.000289756655226553, "bottom that this": 0.0010265264996608815, "allocation can": 0.0013608817390601121, "any": -0.0015598919427638103, "the bottom": 0.00031091909335708605, "level using": 0.0006194319820342735, "at each": 0.00016670772056817058, "possible alap": 0.0008409275477391776, "system design scheduling": 0.0010265264996608815, "dfg it does": 0.0010265264996608815, "as layout or": 0.0010265264996608815, "all together gebotys": 0.0010265264996608815, "the resulting solution": 0.0006923174038785372, "of components functional": 0.0010265264996608815, "approach starts with": 0.0009410601106551883, "traditional approaches": 0.0007052619156505245, "templates": 0.0007333030819252816, "the behavior the": 0.0008555639165621071, "applications a transformation": 0.0010265264996608815, "variable in the": 0.0005505837390339388, "automatic high": 0.0009764140466129265, "units used": 0.0008909432928017379, "process halts in": 0.0010265264996608815, "each task to": 0.0007700080474004306, "time therefore": 0.0005081003025339321, "87 combines": 0.0009764140466129265, "circuit elements developed": 0.0010265264996608815, "ilp formulation for": 0.0017821062191034887, "is defined as": 0.0005325287559039306, "is impractical": 0.001066388397538401, "datapath at": 0.0008909432928017379, "can minimize": 0.0006340378686968196, "constraint in terms": 0.0009410601106551883, "allocation affects controller": 0.0030795794989826445, "impossible to design": 0.0010265264996608815, "of existing designs": 0.0009410601106551883, "timing and concurrency": 0.0010265264996608815, "components to perform": 0.0010265264996608815, "not be": 0.00029307743748101245, "simulated": 0.0008939939309636153, "reduced by using": 0.0006923174038785372, "level synthesis compilers": 0.0010265264996608815, "system proceedings": 0.0005200280632457612, "v 5 n": 0.0004990105597140854, "using genetic": 0.0012680757373936392, "4 2": 9.706855790628374e-05, "4 1": 9.232357803713167e-05, "level can be": 0.0006768301477444453, "las vegas nevada": 0.0006449008300541625, "n 4": 0.00017708649961892985, "n 7": 0.00033036197442962915, "86 proposed": 0.0009764140466129265, "n 1": 8.122985444081127e-05, "loading of": 0.0007198227332232435, "n 3": 0.0001377902852508271, "signal processing with": 0.0009410601106551883, "more important than": 0.0006290543927330173, "validation which": 0.0008054278125478997, "structure in a": 0.0007100156134957532, "transient faults": 0.0007198227332232435, "as the complexities": 0.0010265264996608815, "made on": 0.0004871483750863616, "bit": 0.00019452882526338388, "previous": -0.0003094418171574687, "tecs v 5": 0.0008055270887481399, "chaudhuri and walker": 0.0010265264996608815, "hls tool is": 0.0010265264996608815, "on very crude": 0.0010265264996608815, "concurrently with normal": 0.0010265264996608815, "structures like arrays": 0.0010265264996608815, "his 7 callas": 0.0010265264996608815, "easy": -0.00011558872178917661, "of registers": 0.0014614451252590848, "code generation": 0.0008218098212963775, "in the synthesis": 0.001572993631321686, "has": 0, "alus": 0.0005836350521743063, "and buses": 0.0017818865856034758, "applicable to": 0.0003189306127638963, "the range of": 0.0003503584866510868, "4 p": 0.00019110148045491335, "1155": 0.0007552742094960622, "into registers": 0.0007052619156505245, "possible": -0.002669965790361877, "issues it": 0.0007553672923416989, "defined a": 0.0004971950503022425, "possibly": 0.0001757573740166635, "for automatic mapping": 0.0010265264996608815, "an algorithmic hardware": 0.0010265264996608815, "taking multiport": 0.0009764140466129265, "locks a number": 0.0010265264996608815, "requiring different": 0.0008909432928017379, "imposed": 0.0002062110751229535, "design enhancing high": 0.0010265264996608815, "onto storage elements": 0.0010265264996608815, "that a": 0.0001577997195642409, "usually": -9.484065874651618e-05, "representation at various": 0.0010265264996608815, "test vectors": 0.0006420367454820583, "a design in": 0.0010265264996608815, "architecture may": 0.000736324421504473, "synthesis path based": 0.0010265264996608815, "relaxing either": 0.0009764140466129265, "is impractical to": 0.0007554603981339264, "as well as": 0.0005199199457102522, "for both resource": 0.0010265264996608815, "steps": -0.000566020319535496, "unmatchable fast": 0.0009764140466129265, "of the entire": 0.000430730740865478, "the original behavioral": 0.0008910531095517444, "exchange using": 0.0009764140466129265, "walker 9 proposed": 0.0010265264996608815, "new valid inequalities": 0.0010265264996608815, "tools fast": 0.0009764140466129265, "activity of": 0.0005690557456154473, "25 proposed": 0.0008409275477391776, "ready operations is": 0.0010265264996608815, "evaluated the structure": 0.0009410601106551883, "workbench from": 0.0009764140466129265, "memory into": 0.0006804408695300561, "requirements it totally": 0.0010265264996608815, "is due to": 0.0003056433755462651, "new approach": 0.0007314669451780366, "interconnection area fang": 0.0010265264996608815, "applied for": 0.0004971950503022425, "a register transfer": 0.0007554603981339264, "next level of": 0.0007306662459124517, "hls too several": 0.0010265264996608815, "developed unfortunately": 0.0009764140466129265, "integration for": 0.0006922320800673615, "approaches to hls": 0.0010265264996608815, "for": 0, "bottom": 0.0005803922925843152, "todaes v": 0.001080658143367098, "grainger 97 showed": 0.0010265264996608815, "nects timing is": 0.0010265264996608815, "vlsi systems high": 0.0010265264996608815, "initial schedule is": 0.0008910531095517444, "partitioning for system": 0.002823180331965565, "consists of": 0.0004151477535372348, "method in addition": 0.0008280296678200039, "it totally ignores": 0.0010265264996608815, "work in dealing": 0.0010265264996608815, "the trade off": 0.0005837789286816832, "behavior consisting": 0.0009764140466129265, "from behavioral specifications": 0.0008555639165621071, "tools fast and": 0.0010265264996608815, "hls development": 0.0009764140466129265, "datapath trade": 0.001952828093225853, "execute the": 0.0003853164912330801, "specifies behavior": 0.0009764140466129265, "allocation unit allocation": 0.0010265264996608815, "given behavior": 0.0008054278125478997, "multiple subtasks": 0.0009764140466129265, "binder": 0.0006339597371048669, "constants variables": 0.0007778820321854713, "combines allocation and": 0.0010265264996608815, "manufacturing": 0.000432722789751204, "design automation and": 0.0010443879924812243, "may also": 0.00026833323424962344, "design description several": 0.0010265264996608815, "work in": 0.0004403983651149885, "yoichi yuyama masao": 0.0010265264996608815, "submicron era both": 0.0010265264996608815, "in section": 0.00013711840483017826, "it combines": 0.0006340378686968196, "to reduce the": 0.0010819887146963942, "on circuit": 0.0007553672923416989, "possibly using": 0.000736324421504473, "binder with test": 0.0010265264996608815, "fast turn around": 0.002053052999321763, "criterion based": 0.0006922320800673615, "constraints and requirements": 0.0010265264996608815, "apply local boolean": 0.0010265264996608815, "s workbench the": 0.0010265264996608815, "manipulation of timing": 0.0010265264996608815, "77 and retiming": 0.0010265264996608815, "paths in": 0.0003736371793243429, "soc": 0.0006505044062492492, "overhead and": 0.0008384451179141782, "statements": 0.0003729894219720056, "testing of": 0.00045712689363370515, "designs many other": 0.0010265264996608815, "space and": 0.0002848143286533001, "product of": 0.0002688223115590064, "to higher": 0.00044095980939199585, "solution fair p": 0.0016110541774962798, "hong mahmut": 0.0009764140466129265, "in different": 0.0005740127857996334, "accesses simultaneously using": 0.0010265264996608815, "this approach has": 0.0005180245624484466, "reducing": 0.0003560573850355613, "floorplan ning high": 0.0010265264996608815, "modulus m counters": 0.0010265264996608815, "support": -1.0002533608152392e-05, "the idle hardware": 0.0010265264996608815, "be enhanced by": 0.0008055270887481399, "with user": 0.0005837069815620527, "expressing timing": 0.0008909432928017379, "the structural": 0.0004800990887414482, "and control control": 0.0010265264996608815, "and let the": 0.0005479585993052664, "algorithms to determine": 0.0008280296678200039, "overhead": 0.0008128332467169113, "which results": 0.00041225532640727755, "ally variables are": 0.0010265264996608815, "automation electronic": 0.0015107345846833977, "separate functional unit": 0.0010265264996608815, "important task": 0.0008054278125478997, "can be enhanced": 0.0007700080474004306, "fpga": 0.0010399279618425402, "paths for transporting": 0.0010265264996608815, "design method tr": 0.0010265264996608815, "properties of language": 0.0010265264996608815, "affects controller delay": 0.0030795794989826445, "from abstract": 0.001410523831301049, "education 83": 0.0009764140466129265, "during high": 0.0007553672923416989, "into multiple": 0.0005331941987692005, "solution without performing": 0.0010265264996608815, "hierarchical reduction": 0.0008054278125478997, "busses and multiplexors": 0.0010265264996608815, "few years since": 0.0010265264996608815, "have been considered": 0.0005616677137745974, "the node of": 0.0007424439286282551, "arrays": 0.0006737638180757148, "reduction in the": 0.0004664353055489044, "and validation": 0.0005837069815620527, "p 1155 1178": 0.0010265264996608815, "at each level": 0.0005505837390339388, "considered": -0.00010869349457202, "p a ivey": 0.0010265264996608815, "elements developed using": 0.0010265264996608815, "a chip": 0.0006194319820342735, "analyzing methods ly": 0.0010265264996608815, "and commutativity properties": 0.0010265264996608815, "151": 0.0003666515409626408, "segment inter segment": 0.0010265264996608815, "the intermediate representation": 0.002310024142201292, "of registers and": 0.0007700080474004306, "alexander g dean": 0.0008910531095517444, "and breuer 27": 0.0010265264996608815, "proven": 0.0001976869460661691, "to functional": 0.0013195255924657967, "as syntactic": 0.0007778820321854713, "linear pipeline proceedings": 0.0010265264996608815, "estimation of data": 0.0010265264996608815, "determination during": 0.0009764140466129265, "register state": 0.0008909432928017379, "to the multiport": 0.0018821202213103766, "multiple read and": 0.0010265264996608815, "the selection": 0.0010333055446987008, "into hardware": 0.0008054278125478997, "datapath allocation affects": 0.0030795794989826445, "units variables": 0.0009764140466129265, "behavioral description is": 0.0018821202213103766, "then created": 0.0007553672923416989, "34 propose": 0.0009764140466129265, "regular iterative": 0.0029292421398387793, "paradigm for efficient": 0.0008910531095517444, "standard vhdl": 0.0008909432928017379, "then they": 0.000942528940075646, "by uniformly distributing": 0.0010265264996608815, "human designers in": 0.0010265264996608815, "steps a": 0.0005264402296629314, "datapath can": 0.0017818865856034758, "models": -7.587252699721294e-05, "a global priority": 0.0010265264996608815, "the set": 7.590035817824732e-05, "the reduction": 0.00030770780224735064, "controller design hsu": 0.0010265264996608815, "allocation based": 0.0016108556250957994, "concept of register": 0.0008910531095517444, "system for digital": 0.0008280296678200039, "variable": -0.0001326684076605057, "phideo 54 provide": 0.0010265264996608815, "system levels": 0.0009764140466129265, "manner and": 0.0005297721937428561, "ignorable many": 0.0009764140466129265, "of a design": 0.0014017025425899022, "this approach is": 0.00035150747549411265, "methods a further": 0.0010265264996608815, "characteristics of the": 0.0004061180036567533, "multiple million gates": 0.0010265264996608815, "are partitioned into": 0.0005770545764705953, "time": -0.006796805967319036, "the pfa technique": 0.0009410601106551883, "design cost": 0.0008054278125478997, "target architectures": 0.0007778820321854713, "unit allocation problems": 0.0010265264996608815, "decision": 0.00020205606011949442, "scheme is": 0.00031027112001514706, "utilized for": 0.0006420367454820583, "equalizes": 0.0008053285608149918, "73 which": 0.0009764140466129265, "sometimes called design": 0.0010265264996608815, "this bounding method": 0.0010265264996608815, "chain": 0.00020288526872871938, "software codesign of": 0.0008280296678200039, "alexander g": 0.0008409275477391776, "system profile driven": 0.0010265264996608815, "storage most": 0.0009764140466129265, "the formulation can": 0.0010265264996608815, "straightforward approach could": 0.0010265264996608815, "cycle test vectors": 0.0010265264996608815, "the switches": 0.0006597627962328983, "divide parts": 0.0009764140466129265, "the solutions they": 0.0010265264996608815, "optimal scheduling in": 0.0018821202213103766, "maximally reduces": 0.0009764140466129265, "742 january 27": 0.0010265264996608815, "in every aspect": 0.0009410601106551883, "phideo ctr davide": 0.0010265264996608815, "path synthesis": 0.004318936399339461, "and its": 8.784533357220008e-05, "or more problems": 0.0009410601106551883, "behave": 0.0002630202813009238, "the different": 0.0002490597400052439, "market race": 0.0009764140466129265, "similar to the": 0.0002375532180961992, "synthesis has": 0.0008409275477391776, "a look": 0.0005440534657849529, "unit specification": 0.0009764140466129265, "to indicate": 0.0003083444005640868, "method to identify": 0.0008910531095517444, "significantly save validation": 0.0010265264996608815, "olympus": 0.0024159856824449754, "they can help": 0.0009410601106551883, "the scheduling polytope": 0.0009410601106551883, "graph 31": 0.0008909432928017379, "for clock selection": 0.0010265264996608815, "transformations are used": 0.0008055270887481399, "exact": 0.0001487788146030893, "heijligers": 0.0008053285608149918, "typically comes": 0.0009764140466129265, "describes the design": 0.000786496815660843, "transformations to improve": 0.0008280296678200039, "sharing control": 0.0009764140466129265, "5 controller": 0.0009764140466129265, "solved": 0.0002113094192170567, "and heuristics": 0.0006194319820342735, "has one serious": 0.0010265264996608815, "advent of field": 0.0010265264996608815, "we have surveyed": 0.0010265264996608815, "al 18 proposed": 0.0009410601106551883, "it is desirable": 0.0004990105597140854, "hls 71 other": 0.0010265264996608815, "genetic algorithms also": 0.0010265264996608815, "insignificant": 0.00039444708862372557, "scan design": 0.0016818550954783552, "need for higher": 0.0010265264996608815, "these are local": 0.0010265264996608815, "are then created": 0.0008910531095517444, "overhead and test": 0.0010265264996608815, "on the critical": 0.0019347024901624872, "unit allocation determines": 0.0010265264996608815, "algorithms furthermore": 0.0008054278125478997, "since the flow": 0.0008910531095517444, "weighted bipartite matching": 0.0016560593356400078, "a data flow": 0.002557567265298043, "paths from a": 0.0007424439286282551, "arbitrary combination of": 0.0009410601106551883, "23 88 software": 0.0010265264996608815, "p 21 25": 0.0009410601106551883, "times for": 0.0003356685626871237, "5 controller issues": 0.0010265264996608815, "automation of electronic": 0.001174562544162977, "with this weakness": 0.0010265264996608815, "may be several": 0.0006393918163245107, "broadcast or": 0.0006696724184809267, "out concurrently with": 0.0010265264996608815, "variances computing lower": 0.0010265264996608815, "levels of throughput": 0.0010265264996608815, "86 91 january": 0.0010265264996608815, "1 integer programming": 0.0008280296678200039, "by alternating the": 0.0010265264996608815, "b introduction very": 0.0010265264996608815, "for testability testability": 0.0010265264996608815, "better utilization": 0.0007198227332232435, "of hls is": 0.0010265264996608815, "achieve better quality": 0.0010265264996608815, "of operations to": 0.0006923174038785372, "many applications hls": 0.0010265264996608815, "testability as well": 0.0010265264996608815, "address": 7.413392527584758e-05, "specification is generated": 0.0010265264996608815, "along": -2.1845273575316608e-05, "estimating power": 0.0008409275477391776, "commonly used flow": 0.0010265264996608815, "reliability issue has": 0.0010265264996608815, "then combined": 0.0007198227332232435, "practice the": 0.000358262173067567, "control dominated circuit": 0.0010265264996608815, "proven technique": 0.0009764140466129265, "studied": 3.81636725836298e-05, "commonly": 0.0005141698766304184, "queue": 0.0002151587735600556, "required to execute": 0.001239016665161123, "for hardware synthesis": 0.0016110541774962798, "throughput": 0.000598076959630826, "this process": 0.00025612759387124627, "of multiplexors and": 0.0010265264996608815, "scheduled in": 0.0010734226387990955, "traffic is needed": 0.0010265264996608815, "and exploiting the": 0.0015400160948008611, "packaging cost": 0.0009764140466129265, "tasks": 0.0012617097588619353, "into separate": 0.0006265213392754975, "vlsi synthesis algorithmic": 0.0009410601106551883, "optimization of": 0.00037061925988615083, "is essential to": 0.0005560038834607235, "level synthesis specification": 0.0018821202213103766, "transformation based method": 0.0010265264996608815, "a set": 0.00021424272608940004, "design tree": 0.0009764140466129265, "24 28 2006": 0.0008280296678200039, "traversing": 0.0003076698838490454, "the mavs across": 0.0010265264996608815, "the other": 0.00018638200792542932, "folding algorithmic": 0.0009764140466129265, "selection criteria to": 0.0010265264996608815, "state free busy": 0.0010265264996608815, "approach and iterative": 0.0010265264996608815, "estimating the area": 0.0010265264996608815, "low power for": 0.0010265264996608815, "optimizing asics power": 0.0010265264996608815, "binding and": 0.0026390511849315934, "oikonomakos": 0.0008908335031168579, "duality": 0.0003725778223691424, "synthesis september": 0.0006696724184809267, "introduction very": 0.0009764140466129265, "offs in hierarchical": 0.002053052999321763, "allocation techniques based": 0.0010265264996608815, "description is in": 0.0008910531095517444, "operands kumar": 0.0009764140466129265, "activity martin": 0.0009764140466129265, "compilers principles techniques": 0.0006241901309246173, "both schedules are": 0.0010265264996608815, "optimality have been": 0.0010265264996608815, "a very": 0.0003361600406876696, "the new": 0.0002488905459646065, "and interconnection units": 0.002823180331965565, "originally": 0.00036226950121035715, "kobayashi hidetoshi onodera": 0.0010265264996608815, "values": -0.0007508248549106736, "following": -0.0008244090495301663, "use in education": 0.0010265264996608815, "design and": 0.0007206902520389354, "in europe": 0.0009341293440583419, "significant portion of": 0.0006341160195496112, "re programmability": 0.0009764140466129265, "then combined by": 0.0010265264996608815, "in or flow": 0.0010265264996608815, "locks": 0.0004177478842962452, "incremental": 0.00045824217381129905, "system clock the": 0.0009410601106551883, "growth in the": 0.0006449008300541625, "datapath rao": 0.0009764140466129265, "description is": 0.0015243009076017964, "wenrui gong": 0.0008909432928017379, "comprehensive discussions": 0.0009764140466129265, "or the": 0.00039908094407452137, "units for": 0.0011381114912308945, "divided": 0.0002105258750282318, "the interconnection cost": 0.0009410601106551883, "rithm huang and": 0.0010265264996608815, "level synthesis proceedings": 0.0008555639165621071, "optimal": -9.009225429121155e-05, "simulation tool reliability": 0.0010265264996608815, "a paradigm for": 0.0007424439286282551, "retiming": 0.0011888947757215226, "from a software": 0.0008280296678200039, "explores": 0.00038306923729101734, "overhead while": 0.0006696724184809267, "scheduling many": 0.0009764140466129265, "is fully": 0.00042066129161675246, "to quickly give": 0.0010265264996608815, "including lowering": 0.0009764140466129265, "applications": -0.0015049468383605074, "access its": 0.0007198227332232435, "explored": 0.0004536787564499464, "date": 0.000220900201508367, "such": -0.012235478518219071, "data": -0.006209558417519909, "times": -9.149380740880428e-05, "synthesis survey": 0.0009764140466129265, "that the": 1.4289143475529984e-06, "behavioral templates for": 0.0010265264996608815, "proposed placing": 0.0009764140466129265, "sandeep": 0.0005263753571762201, "to digital": 0.001238863964068547, "first they": 0.0006127235786463329, "is well": 0.00020590110151279503, "transactions on design": 0.001174562544162977, "synthesized for": 0.0008909432928017379, "transfers to": 0.0006696724184809267, "grows exponentially with": 0.0006923174038785372, "same semantic": 0.0008909432928017379, "so": -0.002021510299314636, "difficult and complicate": 0.0010265264996608815, "concurrent testing": 0.0017818865856034758, "rabaey et al": 0.0009410601106551883, "operations so": 0.0016108556250957994, "tree height": 0.0037768364617084948, "se": 0.0003089457257872289, "alap scheduling": 0.002672829878405214, "85 system level": 0.0010265264996608815, "or selectively slowing": 0.0010265264996608815, "et al 95": 0.0008910531095517444, "62 have": 0.0009764140466129265, "is reduced": 0.0002961113824243141, "pascal into an": 0.0010265264996608815, "find": -0.0001636328105517385, "years": 0.000829341011695595, "course": 4.810732726429893e-05, "binding involves": 0.0009764140466129265, "power their scheduling": 0.0010265264996608815, "have extended the": 0.0006923174038785372, "account at": 0.0007778820321854713, "this algorithm allocates": 0.0010265264996608815, "account as": 0.0015107345846833977, "objective function for": 0.0007199114578298285, "problem and": 0.0002621115253124979, "scan registers": 0.0008909432928017379, "paid attention": 0.0009764140466129265, "of good": 0.0004871483750863616, "thus the problem": 0.0006697549616115174, "tasks are": 0.0004392815082333302, "conditional and": 0.0006265213392754975, "hot": 0.0011057953630381257, "decreases": 0.00014361488415446847, "level synthesizer consists": 0.0010265264996608815, "75 proposed methods": 0.0010265264996608815, "behavioral descriptions flow": 0.0010265264996608815, "comes from an": 0.0007700080474004306, "933": 0.0005402624876944322, "or selectively": 0.0008409275477391776, "time constraint in": 0.0008910531095517444, "a multiport memory": 0.0010265264996608815, "934": 0.0005558668523126124, "p 86 91": 0.0010265264996608815, "into account the": 0.0007767097095109021, "integrated solution": 0.0007778820321854713, "better controller design": 0.0010265264996608815, "chaining": 0.000477773967520358, "11 and": 0.0002848143286533001, "matches": 0.0002022273564235715, "memory modules before": 0.0010265264996608815, "these constraints and": 0.000786496815660843, "design levels": 0.0008909432928017379, "register allocation on": 0.0018821202213103766, "sorted": 0.0002758036743633127, "components data path": 0.0010265264996608815, "time constrained": 0.0019517537306061093, "later lee and": 0.0010265264996608815, "a weighted": 0.00040056987398695803, "as a unifying": 0.0009410601106551883, "for testability using": 0.0018821202213103766, "used to convert": 0.0007700080474004306, "86 91": 0.0009764140466129265, "along with the": 0.0003977498399602089, "mabal industrial extensions": 0.0010265264996608815, "on hardware": 0.0005690557456154473, "using hls a": 0.0010265264996608815, "m narasimhan": 0.0008909432928017379, "list one at": 0.0010265264996608815, "knight 86": 0.0009764140466129265, "higher performance can": 0.0010265264996608815, "constraint parameters": 0.0009764140466129265, "for system design": 0.0016560593356400078, "using a reliability": 0.0010265264996608815, "taking advantage": 0.0009742967501727232, "thus the total": 0.0005332599197353992, "assures a": 0.0008909432928017379, "for some regular": 0.0009410601106551883, "logic synthesis and": 0.0007306662459124517, "some new synthesis": 0.0010265264996608815, "system synthesis": 0.0005889972261660747, "data routing has": 0.0010265264996608815, "microar chitecture": 0.0008409275477391776, "no priority": 0.0008054278125478997, "data flow and": 0.0007700080474004306, "that minimize": 0.000540329071683549, "that increments a": 0.0010265264996608815, "early as during": 0.0010265264996608815, "correctly on the": 0.0007700080474004306, "exploration using time": 0.0010265264996608815, "and layout": 0.0020766962402020846, "and spatial locality": 0.0007424439286282551, "its execution the": 0.000786496815660843, "the bottom that": 0.0010265264996608815, "set of selected": 0.0007554603981339264, "computer hardware": 0.0007198227332232435, "level synthesis": 0.027394553340914632, "steps form the": 0.0010265264996608815, "other subset": 0.0007778820321854713, "approaches proposed by": 0.0010265264996608815, "million": 0.0006532994445896087, "logic rt": 0.0009764140466129265, "quite": 4.0092827052750444e-05, "hardware resources are": 0.0010265264996608815, "complicated": 0.00013066298239027636, "sharing among": 0.0006127235786463329, "besides": 0.00022163144254016434, "thus scheduling is": 0.0010265264996608815, "transformation technique": 0.0015557640643709427, "to schedule a": 0.0006923174038785372, "or pascal into": 0.0010265264996608815, "synthesis tools": 0.0013011691537374063, "ansa 93": 0.0009764140466129265, "tackle the hardware": 0.0010265264996608815, "programming": 6.218670452448086e-05, "control logic overhead": 0.0010265264996608815, "future directions of": 0.0008280296678200039, "using a global": 0.0007008512712949511, "by product": 0.0005837069815620527, "need for": 0.0005024701187800032, "to high": 0.0009104556256890887, "are many": 0.000291489254067775, "performing simultaneously": 0.0009764140466129265, "description the graph": 0.0010265264996608815, "scheduling cost": 0.0008054278125478997, "be used to": 0.00017199273705093183, "verilog hardware description": 0.0017111278331242142, "an edge between": 0.0005908842688232119, "capable of allocating": 0.0010265264996608815, "problem in 30": 0.0010265264996608815, "loops and control": 0.0009410601106551883, "2 distributed storage": 0.0010265264996608815, "on the": 1.0716866985712159e-05, "one": -0.015144169552986583, "synthesized their": 0.0009764140466129265, "and schedule that": 0.0010265264996608815, "in other": 0.0001402072507485636, "may execute": 0.0005945206498015871, "optimizations in": 0.0011290571137578202, "specific transformations": 0.002333646096556414, "ripping": 0.0017816670062337158, "been proposed to": 0.0004824655198035818, "storage elements e": 0.0010265264996608815, "voltage disabling the": 0.0010265264996608815, "an hls scheme": 0.0010265264996608815, "data paths": 0.0006265213392754975, "busses busses": 0.0009764140466129265, "structured": 0.0001557582303531125, "indicate": 3.087841309284088e-05, "22 which is": 0.0008055270887481399, "2": 0, "constants": 0.00014759127434532847, "raghunathan and": 0.0008054278125478997, "circuit is easier": 0.0010265264996608815, "and replace": 0.0010400561264915225, "intercon nects timing": 0.0010265264996608815, "reduction 6 5": 0.0010265264996608815, "properties operation": 0.0009764140466129265, "a system is": 0.0005560038834607235, "the rest": 0.00017593858674824935, "88 software": 0.0009764140466129265, "the sum of": 0.0002734971236903655, "orailoglu": 0.0007552742094960622, "is becoming": 0.0005297721937428561, "and exposes": 0.0008054278125478997, "transformation technique using": 0.0010265264996608815, "the other example": 0.0009410601106551883, "delay a": 0.0005837069815620527, "flow to": 0.0006194319820342735, "developed to": 0.0004043518875755057, "decision to schedule": 0.0010265264996608815, "impractical": 0.0006504146222095523, "binding involves the": 0.0010265264996608815, "circuit description": 0.0007052619156505245, "routing concurrent": 0.0009764140466129265, "future": -2.1433220015659608e-05, "time is spent": 0.0005908842688232119, "powerful it": 0.0009764140466129265, "since it": 0.00018591471454820554, "specified number of": 0.0007306662459124517, "certain compiler": 0.0008409275477391776, "builds the": 0.000578630871332004, "sys tems ansa": 0.0010265264996608815, "san": 0.0001557582303531125, "three years": 0.0007052619156505245, "different design": 0.001410523831301049, "are configured": 0.0007778820321854713, "locations": 0.00017879878619272304, "good checkpoints": 0.0009764140466129265, "are many approaches": 0.0008910531095517444, "prototype environment for": 0.002053052999321763, "with in high": 0.0010265264996608815, "control flow graph": 0.0005872812720814885, "can share": 0.0006420367454820583, "mapping of behavioral": 0.0010265264996608815, "ratio of": 0.0002722899492997837, "functional units as": 0.0008555639165621071, "constructs in": 0.0011674139631241054, "of data values": 0.0006843325678413742, "systems todaes v": 0.0011817685376464238, "emulation board in": 0.0010265264996608815, "7 callas 53": 0.0010265264996608815, "groups have extended": 0.0010265264996608815, "design practice its": 0.0010265264996608815, "sorted into": 0.0008909432928017379, "applicable to larger": 0.0010265264996608815, "6 5": 0.00034776470757557563, "6 4": 0.00031553813800371504, "synthesis specification": 0.0017818865856034758, "tools r": 0.0008409275477391776, "take": -0.0007127211855984122, "6 3": 0.00029205920860678994, "6 2": 0.00022724553729981897, "it may also": 0.0005837789286816832, "polyhedral": 0.00040688422924023225, "rt level synthesis": 0.002053052999321763, "proposed simultaneously": 0.0008909432928017379, "50 a": 0.0007778820321854713, "and mobile": 0.0005478910668182925, "of field": 0.0006194319820342735, "describes applications": 0.0008909432928017379, "and reconstructing them": 0.0010265264996608815, "both wiring": 0.0009764140466129265, "scheduled in different": 0.0009410601106551883, "average": 2.148532189091531e-05, "6 n": 0.00039933271030995215, "an idea of": 0.0005984168209353781, "a controllability": 0.0008909432928017379, "competitive with that": 0.0009410601106551883, "conflicts among the": 0.0008910531095517444, "68 since arrays": 0.0010265264996608815, "university high level": 0.002053052999321763, "styles since different": 0.0010265264996608815, "real a program": 0.0018821202213103766, "mixed ilp": 0.0009764140466129265, "ahead scheme and": 0.0010265264996608815, "environment for mechatronic": 0.0010265264996608815, "processors partial": 0.0009764140466129265, "intelligently stay": 0.0009764140466129265, "commonly used": 0.0010640208326627592, "in hierarchical": 0.0012127140561567968, "synchronous": 0.0005279340743417136, "steps needed for": 0.0009410601106551883, "extraction automatic high": 0.0010265264996608815, "path tradeoffs": 0.0009764140466129265, "datapath power": 0.0008409275477391776, "3 outlines": 0.000736324421504473, "to the design": 0.0005379720711576622, "operations may": 0.0011890412996031741, "optimizations in high": 0.002053052999321763, "for different execution": 0.0009410601106551883, "directions although we": 0.0010265264996608815, "towards standard": 0.0009764140466129265, "explored one": 0.0008909432928017379, "capability in": 0.001439645466446487, "they try to": 0.0008280296678200039, "practice its area": 0.0010265264996608815, "by a set": 0.0004650723100853703, "theoretical methods clique": 0.0010265264996608815, "specification partitioning": 0.001952828093225853, "resource and the": 0.000786496815660843, "kurdahi and": 0.0008909432928017379, "the starting": 0.0003600921806913413, "to the register": 0.0006923174038785372, "design automation tools": 0.0017821062191034887, "are local transformations": 0.0010265264996608815, "synthesis for high": 0.0009410601106551883, "hls because": 0.0009764140466129265, "processor array proceedings": 0.0009410601106551883, "easy testabil ity": 0.0010265264996608815, "vector is used": 0.0008555639165621071, "or vice": 0.0005367113193995478, "of dynamically": 0.0005690557456154473, "cdfg decomposition": 0.0009764140466129265, "resource": 0.0032670566159199, "achieve better": 0.0005737520925884166, "behavioral representation": 0.0009764140466129265, "step usually": 0.0008054278125478997, "more accurate": 0.00032888173451785295, "proposed an idea": 0.0010265264996608815, "of entities for": 0.0010265264996608815, "are three approaches": 0.0010265264996608815, "explored one primary": 0.0010265264996608815, "are able": 0.0006005556486078515, "psga for datapath": 0.0010265264996608815, "where": -0.0026020176249969967, "area performance": 0.0008054278125478997, "28 n 7": 0.0008555639165621071, "for application specific": 0.0016110541774962798, "with attributes": 0.0006922320800673615, "coverage self": 0.0009764140466129265, "been proposed in": 0.0005007892316513351, "maps data carriers": 0.0010265264996608815, "space is reduced": 0.0008910531095517444, "chop a": 0.0008909432928017379, "further improvement": 0.0005518490653467084, "execute an arbitrary": 0.0010265264996608815, "methodology has become": 0.0010265264996608815, "new synthesis": 0.0008909432928017379, "other simple approach": 0.0010265264996608815, "sharing control synthesis": 0.0010265264996608815, "inequalities": 0.00045067023256787476, "optimizing resource": 0.0009764140466129265, "a subset": 0.00020258097949443806, "emulation provides": 0.0009764140466129265, "based datapath architecture": 0.0010265264996608815, "new target": 0.000736324421504473, "no longer provides": 0.0010265264996608815, "operations assignment statements": 0.0010265264996608815, "the precedence constraints": 0.0007554603981339264, "test hardware": 0.0008909432928017379, "components allows": 0.0008054278125478997, "controller issues": 0.0009764140466129265, "also survey some": 0.0010265264996608815, "storage allocation": 0.0015557640643709427, "design constraints and": 0.0017821062191034887, "level synthesis oscar": 0.0010265264996608815, "design practice": 0.0009764140466129265, "exchange or the": 0.0010265264996608815, "tasks together as": 0.0010265264996608815, "step the other": 0.0010265264996608815, "unifying design": 0.0009764140466129265, "data structures": 0.00027790253721030636, "onodera": 0.0007552742094960622, "such as pipelining": 0.0008555639165621071, "profile driven": 0.0012840734909641165, "shall see": 0.00040307923026888836, "exploiting parallel": 0.0008409275477391776, "prototype environment": 0.0017818865856034758, "hidetoshi onodera an": 0.0010265264996608815, "operation defines": 0.0008909432928017379, "problem of graph": 0.0008555639165621071, "a possible": 0.0003333698037574871, "many": -0.003273097800462954, "synthesis how datapath": 0.0010265264996608815, "and registers under": 0.0010265264996608815, "g c or": 0.0009410601106551883, "levels first": 0.0007778820321854713, "oscar system 50": 0.0010265264996608815, "s": -0.0035666843271645677, "of off the": 0.0008555639165621071, "madrid spain g": 0.0010265264996608815, "hard problem in": 0.0008280296678200039, "basic techniques": 0.002945297686017892, "expression": 7.27656224892005e-05, "integration level": 0.0008409275477391776, "problem genetic algorithms": 0.0010265264996608815, "to try different": 0.0009410601106551883, "high level syn": 0.0009410601106551883, "because they construct": 0.0009410601106551883, "system design high": 0.002053052999321763, "main goal of": 0.0006149957225391098, "a pipelined fashion": 0.0007700080474004306, "are found by": 0.0006768301477444453, "generation they": 0.0008909432928017379, "regular algo": 0.0009764140466129265, "estimation area is": 0.0010265264996608815, "considers": 0.00018113475060517858, "partitioning left edge": 0.0010265264996608815, "constraint parameters the": 0.0010265264996608815, "the reduction of": 0.0004888292215128859, "combines": 0.00046755883792628004, "cell implementation": 0.0009764140466129265, "next level": 0.0005690557456154473, "power microarchitectural synthesis": 0.0008910531095517444, "to market is": 0.0010265264996608815, "combined": 0.00012551571864552312, "function and": 0.0002870063928998167, "prototype": 0.0004920650355820255, "available states we": 0.0010265264996608815, "units from the": 0.0008280296678200039, "been considered how": 0.0010265264996608815, "in addition an": 0.0007008512712949511, "program transformations in": 0.0017821062191034887, "using re programmable": 0.0010265264996608815, "test time overhead": 0.0010265264996608815, "by nodes": 0.0006505845768687031, "asap and asap": 0.0010265264996608815, "human designers": 0.0008909432928017379, "power via pipelining": 0.0010265264996608815, "global criterion for": 0.0010265264996608815, "the datapath synthesis": 0.0010265264996608815, "exploiting parallel executions": 0.0010265264996608815, "and replace portions": 0.0010265264996608815, "of a retry": 0.0010265264996608815, "in 30 a": 0.0008910531095517444, "approach has": 0.0007472743586486858, "conceptualization to": 0.0009764140466129265, "rapid design": 0.0008054278125478997, "variances": 0.0013382205481060941, "which contains": 0.0003600921806913413, "be the": 5.520353143708927e-05, "asics each application": 0.0010265264996608815, "workbench the verilog": 0.0010265264996608815, "technology provides": 0.0008054278125478997, "design process and": 0.0008055270887481399, "ivey": 0.0008908335031168579, "register allocation problem": 0.0009410601106551883, "algo rithm": 0.0004327761201418561, "influ": 0.0007197340304834748, "with the interaction": 0.0008055270887481399, "smaller its customer": 0.0010265264996608815, "42 certain compiler": 0.0010265264996608815, "own lower": 0.0009764140466129265, "the test costs": 0.0010265264996608815, "regularity": 0.0015133773191375911, "with systemc": 0.0009764140466129265, "and allocation using": 0.002053052999321763, "maximum weight": 0.0006505845768687031, "methods a": 0.0004650149928176743, "technology": 0.0004108603909505608, "proposed an integer": 0.0009410601106551883, "rtl level a": 0.0010265264996608815, "total number of": 0.0005331718084428586, "500 october": 0.0009764140466129265, "yuyama masao aramoto": 0.0010265264996608815, "addition a": 0.000513924325416283, "wiring": 0.0023345402086972253, "of conditional": 0.00046706467202917097, "computing systems": 0.00042066129161675246, "process as possible": 0.0009410601106551883, "honeywell": 0.0007197340304834748, "specific transformations such": 0.0010265264996608815, "many neural": 0.0008909432928017379, "binding all": 0.0009764140466129265, "a constructive": 0.0005264402296629314, "an initial": 0.00025612759387124627, "85 system": 0.0009764140466129265, "evolution has": 0.0008054278125478997, "also utilized": 0.0008909432928017379, "wires": 0.0008784547523857649, "assigns": 0.0006943022376031617, "complete the": 0.00029907533444689134, "routing a": 0.000540329071683549, "functions furthermore": 0.0007778820321854713, "light the": 0.000736324421504473, "storage unit is": 0.0010265264996608815, "allocation": 0.010979051962609582, "edges": 0.00020458496341297714, "operations are sorted": 0.0010265264996608815, "heterogeneous processor array": 0.0010265264996608815, "must be competitive": 0.0010265264996608815, "we must prepare": 0.0010265264996608815, "be a": 6.105449780639992e-05, "and simulate": 0.0007198227332232435, "path construction and": 0.0010265264996608815, "allocation design": 0.0008909432928017379, "minimal number of": 0.0011476456253574296, "operands kumar et": 0.0010265264996608815, "problem by kernighan": 0.0010265264996608815, "critical paths within": 0.0010265264996608815, "costs": 0.0004503354674003299, "s an": 0.0005331941987692005, "alap value": 0.0009764140466129265, "gate chips": 0.0009764140466129265, "dimension": 0.00013970469605414416, "ilp solution": 0.0008409275477391776, "one another for": 0.0007700080474004306, "binding for bit": 0.0010265264996608815, "kastner design": 0.0009764140466129265, "binding assigns operations": 0.0010265264996608815, "structural descrip": 0.0009764140466129265, "representation the synthesis": 0.0010265264996608815, "detailed design must": 0.0010265264996608815, "hls is used": 0.0010265264996608815, "since multiplexors and": 0.0010265264996608815, "rest": 4.9221206010313526e-05, "computation algorithms": 0.0007052619156505245, "fast and near": 0.002053052999321763, "several approaches proposed": 0.0010265264996608815, "understood since the": 0.0009410601106551883, "design computing": 0.0009764140466129265, "proposed methods for": 0.0008280296678200039, "not yet": 0.0002831910049595006, "of idle": 0.0007553672923416989, "knight 86 proposed": 0.0010265264996608815, "transforming a": 0.0012005979126299372, "to a register": 0.0007100156134957532, "reliability of": 0.00045712689363370515, "library there": 0.0008409275477391776, "np complete the": 0.0007100156134957532, "components and architectural": 0.0010265264996608815, "we survey recent": 0.0009410601106551883, "t recent developments": 0.0010265264996608815, "in list scheduling": 0.0010265264996608815, "by letting": 0.0004920730722757703, "custom computer hardware": 0.0010265264996608815, "future scheduling": 0.0009764140466129265, "the classic job": 0.0010265264996608815, "around": 0.0002514350508125231, "applications such as": 0.00046781285708311494, "traditionally the control": 0.0010265264996608815, "should take layout": 0.0010265264996608815, "before scheduling register": 0.0010265264996608815, "for every": 0.0001697388311587654, "mechanism for": 0.00033261181416283873, "traffic": 0.00022236580345107637, "the weighted bipartite": 0.0008910531095517444, "programming bitstream 8": 0.0010265264996608815, "computing v 28": 0.0006923174038785372, "world": 0.00015472090857873434, "constructive algorithms": 0.0009764140466129265, "into three tasks": 0.0009410601106551883, "self recovering microar": 0.0010265264996608815, "definitely needed": 0.0009764140466129265, "fault tolerance is": 0.0007306662459124517, "the same semantic": 0.0009410601106551883, "is definitely needed": 0.0010265264996608815, "easier to understand": 0.0006768301477444453, "between design cost": 0.0009410601106551883, "concurrency furthermore": 0.0009764140466129265, "synthesis techniques": 0.0007198227332232435, "pipelining": 0.0016937575948982417, "inter": 0.0006188836343149374, "or a code": 0.0010265264996608815, "how datapath allocation": 0.0030795794989826445, "by itself instead": 0.0010265264996608815, "66": 0.00020891661760795885, "transactions on embedded": 0.0005984168209353781, "for mechatronic systems": 0.0010265264996608815, "conditional": 0.0014727541839184286, "developed using a": 0.0008910531095517444, "operations that": 0.0008272393470615623, "and resource duality": 0.0010265264996608815, "supplementary": 0.0006062823075573783, "three steps": 0.00044095980939199585, "to memories a": 0.0010265264996608815, "automation on higher": 0.0010265264996608815, "important than area": 0.0010265264996608815, "hls tools r": 0.0010265264996608815, "objective function": 0.0007962138485379629, "the multiport memory": 0.002053052999321763, "more components": 0.0007052619156505245, "algorithm for conditional": 0.0008910531095517444, "such as syntactic": 0.0009410601106551883, "throughput requirements": 0.0007553672923416989, "use hls tools": 0.0010265264996608815, "of transient faults": 0.0008910531095517444, "memories": 0.0003647320103916115, "6 we": 0.00023185126402052307, "timing are": 0.0008054278125478997, "connects two": 0.0007198227332232435, "many hls systems": 0.0010265264996608815, "overall interconnect structure": 0.0010265264996608815, "on functional": 0.002041322608590168, "performance constrained": 0.0015557640643709427, "approach an initial": 0.0010265264996608815, "a probabilistic": 0.0004149982536340244, "array accesses decreases": 0.0010265264996608815, "the complexities of": 0.0006393918163245107, "ansa a": 0.0009764140466129265, "accessing": 0.00026878918496485253, "in converting": 0.0007778820321854713, "power": 0.0018401241597740478, "system 50 a": 0.0010265264996608815, "or logic synthesis": 0.0009410601106551883, "chaiyakul et al": 0.0009410601106551883, "are utilized for": 0.0008555639165621071, "efficient design": 0.0007553672923416989, "to achieve a": 0.0004509575351081138, "their input": 0.0005601586506639426, "30 2004 yokohama": 0.0016110541774962798, "in data": 0.0003746582419708834, "95 generalized the": 0.0010265264996608815, "matching to": 0.0006505845768687031, "longer necessary to": 0.0009410601106551883, "package": 0.0002649195734370469, "industry": 0.0003725778223691424, "acm": -0.00011778565209403456, "july 2002 alexander": 0.0010265264996608815, "space can": 0.0004756059007199775, "the datapath 6": 0.0010265264996608815, "synthesis explores": 0.0009764140466129265, "graph capturing the": 0.0010265264996608815, "in fpgas fast": 0.0010265264996608815, "or decomposition methods": 0.0010265264996608815, "of parallelism": 0.00047341687305567224, "speed the": 0.0005440534657849529, "image": 0.00026696551122970617, "more control steps": 0.0009410601106551883, "power estimation techniques": 0.0008280296678200039, "including testability power": 0.0010265264996608815, "proposed however": 0.0008409275477391776, "path tradeoffs using": 0.0010265264996608815, "of synthesis or": 0.0010265264996608815, "scheduling algorithms usually": 0.0010265264996608815, "es which": 0.0009764140466129265, "higher level design": 0.0008555639165621071, "graph clique": 0.0009764140466129265, "her": 0.0003026754638275182, "22 which": 0.0006127235786463329, "multiport access": 0.0009764140466129265, "to ripping up": 0.0010265264996608815, "hls during compilation": 0.0010265264996608815, "the area": 0.0009506565783128087, "pipelined from behavioral": 0.0010265264996608815, "bitstream 8 future": 0.0010265264996608815, "space exploration the": 0.0008555639165621071, "power controller and": 0.0010265264996608815, "constant folding and": 0.0009410601106551883, "into the set": 0.0006768301477444453, "emulators take as": 0.0010265264996608815, "three types of": 0.0005062791184836, "complete": -8.581760027045737e-05, "applied several low": 0.0010265264996608815, "more sophisticated": 0.00033800554265737113, "controller and the": 0.0007424439286282551, "using hyper": 0.0008909432928017379, "in different subsets": 0.0009410601106551883, "and each": 0.0002151852905397894, "integer programming model": 0.0016560593356400078, "elimination": 0.0006247091822078145, "seed p": 0.0009764140466129265, "cycle second it": 0.0010265264996608815, "dissipation unit": 0.0009764140466129265, "with": 0, "october": 9.026981913377769e-05, "testability improvement and": 0.0010265264996608815, "difficult if": 0.0006265213392754975, "components functional units": 0.0010265264996608815, "in the power": 0.0006697549616115174, "series of compiler": 0.0010265264996608815, "exploiting the design": 0.0010265264996608815, "500": 0.00023065954120783625, "ic design a": 0.0010265264996608815, "an approach": 0.0002859063594916952, "partitioning problem which": 0.0010265264996608815, "for high level": 0.004304970057773768, "is transformed into": 0.0005984168209353781, "rolls back to": 0.0008055270887481399, "detailed": 5.934183597662561e-05, "aramoto": 0.0008908335031168579, "gong": 0.0005402624876944322, "from accessing": 0.000736324421504473, "lower bound completion": 0.0009410601106551883, "operations to control": 0.0010265264996608815, "certain": -0.00019514494995225226, "level in the": 0.0005403956720868134, "al": 0.00016403135638125475, "an": 0, "mavs across all": 0.0010265264996608815, "as": 0, "described in section": 0.0002803820840233728, "yokohama": 0.0010805249753888643, "real rt component": 0.0010265264996608815, "cathedral": 0.0015105484189921244, "be constructed in": 0.0005803717219028672, "ada as an": 0.0010265264996608815, "embedded system design": 0.000786496815660843, "time maximum weight": 0.0010265264996608815, "nodes in different": 0.0010265264996608815, "pipelining 71": 0.0009764140466129265, "component library": 0.0022661018770250966, "the pattern matching": 0.0008055270887481399, "callas 53 and": 0.0010265264996608815, "spatial": 0.000404454712847143, "storages": 0.0006695898956936832, "based on rt": 0.0010265264996608815, "time to market": 0.0015109207962678529, "it specifies": 0.0006696724184809267, "in the variable": 0.0006697549616115174, "reflect the": 0.000358262173067567, "genetic algorithm": 0.002276222982461789, "path synthesis incremental": 0.0010265264996608815, "basic time unit": 0.0010265264996608815, "yoichi": 0.0007552742094960622, "bus capacitance and": 0.0010265264996608815, "have been employed": 0.0007008512712949511, "et al 8": 0.0005738228126787148, "embedded system consists": 0.0009410601106551883, "its input": 0.000417799369123001, "that those operations": 0.0009410601106551883, "allocating more": 0.0008409275477391776, "local transformations that": 0.0009410601106551883, "partitioned": 0.0008077660370327432, "of selected functional": 0.0009410601106551883, "chip the": 0.0007052619156505245, "partitioner": 0.0005944473878607613, "main goal": 0.0004920730722757703, "graph 31 67": 0.0010265264996608815, "fault it": 0.0007052619156505245, "parallelism": 0.0006308546723534786, "behavioral": 0.010960431566966982, "that at the": 0.0005243312378680354, "display applications acm": 0.0010265264996608815, "to exploit": 0.0003341318928774141, "original": -0.0001339308816385506, "is compiled into": 0.0007424439286282551, "behavioral tem": 0.0009764140466129265, "constructive algorithms are": 0.0010265264996608815, "be bounded to": 0.0009410601106551883, "weighted bipartite": 0.001384464160134723, "operates correctly": 0.0008409275477391776, "with the number": 0.0004216812263578646, "for reliability": 0.0007052619156505245, "profiler optimizing asics": 0.0010265264996608815, "technology has": 0.0006696724184809267, "annealed neural network": 0.0010265264996608815, "constructs in a": 0.0009410601106551883, "method for low": 0.0009410601106551883, "the traditional capture": 0.0010265264996608815, "across all": 0.00042964090201957905, "routing there are": 0.0009410601106551883, "tr": 0, "to": 0, "of storage functional": 0.0010265264996608815, "70 which is": 0.0010265264996608815, "low overhead": 0.0005690557456154473, "connection allocation": 0.0009764140466129265, "has also been": 0.00043933565361829676, "heuristic scheduling": 0.0007553672923416989, "models operation": 0.0009764140466129265, "loops in": 0.0004610107701099982, "been dealt": 0.0007778820321854713, "estimation of": 0.0003356685626871237, "that the design": 0.0006923174038785372, "results": -0.0017956493461913645, "self testing": 0.002208973264513419, "of synchronous": 0.000578630871332004, "synthesizing interconnection": 0.0009764140466129265, "al 80 propose": 0.0010265264996608815, "is essential here": 0.0010265264996608815, "nodes in": 0.00027329522818435927, "scheduling no": 0.0009764140466129265, "testability technique they": 0.0010265264996608815, "method tr": 0.0007198227332232435, "that this operation": 0.0008555639165621071, "large": -0.0006047154235680125, "method to": 0.0010503256137600638, "of multiple million": 0.0010265264996608815, "small": -0.00033611861616016645, "methods clique": 0.0009764140466129265, "then to": 0.000369627988849979, "j ramanujam": 0.001384464160134723, "testability power": 0.0009764140466129265, "a kountouris": 0.0017818865856034758, "past": 0.0006788716579283907, "busses are partitioned": 0.0010265264996608815, "prepare to": 0.0008409275477391776, "fu area to": 0.0010265264996608815, "coactive scheduling": 0.0009764140466129265, "operations on the": 0.0005428666638245658, "the behavior can": 0.0009410601106551883, "important than": 0.0005478910668182925, "clock": 0.0014074114722656033, "lifetimes of data": 0.0010265264996608815, "used to": 0.00019816590099054865, "section": -0.003719661517409843, "solution of": 0.00022239320865238905, "chitecture intermediate": 0.0009764140466129265, "allocation with": 0.0007198227332232435, "designed analyzing": 0.0009764140466129265, "internal repre sentation": 0.0010265264996608815, "rithm": 0.0003387515189796483, "for the scheduling": 0.0023594904469825292, "undecided": 0.0006921467772848516, "applications of": 0.0005674603419360706, "well designed": 0.000736324421504473, "medium and high": 0.0008055270887481399, "of operations operations": 0.0010265264996608815, "first operations": 0.0008409275477391776, "method": -0.002593948261523228, "contrast": 4.662516060756292e-05, "her model": 0.0009764140466129265, "units into a": 0.0009410601106551883, "a correctness preserving": 0.0010265264996608815, "christophe": 0.0010399279618425402, "research topic over": 0.0010265264996608815, "specification partitioning for": 0.002053052999321763, "resource delay and": 0.0010265264996608815, "hardware extraction automatic": 0.0010265264996608815, "modeling pre": 0.0009764140466129265, "level of detail": 0.0006290543927330173, "variables kurdahi": 0.0009764140466129265, "of graph clique": 0.0010265264996608815, "programs hls": 0.0009764140466129265, "transformation": 0.0008730007049622671, "capturing the behavior": 0.0009410601106551883, "distributed storage": 0.0008054278125478997, "design tools": 0.0006804408695300561, "contain multiple types": 0.0010265264996608815, "scheme and the": 0.0005908842688232119, "power consumption exploiting": 0.0010265264996608815, "with simpler": 0.0008054278125478997, "synthesis environment for": 0.0010265264996608815, "indispensable as layout": 0.0010265264996608815, "it is impractical": 0.0007424439286282551, "the oscar": 0.0009764140466129265, "in education": 0.0008409275477391776, "can behave": 0.0008054278125478997, "emucs 33 and": 0.0010265264996608815, "of ada as": 0.0010265264996608815, "via": -1.0717217976522189e-05, "the tasks and": 0.0007700080474004306, "they take": 0.0005889972261660747, "language for": 0.000369627988849979, "obtained by": 0.0001392375554163681, "5 3": 0.00019835320587060639, "architecture a": 0.00046706467202917097, "5 1": 0.00013972191378843724, "emulation board": 0.0009764140466129265, "san francisco ca": 0.0005872812720814885, "the user to": 0.0004256264370526717, "higher area cost": 0.0010265264996608815, "papakonstantinou behavioral": 0.0009764140466129265, "enhancing the": 0.0005837069815620527, "select": 0.0001953608813079429, "one that": 0.0002881145614733507, "based scheduling algorithm": 0.0008555639165621071, "behavioral synthesis with": 0.0010265264996608815, "vlsi": 0.003265653300625527, "and scheduling of": 0.0007554603981339264, "tools making": 0.0008909432928017379, "objectives": 0.0003403401910042862, "interconnection cost": 0.0008909432928017379, "synthesize several groups": 0.0010265264996608815, "for optimizing": 0.0005025311121402169, "6": -0.0057056376339438015, "microoperations": 0.0008053285608149918, "scheduling algorithms have": 0.0008555639165621071, "more": -0.014311096937483484, "cost function of": 0.000786496815660843, "scheduling in automatic": 0.0018821202213103766, "based on integer": 0.0008910531095517444, "smooth mechanism for": 0.0010265264996608815, "hierarchical conditional": 0.0009764140466129265, "p 490": 0.0008909432928017379, "a single task": 0.0007424439286282551, "simplified bus": 0.0009764140466129265, "5 n": 0.00042657895272427967, "memory and asics": 0.0010265264996608815, "where functionality": 0.0009764140466129265, "quality of": 0.0005506515713885404, "process for example": 0.0007100156134957532, "different subsets represents": 0.0010265264996608815, "as can": 0.00034608998023739917, "partial scan registers": 0.0010265264996608815, "space exploration mecha": 0.0010265264996608815, "and timing": 0.0005264402296629314, "in a self": 0.000786496815660843, "allocation the search": 0.0010265264996608815, "resources": 0.0006085944541445773, "carefully": 0.0002314340792010539, "due to": 0.0002541119069866862, "scheduling by annealed": 0.0010265264996608815, "system mimola": 0.0009764140466129265, "scan": 0.0011819570044600718, "30 a polynomial": 0.0010265264996608815, "a controllability measure": 0.0010265264996608815, "constrained scheduling 36": 0.0010265264996608815, "states": -3.434516843142609e-05, "a code segment": 0.0008055270887481399, "large designs": 0.001439645466446487, "paths for loop": 0.0009410601106551883, "the storage units": 0.0010265264996608815, "placing emphasis on": 0.0008910531095517444, "information": -0.0004878712960301176, "of pipelined from": 0.0010265264996608815, "interconnect": 0.002008845610590832, "and memory": 0.0006989197664631665, "g registers": 0.0008909432928017379, "using transformation rephasing": 0.0010265264996608815, "in datapath synthesis": 0.005132632498304408, "hardware extraction": 0.0008909432928017379, "4 3 partitioned": 0.0010265264996608815, "scheduling the": 0.0009259947243648502, "automotive": 0.0006193556503051256, "register is equivalent": 0.0010265264996608815, "profiler optimizing": 0.0009764140466129265, "optimize section": 0.0009764140466129265, "circuit and": 0.0005645285568789101, "architecture and": 0.00035645620336189905, "nevada united states": 0.0006630607854273854, "video algorithms simultaneous": 0.0010265264996608815, "generate resource constraints": 0.0010265264996608815, "unmatchable fast turn": 0.0010265264996608815, "applications fault": 0.0009764140466129265, "as early in": 0.0010265264996608815, "for computing": 0.0002477685349002668, "schedule an": 0.000736324421504473, "mapping": 0.000252636014110991, "an operation": 0.002433821114747177, "power 74 there": 0.0010265264996608815, "their scheduling": 0.0008054278125478997, "the representation": 0.0006533799596801423, "trade a": 0.0008409275477391776, "2001 apostolos a": 0.0009410601106551883, "the algorithm determines": 0.0008055270887481399, "and phideo 54": 0.0010265264996608815, "is employed": 0.00044095980939199585, "synthesis tools fast": 0.0010265264996608815, "as during": 0.000736324421504473, "of partitioned busses": 0.0010265264996608815, "register": 0.005864214467773347, "synthesis a": 0.0026023383074748126, "parameterized": 0.0002717562742677247, "task in order": 0.0008280296678200039, "type of operation": 0.0008055270887481399, "a nearly": 0.0005837069815620527, "designer more": 0.0008909432928017379, "interconnection complexity due": 0.0010265264996608815, "jinpyo hong": 0.0009764140466129265, "scheduling 36 have": 0.0010265264996608815, "ignorable many estimation": 0.0010265264996608815, "design styles since": 0.0010265264996608815, "register subset": 0.0009764140466129265, "description synthesis sometimes": 0.0010265264996608815, "synthesis high": 0.002672829878405214, "tool reliability": 0.0009764140466129265, "trade": 0.001241301884641926, "paper": -0.00042958795797743245, "the past three": 0.0008280296678200039, "the logic": 0.0008592818040391581, "ity": 0.00031153158615566343, "synthesis system high": 0.0010265264996608815, "490": 0.0006062823075573783, "its": -0.006098165417993118, "is generated": 0.00029669942744757526, "available states": 0.0009764140466129265, "et al 49": 0.0010265264996608815, "as follows section": 0.00036230314329665223, "using transformations optimizing": 0.0010265264996608815, "bus structure": 0.0008054278125478997, "ally": 0.0005080376900505638, "3 p 380": 0.0008910531095517444, "algorithm psga": 0.001952828093225853, "is based": 0.0001194725853078757, "set processor and": 0.0010265264996608815, "vlsi design": 0.001751120944686158, "propose": 0.00021829686746760148, "assigned to the": 0.0008192372341162194, "three interdependent": 0.0009764140466129265, "multiple million": 0.0009764140466129265, "the previous method": 0.0008280296678200039, "done such that": 0.0008555639165621071, "it specifies behavior": 0.0010265264996608815, "this architecture may": 0.0010265264996608815, "sufficient but more": 0.0010265264996608815, "behavior operates": 0.0009764140466129265, "self testing is": 0.0010265264996608815, "approaches 15 29": 0.0010265264996608815, "a design at": 0.0009410601106551883, "noncritical operations insyn": 0.0010265264996608815, "sequencers in": 0.0009764140466129265, "found": -0.00038223696313667175, "the characteristics of": 0.0004509575351081138, "based on functional": 0.0009410601106551883, "onto an": 0.0006265213392754975, "most straightforward approach": 0.0009410601106551883, "a smooth": 0.0004192225589570891, "reduce": -0.00013628295846792904, "synthesis results": 0.0008054278125478997, "clock length": 0.0008409275477391776, "path delay therefore": 0.0010265264996608815, "of these": 3.908355874985802e-05, "are grouped into": 0.0006290543927330173, "hls systems characterize": 0.0010265264996608815, "allocation of components": 0.0010265264996608815, "operation": 0.0002516382706697719, "bound performance": 0.0008054278125478997, "huang and": 0.0006597627962328983, "application specific domains": 0.0010265264996608815, "hls systems such": 0.002053052999321763, "in the behavior": 0.0007008512712949511, "performance real": 0.0008909432928017379, "that maximally": 0.0009764140466129265, "datapath synthesis using": 0.0010265264996608815, "august 2002": 0.0005331941987692005, "research": -0.00023830689081895932, "recovery in": 0.0005559353594425499, "with that": 0.0003356685626871237, "race": 0.00046095396040326874, "customer base may": 0.0010265264996608815, "binder with": 0.0009764140466129265, "the scheduled cdfg": 0.0009410601106551883, "the activity of": 0.0007100156134957532, "and evaluated quickly": 0.0010265264996608815, "pipelined architectures": 0.000736324421504473, "much shorter": 0.0006340378686968196, "redundancies flow": 0.0009764140466129265, "to identify mutually": 0.0010265264996608815, "synthesis simulated evolution": 0.0010265264996608815, "hls the": 0.0009764140466129265, "node in one": 0.0008055270887481399, "interconnection allocation since": 0.0010265264996608815, "clique": 0.0019722354431186283, "constructs many approaches": 0.0010265264996608815, "space by": 0.00047783285018828016, "s effect": 0.0016108556250957994, "synthesis using re": 0.0010265264996608815, "usually equally if": 0.0010265264996608815, "in contrast": 0.0001957988392798846, "must be": 0.00013471622045059647, "account future": 0.0009764140466129265, "architectures high": 0.0009764140466129265, "needed for the": 0.0004509575351081138, "difficult and": 0.0005518490653467084, "the paradigm": 0.0006265213392754975, "to perform optimizations": 0.0008280296678200039, "the starting point": 0.0005200921613676947, "on the module": 0.0008910531095517444, "see more interaction": 0.0010265264996608815, "to date since": 0.0010265264996608815, "the resource": 0.0004327761201418561, "number": -0.012298366533400709, "which first": 0.0006597627962328983, "element to assign": 0.0010265264996608815, "systems characterize their": 0.0010265264996608815, "stage": 0.0002493163060205742, "to design using": 0.0010265264996608815, "differ": 0.00013633478263260472, "design while traversing": 0.0010265264996608815, "let the scheduling": 0.0009410601106551883, "machine specifies": 0.0009764140466129265, "introduction": -0.0016106571216299836, "obtained using": 0.00036669672848309466, "based synthesis": 0.002416283437643699, "operation must begin": 0.0010265264996608815, "checkpoint": 0.0009840248696107456, "section we survey": 0.0009410601106551883, "into the earliest": 0.0010265264996608815, "imposed on scheduling": 0.0009410601106551883, "hls system mimola": 0.0010265264996608815, "dfg": 0.0015598919427638103, "multichip architecture her": 0.0010265264996608815, "2006 san": 0.0006340378686968196, "todaes": 0.0009066006125911304, "1 scheduling scheduling": 0.0009410601106551883, "and various": 0.00047783285018828016, "ant colony optimization": 0.0008910531095517444, "system allocation": 0.0008909432928017379, "solutions they": 0.0008409275477391776, "a resource": 0.0004629973621824251, "matrix computation algorithms": 0.0010265264996608815, "required": -0.0005059641456570236, "such as": 0.0005222395671088909, "code motion dead": 0.0010265264996608815, "stage objective function": 0.0010265264996608815, "without explicit": 0.0006420367454820583, "graph representation": 0.001620987215050647, "by adding": 0.0005251628068800319, "determines": 0.00025745280081137216, "and those taking": 0.0010265264996608815, "the available": 0.00033036197442962915, "an in depth": 0.0006697549616115174, "data path synthesis": 0.004620048284402584, "three graph theoretical": 0.0010265264996608815, "c or pascal": 0.0018821202213103766, "the logic level": 0.0008910531095517444, "area overhead and": 0.002053052999321763, "are sorted into": 0.0009410601106551883, "video": 0.0005260405626018476, "to the ilp": 0.0008555639165621071, "quickly finally": 0.0008909432928017379, "normal operations using": 0.0010265264996608815, "a reduction in": 0.0005332599197353992, "well structured formulation": 0.0009410601106551883, "for the": 0.0, "a clock cycle": 0.0007700080474004306, "desirable that": 0.0005945206498015871, "also survey": 0.0009764140466129265, "or the integraty": 0.0010265264996608815, "more interaction": 0.0008409275477391776, "uses a": 0.00021660317084280125, "the pfa": 0.0008409275477391776, "algorithm relies": 0.0006696724184809267, "the allocation process": 0.0008555639165621071, "automating part": 0.0009764140466129265, "brian derenzi": 0.0009764140466129265, "for array": 0.0010595443874857123, "the memory 4": 0.0010265264996608815, "board in a": 0.0010265264996608815, "specific domains": 0.000736324421504473, "self": 0.0012013050967655237, "refinement approach the": 0.0010265264996608815, "also": -0.009663942729779901, "transformation for minimizing": 0.0010265264996608815, "internal": 0.00028526254804461934, "generalized": 8.702640321963007e-05, "for design": 0.002161316286734196, "scheduled into a": 0.0010265264996608815, "is usually": 0.0002386010695184375, "delay therefore wiring": 0.0010265264996608815, "taking advantage of": 0.0010807913441736269, "refinement automatic synthesis": 0.0010265264996608815, "approaches to": 0.0005875646176540532, "oriented hls": 0.0009764140466129265, "alternatives quickly 3": 0.0010265264996608815, "effective design space": 0.0010265264996608815, "example at the": 0.0007424439286282551, "behavioral synthesis": 0.0043856493749284825, "algorithm tseng": 0.0009764140466129265, "quality of design": 0.0010265264996608815, "by 4 can": 0.0009410601106551883, "wang wenrui": 0.0008909432928017379, "a translation": 0.0009742967501727232, "siewiorek": 0.0007552742094960622, "7 applications": 0.0007778820321854713, "sometimes": 9.934988603560273e-05, "description language 4th": 0.0008910531095517444, "bottom up design": 0.002823180331965565, "for some registers": 0.0010265264996608815, "task is": 0.0003411833880769024, "hardware such": 0.0008054278125478997, "is to reduce": 0.0005453869616441233, "describe some basic": 0.0010265264996608815, "divide parts of": 0.0010265264996608815, "description into": 0.005045565286435065, "controller s": 0.0016818550954783552, "measure for high": 0.0010265264996608815, "v 28 n": 0.0004078567598012356, "chain and exposes": 0.0010265264996608815, "gong brian derenzi": 0.0010265264996608815, "control flow": 0.001984461499125022, "probabilistic manner": 0.0008409275477391776, "a three": 0.00037061925988615083, "the resource constrained": 0.0007700080474004306, "take as": 0.0005264402296629314, "low power 74": 0.0010265264996608815, "impact": 0.0003483571057358191, "access": 0.0002449471406557356, "minimization in ic": 0.0017821062191034887, "and operation": 0.000540329071683549, "as constant folding": 0.0009410601106551883, "yet available": 0.000736324421504473, "constraints estimating power": 0.0010265264996608815, "mavs across": 0.0009764140466129265, "path on digital": 0.0010265264996608815, "using the pairwise": 0.0010265264996608815, "scheduling they differ": 0.0010265264996608815, "the function units": 0.0010265264996608815, "up and reconstruction": 0.0010265264996608815, "selectively slowing noncritical": 0.0010265264996608815, "scheduling a template": 0.0010265264996608815, "synthesis tool even": 0.0010265264996608815, "compiler for": 0.0009556657003765603, "constituent": 0.00042353462247792737, "unifunctional": 0.0008908335031168579, "formal analysis of": 0.000656708513347662, "is in turn": 0.0006241901309246173, "find their application": 0.0010265264996608815, "closely": 0.00012102996387699074, "of two parts": 0.0005453869616441233, "they proposed": 0.0021594681996697303, "two nodes indicates": 0.0010265264996608815, "a number of": 0.0002142727778220703, "assign and": 0.0009764140466129265, "sentation this process": 0.0010265264996608815, "effective in": 0.0004149982536340244, "simultaneous functional": 0.001952828093225853, "on design": 0.0024109118259715945, "collectively as": 0.0007553672923416989, "inter connection first": 0.0010265264996608815, "for low": 0.005752668749074643, "from the bottom": 0.0006697549616115174, "type required": 0.0008909432928017379, "by adjusting the": 0.0006697549616115174, "if not impossible": 0.0007199114578298285, "execute the desired": 0.0010265264996608815, "set": -0.004733585345623814, "partially scheduled": 0.0008409275477391776, "traversing the cdfg": 0.0010265264996608815, "reliability improvement is": 0.0010265264996608815, "paths in both": 0.0009410601106551883, "control step directly": 0.0010265264996608815, "testability by": 0.001952828093225853, "timing constraints estimating": 0.0010265264996608815, "into the same": 0.0005872812720814885, "is done": 0.00020094336305099322, "collectively": 0.0004017691221181663, "see": -0.00031684647674800286, "cost when all": 0.0010265264996608815, "to a variety": 0.000656708513347662, "karnik et": 0.0009764140466129265, "into multiple subtasks": 0.0010265264996608815, "via pipelining": 0.0009764140466129265, "hardware emulators take": 0.0010265264996608815, "the asics": 0.0009764140466129265, "to the storage": 0.0007424439286282551, "at regular intervals": 0.0006697549616115174, "al 75 proposed": 0.0010265264996608815, "problem in high": 0.002566691749686321, "currently": 5.934183597662561e-05, "has become": 0.00044266000540781525, "has become necessary": 0.0010265264996608815, "power techniques": 0.0009764140466129265, "control unit": 0.0006194319820342735, "signal processing chip": 0.0009410601106551883, "are several": 0.0003162102535896084, "a higher": 0.0002743071402095565, "structures 42 certain": 0.0010265264996608815, "available": -0.00020320349614870778, "simulated annealing": 0.001095782133636585, "function units by": 0.0010265264996608815, "targeted": 0.002042041146025717, "using unifunctional": 0.0009764140466129265, "determine the": 0.0005083843136092158, "method to test": 0.0009410601106551883, "selectively": 0.00038090480016738336, "problem unlike": 0.0008909432928017379, "is capable of": 0.0014865776401178973, "to design multi": 0.0010265264996608815, "of allocating": 0.0006804408695300561, "propose some techniques": 0.0009410601106551883, "evolution has been": 0.0008910531095517444, "improved": 0.00013876542946730352, "architecture a sequencer": 0.0010265264996608815, "connection": 0.00029218426682626764, "hls tasks as": 0.0010265264996608815, "one primary": 0.0007553672923416989, "siemens high level": 0.0010265264996608815, "honeywell 101": 0.0009764140466129265, "the loading of": 0.0008910531095517444, "partitioned into two": 0.0005532646825751436, "tool computes a": 0.0010265264996608815, "execute an": 0.0006194319820342735, "example that uses": 0.0010265264996608815, "runtime efficiency by": 0.0010265264996608815, "fewer operations are": 0.0010265264996608815, "many signal": 0.0008909432928017379, "schedul": 0.0005558668523126124, "moreover this algorithm": 0.0010265264996608815, "corresponds": -1.7151766309105417e-05, "minimizing the": 0.001000109411272461, "pipelining address": 0.0009764140466129265, "schedule where lifetimes": 0.0010265264996608815, "for resource": 0.000513924325416283, "transformations optimizing": 0.0009764140466129265, "for the control": 0.0006923174038785372, "the selection of": 0.000880904509340346, "using the": 6.176443733014634e-05, "of the clique": 0.0008055270887481399, "those two nodes": 0.0009410601106551883, "design computing lower": 0.0010265264996608815, "longer provides a": 0.0010265264996608815, "exploiting regularity": 0.0016818550954783552, "and testability as": 0.0010265264996608815, "data path and": 0.0008055270887481399, "and resource constrained": 0.0008555639165621071, "as notebook and": 0.0010265264996608815, "provide a design": 0.0009410601106551883, "a look ahead": 0.0008055270887481399, "19 a": 0.0005297721937428561, "order then": 0.0005889972261660747, "target architectures for": 0.0010265264996608815, "turn around": 0.001472648843008946, "edges with": 0.0004971950503022425, "time unit": 0.00047783285018828016, "1 proposed an": 0.0010265264996608815, "be since": 0.0007198227332232435, "into control steps": 0.002053052999321763, "semantic chaiyakul et": 0.0010265264996608815, "synthesis behavioral transformations": 0.0010265264996608815, "test in": 0.0008299965072680488, "afap scheduling": 0.0009764140466129265, "reduction approach a": 0.0010265264996608815, "without reducing the": 0.0009410601106551883, "a similar concept": 0.0008555639165621071, "without exact information": 0.0010265264996608815, "cost and": 0.0007472743586486858, "power requirement": 0.0009764140466129265, "group of different": 0.0010265264996608815, "of the asap": 0.0009410601106551883, "straight": 0.0004536787564499464, "branch and bound": 0.0012047202673236199, "hdl differs": 0.0009764140466129265, "reduce both the": 0.0008280296678200039, "to computing exact": 0.0010265264996608815, "for computing lower": 0.0008055270887481399, "73 which is": 0.0010265264996608815, "in high level": 0.009759971508774789, "optimization": 0.0002730943463704608, "grouped into": 0.00048475528420781106, "evaluating": 0.0002493163060205742, "carefully designed analyzing": 0.0010265264996608815, "very difficult": 0.0004327761201418561, "scheduled": 0.002725118030066348, "a signature built": 0.0010265264996608815, "synthesis september 20": 0.0008280296678200039, "via better controller": 0.0010265264996608815, "datapath allocation method": 0.0010265264996608815, "graphs as a": 0.0009410601106551883, "binding": 0.01008142664424806, "yuyama masao": 0.0009764140466129265, "improved via": 0.0008909432928017379, "benini statistical": 0.0009764140466129265, "integer programming": 0.0016436732004548777, "estimation for the": 0.0007199114578298285, "oriented hls systems": 0.0010265264996608815, "transfers are": 0.0007052619156505245, "of selected": 0.0005478910668182925, "shorter": 0.00024434480548703576, "sized problems chaudhuri": 0.0010265264996608815, "algorithmic techniques is": 0.0010265264996608815, "of such complexity": 0.0009410601106551883, "affects controller": 0.0029292421398387793, "resulting": -0.0003114255872815392, "system 50": 0.0009764140466129265, "to schedule conditional": 0.0009410601106551883, "approach where the": 0.0007306662459124517, "of the 2004": 0.000955783494743672, "munch et": 0.0009764140466129265, "hyper an": 0.0009764140466129265, "comprehensive": 0.0002758036743633127, "are very difficult": 0.0008055270887481399, "spatial locality": 0.001066388397538401, "graph cfg portion": 0.0010265264996608815, "levels": 0.00042306377051062953, "solving scheduling": 0.0009764140466129265, "a program for": 0.0012128635340387342, "stack": 0.0002747817497715942, "recent": 0.00011888488877170511, "33 and mabal": 0.0010265264996608815, "in dealing": 0.0006265213392754975, "constraints evaluated the": 0.0010265264996608815, "access its input": 0.0010265264996608815, "retry period": 0.0009764140466129265, "data paths for": 0.0008910531095517444, "as for": 0.00023341499932299896, "densities of multiple": 0.0010265264996608815, "fpga than asic": 0.0010265264996608815, "based data": 0.0005440534657849529, "unit for": 0.0005231936273913729, "patterns in": 0.000417799369123001, "to capacitance reduction": 0.0010265264996608815, "synthesis explores the": 0.0010265264996608815, "ity industrial extensions": 0.0010265264996608815, "an asic": 0.0016108556250957994, "software thread": 0.0008909432928017379, "development is in": 0.0010265264996608815, "extensions to": 0.0007866266512348735, "description so": 0.0008909432928017379, "on interconnection allocation": 0.0010265264996608815, "asic emulation": 0.0009764140466129265, "conditional branching": 0.0008054278125478997, "of ready operations": 0.0009410601106551883, "the main concern": 0.000786496815660843, "of different types": 0.0006290543927330173, "configured according to": 0.0009410601106551883, "heuristic scheduling algorithms": 0.0008910531095517444, "layout we have": 0.0009410601106551883, "if not more": 0.0009410601106551883, "it can": 0.0002794320694212781, "corresponding to": 0.000134683702303656, "technique for the": 0.0005945939298027953, "synthesis to": 0.000736324421504473, "impact on interconnection": 0.0010265264996608815, "input": -0.00011010515486720847, "considered how": 0.0007778820321854713, "subtasks": 0.001643470652925555, "busy and undecided": 0.0010265264996608815, "synthesis a quite": 0.0010265264996608815, "and evaluate their": 0.0009410601106551883, "steps for": 0.0017987681688669095, "software programming language": 0.0009410601106551883, "central storage units": 0.0010265264996608815, "for describing the": 0.0006341160195496112, "possible control step": 0.002053052999321763, "on datapath power": 0.0010265264996608815, "callas phideo a": 0.0010265264996608815, "transfer is minimized": 0.0010265264996608815, "apply the": 0.0002456392104541668, "can be solved": 0.0003526660855164996, "hardware emulators": 0.0009764140466129265, "formal": 0.00022258516403451096, "2 hls": 0.0009764140466129265, "92 a": 0.0008909432928017379, "applied in": 0.00035735622541300084, "probabilistic hill climbing": 0.0010265264996608815, "software codesign problems": 0.0010265264996608815, "using reusable data": 0.0010265264996608815, "high level transformations": 0.0009410601106551883, "timing is": 0.0007198227332232435, "solved as": 0.0006002989563149686, "retiming and": 0.0007198227332232435, "delay the": 0.0004998351874474825, "towards a linear": 0.0010265264996608815, "attributes on signals": 0.0010265264996608815, "are found": 0.0003853164912330801, "of abstraction": 0.00046706467202917097, "function and processed": 0.0010265264996608815, "8 proposed a": 0.0008555639165621071, "methods": -0.0007156495412277866, "solved independently by": 0.0010265264996608815, "driven system level": 0.0009410601106551883, "applications 19": 0.0009764140466129265, "control control constructs": 0.0010265264996608815, "hardware thus the": 0.0009410601106551883, "the central": 0.00036864388181145305, "synthesis karnik": 0.0009764140466129265, "a functional": 0.00044438269256434556, "of these tasks": 0.0007199114578298285, "representation for": 0.00037262374026689557, "datapath synthesis": 0.008409275477391776, "it will": 0.00017911135043445977, "fashion 98": 0.0009764140466129265, "optimization objective": 0.000736324421504473, "synthesis simulated": 0.0009764140466129265, "associate weights": 0.0009764140466129265, "minimum number of": 0.0017847339246281203, "transactions": -6.429479745607845e-06, "transformations for algorithmic": 0.0009410601106551883, "usa hashem": 0.0009764140466129265, "contrast to": 0.00029205920860678994, "decreases the": 0.0004163913782213056, "7 8": 0.0002943611515406012, "constraints for": 0.00039810692426898146, "for multiport memory": 0.002053052999321763, "same hardware thus": 0.0010265264996608815, "means of": 0.0002570335547967968, "onto storage": 0.0009764140466129265, "transformations are specific": 0.0010265264996608815, "be": 0, "floorplanning munch": 0.0009764140466129265, "specification of": 0.0006406207959238978, "specific unit synthesis": 0.0010265264996608815, "resulting solution": 0.0006420367454820583, "known problem": 0.0006194319820342735, "of scheduling problems": 0.0008555639165621071, "will the need": 0.0010265264996608815, "buses can": 0.0008909432928017379, "and the datapath": 0.0009410601106551883, "values or interconnections": 0.0010265264996608815, "mav for a": 0.0010265264996608815, "on embedded computing": 0.0005984168209353781, "characteristics e g": 0.0008280296678200039, "plates oscar": 0.0009764140466129265, "hls and layout": 0.0010265264996608815, "by": 0, "g vhdl 37": 0.0010265264996608815, "sum of the": 0.00031828489906474225, "7 n": 0.0004149982536340244, "graph with simpler": 0.0010265264996608815, "to divide parts": 0.0010265264996608815, "steps in": 0.0007093472217751728, "iteratively rescheduling": 0.0009764140466129265, "synthesis a new": 0.0009410601106551883, "computational": -2.143159915202615e-06, "parallelism within": 0.0007553672923416989, "height reduction is": 0.0010265264996608815, "variables and": 0.0008813469264810798, "into": -0.019656847853263992, "reduction for high": 0.002053052999321763, "flow graph cfg": 0.0007424439286282551, "tions the following": 0.0010265264996608815, "motion dead code": 0.0010265264996608815, "scheduling the alap": 0.0010265264996608815, "of the bus": 0.0007008512712949511, "accessing memory": 0.0008909432928017379, "controllers": 0.00041220452476508317, "early and late": 0.0008555639165621071, "t recent": 0.0008909432928017379, "electronic design and": 0.0016110541774962798, "1 more": 0.000540329071683549, "variable with": 0.0004920730722757703, "a code": 0.00042964090201957905, "probabilistic manner and": 0.0010265264996608815, "january 07 11": 0.000786496815660843, "custom": 0.0003787745272389406, "hardware specific": 0.002672829878405214, "storage units for": 0.0010265264996608815, "minimize the system": 0.0008910531095517444, "iterative algorithms": 0.0018381707359389988, "around is more": 0.0010265264996608815, "5 which first": 0.0010265264996608815, "placement se": 0.0009764140466129265, "desirable that a": 0.0008280296678200039, "graph representation coactive": 0.0010265264996608815, "breaking method": 0.0009764140466129265, "hill climbing": 0.0006194319820342735, "as cathedral 55": 0.0010265264996608815, "the commonly used": 0.0006506647672516526, "hls development is": 0.0010265264996608815, "by adding new": 0.0007700080474004306, "internal representation": 0.0005889972261660747, "needed to": 0.00018531360919618904, "for higher": 0.00042657895272427967, "constraints during register": 0.0010265264996608815, "line": -6.829878305281049e-05, "code generation 48": 0.0010265264996608815, "elements and data": 0.0009410601106551883, "spain g economakos": 0.0010265264996608815, "the entire": 0.00017565263097169508, "paradigm for": 0.0005025311121402169, "constructs many": 0.0009764140466129265, "up": -0.0008402965404004163, "generate a nearly": 0.0010265264996608815, "is an": 5.3796787286176475e-05, "maturity": 0.000547823550975185, "totally ignores": 0.0008909432928017379, "and jha": 0.0007778820321854713, "be taken": 0.0005945796481440158, "extracts all": 0.0008054278125478997, "they construct a": 0.0008910531095517444, "glitching activity at": 0.0009410601106551883, "defined": -0.0007455012966510581, "the optimal aloqeely": 0.0010265264996608815, "provide any help": 0.0009410601106551883, "problem by using": 0.0007100156134957532, "a parameterized": 0.0005945206498015871, "the range": 0.00023224082962763115, "one serious drawback": 0.0010265264996608815, "data transfers to": 0.0010265264996608815, "resource sharing control": 0.0010265264996608815, "a competitive": 0.001157261742664008, "at the higher": 0.0006843325678413742, "defines": 0.00011789473577094174, "a notable development": 0.0010265264996608815, "an hls system": 0.0010265264996608815, "the idle": 0.0005945206498015871, "into account with": 0.0009410601106551883, "set of components": 0.0007424439286282551, "and the central": 0.0008055270887481399, "the execution paths": 0.0010265264996608815, "is the smaller": 0.0007700080474004306, "datapath and": 0.0006696724184809267, "the given": 0.0002306879685607088, "it rolls back": 0.0009410601106551883, "level synthesis techniques": 0.0010265264996608815, "flow for improved": 0.002053052999321763, "taken from the": 0.0005081629304524006, "implementation using": 0.0005837069815620527, "elements": -3.0366812231574215e-05, "unifunctional heterogeneous": 0.0009764140466129265, "of the 38th": 0.0006341160195496112, "formulation by": 0.0006597627962328983, "loop constructs": 0.0015557640643709427, "and allocation": 0.004763086086710393, "and register transfer": 0.0017821062191034887, "and registers into": 0.0010265264996608815, "e g constants": 0.0010265264996608815, "algorithm": -0.005670057652973866, "regular intervals": 0.0006194319820342735, "also can be": 0.000656708513347662, "a solution": 0.0002443749194635562, "in ic design": 0.0017821062191034887, "et al 32": 0.0007424439286282551, "automation july": 0.0007778820321854713, "to one of": 0.0004114042225390219, "violated in": 0.0006194319820342735, "the segment": 0.0004920730722757703, "walker": 0.0004823466127130572, "et al 39": 0.0008555639165621071, "et al 38": 0.0008280296678200039, "modules possibly": 0.0009764140466129265, "same semantic chaiyakul": 0.0010265264996608815, "33 and": 0.0005109789861637645, "cycle of": 0.00044789805018826095, "code": 0.0002034615823751111, "partial": 0.00013266840766050565, "that synthesis of": 0.0010265264996608815, "scratch": 0.00040688422924023225, "assigns operations to": 0.0010265264996608815, "a typical": 0.0002831910049595006, "most suitable": 0.0005945206498015871, "existing": 3.999488225451189e-05, "into separate processes": 0.0010265264996608815, "a list according": 0.0009410601106551883, "of hardware integer": 0.0010265264996608815, "jha 81 proposed": 0.0010265264996608815, "design verification currently": 0.0010265264996608815, "to move": 0.000358262173067567, "functional units kim": 0.0010265264996608815, "stay in or": 0.0010265264996608815, "a proven": 0.0008409275477391776, "binding maps": 0.002672829878405214, "performance level must": 0.0010265264996608815, "gate arrays": 0.0006597627962328983, "more operations are": 0.0010265264996608815, "operation coun": 0.0009764140466129265, "interconnection they": 0.0009764140466129265, "titioning and placement": 0.0010265264996608815, "at the expense": 0.0008831570029689039, "using any": 0.0004871483750863616, "past three years": 0.0010265264996608815, "method when": 0.000578630871332004, "generation for": 0.0008687447093342219, "look ahead scheme": 0.0010265264996608815, "variety of components": 0.0010265264996608815, "systemc proceedings of": 0.0010265264996608815, "unit binding some": 0.0010265264996608815, "account": 0.00040567583247233714, "raghunathan et": 0.0009764140466129265, "nevada united": 0.0006127235786463329, "transient faults in": 0.0008910531095517444, "callas phideo": 0.0009764140466129265, "within the": 0.0001581297459195756, "into all": 0.0006922320800673615, "units are sufficient": 0.0009410601106551883, "with a proven": 0.0010265264996608815, "variances minimization": 0.0009764140466129265, "for example when": 0.0004427145672228539, "synthesis objectives including": 0.0010265264996608815, "operation scheduling": 0.0008409275477391776, "circuit designs in": 0.0009410601106551883, "a very fast": 0.0007424439286282551, "for various subtasks": 0.002053052999321763, "integrating": 0.00043601158163359094, "fewer": 0.0004004482668445592, "try": 0.0003864012679025459, "ity industrial": 0.0009764140466129265, "to achieve": 0.0005931339292557168, "is no longer": 0.00039613746863609723, "a datapath allocation": 0.0010265264996608815, "give the cost": 0.0009410601106551883, "adjacent registers": 0.0009764140466129265, "a design": 0.0017374894186684437, "the clique": 0.0018582959461028203, "and the total": 0.00046238875112683986, "hardware emulation": 0.0008909432928017379, "disabling the clock": 0.0010265264996608815, "new objective functions": 0.0010265264996608815, "lack of a": 0.0006149957225391098, "implementation they": 0.0008054278125478997, "relaxing either the": 0.0010265264996608815, "proposed by 4": 0.0010265264996608815, "high quality circuit": 0.0010265264996608815, "towards standard cell": 0.0010265264996608815, "and near": 0.0011890412996031741, "storage requirements": 0.000516939533883185, "some researchers": 0.0011036981306934168, "past three": 0.0007778820321854713, "dfg with user": 0.0010265264996608815, "level synthesis real": 0.0010265264996608815, "such a": 7.160831679063829e-05, "explored design": 0.0009764140466129265, "lee": 0.00021445419982729028, "respectively": -0.00012880042263418198, "applications a": 0.00040824471374298116, "19 a high": 0.0010265264996608815, "are implemented in": 0.0005645981400857238, "allocation data path": 0.002053052999321763, "let": -0.000161019930148515, "consideration": 0.00034390069641262105, "fifteen": 0.0004823466127130572, "new neural": 0.0009764140466129265, "precedence constraints or": 0.0010265264996608815, "to schedule an": 0.0010265264996608815, "approach that considers": 0.0010265264996608815, "of the scheduling": 0.0006149957225391098, "great": 0.0001776410400240222, "understand and": 0.0005264402296629314, "ctr": -0.00022236580345107637, "operands to the": 0.0008555639165621071, "test costs": 0.0009764140466129265, "multi million gate": 0.0010265264996608815, "it if more": 0.0010265264996608815, "e g control": 0.0009410601106551883, "design of": 0.00044405118170407187, "survey": 0.0007058174497166315, "them using": 0.0005945206498015871, "involves": 8.022761079768374e-05, "semantics of the": 0.00047061292659565527, "iterative algorithms an": 0.0010265264996608815, "that will": 0.00024691343784839954, "variable with an": 0.0008910531095517444, "proposed by": 0.0006091318464029972, "improved testability data": 0.0010265264996608815, "out perform average": 0.0010265264996608815, "algo rithm huang": 0.0010265264996608815, "an imperative language": 0.0008055270887481399, "scheduling problem genetic": 0.0010265264996608815, "first extracts all": 0.0010265264996608815, "flow will": 0.0008054278125478997, "graph based": 0.0004800990887414482, "to use": 0.00010209396799375777, "propose an": 0.0004069343751891157, "thus the allocation": 0.0009410601106551883, "a formal approach": 0.0006630607854273854, "tools": 0.0008386946666590378, "of interconnect power": 0.0010265264996608815, "following three": 0.0003676668303504789, "interactive synthesis environment": 0.0010265264996608815, "is equivalent": 0.00019643414635983115, "statements and": 0.0005440534657849529, "the register": 0.002731366877067266, "one of the": 0.000293920011772829, "of operations that": 0.0013395099232230347, "computing lower": 0.0021157857469515733, "next": -0.0011045010075418351, "applications synthesis": 0.0009764140466129265, "increasing in": 0.0005440534657849529, "25 proposed achieving": 0.0010265264996608815, "even finds its": 0.0010265264996608815, "problem which": 0.00036669672848309466, "an ilp": 0.0006696724184809267, "pfa": 0.0007197340304834748, "both the": 0.00024934703270359376, "may execute an": 0.0009410601106551883, "can share the": 0.0007554603981339264, "integraty constraints on": 0.0010265264996608815, "verification at the": 0.0008910531095517444, "connected to one": 0.0007424439286282551, "functions furthermore in": 0.0010265264996608815, "those taking": 0.0009764140466129265, "can cope with": 0.0008055270887481399, "interconnect structure of": 0.0010265264996608815, "central": 0.0001742074350348743, "reconstructing them": 0.0009764140466129265, "customer": 0.0007618096003347667, "high": -0.006869906044062812, "estimation methods have": 0.0009410601106551883, "global selection": 0.0009764140466129265, "this": 0, "path so": 0.0006597627962328983, "testability": 0.010662569880008117, "of the constraints": 0.0011011674780678775, "ivey continuous": 0.0009764140466129265, "checkpoints on": 0.0007778820321854713, "used for": 0.0003339188944059754, "times for different": 0.0007554603981339264, "computation can": 0.00044612849181993895, "allocation subproblems": 0.0008054278125478997, "reduced bus": 0.0008909432928017379, "to the hdl": 0.0009410601106551883, "propagation common": 0.0009764140466129265, "lin kl": 0.0009764140466129265, "process": -0.0012098680471417144, "back to a": 0.0006064317670193671, "domains for": 0.0005601586506639426, "although the clique": 0.0010265264996608815, "for application": 0.0011118707188850997, "different execution instances": 0.0010265264996608815, "we also": 0.00017447802172224956, "estimation tools": 0.0007553672923416989, "operation type wang": 0.0010265264996608815, "can be achieved": 0.0003550128665638046, "so that a": 0.00044974747079335955, "submicron era wiring": 0.0010265264996608815, "chop": 0.0007552742094960622, "small customer base": 0.0009410601106551883, "the resulting": 0.00012513059603082486, "been proposed moreover": 0.0010265264996608815, "resource duality": 0.0009764140466129265, "model targeted towards": 0.0010265264996608815, "delay": 0.0015011182246677664, "approach has made": 0.0009410601106551883, "in practice": 0.00016453057268084052, "application of hls": 0.0010265264996608815, "reflect the impact": 0.0010265264996608815, "intelligent": 0.00026207922567906443, "algorithm and": 0.00022498884374901995, "data carriers e": 0.0010265264996608815, "kandemir": 0.0005199639809212701, "blocks": 0.00023578947154188348, "code elimination": 0.0006804408695300561, "dimension behavioral": 0.0009764140466129265, "because they": 0.0002534403343483508, "notebook": 0.0006505044062492492, "a structure": 0.00043762452903277544, "titioner": 0.0008053285608149918, "inter connection allocation": 0.0010265264996608815, "is insignificant as": 0.0010265264996608815, "and testability": 0.0016108556250957994, "efficiently": 8.501393460986303e-05, "so that": 0.0003051709186128782, "systems high level": 0.002053052999321763, "an encoding technique": 0.0008910531095517444, "the potential parallelism": 0.0008280296678200039, "step due to": 0.0008910531095517444, "counter": 0.0002048734119221255, "a transformation technique": 0.002053052999321763, "such that": 0.0004215095482642582, "redundant": 0.0002116637704342986, "element": 2.7618221248434354e-05, "elements and": 0.00038755310528474306, "appear in": 0.0002486281874584, "ins and fan": 0.0010265264996608815, "datapath interconnection": 0.0009764140466129265, "control unit specification": 0.0010265264996608815, "testability can": 0.0009764140466129265, "higher level": 0.0007597645528485538, "to deal": 0.0002972898240720079, "23 88": 0.0009764140466129265, "fast approach": 0.0008909432928017379, "move": 0.00012787419283916745, "polynomial time": 0.0006592398375929265, "influ ential": 0.0009764140466129265, "accesses decreases the": 0.0010265264996608815, "later lee": 0.0009764140466129265, "they proposed an": 0.0017821062191034887, "resulting in": 0.0005516753308992563, "variables are grouped": 0.0010265264996608815, "constructive approach and": 0.0010265264996608815, "for future": 0.0003238192894309675, "while traversing": 0.0007198227332232435, "constraints for reducing": 0.0010265264996608815, "flow through": 0.0006265213392754975, "chosen": -6.237715603966015e-05, "exploration the": 0.0007198227332232435, "found by": 0.0006667396075149742, "control steps from": 0.0010265264996608815, "and common computation": 0.0010265264996608815, "fast scheduling and": 0.0010265264996608815, "its many": 0.0008054278125478997, "mapping of operations": 0.0010265264996608815, "conditional behaviors for": 0.0009410601106551883, "many dsp oriented": 0.0010265264996608815, "design then they": 0.0010265264996608815, "hand allocating": 0.0009764140466129265, "be scheduled before": 0.0008280296678200039, "designs": 0.002725118030066348, "united states yoichi": 0.0010265264996608815, "patel 34 propose": 0.0010265264996608815, "workbench the": 0.0008409275477391776, "a synchronous": 0.0005331941987692005, "necessary to divide": 0.0008910531095517444, "studied how": 0.0007553672923416989, "functional units used": 0.0009410601106551883, "outlines": 0.00037057358899768674, "partitioning graph integrating": 0.0010265264996608815, "is required to": 0.0007386893640181533, "mechatronic systems high": 0.0010265264996608815, "an attribute grammar": 0.0009410601106551883, "al 66 proposed": 0.0010265264996608815, "cost when": 0.0006340378686968196, "the module": 0.0005081003025339321, "of high level": 0.0017513367860450496, "architecture the": 0.0003933133256174368, "follows section": 0.00030898380142511245, "deal of": 0.00044266000540781525, "scheduling is an": 0.0008280296678200039, "try different": 0.0008409275477391776, "al 8 proposed": 0.0009410601106551883, "in reduced bus": 0.0010265264996608815, "subset": 0.00010263280361304007, "become necessary": 0.0007198227332232435, "properties of": 0.0007608368245290924, "idle hardware and": 0.0010265264996608815, "design automation electronic": 0.0016110541774962798, "for hardware": 0.0011036981306934168, "for behavior": 0.0008054278125478997, "high level can": 0.0009410601106551883, "interdependent tasks functional": 0.0010265264996608815, "the component library": 0.002053052999321763, "operator": 0.00011611903524527305, "replace them": 0.0007052619156505245, "objective functions that": 0.0008555639165621071, "yokohama japan g": 0.0010265264996608815, "graph segment": 0.0008409275477391776, "requirements it": 0.0007052619156505245, "discussions only blocks": 0.0010265264996608815, "ensuring that": 0.000417799369123001, "information needed for": 0.0006923174038785372, "hls is in": 0.0010265264996608815, "checkpoints that have": 0.0010265264996608815, "matrix": 5.294878203681566e-05, "redundant operator": 0.0009764140466129265, "wiring delay will": 0.0010265264996608815, "wires resulting in": 0.0010265264996608815, "be mistakenly": 0.0008909432928017379, "consideration the": 0.0005231936273913729, "to support its": 0.0009410601106551883, "operation assigned": 0.0008909432928017379, "an imperative": 0.0006420367454820583, "idle components": 0.0009764140466129265, "each control": 0.0018190710842351952, "dead code": 0.0006265213392754975, "hls does not": 0.0010265264996608815, "microarchitectures design": 0.0009764140466129265, "design since": 0.0007553672923416989, "been employed for": 0.0008910531095517444, "to assign it": 0.0008910531095517444, "description language for": 0.0008910531095517444, "each task is": 0.0006768301477444453, "uses the concept": 0.0008280296678200039, "space pruning": 0.0008409275477391776, "terms of operations": 0.0009410601106551883, "utilization using transformation": 0.0010265264996608815, "graph clique partitioning": 0.0010265264996608815, "behavior into a": 0.002053052999321763, "power profiler": 0.0017818865856034758, "needed thus scheduling": 0.0010265264996608815, "for hls": 0.004882070233064633, "computing exact solutions": 0.0010265264996608815, "scheduling and checkpoint": 0.0010265264996608815, "smaller its": 0.0009764140466129265, "order to": 0.0002786856342371508, "to the intermediate": 0.001572993631321686, "algorithms furthermore less": 0.0010265264996608815, "reduce the": 0.0006241502126225608, "could": -0.00012557299454710562, "system design environment": 0.0010265264996608815, "asic design": 0.0008054278125478997, "length": -3.779793806808078e-05, "outs of the": 0.0009410601106551883, "higher level is": 0.0010265264996608815, "identify specific": 0.0008054278125478997, "analyze the": 0.00027380034883662537, "of transformations testability": 0.0010265264996608815, "logic synthesis high": 0.0010265264996608815, "verification although hls": 0.0010265264996608815, "ant colony": 0.0008054278125478997, "system clock": 0.001439645466446487, "a control data": 0.0017821062191034887, "million gate chips": 0.0010265264996608815, "65 proposed a": 0.0010265264996608815, "contain multiple": 0.0006265213392754975, "language for graph": 0.0010265264996608815, "term reliability of": 0.0010265264996608815, "that synthesis": 0.0009764140466129265, "several groups proposed": 0.0010265264996608815, "path based": 0.001157261742664008, "basis of": 0.0002903558510298754, "to combine": 0.00036477696134186926, "91 4 1": 0.0010265264996608815, "which try to": 0.0008055270887481399, "smaller": -4.4408109158355944e-05, "advance in objective": 0.0010265264996608815, "the commonly": 0.000578630871332004, "constraints sequential operation": 0.0010265264996608815, "digital design": 0.0007553672923416989, "system": -0.005941328945741641, "hls can": 0.0009764140466129265, "preserving hls": 0.0009764140466129265, "flow graph operators": 0.0010265264996608815, "synthesized for many": 0.0010265264996608815, "into consideration the": 0.0006241901309246173, "optimizations can": 0.0006340378686968196, "dfg portion": 0.0009764140466129265, "a variable with": 0.0008055270887481399, "of data path": 0.0017821062191034887, "a time": 0.0004382250727620531, "three tasks are": 0.0009410601106551883, "a complicated data": 0.0010265264996608815, "compilation loop": 0.0009764140466129265, "source of": 0.0003189306127638963, "synthesis com pleted": 0.0010265264996608815, "synthesis for": 0.005358632125949978, "7 applications of": 0.0009410601106551883, "hls systems are": 0.002053052999321763, "a cdfg": 0.0007778820321854713, "to blocks of": 0.0009410601106551883, "to larger": 0.0005889972261660747, "past few years": 0.0013395099232230347, "architect s workbench": 0.002053052999321763, "determine the next": 0.0007700080474004306, "of timing": 0.001157261742664008, "to get a": 0.000430730740865478, "polynomial time maximum": 0.0010265264996608815, "mecha et al": 0.0010265264996608815, "costs to": 0.0005837069815620527, "the amount of": 0.0002839453170609363, "available time": 0.0007052619156505245, "to cycle": 0.0007052619156505245, "intermediate representation for": 0.0008910531095517444, "encoding technique that": 0.0009410601106551883, "synthesis system callas": 0.0010265264996608815, "on the other": 0.0007068996463108017, "is to embed": 0.0008555639165621071, "and floorplan": 0.0009764140466129265, "an hls tool": 0.0010265264996608815, "profiling stimuli they": 0.0010265264996608815, "of the interconnection": 0.0007424439286282551, "in the codesis": 0.0010265264996608815, "becoming very": 0.0008909432928017379, "description into the": 0.0010265264996608815, "the execution": 0.0004433175144721305, "2002 conference": 0.0007198227332232435, "unit synthesis": 0.0009764140466129265, "scription several standard": 0.0010265264996608815, "in the number": 0.0003425713242833502, "mechanism": 9.149380740880428e-05, "vice versa estimation": 0.0010265264996608815, "locks a": 0.0007198227332232435, "interaction between logic": 0.0010265264996608815, "bisection": 0.00042353462247792737, "showed how": 0.0004946083992344144, "it does not": 0.00026151943656988743, "larger number of": 0.0004972563340505849, "applied in other": 0.0009410601106551883, "throughput requirements in": 0.0009410601106551883, "a binder": 0.0008409275477391776, "the optimization": 0.0007513740999933846, "compiler for high": 0.0010265264996608815, "other example": 0.0008054278125478997, "parallelism hardware": 0.0009764140466129265, "look at": 0.0005751189037532978, "proposed for transforming": 0.0010265264996608815, "the circuit": 0.00044969204221672736, "flow of": 0.00038868552914897225, "scheduling problem this": 0.0010265264996608815, "path so that": 0.0008055270887481399, "trying to optimize": 0.0008910531095517444, "segment": 0.0012332460272690504, "to a checkpoint": 0.0008910531095517444, "placement": 0.0007976339157606582, "the interdependence between": 0.0010265264996608815, "proposed to schedule": 0.0009410601106551883, "chips from scratch": 0.0010265264996608815, "march 2001 munich": 0.000786496815660843, "several groups": 0.001410523831301049, "and karri": 0.0009764140466129265, "its own": 0.0002499263341244644, "language e g": 0.0007424439286282551, "units variables to": 0.0010265264996608815, "and a high": 0.0006697549616115174, "operation in each": 0.0008555639165621071, "and allocation of": 0.0010265264996608815, "transfers occur within": 0.0010265264996608815, "electronic systems": 0.0010734226387990955, "designs high level": 0.0009410601106551883, "execution instances another": 0.0010265264996608815, "it if": 0.0004871483750863616, "2002 alexander": 0.0008054278125478997, "construct a design": 0.0010265264996608815, "centralized": 0.0003647320103916115, "of high": 0.0009800699395202134, "combines allocation": 0.0009764140466129265, "with the advent": 0.0006923174038785372, "register allocation and": 0.0013846348077570744, "system callas": 0.0009764140466129265, "units kim and": 0.0010265264996608815, "and placement": 0.0006922320800673615, "it is": 8.930864741537358e-06, "vlsi technology has": 0.0009410601106551883, "variables and the": 0.0005479585993052664, "including routing par": 0.0010265264996608815, "is urgency 22": 0.0010265264996608815, "should": -0.00037662968536175836, "steps without": 0.0007778820321854713, "entities": 0.0003051512956371534, "p a": 0.0003436150984441393, "any scheduling algorithm": 0.0008555639165621071, "to the synthesis": 0.0008055270887481399, "the controlling finite": 0.0010265264996608815, "software codesign": 0.0011779944523321493, "statements and control": 0.0010265264996608815, "algorithm is employed": 0.0008555639165621071, "handle": 8.501393460986303e-05, "more domain": 0.0016818550954783552, "means": -0.00022171559893419585, "and reconstruction are": 0.0010265264996608815, "accessing memory structures": 0.0010265264996608815, "problem hyper": 0.0009764140466129265, "bound method": 0.0007198227332232435, "groups proposed": 0.0009764140466129265, "although constructive": 0.0009764140466129265, "resources are configured": 0.0010265264996608815, "therefore it will": 0.0008555639165621071, "is one of": 0.00035800364872289487, "to optimize": 0.0007276541912838917, "et al 18": 0.0006449008300541625, "ilp approach has": 0.0010265264996608815, "to understand and": 0.0006106404236301497, "can be more": 0.0005616677137745974, "et al 10": 0.0006064317670193671, "use properties of": 0.0018821202213103766, "christophe wolinski efficient": 0.0009410601106551883, "et al 14": 0.0005984168209353781, "algorithms simultaneous": 0.0009764140466129265, "a fixed amount": 0.0006923174038785372, "cost by adjusting": 0.0010265264996608815, "tsanakas": 0.0008908335031168579, "separate processes that": 0.0008555639165621071, "hls algorithms": 0.0009764140466129265, "in contrast to": 0.0003538344899090604, "component allocation": 0.0008909432928017379, "originally proposed for": 0.0008280296678200039, "optimal we": 0.0006194319820342735, "configured": 0.00040688422924023225, "and code generation": 0.0013846348077570744, "j ramanujam a": 0.0009410601106551883, "before synthesizing": 0.0009764140466129265, "used internal": 0.0009764140466129265, "fu area": 0.0009764140466129265, "alessandro": 0.0004920124348053728, "very hot research": 0.0010265264996608815, "they select": 0.000736324421504473, "pipelined fashion": 0.0007198227332232435, "conditional branches": 0.0005518490653467084, "more detailed": 0.0003555620252003735, "the commutativity": 0.0006127235786463329, "is organized as": 0.00026058747796611873, "best matches the": 0.0009410601106551883, "template locks a": 0.0010265264996608815, "interacting": 0.0003387515189796483, "tools are discussed": 0.0008910531095517444, "incorporating": 0.0010261932339216148, "than asic based": 0.0010265264996608815, "steps depending on": 0.0009410601106551883, "verilog": 0.0017833421635822838, "data can": 0.00042964090201957905, "resources limits are": 0.0010265264996608815, "produce a signature": 0.0010265264996608815, "concurrently i e": 0.0009410601106551883, "cdfg is a": 0.0010265264996608815, "are discussed": 0.0003189306127638963, "41 in": 0.0007198227332232435, "as the solution": 0.0006064317670193671, "registers they also": 0.0010265264996608815, "fewer control": 0.0008054278125478997, "934 february": 0.0009764140466129265, "standard compiler optimization": 0.0010265264996608815, "we can": 0.0001365640017744817, "power consumption": 0.0020927745095654917, "two classes": 0.0004018186376619324, "hdl used for": 0.0010265264996608815, "units with different": 0.0009410601106551883, "systems behavioral synthesis": 0.0010265264996608815, "power incorporating": 0.0009764140466129265, "one that best": 0.0010265264996608815, "in an integrated": 0.0006697549616115174, "in the design": 0.001731317854717624, "method for loop": 0.0008910531095517444, "network s": 0.0006002989563149686, "figures": 9.726441263169194e-05, "synthesis insyn integrated": 0.0010265264996608815, "access variable": 0.0008909432928017379, "techniques in section": 0.0007700080474004306, "tems ansa": 0.0009764140466129265, "scheduling 36": 0.0009764140466129265, "validation which hls": 0.0010265264996608815, "step in": 0.0005621068000346135, "values of": 0.0001235342609091386, "of compiler": 0.0011779944523321493, "ca": 0.0001957747112651859, "number of control": 0.0050324351418641385, "allocates": 0.0007618096003347667, "functional pipelining address": 0.0010265264996608815, "description and": 0.0004650149928176743, "using transformation": 0.0007778820321854713, "most hardware emulators": 0.0010265264996608815, "possibly requiring different": 0.0010265264996608815, "since a": 0.00024228935784540402, "step is": 0.0002784231604032855, "values or": 0.0005081003025339321, "schedule a data": 0.0010265264996608815, "out perform": 0.000736324421504473, "an empty datapath": 0.0010265264996608815, "2 advance in": 0.0010265264996608815, "dsp applications": 0.0013011691537374063, "edge between": 0.00047341687305567224, "associativity": 0.0004095176636096665, "is indeed effective": 0.0010265264996608815, "very crude estimation": 0.0010265264996608815, "design description": 0.0016108556250957994, "pipelined resource constrained": 0.0010265264996608815, "design technology": 0.0008409275477391776, "genetic": 0.0025801891804222935, "exploiting the regularity": 0.0009410601106551883, "14 proposed": 0.000736324421504473, "certain operations and": 0.0010265264996608815, "state the force": 0.0010265264996608815, "bound steepest": 0.0009764140466129265, "increments a variable": 0.0010265264996608815, "of timing constraints": 0.0014848878572565102, "only to": 0.0002707942540468597, "kountouris christophe": 0.0017818865856034758, "uniformly distributing operations": 0.0010265264996608815, "quite significant portion": 0.0010265264996608815, "designs can be": 0.0008555639165621071, "data flow approach": 0.0009410601106551883, "hls today": 0.0009764140466129265, "account at each": 0.0009410601106551883, "behavioral description synthesis": 0.0010265264996608815, "on modulus": 0.001952828093225853, "space or": 0.0005837069815620527, "2004 yokohama japan": 0.0016110541774962798, "performs concurrent": 0.0009764140466129265, "and let": 0.00018833805131320363, "component library unit": 0.0010265264996608815, "75 proposed": 0.0009764140466129265, "reduction for": 0.0010734226387990955, "spain": 0.00036097192534144645, "performs concurrent scheduling": 0.0010265264996608815, "design description usually": 0.0010265264996608815, "phone as": 0.0009764140466129265, "which is defined": 0.0009744168409837886, "the pairwise exchange": 0.0010265264996608815, "transfer in the": 0.0008055270887481399, "the scheduling algorithm": 0.000656708513347662, "a datapath structure": 0.0010265264996608815, "reducing the test": 0.0010265264996608815, "algorithm psga for": 0.002053052999321763, "two nodes can": 0.0007424439286282551, "in registers": 0.0006063570280783984, "the register allocation": 0.0007700080474004306, "for easy": 0.0018582959461028203, "ly": 0.0011888947757215226, "system level par": 0.0010265264996608815, "been a": 0.0003853164912330801, "designs heuristic methods": 0.0010265264996608815, "gupta and breuer": 0.0010265264996608815, "codesign": 0.0009741766889589003, "based on hardware": 0.0009410601106551883, "np hard problem": 0.0006768301477444453, "the set of": 0.0001592910845188659, "on system synthesis": 0.0007008512712949511, "hardware": 0.0039058819768851114, "left edge": 0.002768928320269446, "a rapid": 0.0011890412996031741, "of regular algo": 0.0010265264996608815, "4 can identify": 0.0010265264996608815, "using otherwise idle": 0.0010265264996608815, "solve the": 0.000713377694848869, "operations is ordered": 0.0010265264996608815, "synthesis of data": 0.0018821202213103766, "dealt with in": 0.0006843325678413742, "of the design": 0.0030376747109016, "that run": 0.0011290571137578202, "parallel executions": 0.0008409275477391776, "complicate task a": 0.0010265264996608815, "and processed for": 0.0010265264996608815, "matching transformations are": 0.0010265264996608815, "performing functional unit": 0.0010265264996608815, "design process for": 0.0008280296678200039, "design and eliminate": 0.0010265264996608815, "descrip tion similar": 0.0010265264996608815, "more capability": 0.0008909432928017379, "a series": 0.00030027782430392573, "the interaction": 0.0003546736108875864, "toward instruction": 0.0009764140466129265, "interconnections": 0.0004971337816577196, "efficient datapath synthesis": 0.0010265264996608815, "tokada 40 combined": 0.0010265264996608815, "the syntactic variation": 0.0010265264996608815, "architectures": 0.0005453391305304189, "algorithm like the": 0.0010265264996608815, "symposium on": 0.00020029239620257043, "ewering 16": 0.0009764140466129265, "off": 0.0003145809303899663, "transactions on": 0.00041481524324667933, "time constraint": 0.0006420367454820583, "poulakis g": 0.0009764140466129265, "semantics of": 0.0003162102535896084, "synthesis using hyper": 0.0010265264996608815, "of the synthesized": 0.0014848878572565102, "patterns": 0.00011968189454501468, "at the register": 0.0008055270887481399, "8 future": 0.0007778820321854713, "scheduling many neural": 0.0010265264996608815, "controlling finite": 0.0009764140466129265, "operations appear": 0.0008909432928017379, "which the control": 0.0008055270887481399, "less": -0.0003042972270722886, "japan gang wang": 0.0010265264996608815, "of components cannot": 0.0010265264996608815, "in two": 0.00019707162992521586, "which hls does": 0.0010265264996608815, "is the": 5.001239609001985e-06, "methods have": 0.0007619034886266492, "employed for hls": 0.0010265264996608815, "an assignment": 0.00040824471374298116, "cdfg": 0.00363769384534427, "types of rt": 0.0010265264996608815, "theory wilson": 0.0009764140466129265, "we shall": 0.00025433105062520753, "if no improvement": 0.0009410601106551883, "abstract behavioral descriptions": 0.002053052999321763, "of an": 4.533658349412766e-05, "clock the basic": 0.0010265264996608815, "iterative refinement approach": 0.0010265264996608815, "using different": 0.0004281009903529399, "systems behavioral": 0.0008909432928017379, "pairwise exchange": 0.0008054278125478997, "compiler level optimizations": 0.0010265264996608815, "combine": 0.00014859615761204033, "every operation must": 0.0010265264996608815, "for hls for": 0.0010265264996608815, "roms registers": 0.0009764140466129265, "functionality is": 0.0006063570280783984, "counters phideo ctr": 0.0010265264996608815, "alap schedules such": 0.0010265264996608815, "and bound": 0.000994390100604485, "design environment": 0.0013195255924657967, "applying simulated": 0.0008909432928017379, "analyzing and": 0.0011890412996031741, "usually uses two": 0.0010265264996608815, "a clock": 0.0005200280632457612, "minimize the inter": 0.0010265264996608815, "due to capacitance": 0.0010265264996608815, "by minimizing the": 0.0011291962801714475, "for efficient": 0.00038421197680632644, "may out": 0.0009764140466129265, "proposed a two": 0.0018821202213103766, "hls finally section": 0.0010265264996608815, "its many applications": 0.0010265264996608815, "step in which": 0.0007008512712949511, "three tasks of": 0.0010265264996608815, "musoll": 0.0008053285608149918, "1994 for various": 0.0010265264996608815, "operators 85 system": 0.0010265264996608815, "become": 0.0, "produce a": 0.0002937823088270266, "first operations are": 0.0010265264996608815, "further improvement may": 0.0009410601106551883, "najaf": 0.0008908335031168579, "delay is": 0.0004392815082333302, "design time and": 0.0008910531095517444, "around according to": 0.0010265264996608815, "and exposes the": 0.0009410601106551883, "traversing the": 0.0004871483750863616, "model is capable": 0.0010265264996608815, "will be": 7.48739639315068e-05, "serious drawback": 0.0007553672923416989, "undecided for optimizing": 0.0010265264996608815, "for behavior consisting": 0.0010265264996608815, "algorithm 45 to": 0.0010265264996608815, "allows for": 0.00035117604736527037, "minimizing a": 0.0005690557456154473, "for non pipelined": 0.0008555639165621071, "56 proposed adapting": 0.0010265264996608815, "does": -0.0007371969086920838, "emphasis on the": 0.0006630607854273854, "reliability driven synthesis": 0.0010265264996608815, "synthesis and layout": 0.0018821202213103766, "weakness by iteratively": 0.0010265264996608815, "architectures for": 0.0004971950503022425, "segment into an": 0.0010265264996608815, "itself instead time": 0.0010265264996608815, "scheduling problems": 0.0011779944523321493, "in 6 20": 0.0010265264996608815, "graph because": 0.0007553672923416989, "schedule": 0.0019150724599874332, "thesis flow graph": 0.0010265264996608815, "selecting": 0.00016155320740654863, "previous method by": 0.0010265264996608815, "and produce": 0.0005052852776186487, "many approaches for": 0.0010265264996608815, "the edges": 0.00030898380142511245, "737 742 january": 0.0010265264996608815, "of functional": 0.003388694563873188, "in which an": 0.0005770545764705953, "the function": 0.00018621596950042535, "enviornment for": 0.0009764140466129265, "the execution time": 0.0004114042225390219, "of the memory": 0.00047493060899278164, "into the synthesizer": 0.0010265264996608815, "optimization objective binding": 0.0010265264996608815, "identify self loops": 0.0010265264996608815, "abadi": 0.0005644589908213773, "means for design": 0.0010265264996608815, "62 have been": 0.0010265264996608815, "the results": 8.103118069522567e-05, "scheduling minimizes": 0.0017818865856034758, "cathedral 55": 0.0009764140466129265, "partitioning left": 0.0009764140466129265, "design principles and": 0.0008910531095517444, "formulation for": 0.0020324012101357283, "software": 0.00021360961173845207, "of behavioral description": 0.0010265264996608815, "environment targeted": 0.0009764140466129265, "in one": 0.00017708649961892985, "requirements in": 0.00046706467202917097, "structured formulation": 0.0008409275477391776, "as necessary": 0.0005367113193995478, "methodology has": 0.0006696724184809267, "solution for": 0.0002870063928998167, "data transfers": 0.0017835619494047613, "is connected": 0.0003657334725890183, "low power controller": 0.0010265264996608815, "sequence of transformations": 0.0007700080474004306, "99 have been": 0.0010265264996608815, "matching algorithm": 0.002132776795076802, "in converting an": 0.0010265264996608815, "synthesis problem into": 0.0010265264996608815, "synthesis of regular": 0.0018821202213103766, "different functional": 0.000736324421504473, "with test cost": 0.0010265264996608815, "package for": 0.0005518490653467084, "output operands": 0.0009764140466129265, "problems time": 0.0008054278125478997, "design automation of": 0.0017618438162444652, "function": -0.0013527862003464407, "bound steepest decent": 0.0010265264996608815, "an np": 0.000513924325416283, "2 describes the": 0.0005945939298027953, "how to exploit": 0.000786496815660843, "also reached": 0.0008409275477391776, "and carriers": 0.0009764140466129265, "levels of abstraction": 0.0006393918163245107, "two nodes": 0.0011834871053173033, "quality circuit": 0.0009764140466129265, "construction": 3.4877861912468e-05, "faults in": 0.000513924325416283, "guidance for": 0.000736324421504473, "the multiport": 0.0015557640643709427, "job assignment problem": 0.0010265264996608815, "such that a": 0.0007722109764616175, "level that it": 0.0009410601106551883, "designers in meeting": 0.0010265264996608815, "unit binding and": 0.0030795794989826445, "rephasing partial scan": 0.0010265264996608815, "smooth": 0.0001920079627907024, "to their": 0.00022611344761462766, "placed": 0.00031885597244566625, "an soc architecture": 0.0010265264996608815, "free design then": 0.0010265264996608815, "distribution": 3.8529573929725525e-05, "verification currently most": 0.0010265264996608815, "the optimal": 0.00022991688923925142, "of a long": 0.0007008512712949511, "called data routing": 0.0010265264996608815, "schedule one": 0.0008409275477391776, "hashemi najaf": 0.0009764140466129265, "slowing": 0.0005644589908213773, "ins": 0.0004823466127130572, "we define": 0.00016024223483125167, "decision to": 0.0005200280632457612, "to storage allocation": 0.0010265264996608815, "the past fifteen": 0.0009410601106551883, "ing": 0.0001697179144820977, "necessary for example": 0.0007700080474004306, "compared": -1.8608867507404876e-05, "presence of loops": 0.0009410601106551883, "variety": 0.00021998033646924, "we describe allocation": 0.0010265264996608815, "resource duality with": 0.0010265264996608815, "based scheduling": 0.001735892613996012, "before scheduling analyzing": 0.0009410601106551883, "the next element": 0.0007700080474004306, "n 3 p": 0.00023226945539240717, "variable subset can": 0.0010265264996608815, "approach and": 0.00036101641288462387, "the effects of": 0.00035800364872289487, "behave as switches": 0.0010265264996608815, "francisco": 0.0002697718856529779, "technique in the": 0.0007100156134957532, "subset thus the": 0.0010265264996608815, "level synthesizer": 0.0009764140466129265, "many estimation methods": 0.0010265264996608815, "this problem": 0.00014387916076919274, "assignment statements": 0.001157261742664008, "improvement may": 0.0007553672923416989, "performing simultaneously scheduling": 0.0010265264996608815, "scheduled into each": 0.002053052999321763, "identified significant": 0.0008909432928017379, "programmable gate": 0.0006420367454820583, "problem unlike the": 0.0010265264996608815, "runtime efficiency": 0.0008054278125478997, "system mimola honeywell": 0.0010265264996608815, "also utilized the": 0.0010265264996608815, "i poulakis g": 0.0010265264996608815, "ilp method is": 0.0010265264996608815, "or logic": 0.0007553672923416989, "29 have": 0.0007778820321854713, "to silicon or": 0.0010265264996608815, "execution times": 0.00039568862702438174, "level circuits": 0.0015107345846833977, "cost they proposed": 0.0010265264996608815, "11 2002 m": 0.0010265264996608815, "is organized": 0.0001957988392798846, "storage units from": 0.0010265264996608815, "and eliminate these": 0.0010265264996608815, "modules before": 0.0008909432928017379, "control steps in": 0.0017111278331242142, "desirable": 0.00014609213341313382, "or speed": 0.0008909432928017379, "test generation": 0.0005690557456154473, "issue has": 0.0007052619156505245, "allocation determines": 0.0009764140466129265, "6 1 more": 0.0010265264996608815, "operation the": 0.0003853164912330801, "only blocks": 0.0007778820321854713, "saved": 0.0003051512956371534, "40 combined": 0.0009764140466129265, "verification currently": 0.0009764140466129265, "previous synthesis step": 0.0010265264996608815, "representation coactive scheduling": 0.0010265264996608815, "and iterative refinement": 0.0008280296678200039, "implementation using hls": 0.0010265264996608815, "all the": 5.953835477698608e-05, "scale integrated": 0.0008409275477391776, "alternating": 0.0003403401910042862, "al 65": 0.0009764140466129265, "operations is": 0.00045151117157131454, "two steps unit": 0.0010265264996608815, "najaf abadi": 0.0009764140466129265, "graph capturing": 0.0009764140466129265, "where the allocation": 0.0008910531095517444, "of detail": 0.0005200280632457612, "used a": 0.0008431602000519201, "system they": 0.0006127235786463329, "on simulation": 0.0006340378686968196, "apply local": 0.0008909432928017379, "38 measure activities": 0.0010265264996608815, "operations in": 0.0009910859232888875, "control signals": 0.0006194319820342735, "by annealed": 0.0009764140466129265, "is used for": 0.0007283757381272268, "for testability first": 0.0010265264996608815, "and broadcast or": 0.0010265264996608815, "application programs hls": 0.0010265264996608815, "constraint on the": 0.0005309680539950243, "behave as": 0.0005518490653467084, "dependency graphs": 0.0007778820321854713, "b introduction": 1.0902568804807417e-05, "hls for reliability": 0.0010265264996608815, "goal of the": 0.0004720361211500515, "cmu": 0.000477773967520358, "problems in a": 0.0006768301477444453, "example many hls": 0.0010265264996608815, "that an operation": 0.0007700080474004306, "random logic per": 0.0010265264996608815, "not more": 0.0005645285568789101, "indicate their functions": 0.0010265264996608815, "and matrix computation": 0.0010265264996608815, "flow and to": 0.0008910531095517444, "costs to determine": 0.0010265264996608815, "the lower level": 0.0006697549616115174, "chen": 0.00019704734506632182, "discussed first": 0.0008054278125478997, "multiport memory": 0.007811312372903412, "objectives including testability": 0.0010265264996608815, "phase it uses": 0.0010265264996608815, "memory 4": 0.0007778820321854713, "description and a": 0.0008280296678200039, "steps on the": 0.0007554603981339264, "proposed a parameterized": 0.0010265264996608815, "slowing noncritical": 0.0009764140466129265, "digital signal": 0.0005200280632457612, "reconstruction": 0.0002908856245044227, "late decisions": 0.0009764140466129265, "a variety of": 0.00030439636749939275, "techniques are": 0.00033110794550953175, "consisting": 8.102119533716094e-05, "synthesis standard vhdl": 0.0010265264996608815, "counters": 0.00031684647674800286, "created to represent": 0.0010265264996608815, "simultaneously": 0.0004142481993095662, "reuse a": 0.0007052619156505245, "time of the": 0.0003215100970749698, "the codesis high": 0.0010265264996608815, "737 742": 0.0009764140466129265, "and reconstruction": 0.0006505845768687031, "introduction to": 0.0002552267816897174, "datapath synthesis com": 0.0010265264996608815, "detect and replace": 0.0010265264996608815, "uses two": 0.0005478910668182925, "based on the": 0.0001554502264551959, "used as the": 0.00042462897635427204, "there exists a": 0.0002566115522394276, "obtained": -0.00027650941743302985, "level of synthesis": 0.0010265264996608815, "regularity for": 0.001410523831301049, "architecture may not": 0.0010265264996608815, "et al 79": 0.0010265264996608815, "a performance estimation": 0.0009410601106551883, "et al 75": 0.0010265264996608815, "4 2 distributed": 0.0009410601106551883, "memory a": 0.000516939533883185, "components we also": 0.0009410601106551883, "chitecture intermediate results": 0.0010265264996608815, "is reduced by": 0.0005243312378680354, "6 5 controller": 0.0010265264996608815, "solve the allocation": 0.0008910531095517444, "of idle components": 0.0010265264996608815, "programmable gate arrays": 0.0007100156134957532, "in 99": 0.0008909432928017379, "specifications force directed": 0.0010265264996608815, "transforming a behavior": 0.0010265264996608815, "and hwang 52": 0.0010265264996608815, "targeted towards standard": 0.0010265264996608815, "in 92": 0.0008909432928017379, "kobayashi": 0.0006505044062492492, "to the number": 0.00033114875753289055, "two stage": 0.001052880459325863, "hardware the output": 0.0009410601106551883, "and evaluated": 0.0004998351874474825, "of modules": 0.0005837069815620527, "hls as": 0.0009764140466129265, "every data": 0.0006420367454820583, "example in": 0.00037303539059684813, "example is": 0.0002659107397254844, "randomized branch and": 0.0010265264996608815, "easier to synthesize": 0.0010265264996608815, "years for hls": 0.0010265264996608815, "and kurdahi": 0.0009764140466129265, "automation july 24": 0.0008280296678200039, "library may contain": 0.0010265264996608815, "corresponds to": 0.00027031817943748415, "the force": 0.0006265213392754975, "activity and": 0.0018190710842351952, "automation tools are": 0.0010265264996608815, "must access": 0.0007553672923416989, "they used a": 0.0023594904469825292, "28 2006": 0.0006265213392754975, "architectures incremental tree": 0.0010265264996608815, "the preceding": 0.00033800554265737113, "architecture her": 0.0009764140466129265, "been developed": 0.000917443668697325, "gong brian": 0.0009764140466129265, "55 hyper 11": 0.0010265264996608815, "minimization retiming and": 0.0010265264996608815, "that step thus": 0.0010265264996608815, "partial scan cost": 0.0010265264996608815, "1994": 0.00021728966935432252, "1998": 0.00014460263065121378, "quickly give": 0.0009764140466129265, "for datapath synthesis": 0.0009410601106551883, "era": 0.0011473627798551848, "pleted recently some": 0.0010265264996608815, "in the deep": 0.0010265264996608815, "the minimum number": 0.001407615859646365, "certain operations a": 0.0010265264996608815, "scheduling overcomes this": 0.0010265264996608815, "for higher level": 0.0008280296678200039, "graph several compiler": 0.0010265264996608815, "assignments and": 0.0005889972261660747, "between high": 0.0006696724184809267, "outlines the": 0.0005945206498015871, "step we": 0.00035645620336189905, "found in": 0.0001557774265855938, "versa estimation": 0.0009764140466129265, "in addition a": 0.0005770545764705953, "the selection criteria": 0.0009410601106551883, "in a rapid": 0.002053052999321763, "ilp formulation": 0.004153392480404169, "on predicting the": 0.0009410601106551883, "recovery": 0.00024603251779101274, "based hardware compilation": 0.0010265264996608815, "carriers": 0.0012679194742097337, "hashemi": 0.0006921467772848516, "scheduling assigns": 0.0017818865856034758, "analysis of the": 0.00028430631261722953, "design while": 0.0007778820321854713, "or in a": 0.0005803717219028672, "alessandro bogliolo luca": 0.0009410601106551883, "estimation method targeted": 0.0010265264996608815, "many dsp": 0.0008909432928017379, "hls 24 68": 0.0010265264996608815, "standard cell": 0.0006420367454820583, "new approaches ly": 0.0010265264996608815, "and to change": 0.0009410601106551883, "synthesis acm transactions": 0.000786496815660843, "92 divided": 0.0009764140466129265, "total execution": 0.0004629973621824251, "davide bruni alessandro": 0.0010265264996608815, "transforming": 0.000923009651547136, "after": -0.00040974682384425107, "that of traditional": 0.0008055270887481399, "language hdl": 0.0008409275477391776, "spent on": 0.0009892167984688288, "by reallocation an": 0.0010265264996608815, "scheduled cdfg": 0.0008909432928017379, "are grouped": 0.00048475528420781106, "power minimization in": 0.0017111278331242142, "las": 0.00044607351603536473, "microarchitecture synthesis of": 0.0010265264996608815, "ignores the interdependence": 0.0010265264996608815, "evaluating multiple": 0.0009764140466129265, "larger sized": 0.0008409275477391776, "the weighted version": 0.0008055270887481399, "et al 25": 0.0006768301477444453, "8 p": 0.00036669672848309466, "problems chaudhuri and": 0.0010265264996608815, "synthesized by constructive": 0.0010265264996608815, "the effects": 0.00029669942744757526, "estimating power dissipation": 0.0009410601106551883, "buses to": 0.0007778820321854713, "yokohama japan": 0.001253042678550995, "component allocation is": 0.0010265264996608815, "order": -0.0017599939656318443, "era both wiring": 0.0010265264996608815, "all possible execution": 0.0008055270887481399, "language operators to": 0.0010265264996608815, "operation to be": 0.001572993631321686, "hls high level": 0.0010265264996608815, "and breuer": 0.0008409275477391776, "pascal": 0.0008412189082386517, "construct a": 0.00047558512989924603, "and looping constructs": 0.0010265264996608815, "system for": 0.00022461561842430472, "japan": 0.0007146243778191223, "progressively construct a": 0.0010265264996608815, "nets": 0.0003435727552403877, "functional models": 0.0007778820321854713, "the next level": 0.0006341160195496112, "can be taken": 0.0005100750346085697, "empty datapath and": 0.0010265264996608815, "optimization of interconnect": 0.0010265264996608815, "on the asap": 0.0009410601106551883, "around time taking": 0.0010265264996608815, "com pleted": 0.0008054278125478997, "execution paths for": 0.0008910531095517444, "graph formulation": 0.0008409275477391776, "maturity level": 0.0009764140466129265, "very hot": 0.0008909432928017379, "then": -0.0046690804173944505, "them": -0.0006788716579283907, "automation of digital": 0.0010265264996608815, "a successful": 0.0004650149928176743, "takes partially into": 0.0010265264996608815, "fpga fpic": 0.0009764140466129265, "designs of several": 0.0010265264996608815, "are needed thus": 0.0010265264996608815, "world high level": 0.0010265264996608815, "they": -0.009024298133536161, "architectures for hls": 0.0010265264996608815, "mds the mimola": 0.0010265264996608815, "models of synchronous": 0.0009410601106551883, "the structural description": 0.0009410601106551883, "allocation the": 0.000578630871332004, "the synthesis approach": 0.002053052999321763, "narasimhan j": 0.0008909432928017379, "level they take": 0.0010265264996608815, "carriers e": 0.0009764140466129265, "to design verification": 0.0010265264996608815, "account the presence": 0.0009410601106551883, "account controller s": 0.0010265264996608815, "l": -0.00012511517636403118, "provide a": 0.0003815848874857259, "advantages of": 0.00032668997984007113, "line code a": 0.0010265264996608815, "europe p 21": 0.0009410601106551883, "43rd annual": 0.0006696724184809267, "tool should provide": 0.0010265264996608815, "can cope": 0.0007553672923416989, "and one of": 0.0010486624757360709, "idea of behavioral": 0.0010265264996608815, "on higher levels": 0.0010265264996608815, "the overhead resulting": 0.0009410601106551883, "design in a": 0.0008555639165621071, "cdfg captures sequencing": 0.0010265264996608815, "a successful hls": 0.0010265264996608815, "storage binding": 0.001952828093225853, "consumption exploiting regularity": 0.0010265264996608815, "m counter microarchitecture": 0.0010265264996608815, "it generates a": 0.000656708513347662, "network": 0.00021179512814726263, "indicate their": 0.0007553672923416989, "and tradeoff": 0.0009764140466129265, "comprehensive discussions of": 0.0010265264996608815, "allocation problems also": 0.0010265264996608815, "synthesis of image": 0.002053052999321763, "reconstruction are operation": 0.0010265264996608815, "delay must be": 0.0009410601106551883, "increment operation": 0.0008054278125478997, "an efficient microcode": 0.0010265264996608815, "circuits vlsi technology": 0.0010265264996608815, "to reduce": 0.0008984684340925486, "imposed on": 0.00044266000540781525, "emucs 33": 0.0009764140466129265, "identify mutually": 0.0009764140466129265, "characterize their": 0.0008909432928017379, "for the graph": 0.0006290543927330173, "could be": 0.00013255564608925113, "a heuristic": 0.0007728602947816488, "capacitance and": 0.0007778820321854713, "of the controlling": 0.0008555639165621071, "and evaluate": 0.00047783285018828016, "standard": -0.00030199621803444094, "programming model is": 0.0008910531095517444, "to very": 0.0005264402296629314, "when applied to": 0.00045341205295063627, "detecting": 0.0002075587456077903, "wenrui gong brian": 0.0010265264996608815, "are imposed on": 0.000656708513347662, "vlsi systems behavioral": 0.0010265264996608815, "recovering": 0.0011057953630381257, "created": 0.00019452882526338388, "at logic": 0.0016108556250957994, "p 490 500": 0.0010265264996608815, "operations are scheduled": 0.0017111278331242142, "each control step": 0.0026731593286552333, "the circuit testability": 0.0010265264996608815, "90 an hdl": 0.0010265264996608815, "to design": 0.0009800699395202134, "different control": 0.0006696724184809267, "the ilp approach": 0.0042778195828105355, "macro models": 0.001952828093225853, "placed on": 0.00041225532640727755, "method for": 0.000629371309099955, "space students": 0.0009764140466129265, "means for": 0.0004221159227858436, "reduction 6": 0.0009764140466129265, "with test": 0.0006420367454820583, "optimum simultaneous schedul": 0.0010265264996608815, "therefore the computation": 0.0008280296678200039, "breaking method to": 0.0010265264996608815, "programmable components data": 0.0010265264996608815, "two steps": 0.00034776470757557563, "interdependence between storage": 0.0010265264996608815, "on the scheduling": 0.0006923174038785372, "approach to computing": 0.000786496815660843, "estimation tool given": 0.0010265264996608815, "electronic": 0.0010154151353408425, "variances computing": 0.0009764140466129265, "achieved with reduced": 0.0010265264996608815, "systems have been": 0.0005984168209353781, "gives the hls": 0.0010265264996608815, "e g the": 0.00034865267536930374, "to digital system": 0.002053052999321763, "transfers in the": 0.0008910531095517444, "by resolving": 0.0008409275477391776, "and spatial": 0.0005052852776186487, "technology for": 0.000540329071683549, "a cost": 0.00037161780585144447, "for scheduling": 0.0013830323103299947, "the hardware components": 0.0009410601106551883, "s workbench": 0.0017818865856034758, "incorporating bottom": 0.0009764140466129265, "plicate system": 0.0009764140466129265, "transformations at the": 0.0009410601106551883, "new schedules is": 0.0010265264996608815, "version of": 0.00011924870917694179, "des congrs": 0.0006922320800673615, "loops by alternating": 0.0010265264996608815, "enhancing": 0.00114271440050215, "to assign and": 0.0010265264996608815, "supplied profiling stimuli": 0.0010265264996608815, "design multi": 0.0008909432928017379, "there exists": 0.00032906114536168104, "the as late": 0.0008555639165621071, "and types of": 0.0014848878572565102, "vegas nevada united": 0.0006630607854273854, "floorplanning analyzing": 0.0009764140466129265, "originally developed for": 0.0006923174038785372, "rich source": 0.0007198227332232435, "to execute": 0.000623139960969487, "dsp processors partial": 0.0010265264996608815, "we shall see": 0.00045465695781118616, "target": 0.00012057986451188229, "of the structure": 0.0005062791184836, "instance many dsp": 0.0010265264996608815, "the design this": 0.0009410601106551883, "synthesis power profiler": 0.0009410601106551883, "and alap schedules": 0.0008910531095517444, "well as for": 0.0005287169343706899, "kl 41": 0.0009764140466129265, "53 and": 0.0006696724184809267, "embedded system": 0.0019517537306061093, "for other problems": 0.000786496815660843, "problem such as": 0.0007700080474004306, "the area and": 0.0007199114578298285, "unit binding storage": 0.0010265264996608815, "during the": 0.00014962391623301425, "repre sentation this": 0.0010265264996608815, "assignment and allocation": 0.0010265264996608815, "by alternating": 0.0008909432928017379, "are compared": 0.0004018186376619324, "emucs": 0.0008908335031168579, "processor and": 0.0003798822764242769, "the selected": 0.00034608998023739917, "levels to": 0.0006340378686968196, "chaiyakul et": 0.0008909432928017379, "to low": 0.0005297721937428561, "tsanakas agenda an": 0.0010265264996608815, "such complexity are": 0.0010265264996608815, "other hand": 0.00048778977236635574, "moved around": 0.0008054278125478997, "p 414": 0.0008909432928017379, "in both": 0.00032528761542062305, "the system": 0.0005482794992878097, "components such that": 0.0008280296678200039, "that considers the": 0.0008280296678200039, "increment operation since": 0.0010265264996608815, "maximum weight matching": 0.0009410601106551883, "the logic rt": 0.0010265264996608815, "testability considerations in": 0.002053052999321763, "as early as": 0.0006106404236301497, "storage and interconnection": 0.0030795794989826445, "the oscar system": 0.0010265264996608815, "into hardware synthesis": 0.0010265264996608815, "optimizer": 0.0008591759159548649, "vector is": 0.00038202975341207826, "accurate estimation traditional": 0.0010265264996608815, "in which the": 0.00022614131812462578, "which first extracts": 0.0010265264996608815, "in reducing": 0.0004610107701099982, "germany": 0.00027996131929824264, "saved in registers": 0.0010265264996608815, "in a custom": 0.0009410601106551883, "enhancing high level": 0.002053052999321763, "loop breaking": 0.0008409275477391776, "0 1 lp": 0.0009410601106551883, "defined graph": 0.0008909432928017379, "exposes the potential": 0.0010265264996608815, "as the minimum": 0.0006023601336618099, "systems mds": 0.0009764140466129265, "scheme and": 0.0004018186376619324, "ed using bottom": 0.0010265264996608815, "between the controller": 0.0008910531095517444, "unit binding maps": 0.0010265264996608815, "the digital signal": 0.0008910531095517444, "or generated": 0.0007052619156505245, "heuristics": 0.00042610693541235737, "the lack of": 0.0008357017332833799, "handling of": 0.00042964090201957905, "components corresponding to": 0.0008055270887481399, "improvement may be": 0.0008055270887481399, "cannot take into": 0.0009410601106551883, "4 3": 0.00014289440058448276, "olympus synthesis": 0.0017818865856034758, "at a time": 0.00034696758240834746, "rescheduling": 0.0012387113006102513, "specification is": 0.00045151117157131454, "as the difference": 0.0006630607854273854, "narasimhan j ramanujam": 0.0009410601106551883, "93 is a": 0.0010265264996608815, "implementation": -0.0003425242281407541, "guidance": 0.0008354957685924904, "has made": 0.000540329071683549, "observed that there": 0.0008055270887481399, "single mixed ilp": 0.0010265264996608815, "on the interconnection": 0.0017821062191034887, "the rt": 0.000736324421504473, "priority function and": 0.0009410601106551883, "mimola honeywell": 0.0009764140466129265, "de": 0.00017972554270728598, "approach is proposed": 0.0008055270887481399, "techniques that have": 0.0007100156134957532, "panagopoulos i poulakis": 0.0010265264996608815, "and complicate": 0.0008909432928017379, "optimize the": 0.00041225532640727755, "tokada": 0.0008908335031168579, "as can the": 0.0008910531095517444, "library unit binding": 0.0010265264996608815, "south pacific": 0.001620987215050647, "decomposition methods a": 0.0009410601106551883, "g c": 0.0004610107701099982, "september 20": 0.0006420367454820583, "g alus": 0.0009764140466129265, "economakos g papakonstantinou": 0.0010265264996608815, "412": 0.0004533003062955652, "for solving scheduling": 0.0010265264996608815, "analytical": 0.0002485975493576658, "into a": 0.0014244205765843424, "is first": 0.00036477696134186926, "design methodology using": 0.0010265264996608815, "used to identify": 0.0005479585993052664, "the data flow": 0.0006106404236301497, "model for the": 0.0004338915831117644, "circuit they used": 0.0010265264996608815, "towards the": 0.00036382709564194586, "techniques given a": 0.0010265264996608815, "design time": 0.0013393448369618535, "then created to": 0.0010265264996608815, "of components": 0.0017845139672797558, "synthesized circuit is": 0.0010265264996608815, "dealing with the": 0.0005872812720814885, "discussions": 0.0003361186161601665, "combine and interleave": 0.0010265264996608815, "microcode": 0.0005199639809212701, "to memories": 0.0008909432928017379, "optimum": 0.000876069655687798, "with this": 0.00018204035334170072, "equivalent to": 0.00016453057268084052, "techniques": -0.002392216637967407, "both asap and": 0.0010265264996608815, "hls and code": 0.0010265264996608815, "2000 madrid spain": 0.0008280296678200039, "amount of hardware": 0.0008055270887481399, "methods have been": 0.0009876371011916978, "quickly give the": 0.0010265264996608815, "includes a": 0.00037061925988615083, "to fds constructive": 0.0010265264996608815, "iterative algorithms this": 0.0009410601106551883, "3 partitioned": 0.0008909432928017379, "power high level": 0.0009410601106551883, "or buses such": 0.0010265264996608815, "units singh": 0.0009764140466129265, "its customer": 0.0009764140466129265, "define high level": 0.0008910531095517444, "we": -0.011089065991311821, "terms": -0.00025946000842193154, "al 49": 0.0009764140466129265, "to be used": 0.00034865267536930374, "high quality": 0.0009104556256890887, "operations of": 0.0008887653851286911, "huang": 0.0003154992546841829, "research effort has": 0.0008910531095517444, "number of functional": 0.0021597343734894854, "design guidance in": 0.0010265264996608815, "in every": 0.0003115699804847435, "and regularity": 0.0006804408695300561, "heuristic procedure for": 0.0008280296678200039, "decompose the": 0.0004971950503022425, "allocation since": 0.0008409275477391776, "paths within the": 0.0008555639165621071, "domain specific": 0.0004998351874474825, "each of": 8.342206799213272e-05, "architectural partitioning": 0.0008909432928017379, "design the need": 0.0010265264996608815, "las vegas": 0.000540329071683549, "from one style": 0.0010265264996608815, "ilp": 0.005989252516552591, "imperative language": 0.0006804408695300561, "parts of the": 0.0007112117028166723, "practice its": 0.0008909432928017379, "algorithm both": 0.0006063570280783984, "com": 0.00033392176528206845, "be several": 0.0005297721937428561, "control step and": 0.0008910531095517444, "constructs and": 0.0012005979126299372, "transfer level synthesis": 0.0017821062191034887, "each with different": 0.0009410601106551883, "the clock": 0.00047341687305567224, "storage most traditional": 0.0010265264996608815, "applicability": 0.0002810187662033798, "polynomial": 0.00023312380460671425, "goodby": 0.0007552742094960622, "ripping up and": 0.0010265264996608815, "graph operators": 0.0009764140466129265, "customer base": 0.0017818865856034758, "analyze the testability": 0.0010265264996608815, "sequencer is": 0.0009764140466129265, "interdependence between": 0.0008909432928017379, "the scheduling": 0.004777283091227777, "example the most": 0.0008910531095517444, "the product development": 0.0009410601106551883, "behavioral synthesis of": 0.0008555639165621071, "level circuit": 0.0016108556250957994, "power using": 0.0007778820321854713, "wiring area and": 0.0009410601106551883, "generalized the": 0.0006127235786463329, "tree height reduction": 0.0037642404426207533, "busses are": 0.0009764140466129265, "replacing a data": 0.0010265264996608815, "operations are": 0.0016783428134356185, "addition it": 0.0004920730722757703, "relaxing": 0.0004095176636096665, "and or": 0.00022876684824932393, "not impossible to": 0.0007554603981339264, "and cost information": 0.0010265264996608815, "multiple subtasks a": 0.0010265264996608815, "better controller": 0.0009764140466129265, "following three steps": 0.0008055270887481399, "important it is": 0.0007700080474004306, "unit and each": 0.0008910531095517444, "kastner": 0.0008053285608149918, "that a system": 0.0006449008300541625, "been developed heuristic": 0.0010265264996608815, "of the algorithm": 0.0002621438329083703, "applied": -0.001019298568364458, "evaluated quickly": 0.0009764140466129265, "which decompose": 0.0009764140466129265, "partially scheduled dfg": 0.0009410601106551883, "the results some": 0.0009410601106551883, "units every": 0.0009764140466129265, "user supplied": 0.0005645285568789101, "register sharing among": 0.0009410601106551883, "allocation needs to": 0.0010265264996608815, "maximally reduces the": 0.0010265264996608815, "performance estimation tool": 0.0008910531095517444, "can the weighted": 0.0010265264996608815, "26 77 and": 0.0010265264996608815, "both conditional": 0.0008409275477391776, "and resource": 0.00342710925135881, "design space students": 0.0010265264996608815, "minimum number": 0.0015779828070897378, "local boolean optimization": 0.0010265264996608815, "clique partitioning algorithm": 0.0010265264996608815, "synthesis tool": 0.0006804408695300561, "various hls": 0.0009764140466129265, "of the representation": 0.0006064317670193671, "pattern matching to": 0.0008555639165621071, "and simplified bus": 0.0010265264996608815, "by enhancing the": 0.0008910531095517444, "p 116": 0.000736324421504473, "graph into": 0.0005264402296629314, "constraints sequential": 0.0009764140466129265, "on modulus m": 0.002053052999321763, "design space and": 0.0008280296678200039, "perform": -0.00011191987708458216, "systems have": 0.00040824471374298116, "operations and hierarchical": 0.0010265264996608815, "for high performance": 0.0005062791184836, "elements e g": 0.000786496815660843, "example of this": 0.0005100750346085697, "the tradeoff": 0.0005109789861637645, "specific a": 0.0007778820321854713, "two disjoint": 0.00047341687305567224, "control step more": 0.0010265264996608815, "plates": 0.0005944473878607613, "an integer programming": 0.0007306662459124517, "phideo 54": 0.0009764140466129265, "of exploiting the": 0.0008910531095517444, "longer necessary": 0.000736324421504473, "to convert parts": 0.0010265264996608815, "independent": -7.043647307235223e-05, "form the": 0.0005261053938272114, "de paris": 0.0006804408695300561, "memory minimization": 0.0017818865856034758, "account the": 0.0006682637857548282, "approaches ly": 0.0009764140466129265, "heuristic approach is": 0.0010265264996608815, "with exact": 0.0006002989563149686, "each state": 0.0004221159227858436, "hand": -0.0004504033894126763, "of certain operations": 0.0018821202213103766, "synthesis proceedings": 0.0012254471572926658, "aramoto kazutoshi": 0.0009764140466129265, "extended the ilp": 0.0010265264996608815, "during scheduling they": 0.0018821202213103766, "while traversing the": 0.0008055270887481399, "4 hls for": 0.0010265264996608815, "hierarchy before the": 0.0010265264996608815, "to computational": 0.0005889972261660747, "operands": 0.0010258413537885993, "n l": 0.0004895870359084015, "transformations that use": 0.0010265264996608815, "area fang": 0.0009764140466129265, "design environment targeted": 0.0010265264996608815, "higher levels first": 0.0010265264996608815, "subject to ripping": 0.0010265264996608815, "and distributivity": 0.0009764140466129265, "the": 0, "a fixed number": 0.000477891747371836, "comes from": 0.0003411833880769024, "that have low": 0.0008910531095517444, "one at a": 0.0005200921613676947, "representation from one": 0.0010265264996608815, "first automation assures": 0.0010265264996608815, "for reducing the": 0.0010959171986105328, "to another": 0.0005186428775622893, "chip and system": 0.0009410601106551883, "library unit": 0.0009764140466129265, "support its healthy": 0.0010265264996608815, "problem this bounding": 0.0010265264996608815, "step and": 0.00041090491064818877, "with exploring": 0.0009764140466129265, "the selected set": 0.0007700080474004306, "unit and": 0.000942528940075646, "time and to": 0.0007306662459124517, "3 partitioned bus": 0.0010265264996608815, "allocation determines the": 0.0010265264996608815, "of a partially": 0.0007424439286282551, "a sequencer based": 0.0010265264996608815, "functional and storage": 0.0010265264996608815, "a sequence of": 0.0004990464105748327, "15 29": 0.000736324421504473, "assign it": 0.0006922320800673615, "transformed": 0.00035069094129381906, "board": 0.00039684339134689903, "asics power": 0.0009764140466129265, "assures a much": 0.0010265264996608815, "should provide a": 0.0007306662459124517, "problems time constrained": 0.0010265264996608815, "at register transfer": 0.0009410601106551883, "near optimal scheduling": 0.002053052999321763, "bound performance estimation": 0.0009410601106551883, "hyper to": 0.0009764140466129265, "that provides": 0.00040824471374298116, "a hierarchical": 0.0008191362682258918, "dfg portion captures": 0.0010265264996608815, "of electronic systems": 0.001174562544162977, "intercon": 0.0006921467772848516, "by incorporating test": 0.0010265264996608815, "off distinct resource": 0.0010265264996608815, "logic design": 0.0006696724184809267, "select a": 0.00036101641288462387, "perform during": 0.0009764140466129265, "pascal into": 0.0009764140466129265, "more functional units": 0.0009410601106551883, "designers": 0.0006078162703082804, "assuming that wiring": 0.0010265264996608815, "variables to form": 0.0009410601106551883, "binding et al": 0.0010265264996608815, "reusable": 0.00041220452476508317, "cad areas including": 0.0010265264996608815, "the regularity and": 0.0017111278331242142, "for testability technique": 0.0008910531095517444, "is definitely": 0.0005945206498015871, "and knight 72": 0.0010265264996608815, "synthesis the siemens": 0.0010265264996608815, "approach to the": 0.0025418341881486856, "techniques in behavioral": 0.0010265264996608815, "of ada": 0.0006696724184809267, "for system": 0.0014614451252590848, "been active research": 0.0009410601106551883, "minimization in datapath": 0.002053052999321763, "test costs gupta": 0.0010265264996608815, "original ilp": 0.0008909432928017379, "system consists": 0.0005025311121402169, "than area": 0.0008909432928017379, "steps the bounds": 0.0010265264996608815, "formulation achatz 1": 0.0010265264996608815, "approach to functional": 0.0010265264996608815, "level rtl": 0.001439645466446487, "graph representation the": 0.0008910531095517444, "within a segment": 0.0008910531095517444, "equalizes the": 0.0008909432928017379, "units in the": 0.0007008512712949511, "pruning and": 0.0007553672923416989, "a reliability": 0.000736324421504473, "the user": 0.00022536288743457627, "fpic": 0.0008908335031168579, "memory modules": 0.0021157857469515733, "a better utilization": 0.0008555639165621071, "memory gives the": 0.0010265264996608815, "only blocks of": 0.0010265264996608815, "optimal scheduling": 0.0018190710842351952, "number of clock": 0.0007554603981339264, "years for": 0.0006922320800673615, "synthesize design methodology": 0.0010265264996608815, "29 have been": 0.0010265264996608815, "may be": 0.00021706277517295167, "method by": 0.00047783285018828016, "minimization": 0.0011977147595574088, "required to schedule": 0.0010265264996608815, "synthesis concurrent": 0.0009764140466129265, "constructive": 0.0022738899462857254, "connected to": 0.00031027112001514706, "datapath synthesizer capable": 0.0010265264996608815, "offs in": 0.0013195255924657967, "architectural": 0.0010261932339216148, "formulation such": 0.0008409275477391776, "language 4th": 0.0008409275477391776, "the pairwise": 0.0006696724184809267, "properties": -0.00044829756583653177, "vlsi technology": 0.0015557640643709427, "synchronous digital system": 0.0010265264996608815, "indicates those two": 0.0010265264996608815, "polyhedral theory": 0.0009764140466129265, "various neural": 0.0009764140466129265, "logic per chip": 0.0010265264996608815, "future use": 0.0006696724184809267, "insignificant as": 0.0009764140466129265, "design flow": 0.002208973264513419, "of a high": 0.0005738228126787148, "architectures high level": 0.0010265264996608815, "design verification": 0.001384464160134723, "gupta and": 0.0007778820321854713, "within a": 0.0005496728460769816, "cost and performance": 0.0015400160948008611, "considerations": 0.0004151174912155806, "synthesizer for": 0.0008909432928017379, "for the synthesis": 0.0007100156134957532, "packaging cost consideration": 0.0010265264996608815, "instances another approach": 0.0010265264996608815, "synchronous digital systems": 0.0009410601106551883, "hls 71": 0.0009764140466129265, "a better": 0.0002512350593900016, "ilp solution for": 0.0010265264996608815, "schedule a": 0.0005264402296629314, "bound": -0.00014534653560865912, "distribution graphs": 0.0008409275477391776, "on its": 0.0002707942540468597, "is very important": 0.0005453869616441233, "its own lower": 0.0010265264996608815, "rapid increasing in": 0.0010265264996608815, "synthe sis a": 0.0010265264996608815, "developments in high": 0.0018821202213103766, "representation get mapped": 0.0010265264996608815, "and layout we": 0.0010265264996608815, "deshpande": 0.0006921467772848516, "interconnect power": 0.0008909432928017379, "hot research": 0.0009764140466129265, "are targeted towards": 0.0010265264996608815, "annealed neural": 0.0009764140466129265, "the register transfer": 0.0007700080474004306, "delay a formal": 0.0010265264996608815, "high performance": 0.0002870063928998167, "contains both conditional": 0.0010265264996608815, "most traditional hls": 0.0010265264996608815, "as possible": 0.0008910464591801621, "together gebotys 21": 0.0010265264996608815, "for the best": 0.0005738228126787148, "between testability": 0.0009764140466129265, "algorithms have": 0.00035117604736527037, "transporting test data": 0.0010265264996608815, "becoming": 0.0002842362432857157, "find their": 0.0007052619156505245, "are trying to": 0.0005675984535683507, "nodes can": 0.00046706467202917097, "the time for": 0.0004692052865487883, "developed heuristic scheduling": 0.0010265264996608815, "then they used": 0.002053052999321763, "the register and": 0.0016110541774962798, "scheduling problem": 0.004971950503022425, "are scheduled": 0.0009695105684156221, "previous method": 0.0007553672923416989, "to make good": 0.0008280296678200039, "mapping each": 0.0005945206498015871, "efficient than that": 0.0009410601106551883, "maximum": -5.145497891228504e-05, "for optimum": 0.0008054278125478997, "sequencers in the": 0.0010265264996608815, "constructive approach starts": 0.0010265264996608815, "control step into": 0.0010265264996608815, "set of microoperations": 0.0010265264996608815, "g functionality size": 0.0010265264996608815, "and datapath trade": 0.002053052999321763, "in the control": 0.0005675984535683507, "computing": -0.0007895964162626702, "abstract": 0.0002641378362087525, "started looking": 0.0009764140466129265, "halts in": 0.0007553672923416989, "scheduling time": 0.0007198227332232435, "identified significant emphasis": 0.0010265264996608815, "for more general": 0.0006195083325805615, "technique in": 0.00040307923026888836, "another rich": 0.0009764140466129265, "as his": 0.000736324421504473, "delay the verilog": 0.0010265264996608815, "synthesis or for": 0.0010265264996608815, "binding and interconnection": 0.0010265264996608815, "although hls": 0.0009764140466129265, "the synthesized results": 0.0010265264996608815, "consisting of regular": 0.0009410601106551883, "scheduling these three": 0.0009410601106551883, "be assigned to": 0.0010088455202894742, "cost to generate": 0.0009410601106551883, "activity described": 0.0009764140466129265, "the system clock": 0.001572993631321686, "driven behavioral": 0.0017818865856034758, "boolean optimization": 0.0009764140466129265, "63 96": 0.0008054278125478997, "clock selection in": 0.0010265264996608815, "simultaneously performing": 0.0008909432928017379, "interconnection units respectively": 0.0010265264996608815, "more important": 0.0007796551751939375, "test": 0.0, "ramanujam a fast": 0.0010265264996608815, "allocation method": 0.0008054278125478997, "synthesizer consists of": 0.0010265264996608815, "paths from": 0.00044612849181993895, "process from conceptualization": 0.0010265264996608815, "degree of": 0.00023380823082152838, "of three": 0.0005007227809942014, "space genetic": 0.0029292421398387793, "and knight": 0.002208973264513419, "by using reusable": 0.0010265264996608815, "and binding problems": 0.0010265264996608815, "of constraints": 0.0003909794537786215, "ilp model": 0.0008409275477391776, "performance and cost": 0.000786496815660843, "concurrent": 0.0005667762363662758, "an unmatchable": 0.0008909432928017379, "simultaneous placement": 0.0009764140466129265, "control constructs in": 0.0009410601106551883, "dissipation": 0.0013382205481060941, "fds algorithm is": 0.0010265264996608815, "of registers however": 0.0009410601106551883, "many other": 0.00035735622541300084, "scheduled dfg": 0.0008909432928017379, "flow graph in": 0.0007554603981339264, "this section": 5.1647862973125836e-05, "as indispensable": 0.0009764140466129265, "evaluated quickly finally": 0.0010265264996608815, "modules": 0.0010673692646424057, "finding the": 0.0005969555124034664, "together": -4.94567333240052e-05, "of this approach": 0.0004096186170581097, "emphasis is": 0.0005559353594425499, "advantage of": 0.00037002750966669864, "independent tasks": 0.0006804408695300561, "most hardware": 0.0009764140466129265, "assignment decision": 0.0009764140466129265, "enhanced by minimizing": 0.0010265264996608815, "currently most": 0.0006922320800673615, "been targeted toward": 0.002053052999321763, "concept": 0.0001772888608635784, "access variable mav": 0.0010265264996608815, "behavioral tem plates": 0.0010265264996608815, "can possibly be": 0.0007306662459124517, "global": 8.882127294227534e-05, "1998 le palais": 0.0007424439286282551, "problem more capability": 0.0010265264996608815, "other hand allocating": 0.0010265264996608815, "better quality": 0.0006597627962328983, "switches": 0.0012838630219242288, "instead time to": 0.0010265264996608815, "edge algorithm 45": 0.0010265264996608815, "power vlsi": 0.0033637101909567103, "kountouris": 0.0016106571216299836, "the integration": 0.00040824471374298116, "matches the": 0.00037672372812636934, "and a": 4.506648420348908e-05, "hardware on": 0.0007553672923416989, "time maximum": 0.0008409275477391776, "graph": 0.0004291022966830093, "89 has been": 0.0010265264996608815, "circuit testability": 0.0008909432928017379, "simultaneous placement and": 0.0010265264996608815, "reduced test time": 0.0010265264996608815, "scheduling for the": 0.0007100156134957532, "the olympus": 0.0017818865856034758, "a method of": 0.0010163258609048012, "problem the matching": 0.0010265264996608815, "apostolos": 0.0014394680609669495, "at different": 0.00036101641288462387, "consists of three": 0.000479398305856015, "and late decisions": 0.0010265264996608815, "representation to capture": 0.0010265264996608815, "vegas": 0.00044607351603536473, "tools are": 0.00096481211786208, "in the future": 0.0004105084097684477, "is still": 0.0001923426947095727, "high throughput": 0.0006063570280783984, "in the behavioral": 0.0040276354437406995, "cfg portion": 0.0009764140466129265, "they defined": 0.0007778820321854713, "dominated circuit designs": 0.0010265264996608815, "scheduling problems chaudhuri": 0.0010265264996608815, "to market": 0.0013195255924657967, "is proposed": 0.0007751062105694861, "distinct resource": 0.0009764140466129265, "p": -0.0056253962667656525, "the constraints": 0.0006297382946697148, "arbitrary combination": 0.0008909432928017379, "graph transformations are": 0.0010265264996608815, "application specific heuristics": 0.0010265264996608815, "subset e": 0.000736324421504473, "the computation can": 0.0006843325678413742, "genetic algorithm psga": 0.002053052999321763, "section 7 describes": 0.0007424439286282551, "possibly be": 0.0005837069815620527, "synthesis behavioral": 0.0008909432928017379, "nets to": 0.0008054278125478997, "this algorithm": 0.0002306879685607088, "units required": 0.0007553672923416989, "method targeted": 0.0009764140466129265, "cost": -0.0001931536893413149, "models for various": 0.0008910531095517444, "implementation alternatives quickly": 0.0010265264996608815, "can help": 0.0004192225589570891, "behavioral templates": 0.001952828093225853, "computes a": 0.00038868552914897225, "synthesis acm": 0.000736324421504473, "and tradeoff is": 0.0010265264996608815, "the memory": 0.001201111297215703, "appear": 2.3286025817944937e-05, "cdfg decomposition approach": 0.0010265264996608815, "which results in": 0.0004888292215128859, "sequential": 0.00012741232104555722, "partial schedule where": 0.0009410601106551883, "hls a behavioral": 0.0010265264996608815, "synthesis of self": 0.0008555639165621071, "satisfy": 2.5811225906217548e-05, "performing all tasks": 0.0010265264996608815, "1 lp formulation": 0.0010265264996608815, "placement se based": 0.0010265264996608815, "ning": 0.00046495768967623035, "hashem hashemi najaf": 0.0010265264996608815, "to that": 0.00016264380771031152, "v": -0.0013613607640171445, "in its": 0.00018531360919618904, "kastner design space": 0.0010265264996608815, "n 1 p": 0.00020965111137398384, "datapath for": 0.0007778820321854713, "a group": 0.0003333698037574871, "hand resource": 0.0009764140466129265, "performed without": 0.0006063570280783984, "possibly using different": 0.0010265264996608815, "to capture": 0.000647638578861935, "change": -4.773646736597277e-05, "92 divided the": 0.0010265264996608815, "domain knowledge": 0.0005737520925884166, "requires less": 0.0005440534657849529, "there are many": 0.0003492189503335654, "decreases the overhead": 0.0009410601106551883, "great deal": 0.00044612849181993895, "knight 72": 0.0009764140466129265, "advantages to": 0.0006340378686968196, "possible asap scheduling": 0.0010265264996608815, "is minimized": 0.0003968922998250044, "constituent parts": 0.0008054278125478997, "easier to": 0.0005945796481440158, "systems mds the": 0.0010265264996608815, "defined as the": 0.0007007169733021735, "used macro models": 0.0010265264996608815, "domains": 0.00019138743437541924, "13th international": 0.0005052852776186487, "kumar et": 0.0007778820321854713, "of testable functional": 0.0010265264996608815, "used to choose": 0.0007199114578298285, "path synthesis power": 0.0010265264996608815, "design course lower": 0.0010265264996608815, "operations given a": 0.0010265264996608815, "742": 0.0006193556503051256, "extended the": 0.00046914745991746604, "according to": 0.0004426171458861581, "during register allocation": 0.0010265264996608815, "a hierarchical approach": 0.0007306662459124517, "or pascal": 0.0016818550954783552, "must satisfy": 0.0004149982536340244, "equalizes the mavs": 0.0010265264996608815, "market": 0.0007451556447382848, "japan gang": 0.0008909432928017379, "to step assignments": 0.0010265264996608815, "or": -0.022270837577921445, "synthesis and code": 0.0008555639165621071, "second it allows": 0.0008555639165621071, "high level design": 0.0007306662459124517, "that recent hls": 0.0010265264996608815, "applied to the": 0.0006374824366575397, "every step": 0.000540329071683549, "corresponding to the": 0.0002701674322859231, "important in every": 0.0010265264996608815, "n l seed": 0.0010265264996608815, "early and": 0.0006127235786463329, "pre chaining of": 0.0010265264996608815, "of independent tasks": 0.0008910531095517444, "output from": 0.0005297721937428561, "approach a new": 0.0009410601106551883, "it although": 0.0008054278125478997, "regularity and": 0.0012680757373936392, "test in europe": 0.0010443879924812243, "a timing constraint": 0.0008555639165621071, "interconnections are": 0.0008409275477391776, "bottom up": 0.0013228794281759874, "loop breaking method": 0.0010265264996608815, "al 25": 0.0006265213392754975, "level control": 0.0013608817390601121, "switching activity and": 0.002566691749686321, "minimizing syntactic": 0.001952828093225853, "a minimum number": 0.0006768301477444453, "to wires or": 0.0010265264996608815, "architectures incremental": 0.0009764140466129265, "one primary application": 0.0010265264996608815, "scheduling 5 which": 0.0010265264996608815, "resolving conflicts among": 0.0009410601106551883, "area is": 0.00045151117157131454, "ibm": 0.00024773800273330437, "a stack": 0.0004946083992344144, "a module set": 0.0010265264996608815, "munch et al": 0.0010265264996608815, "siewiorek 92": 0.0009764140466129265, "analyzing and exploiting": 0.0017821062191034887, "capture and": 0.000578630871332004, "at logic synthesis": 0.002053052999321763, "level they": 0.0007553672923416989, "resource and": 0.000540329071683549, "can": -0.040087507640258604, "optimizations for": 0.0004998351874474825, "and allocation is": 0.0010265264996608815, "constrained scheduling problems": 0.0008910531095517444, "cad": 0.00042958795797743245, "microcode compiler for": 0.0010265264996608815, "in which": 0.0001374122049314247, "attribute": 0.00025564504178466143, "chip": 0.0011156447959781955, "and shifters": 0.0009764140466129265, "are sufficient but": 0.0008910531095517444, "system level partitioner": 0.0009410601106551883, "topic": 0.0002639670371708568, "a list": 0.0005415885080937194, "58 applied": 0.0009764140466129265, "designed ilp formulation": 0.0010265264996608815, "process from": 0.0016555471960401254, "allocating supplementary resources": 0.0010265264996608815, "is used section": 0.0010265264996608815, "occur": -8.218283980119813e-06, "moving into deep": 0.0010265264996608815, "also take": 0.0006127235786463329, "of dynamically re": 0.0010265264996608815, "from a": 0.0002939097207249511, "relies on": 0.000328147378238286, "efficient heuristic": 0.0007553672923416989, "divided the": 0.0006063570280783984, "write": 6.9755723824936e-05, "computing lower bounds": 0.00241658126624442, "it eases the": 0.0009410601106551883, "criterion": 0.0003306479783517126, "one subset can": 0.0008910531095517444, "perform scheduling": 0.0008054278125478997, "p 1155": 0.0008409275477391776, "capacitance and simplified": 0.0010265264996608815, "a simple": 0.00018301016690225455, "product": 0.00012019795596922648, "other cad": 0.0009764140466129265, "constrained low": 0.0016818550954783552, "constrained scheduling time": 0.0010265264996608815, "the activity": 0.0005367113193995478, "supply voltage disabling": 0.0010265264996608815, "market is usually": 0.0010265264996608815, "domain knowledge into": 0.0008910531095517444, "produce": 4.183048012163424e-05, "the constraint": 0.0006448107277612918, "different control steps": 0.0010265264996608815, "that the amount": 0.0006023601336618099, "as well": 0.0002119164033308372, "be bounded": 0.00037882120884200185, "paper is organized": 0.0002678787120979877, "level power estimation": 0.0008555639165621071, "associativity and commutativity": 0.0008280296678200039, "scheme is used": 0.0007008512712949511, "cost if no": 0.0010265264996608815, "explicit": 6.237715603966015e-05, "incremental tree height": 0.002053052999321763, "it work": 0.0007553672923416989, "progressively": 0.0004017691221181663, "more operations": 0.0006922320800673615, "description with": 0.0006696724184809267, "typical": 7.315503483911078e-05, "procedure for": 0.0006310762760074301, "codesign of": 0.0007778820321854713, "algorithm equalizes": 0.0009764140466129265, "design refinement": 0.0009764140466129265, "indeed": 5.10821137826146e-05, "an internal": 0.0004392815082333302, "of asics": 0.0007052619156505245, "38 measure": 0.0009764140466129265, "statistical": 0.00019263053578934874, "they also utilized": 0.0010265264996608815, "be able": 0.00020357065273116353, "still": -0.00011129258201725548, "the degree": 0.00028923100109218085, "the other hand": 0.0007453578301182381, "schedules such": 0.0008909432928017379, "vegas nevada": 0.0005945206498015871, "algorithm a": 0.00031553813800371504, "from behavioral": 0.0007052619156505245, "between two": 0.00021342890814021214, "between the asap": 0.0010265264996608815, "for graph based": 0.0009410601106551883, "to setup": 0.0007553672923416989, "panagopoulos i": 0.0009764140466129265, "also find": 0.0006420367454820583, "profiler scheduling": 0.0009764140466129265, "non": -0.0003815378653184448, "elements from": 0.00044266000540781525, "delay must": 0.0008909432928017379, "achieve effective": 0.0008409275477391776, "operation assigned to": 0.0009410601106551883, "for partitioning": 0.000578630871332004, "systems are trying": 0.0010265264996608815, "new cathedral": 0.0008909432928017379, "not": 0, "files memory modules": 0.0010265264996608815, "bitstream 8": 0.0009764140466129265, "an important": 0.0001733794539909263, "however the execution": 0.0008555639165621071, "parallelism hardware specific": 0.0010265264996608815, "processing chip": 0.0008909432928017379, "more detailed design": 0.0010265264996608815, "results some researchers": 0.0010265264996608815, "development is a": 0.0008910531095517444, "rt component library": 0.0010265264996608815, "edge algorithm allocates": 0.0010265264996608815, "january": 0.0001757573740166635, "elements from the": 0.0006064317670193671, "codesign of embedded": 0.0008555639165621071, "multiport memory into": 0.0010265264996608815, "of multiple": 0.0002937823088270266, "synthesis compilers": 0.0009764140466129265, "80 propose an": 0.0010265264996608815, "wong": 0.0003875053476624036, "transfer level": 0.006027051766328341, "and replace them": 0.0008910531095517444, "tradition ally variables": 0.0010265264996608815, "theoretical methods": 0.0007778820321854713, "deals with partitioning": 0.0009410601106551883, "traditional capture": 0.0009764140466129265, "principles techniques": 0.0005737520925884166, "domain": 7.998976450902378e-05, "et al 12": 0.0005908842688232119, "among which": 0.0006127235786463329, "significantly": 4.959293820102976e-05, "functional units storage": 0.0018821202213103766, "datapath structure": 0.0009764140466129265, "ed": 0.0002520824530751169, "system profile": 0.0009764140466129265, "mabal chop a": 0.0010265264996608815, "an additional level": 0.0008055270887481399, "the hls": 0.0008909432928017379, "can be improved": 0.0004650723100853703, "october 2001": 0.000578630871332004, "et": 0.00034690215290288356, "mechantronic systems mds": 0.0010265264996608815, "6 2 hls": 0.0010265264996608815, "es": 0.0002268393782249732, "in automatic data": 0.0018821202213103766, "is more efficient": 0.0005560038834607235, "at different design": 0.0010265264996608815, "scheduling in": 0.0008592818040391581, "design since a": 0.0009410601106551883, "space": -0.0015917539959317468, "furthermore": -1.4287382644541239e-06, "various hls tasks": 0.0010265264996608815, "genetic algorithms a": 0.0016110541774962798, "hls is essential": 0.0010265264996608815, "increase": -2.500375993805776e-06, "valid inequalities": 0.0008909432928017379, "datapath design": 0.0008909432928017379, "for easy testability": 0.002053052999321763, "hardware components corresponding": 0.0010265264996608815, "may contain multiple": 0.000786496815660843, "network generation": 0.0008909432928017379, "to remove the": 0.0005355940552215155, "memory allocation": 0.0010881069315699058, "created to": 0.0005889972261660747, "the real": 0.0002635254155994191, "area overhead since": 0.0010265264996608815, "matches the design": 0.0010265264996608815, "scheduling is": 0.0004629973621824251, "graph integrating": 0.0009764140466129265, "codesign problems": 0.0009764140466129265, "perform scheduling allocation": 0.0010265264996608815, "typical embedded system": 0.0010265264996608815, "to execute the": 0.0005221939962406121, "synthesis it performs": 0.0010265264996608815, "switching activity": 0.002568146981928233, "selecting the": 0.00039933271030995215, "hls and": 0.001952828093225853, "design method": 0.0007553672923416989, "is composed": 0.00036864388181145305, "however it cannot": 0.0008280296678200039, "and knight 58": 0.0010265264996608815, "design the synthesis": 0.0010265264996608815, "fixed": -7.048464694365334e-05, "processors memory and": 0.0008910531095517444, "a relative": 0.0004533561727370608, "economakos g": 0.0009764140466129265, "transfers are made": 0.0010265264996608815, "level synthesis hls": 0.0010265264996608815, "in practice the": 0.00041597663418765544, "glitching activity": 0.0008909432928017379, "slow components": 0.0009764140466129265, "3 proposed": 0.0006804408695300561, "ctr davide": 0.0008909432928017379, "necessary for": 0.00029669942744757526, "that structure": 0.000736324421504473, "or all of": 0.0005265051181418742, "exposes the": 0.0007052619156505245, "rephasing partial": 0.0009764140466129265, "and control constructs": 0.0010265264996608815, "variables": -4.322296416941876e-05, "and simplified": 0.0007198227332232435, "automation and test": 0.0010443879924812243, "interacting parts software": 0.0010265264996608815, "directly": -6.504831665075075e-05, "impossible": 0.0003306479783517126, "dissipation of vlsi": 0.0009410601106551883, "7 describes": 0.0006597627962328983, "architectural trade": 0.0009764140466129265, "size": -0.00016262376534337253, "datapath design techniques": 0.0010265264996608815, "stage approach": 0.0008054278125478997, "intervals and": 0.0005231936273913729, "behavioral level using": 0.0010265264996608815, "activity and power": 0.0026731593286552333, "binding algorithm for": 0.0010265264996608815, "otherwise idle": 0.0008409275477391776, "rt level": 0.0021157857469515733, "submicron era": 0.001952828093225853, "synthesis results based": 0.0010265264996608815, "path and": 0.0003933133256174368, "are simple": 0.0004311991268020914, "palais des congrs": 0.0007424439286282551, "modules later": 0.0009764140466129265, "mahmut kandemir a": 0.0010265264996608815, "their scheduling assignment": 0.0010265264996608815, "equally if not": 0.0010265264996608815, "units and intercon": 0.0010265264996608815, "that": 0, "and parker": 0.0008409275477391776, "par titioner": 0.0008909432928017379, "algorithms also find": 0.0010265264996608815, "buses to reduce": 0.0010265264996608815, "if not": 0.0006297382946697148, "time and resource": 0.0009410601106551883, "step and let": 0.0008280296678200039, "optimizations can be": 0.0007554603981339264, "than": -0.0014760373044161185, "semantics": 0.00014859615761204033, "showed that the": 0.0004349623993426516, "the objective": 0.000623139960969487, "bounding method": 0.0008909432928017379, "transformations in": 0.001021957972327529, "testability how": 0.0009764140466129265, "researchers call": 0.0009764140466129265, "accesses": 0.0004613190824156725, "some researchers call": 0.0010265264996608815, "decompose": 0.00031153158615566343, "functional unit for": 0.0008055270887481399, "of slow": 0.0007198227332232435, "power via": 0.0009764140466129265, "54 provide": 0.0009764140466129265, "different types": 0.0003628837785514469, "to the scheduling": 0.003253323836258263, "dynamically": 0.0001588999350463367, "predicting the interconnection": 0.0010265264996608815, "mobility 70 which": 0.0010265264996608815, "13th": 0.0003725778223691424, "its use in": 0.0005770545764705953, "l seed p": 0.0010265264996608815, "the same": 2.465103791046959e-05, "economakos p oikonomakos": 0.0010265264996608815, "simulated evolution has": 0.0010265264996608815, "several relevant": 0.0008409275477391776, "on design automation": 0.0027664055629280358, "power requirement in": 0.0010265264996608815, "operation since": 0.0006340378686968196, "architec tures applicability": 0.0010265264996608815, "specific to the": 0.0006064317670193671, "from a high": 0.0007100156134957532, "designs many": 0.0009764140466129265, "formulation can": 0.0013393448369618535, "is attainable": 0.0007052619156505245, "improve a well": 0.0010265264996608815, "objective": 0.0008976328697335879, "chip issues": 0.0009764140466129265, "begin": 6.734980978041527e-05, "it cannot take": 0.0009410601106551883, "scheduled into it": 0.0010265264996608815, "and siewiorek": 0.0009764140466129265, "simultaneous schedul": 0.0009764140466129265, "pfa technique register": 0.0010265264996608815, "the structure of": 0.0011489036715936103, "testability hardware": 0.0009764140466129265, "for the behavioral": 0.0008280296678200039, "instruction set processors": 0.0008280296678200039, "furthermore less traffic": 0.0010265264996608815, "fifteen years": 0.0008409275477391776, "solution without": 0.0007052619156505245, "since the loading": 0.0010265264996608815, "rt and logic": 0.0010265264996608815, "of inter": 0.00048475528420781106, "testability data": 0.0009764140466129265, "the designs": 0.0006420367454820583, "application in": 0.00038421197680632644, "reduced by": 0.00032888173451785295, "formulation for more": 0.0010265264996608815, "application is": 0.0004095681341129459, "reallocation an iterative": 0.0010265264996608815, "on exploiting": 0.0007778820321854713, "typically": 2.8703827194130948e-05, "must prepare": 0.0008909432928017379, "systems parallel": 0.0005737520925884166, "subject to": 0.000261643052765217, "given algorithms and": 0.0010265264996608815, "recovering microarchitectures": 0.0009764140466129265, "p 933 934": 0.0010265264996608815, "asics power consumption": 0.0010265264996608815, "variables to": 0.0011178712208006866, "operations so that": 0.0017821062191034887, "efficient than": 0.00045151117157131454, "many other hls": 0.0010265264996608815, "testing of dynamically": 0.0010265264996608815, "a structural descrip": 0.0010265264996608815, "different number of": 0.0011891878596055907, "multiplexors and buses": 0.002053052999321763, "other example is": 0.0010265264996608815, "impossible similarly": 0.0009764140466129265, "operates correctly on": 0.0010265264996608815, "ratio": 9.519210385661938e-05, "to the compilation": 0.0008910531095517444, "datapath architecture": 0.0008409275477391776, "of a look": 0.0008910531095517444, "there are three": 0.00039694122035992675, "and memory and": 0.0008910531095517444, "only": -0.0015105484189921244, "retiming hardware specific": 0.0010265264996608815, "gate arrays and": 0.0010265264996608815, "all operations": 0.0010162006050678642, "each component": 0.00040563685245786283, "signature built": 0.0009764140466129265, "of embedded": 0.0004800990887414482, "the matching algorithm": 0.000786496815660843, "priority is given": 0.0008555639165621071, "active research": 0.0006597627962328983, "a cycle": 0.0003968922998250044, "for automatic": 0.0004920730722757703, "emulators": 0.0006921467772848516, "level synthesis standard": 0.0010265264996608815, "as code": 0.000736324421504473, "with different execution": 0.0010265264996608815, "proposed moreover interaction": 0.0010265264996608815, "cannot": -0.00026696551122970617, "in 99 a": 0.0010265264996608815, "unfortunately this": 0.00042964090201957905, "1994 for": 0.0006002989563149686, "testabil": 0.0008908335031168579, "flexibility in binding": 0.0010265264996608815, "idle functional": 0.0008909432928017379, "ramanujam": 0.0011473627798551848, "call unit allocation": 0.0010265264996608815, "that considers": 0.0006002989563149686, "heijligers et al": 0.0010265264996608815, "capable of exploiting": 0.0008910531095517444, "emphasis on": 0.0004920730722757703, "datapath is composed": 0.0009410601106551883, "scheduling for synthesis": 0.0008555639165621071, "synthesis proceedings of": 0.0013261215708547708, "a notable": 0.0005837069815620527, "it alleviates bus": 0.0010265264996608815, "evaluated the": 0.0004800990887414482, "starts with an": 0.0006843325678413742, "augmenting the graph": 0.0010265264996608815, "verification": 0.0007933150523396674, "be explored": 0.0004946083992344144, "language program": 0.0008409275477391776, "for example emucs": 0.0010265264996608815, "classes of": 0.0002574884875352245, "cliques in": 0.001384464160134723, "computes a lower": 0.0009410601106551883, "performance cost": 0.0007553672923416989, "is fast scheduling": 0.0010265264996608815, "of ready": 0.000736324421504473, "the advent of": 0.0006449008300541625, "al 66": 0.0009764140466129265, "divide the synthesis": 0.0010265264996608815, "here in": 0.00043762452903277544, "each level of": 0.0005645981400857238, "to achieve better": 0.0007008512712949511, "flow 6 3": 0.0010265264996608815, "distributivity properties": 0.0009764140466129265, "significant advance": 0.0009764140466129265, "design implementation": 0.0006002989563149686, "concern": 0.000220900201508367, "probabilistic number of": 0.0010265264996608815, "arrays in": 0.0010881069315699058, "memory minimization in": 0.002053052999321763, "its constituent parts": 0.0009410601106551883, "level synthesis insyn": 0.0010265264996608815, "wilson et al": 0.0008555639165621071, "of registers it": 0.0008280296678200039, "cope with this": 0.0007554603981339264, "3": 0, "hardware at": 0.0007198227332232435, "between": -0.005667149732960741, "description so that": 0.0009410601106551883, "research effort": 0.000736324421504473, "handle multi": 0.0008409275477391776, "uses the": 0.00039542261950381124, "be the optimal": 0.0006341160195496112, "retry period self": 0.0010265264996608815, "22 2000": 0.0007553672923416989, "built in self": 0.0008555639165621071, "le palais des": 0.0007424439286282551, "since arrays in": 0.0010265264996608815, "scheduling assigns operations": 0.002053052999321763, "behavioral description into": 0.006159158997965289, "an interactive": 0.0004235868204841485, "analyzed": 0.0001491002593302116, "optimal aloqeely and": 0.0010265264996608815, "its healthy growth": 0.0010265264996608815, "is defined": 0.0002530132512944753, "considered how ever": 0.0010265264996608815, "area overhead": 0.002333646096556414, "systems high": 0.0016818550954783552, "it can trade": 0.0010265264996608815, "p 641 646": 0.0009410601106551883, "fewer functional units": 0.0009410601106551883, "function for estimating": 0.0009410601106551883, "as datapath allocation": 0.0010265264996608815, "for improved": 0.001080658143367098, "comes": 0.0001588999350463367, "of fpgas and": 0.0008910531095517444, "its customer base": 0.0010265264996608815, "consideration the impact": 0.0010265264996608815, "scheduling problem sequencer": 0.0010265264996608815, "fast turn": 0.001952828093225853, "loop unrolling": 0.0005440534657849529, "objective functions": 0.0005559353594425499, "their application": 0.000513924325416283, "type wang": 0.0009764140466129265, "exploit": 0.0002911891431851823, "propagation common subexpression": 0.0010265264996608815, "kurdahi 82": 0.0009764140466129265, "combination of operations": 0.0010265264996608815, "moreover": 5.451318338717164e-05, "results 6": 0.0006265213392754975, "node of": 0.0003356685626871237, "language program in": 0.0010265264996608815, "the variables": 0.0002875594518766489, "probabilistic number": 0.0009764140466129265, "reusable data": 0.0007778820321854713, "some basic techniques": 0.002053052999321763, "the design the": 0.0007424439286282551, "folding 23 have": 0.0010265264996608815, "on functional storage": 0.0010265264996608815, "targeted toward control": 0.0010265264996608815, "systems": -0.003013037482894067, "states yoichi yuyama": 0.0010265264996608815, "at the logic": 0.0016560593356400078, "kandemir a heuristic": 0.0010265264996608815, "up design": 0.0025227826432175325, "functional unit binding": 0.005132632498304408, "path allocation": 0.0017818865856034758, "designers in": 0.0006597627962328983, "concept called data": 0.0010265264996608815, "flow graph 31": 0.0010265264996608815, "mowchenko": 0.0008908335031168579, "soc architecture and": 0.0010265264996608815, "behavior of the": 0.00033114875753289055, "knight 58": 0.0009764140466129265, "these": -0.0033867539449282634, "and interleave the": 0.0009410601106551883, "system architect s": 0.0017821062191034887, "competitive edge": 0.0017818865856034758, "42 certain": 0.0009764140466129265, "design hsu rudnick": 0.0010265264996608815, "directly corresponds to": 0.0008910531095517444, "3 outlines the": 0.0008280296678200039, "of inter segment": 0.0010265264996608815, "set of interconnection": 0.0010265264996608815, "inter segment": 0.001952828093225853, "bipartite matching algorithm": 0.0018821202213103766, "systems system level": 0.0009410601106551883, "directions of": 0.00048240605893104, "generation for array": 0.0017821062191034887, "they proposed a": 0.0008910531095517444, "effect on datapath": 0.0010265264996608815, "timing and resource": 0.0008910531095517444, "in the scheduled": 0.0008910531095517444, "mabal 46 use": 0.0010265264996608815, "the design process": 0.00180708040098543, "long term": 0.00046706467202917097, "problem space": 0.002208973264513419, "the locations of": 0.0005616677137745974, "of clock cycles": 0.0007306662459124517, "floorplanning": 0.0020087696870810497, "connects two nodes": 0.0008055270887481399, "colony optimization proceedings": 0.0010265264996608815, "different designs can": 0.0010265264996608815, "intelligently": 0.0005644589908213773, "be performed in": 0.000430730740865478, "needed raghunathan et": 0.0010265264996608815, "can associate weights": 0.0010265264996608815, "data flottes": 0.0009764140466129265, "v 6 n": 0.0004872084204918943, "level synthesis and": 0.0008910531095517444, "fpics hardware": 0.0009764140466129265, "path based scheduling": 0.0008910531095517444, "conference on design": 0.0018712514283324598, "is work in": 0.0009410601106551883, "determination during high": 0.0010265264996608815, "same type": 0.00045522781284454433, "most area": 0.0009764140466129265, "is one": 0.00017708649961892985, "increments a": 0.0008054278125478997, "function 6": 0.0006804408695300561, "exploit the": 0.0003403821358146145, "a design while": 0.0010265264996608815, "27 proposed taking": 0.0010265264996608815, "developed for other": 0.0010265264996608815, "tradition": 0.0005263753571762201, "disjoint subsets": 0.0005440534657849529, "run concurrently": 0.000736324421504473, "possible afap scheduling": 0.0010265264996608815, "area or": 0.0006922320800673615, "silicon compilation sehwa": 0.0010265264996608815, "graphs are then": 0.0010265264996608815, "one another it": 0.0009410601106551883, "is taken although": 0.0009410601106551883, "design space can": 0.0009410601106551883, "deal with": 0.00023982131489466517, "design 5 1": 0.0010265264996608815, "proposed taking advantages": 0.0010265264996608815, "for each state": 0.0005770545764705953, "area of": 0.0003083444005640868, "a commonly used": 0.0006843325678413742, "fan ins": 0.0009764140466129265, "been used in": 0.0009274471183181775, "level we": 0.0013830323103299947, "design tools for": 0.0008555639165621071, "templates rephasing partial": 0.0010265264996608815, "using bottom up": 0.002053052999321763, "cost information": 0.0007553672923416989, "programming bitstream": 0.0009764140466129265, "set processor": 0.0016818550954783552, "segment that": 0.0007198227332232435, "speed": 0.0001612484024684505, "uniformly distributing": 0.0009764140466129265, "assignment exchange using": 0.0010265264996608815, "version of the": 0.0002578242802505222, "of functional storage": 0.0010265264996608815, "algorithms are well": 0.0008555639165621071, "of the": 0.0, "both schedules": 0.0008054278125478997, "does not take": 0.0005355940552215155, "improvement": 0.00031142558728153926, "make good use": 0.0008555639165621071, "versa": 0.00020823639406927148, "to determine the": 0.0008134763859921948, "real world": 0.00035735622541300084, "results in fewer": 0.0008280296678200039, "behavioral descriptions": 0.0015107345846833977, "real": -0.00034638249944566365, "and hwang": 0.0008909432928017379, "taking advantages of": 0.0009410601106551883, "read": 0.00012057986451188229, "scratch therefore it": 0.0010265264996608815, "design enhancing": 0.0009764140466129265, "early": 0.00036039152902965705, "43 99 have": 0.0010265264996608815, "using": -0.019401033841836106, "execution": 0.0002645855664765654, "assignment statements and": 0.0008555639165621071, "environment a": 0.0005052852776186487, "an optimal": 0.000501595259454798, "between segments": 0.0008909432928017379, "and fpics hardware": 0.0010265264996608815, "register transfer level": 0.006479203120468456, "the different paths": 0.0008555639165621071, "allows exploiting parallel": 0.0010265264996608815, "control signals rabaey": 0.0010265264996608815, "interleave": 0.0005080376900505638, "level a": 0.0010734226387990955, "t": 0, "application is partitioned": 0.0010265264996608815, "output": 4.5130914890196625e-05, "a similar": 0.00014987697835251002, "the switching": 0.0006002989563149686, "flottes et": 0.0009764140466129265, "a partially scheduled": 0.0008910531095517444, "therefore it is": 0.00045341205295063627, "portable applications": 0.0008054278125478997, "96 we": 0.0008909432928017379, "high level language": 0.0006506647672516526, "targeted towards a": 0.002053052999321763, "55 hyper": 0.0009764140466129265, "to tackle the": 0.0007100156134957532, "is in helping": 0.0009410601106551883, "exposes": 0.00048708834447945017, "clock of idle": 0.0010265264996608815, "efficient microcode compiler": 0.0010265264996608815, "random logic": 0.0008409275477391776, "minimization in": 0.0029726032490079357, "larger sized problems": 0.0010265264996608815, "other problems have": 0.0010265264996608815, "hand if": 0.0003411833880769024, "an algorithm for": 0.0006973053507386075, "to perform during": 0.0010265264996608815, "the ilp": 0.005574887838308462, "various methods have": 0.0008910531095517444, "hls the behavioral": 0.0010265264996608815, "and showed": 0.0005264402296629314, "proposed a problem": 0.002053052999321763, "been targeted": 0.0017818865856034758, "the concept of": 0.00034203141402664377, "algorithm to reduce": 0.0008055270887481399, "recently some": 0.0008054278125478997, "the solution of": 0.0003442037048656657, "18 proposed a": 0.0008055270887481399, "datapath synthesis the": 0.0010265264996608815, "discussed first we": 0.0010265264996608815, "assembly": 0.00037057358899768674, "operations that maximally": 0.0010265264996608815, "asap": 0.0034420883395655548, "equivalent": -3.4513551825823974e-05, "nevertheless the ilp": 0.0010265264996608815, "assign ment timing": 0.0010265264996608815, "by kernighan and": 0.0009410601106551883, "solution may": 0.0005601586506639426, "it performs": 0.00044969204221672736, "resulting from accessing": 0.0010265264996608815, "cost they": 0.0009764140466129265, "07 11": 0.00044612849181993895, "by simulating": 0.0005518490653467084, "processing with": 0.0006002989563149686, "into account controller": 0.0010265264996608815, "portions of": 0.00037776840411398436, "oscar power profiler": 0.0010265264996608815, "to improve a": 0.0008555639165621071, "of random logic": 0.0010265264996608815, "for multiport": 0.0016818550954783552, "scheduling problem hyper": 0.0010265264996608815, "a previous": 0.00039810692426898146, "into register": 0.000736324421504473, "constructs dhodhi": 0.0009764140466129265, "wolf": 0.00046495768967623035, "a fault it": 0.0008555639165621071, "9 proposed an": 0.0008910531095517444, "reallocating a group": 0.0010265264996608815, "ilp approach in": 0.0010265264996608815, "self loops self": 0.0010265264996608815, "architect s": 0.0016818550954783552, "they analyze the": 0.0009410601106551883, "binding maps every": 0.0010265264996608815, "steps without explicit": 0.0010265264996608815, "optimizing registers": 0.0009764140466129265, "constraints and maximizes": 0.0010265264996608815, "various neural network": 0.0010265264996608815, "the rtl": 0.0006922320800673615, "specific re": 0.0008909432928017379, "the verilog": 0.0015107345846833977, "and the lack": 0.000786496815660843, "solutions to": 0.00031091909335708605, "hls as a": 0.0010265264996608815, "hls high": 0.0009764140466129265, "by augmenting the": 0.0007424439286282551, "prepare": 0.00042958795797743245, "area": 0.0010530276986918208, "level synthesis technology": 0.0010265264996608815, "solution techniques getting": 0.0010265264996608815, "scheduling of": 0.0016123169210755534, "interdependent tasks": 0.0009764140466129265, "design refinement adds": 0.0010265264996608815, "generation": 0.0003674207109836034, "and refinement automatic": 0.0010265264996608815, "low": 6.751166454346954e-05, "getting more": 0.0008054278125478997, "functional unit allocation": 0.0008910531095517444, "dsp oriented": 0.0009764140466129265, "long term reliability": 0.0010265264996608815, "sequence of independent": 0.0007424439286282551, "synthesis algorithms": 0.000736324421504473, "and register": 0.0015995825963076014, "architecture called": 0.0008054278125478997, "for evaluating": 0.00039449570177243446, "from abstract behavioral": 0.002053052999321763, "delayed": 0.000300240821491319, "rescheduling some": 0.0008909432928017379, "of vlsi when": 0.0010265264996608815, "madrid spain": 0.0005645285568789101, "a smooth mechanism": 0.0010265264996608815, "attainable": 0.00048708834447945017, "instances of the": 0.00046106759382133933, "trying": 0.00021305346770617869, "by minimizing": 0.0009067123454741216, "phase neural": 0.0009764140466129265, "have low": 0.0005559353594425499, "list of ready": 0.0010265264996608815, "embedded": 0.0008024398703849292, "binding scheduling": 0.0009764140466129265, "quite significant": 0.0013393448369618535, "an analytical": 0.0004971950503022425, "641 646 june": 0.0010265264996608815, "alternating the register": 0.0010265264996608815, "synthesis in a": 0.0018821202213103766, "selection of partial": 0.0010265264996608815, "is needed": 0.00022276161479504054, "a pipelined": 0.0005601586506639426, "components to": 0.0009742967501727232, "be more": 0.0002310748385326353, "annealing method in": 0.0010265264996608815, "allocates a minimum": 0.0010265264996608815, "constructs for": 0.0006194319820342735, "tems ansa a": 0.0010265264996608815, "a previous synthesis": 0.0010265264996608815, "formal analysis": 0.0005737520925884166, "describe": -0.000252636014110991, "moved": 0.0002314340792010539, "switches during the": 0.0010265264996608815, "system on a": 0.0006697549616115174, "new schedules": 0.0008909432928017379, "reliability": 0.0017341660191331305, "mds the": 0.0009764140466129265, "general scheduling": 0.0008054278125478997, "reliability improvement": 0.0009764140466129265, "based method for": 0.0006393918163245107, "set processor design": 0.0010265264996608815, "structural descrip tion": 0.0010265264996608815, "field programmable": 0.0018795640178264925, "operation into": 0.0007198227332232435, "synthesis using": 0.002821047662602098, "storage": 0.003137888028490813, "activity at various": 0.0009410601106551883, "describe some": 0.0005440534657849529, "valid": 7.785639682038481e-05, "the 2002 conference": 0.0007700080474004306, "into two interacting": 0.0010265264996608815, "must select the": 0.0008555639165621071, "of language operators": 0.0010265264996608815, "terms of": 0.00019956178741836663, "the siemens high": 0.0010265264996608815, "designs a successful": 0.0010265264996608815, "the memory modules": 0.0008280296678200039, "less area overhead": 0.0010265264996608815, "interacting parts": 0.0009764140466129265, "20 63 96": 0.0010265264996608815, "allocation paulin and": 0.0010265264996608815, "for more": 0.0005223519522625955, "of design 5": 0.0010265264996608815, "coverage": 0.0003026754638275182, "benini statistical design": 0.0010265264996608815, "specific domains for": 0.0010265264996608815, "design implementation on": 0.0010265264996608815, "many estimation": 0.0009764140466129265, "operations into the": 0.0008055270887481399, "operations are to": 0.0010265264996608815, "a scheduling": 0.002021141110474595, "used transformations include": 0.0010265264996608815, "exploit that": 0.0008054278125478997, "operations values": 0.0009764140466129265, "modules and functional": 0.0010265264996608815, "then solved with": 0.0010265264996608815, "in depth formal": 0.0010265264996608815, "register transfer": 0.006194319820342735, "allocation using genetic": 0.002053052999321763, "semantic": 0.00022236580345107637, "for estimating": 0.0008785630164666603, "measure activities": 0.0009764140466129265, "and patel": 0.0008054278125478997, "user to": 0.0003520421747868478, "by reallocating a": 0.0010265264996608815, "the application programs": 0.0008555639165621071, "incorporating test": 0.0009764140466129265, "edge in": 0.0003809517443133246, "apostolos a": 0.0017818865856034758, "4th ed using": 0.0010265264996608815, "techniques such as": 0.0004809227502923095, "defined as": 0.0002992478324660285, "towards a": 0.0007597645528485538, "the algorithm grows": 0.0009410601106551883, "np complete": 0.00036864388181145305, "perform average": 0.0008909432928017379, "the datapath": 0.005778330709338525, "various subtasks of": 0.002053052999321763, "nodes": 0.00020731230548113932, "handle multi functional": 0.0010265264996608815, "common computation patterns": 0.0010265264996608815, "operations given": 0.0008909432928017379, "hill": 0.0003647320103916115, "resources are": 0.0004871483750863616, "plicate system on": 0.0010265264996608815, "a datapath is": 0.0009410601106551883, "where to assign": 0.0009410601106551883, "types of components": 0.0008910531095517444, "very": -0.001778926427608611, "n 7 8": 0.0008555639165621071, "the node": 0.0005993506995659756, "hls more": 0.0009764140466129265, "from accessing memory": 0.0010265264996608815, "in pipelined": 0.0006505845768687031, "the behavioral level": 0.0017821062191034887, "intermediate representation": 0.0017669916784982238, "and test in": 0.0010401843227353894, "the dfg": 0.0006696724184809267, "as possible asap": 0.0009410601106551883, "figures of": 0.000736324421504473, "in or": 0.000516939533883185, "verilog hardware": 0.0016108556250957994, "and loop constructs": 0.0009410601106551883, "synthesis using macro": 0.0010265264996608815, "application of": 0.0001788208220303115, "design cycle": 0.0007198227332232435, "eases the": 0.0007553672923416989, "compiler optimization techniques": 0.0008055270887481399, "of functional units": 0.003978364712564312, "for many signal": 0.0010265264996608815, "cmu 89": 0.0009764140466129265, "rt and system": 0.0010265264996608815, "each operation": 0.0004871483750863616, "another approach": 0.0004149982536340244, "logic overhead": 0.0008409275477391776, "ripping up parts": 0.0010265264996608815, "theory wilson et": 0.0010265264996608815, "additional level": 0.0007198227332232435, "functional units before": 0.0017821062191034887, "extensive verification can": 0.0010265264996608815, "folding 23": 0.001952828093225853, "collectively as datapath": 0.0010265264996608815, "fds algorithm": 0.001952828093225853, "subproblems": 0.0003875053476624036, "units an": 0.0007778820321854713, "them separately": 0.0007553672923416989, "technology is becoming": 0.0010265264996608815, "should take": 0.0005297721937428561, "of the control": 0.0005062791184836, "the fan ins": 0.0010265264996608815, "5 in": 0.00026258140344001594, "units as": 0.001238863964068547, "behavior and schedules": 0.0010265264996608815, "multi million": 0.0009764140466129265, "segment data": 0.0009764140466129265, "the ibm high": 0.0010265264996608815, "will give the": 0.0006923174038785372, "with the rapid": 0.0008280296678200039, "delay and power": 0.0008280296678200039, "and then to": 0.0005180245624484466, "within the flow": 0.0009410601106551883, "topological order then": 0.0010265264996608815, "every data transfer": 0.0010265264996608815, "all together": 0.0006063570280783984, "we then describe": 0.0006630607854273854, "components to be": 0.0007554603981339264, "units into": 0.0007553672923416989, "intelligent silicon compilation": 0.0010265264996608815, "re search approaches": 0.0010265264996608815, "can handle multi": 0.0009410601106551883, "refinement automatic": 0.0009764140466129265, "systemc proceedings": 0.0009764140466129265, "outs of": 0.0008909432928017379, "network models for": 0.0009410601106551883, "design automation vlsi": 0.000786496815660843, "2001 munich": 0.000736324421504473, "narasimhan": 0.0006921467772848516, "for medium": 0.0006597627962328983, "a procedure": 0.00035735622541300084, "circuits partitioning": 0.0009764140466129265, "72 is": 0.0009764140466129265, "e g data": 0.000786496815660843, "ahead": 0.0003141645312292756, "effort has": 0.0005945206498015871, "not provide any": 0.0006697549616115174, "23 26": 0.00042066129161675246, "reduces the": 0.00024395566570699, "in each control": 0.0008280296678200039, "amount": 4.286319830405234e-06, "behavior consisting of": 0.0010265264996608815, "today is": 0.0007553672923416989, "units respectively while": 0.0010265264996608815, "of hardware at": 0.0009410601106551883, "et al": 0.0026837411107782957, "such that data": 0.0008910531095517444, "measure for": 0.00045712689363370515, "overall interconnect": 0.0009764140466129265, "allocation and floorplanning": 0.0009410601106551883, "possible there": 0.0007198227332232435, "costs gupta": 0.0009764140466129265, "for design verification": 0.0008280296678200039, "tures applicability of": 0.0010265264996608815, "analyzing": 0.0005175368345743723, "intermediate representation in": 0.0009410601106551883, "fpgas fast": 0.0009764140466129265, "information needed": 0.0004895870359084015, "of operation": 0.00047341687305567224, "behavioral specification": 0.0007052619156505245, "levels first automation": 0.0010265264996608815, "takes": -3.597170777095527e-05, "phone as well": 0.0010265264996608815, "crude estimation": 0.0009764140466129265, "contains": -0.0002322380704905461, "interconnect units into": 0.0010265264996608815, "opera tions": 0.0005737520925884166, "30 a": 0.0006340378686968196, "taken": -0.00011916217253378862, "algorithm to": 0.00039542261950381124, "various levels of": 0.0007008512712949511, "lowering": 0.0005024691859403228, "rapid prototype": 0.0017818865856034758, "proposed taking": 0.001952828093225853, "incentive": 0.0005331284940004058, "interactive synthesis": 0.0008909432928017379, "array accesses": 0.0006505845768687031, "files memory": 0.0009764140466129265, "more efficient than": 0.0005221939962406121, "constraints estimating": 0.0009764140466129265, "overhead can be": 0.0006630607854273854, "grainger 97": 0.0009764140466129265, "technology has also": 0.0010265264996608815, "use hls": 0.0009764140466129265, "into account future": 0.0010265264996608815, "intensive dsp designs": 0.0010265264996608815, "based synthesis explores": 0.0010265264996608815, "the first": 3.1789802299645e-05, "efficiently at": 0.0008054278125478997, "they can": 0.0002045657458477552, "seen its many": 0.0010265264996608815, "hot carrier": 0.001952828093225853, "in the algorithm": 0.0004276443842078838, "4 p 490": 0.0010265264996608815, "reallocation": 0.0006505044062492492, "one another": 0.0007913772540487635, "subexpression elimination and": 0.0009410601106551883, "loops": 0.0007805665566699598, "number of registers": 0.001174562544162977, "the testability of": 0.0010265264996608815, "level synthesis an": 0.0008910531095517444, "71 and": 0.0007198227332232435, "par titioner data": 0.0010265264996608815, "cycle comprehensively": 0.0009764140466129265, "compared at": 0.0007778820321854713, "segment into": 0.0008909432928017379, "description usually contains": 0.0010265264996608815, "units each": 0.0006696724184809267, "after scheduling": 0.0007553672923416989, "p 380": 0.000736324421504473, "151 february": 0.0008054278125478997, "and write its": 0.0010265264996608815, "simulate design methodology": 0.0010265264996608815, "for mechantronic systems": 0.0010265264996608815, "module binding et": 0.0010265264996608815, "then to group": 0.0010265264996608815, "high throughput signal": 0.0010265264996608815, "certain operations": 0.0016108556250957994, "p 21": 0.0005478910668182925, "storage requirements it": 0.0010265264996608815, "propose some": 0.0006804408695300561, "clock of": 0.0006340378686968196, "graph cdfg": 0.0007553672923416989, "healthy growth in": 0.0010265264996608815, "expression chain": 0.0009764140466129265, "gate delay": 0.0006922320800673615, "the behavior": 0.0009527852876404948, "in the given": 0.0005588039606558711, "may be bounded": 0.0007554603981339264, "sharing a": 0.0005231936273913729, "segments the pattern": 0.0010265264996608815, "node in": 0.000291489254067775, "transformations optimizing resource": 0.0010265264996608815, "arrays in the": 0.001439822915659657, "the industry": 0.0007553672923416989, "minimizing syntactic variances": 0.002053052999321763, "methodology furthermore": 0.0008909432928017379, "step more functional": 0.0010265264996608815, "paris france a": 0.0010265264996608815, "fu": 0.000299038479815413, "hls is indeed": 0.0010265264996608815, "objective of minimizing": 0.0008910531095517444, "and hence": 0.00018531360919618904, "on the representation": 0.0007424439286282551, "transformation then": 0.0008409275477391776, "as follows": 4.8298789610807915e-05, "typical embedded": 0.0009764140466129265, "understood and no": 0.0010265264996608815, "portion of": 0.0005195660529949148, "functional units": 0.008994920588057774, "a": 0, "steps from": 0.0006194319820342735, "40 combined simulated": 0.0010265264996608815, "asic based": 0.0009764140466129265, "decisions and": 0.0005690557456154473, "for binding for": 0.0010265264996608815, "an asic design": 0.0010265264996608815, "paradigm originally proposed": 0.0010265264996608815, "lower level": 0.0009220215402199964, "between memory": 0.0006804408695300561, "a quite significant": 0.0010265264996608815, "assign it although": 0.0010265264996608815, "designers with exploring": 0.0010265264996608815, "help": 0.00015887126054597286, "registers it also": 0.0009410601106551883, "hierarchy": 0.00019015243997658502, "other commonly used": 0.0008910531095517444, "verification can": 0.0007778820321854713, "soon": 0.0001976869460661691, "scheduling using behavioral": 0.002053052999321763, "attribute grammar": 0.0008054278125478997, "the objective by": 0.0010265264996608815, "2000 madrid": 0.0007778820321854713, "simulation and validation": 0.0010265264996608815, "microarchitectures design tools": 0.0010265264996608815, "interconnection binding maps": 0.0010265264996608815, "as inputs a": 0.0008910531095517444, "where functionality is": 0.0010265264996608815, "systemc": 0.0007552742094960622, "using application": 0.0007778820321854713, "the syntactic": 0.0005081003025339321, "solving": 4.662516060756292e-05, "between design": 0.0008054278125478997, "97 showed": 0.0009764140466129265, "closely interdependent": 0.0009764140466129265, "high level circuit": 0.0018821202213103766, "the number of": 0.0012517648025941297, "a behavioral description": 0.003850040237002153, "recovering microarchitecture synthesis": 0.0010265264996608815, "implementation alternatives": 0.0008909432928017379, "multiport access variable": 0.0010265264996608815, "its area efficiency": 0.0010265264996608815, "expense of the": 0.0007100156134957532, "and high coverage": 0.0010265264996608815, "the impact": 0.0009008334729117772, "into account at": 0.0008910531095517444, "datapath gradually by": 0.0010265264996608815, "units resulting in": 0.0010265264996608815, "clique partitioning method": 0.0010265264996608815, "to search for": 0.0005265051181418742, "tradeoffs using": 0.0007778820321854713, "zawada": 0.0008908335031168579, "results in": 0.00011108879904932782, "timing constraints sequential": 0.0010265264996608815, "be optimal": 0.0004871483750863616, "language de": 0.0008409275477391776, "solution to the": 0.00036230314329665223, "adapting simulated": 0.0009764140466129265, "scheduling problem more": 0.0010265264996608815, "fully": 7.589100508420194e-05, "capability": 0.00046755883792628004, "level that": 0.000578630871332004, "control synthesis": 0.0008054278125478997, "and time constrained": 0.0008280296678200039, "weighted version of": 0.0007424439286282551, "transforming a behavioral": 0.0010265264996608815, "exploiting the": 0.0016490213056291102, "logic overhead can": 0.0010265264996608815, "151 february 2006": 0.0008910531095517444, "matching each": 0.0009764140466129265, "bit slice": 0.0015107345846833977, "hls it": 0.0009764140466129265, "100 an hls": 0.0010265264996608815, "transfer rt and": 0.0010265264996608815, "adds an additional": 0.0010265264996608815, "two stage objective": 0.0010265264996608815, "a further": 0.00036669672848309466, "hyper an interactive": 0.0010265264996608815, "for both hls": 0.0010265264996608815, "yet available it": 0.0010265264996608815, "hence evaluating multiple": 0.0010265264996608815, "correctness preserving hls": 0.0010265264996608815, "overhead while meeting": 0.0010265264996608815, "since": -0.004120732807007916, "formulation can be": 0.0014613324918249034, "dominated": 0.0002717562742677247, "7": -0.00238886983760179, "when hls": 0.0009764140466129265, "issue": 6.237715603966015e-05, "414 january 07": 0.0010265264996608815, "dealt with": 0.00043437235466711093, "selection musoll and": 0.0010265264996608815, "101 has": 0.0009764140466129265, "schedul ing": 0.0006505845768687031, "constraints mujumdar et": 0.0010265264996608815, "to minimize syntactic": 0.0009410601106551883, "base": 0.0001879097292693058, "area and timing": 0.0009410601106551883, "pacific design": 0.001620987215050647, "branch and": 0.0009300299856353486, "graph operators 85": 0.0010265264996608815, "earliest": 0.0003051512956371534, "by constructive": 0.0008909432928017379, "voltage disabling": 0.0009764140466129265, "while meeting": 0.0008054278125478997, "concentrate on": 0.0003452601215239689, "supplied profiling": 0.0009764140466129265, "to decrease the": 0.0005738228126787148, "the difference between": 0.0003377855780875094, "g dean": 0.0008409275477391776, "design guidance": 0.0017818865856034758, "memory units": 0.0007778820321854713, "of hardware the": 0.0010265264996608815, "subset of registers": 0.0010265264996608815, "retries orailoglu": 0.0009764140466129265, "exponentially": 0.00023615822346282803, "templates rephasing": 0.0009764140466129265, "by resolving conflicts": 0.0010265264996608815, "assign": 0.0004846596222196459, "used in designs": 0.0010265264996608815, "algorithms and": 0.0005386258816540388, "level transformation for": 0.0010265264996608815, "example an": 0.0004533561727370608, "encoding": 0.0002187248738030405, "distribution graphs are": 0.0010265264996608815, "shelf instruction set": 0.0010265264996608815, "into account as": 0.0016110541774962798, "another it eases": 0.0010265264996608815, "simultaneously using": 0.0007778820321854713, "we call": 0.00017911135043445977, "testable functional": 0.0008909432928017379, "hls is": 0.003905656186451706, "some regular": 0.0008054278125478997, "competitive edge by": 0.0010265264996608815, "98 5 2": 0.0010265264996608815, "where lifetimes of": 0.0010265264996608815, "counters phideo": 0.0009764140466129265, "the segment most": 0.0010265264996608815, "slice architecture the": 0.0010265264996608815, "tasks of storage": 0.0010265264996608815, "unifunctional heterogeneous processor": 0.0010265264996608815, "their functions": 0.0008909432928017379, "with the same": 0.0002786314380316216, "martin and knight": 0.0010265264996608815, "exists a": 0.00019548199581060095, "algorithm and the": 0.0004461834811570301, "as field programmable": 0.0010265264996608815, "heuristics it combines": 0.0010265264996608815, "scheme": 1.9297806633088793e-05, "ment timing and": 0.0010265264996608815, "unit binding collectively": 0.0010265264996608815, "optimizations e g": 0.0008910531095517444, "single task in": 0.0009410601106551883, "the 2004 conference": 0.001439822915659657, "on datapath": 0.0008909432928017379, "write its": 0.0007778820321854713, "automotive applications 19": 0.0010265264996608815, "that wiring": 0.0009764140466129265, "authors": 6.275785932276156e-05, "translation": 0.0004018372021677779, "two stage approach": 0.0008555639165621071, "for register allocation": 0.0014848878572565102, "description synthesis": 0.0009764140466129265, "chaudhuri and": 0.0008409275477391776, "breuer": 0.0007552742094960622, "regular iterative algorithms": 0.0030795794989826445, "neural": 0.0018087185313569098, "the traditional": 0.00033800554265737113, "still not": 0.0005081003025339321, "with simpler flow": 0.0010265264996608815, "it although constructive": 0.0010265264996608815, "toward": 0.00042194598348638365, "in this section": 0.00014964235872238108, "storage units resulting": 0.0010265264996608815, "interdependent with": 0.0009764140466129265, "on operation": 0.0007778820321854713, "be solved as": 0.0007008512712949511, "the critical path": 0.0010486624757360709, "path allocation based": 0.002053052999321763, "interconnection costs": 0.0009764140466129265, "configurable systems parallel": 0.0010265264996608815, "high coverage": 0.0006696724184809267, "and fan outs": 0.0010265264996608815, "as storage allocation": 0.0010265264996608815, "we define high": 0.0010265264996608815, "optimization proceedings of": 0.0006506647672516526, "design process": 0.0020324012101357283, "partitioner a": 0.0009764140466129265, "per chip chips": 0.0010265264996608815, "masao aramoto": 0.0009764140466129265, "the impact on": 0.0006064317670193671, "software package": 0.0005645285568789101, "that data": 0.00044438269256434556, "lin": 0.0002538537838352106, "design optimality have": 0.0010265264996608815, "constructive approach": 0.002041322608590168, "determines the": 0.0008290538016512435, "91 4": 0.0007198227332232435, "scheduling for dsp": 0.0009410601106551883, "towards": 0.0003513380340627635, "concurrent scheduling and": 0.0010265264996608815, "structured formulation by": 0.0010265264996608815, "sets": -7.943563027298644e-05, "power dissipation unit": 0.0010265264996608815, "problem space genetic": 0.0030795794989826445, "variables and data": 0.0017821062191034887, "the overall": 0.00020523219043619244, "objective by uniformly": 0.0010265264996608815, "testability at the": 0.0010265264996608815, "processing with the": 0.0008280296678200039, "tradeoff is": 0.0007052619156505245, "constructs and replace": 0.0010265264996608815, "finds its use": 0.0010265264996608815, "by means of": 0.0003654589315791878, "mobile": 0.0002574567575922134, "ansa a new": 0.0010265264996608815, "hand on": 0.0007778820321854713, "and requirements synthesis": 0.0010265264996608815, "first step": 0.0002870063928998167, "hardware resource": 0.0008054278125478997, "ryan kastner": 0.0008909432928017379, "in conjunction with": 0.0004087347609737213, "minimize the storage": 0.0009410601106551883, "mainstream design practice": 0.0010265264996608815, "490 500": 0.0009764140466129265, "simple approach is": 0.0008280296678200039, "by annealed neural": 0.0010265264996608815, "hyper": 0.001136323581716822, "the finite": 0.0006577634690357059, "systems system": 0.000736324421504473, "kawaguchi and tokada": 0.0010265264996608815, "paradigm originally": 0.0009764140466129265, "making it work": 0.0010265264996608815, "account the impact": 0.0008910531095517444, "registers": 0.003382780734825253, "or write": 0.000516939533883185, "january 27": 0.0015107345846833977, "save validation time": 0.0010265264996608815, "also paid": 0.0009764140466129265, "power hls high": 0.0010265264996608815, "analyzed the locations": 0.0010265264996608815, "completion": 0.0002201720477229215, "logic design for": 0.0009410601106551883, "combines rapid": 0.0009764140466129265, "parameters": -7.503187883550508e-06, "register and module": 0.0010265264996608815, "allocation approach": 0.0008054278125478997, "distinct resource sets": 0.0010265264996608815, "surveyed": 0.0015598919427638103, "of conditional behaviors": 0.0009410601106551883, "structure scheduling": 0.0009764140466129265, "order to achieve": 0.0009776584430257718, "and functional": 0.001066388397538401, "ilp formulation such": 0.0010265264996608815, "a correctness": 0.0006002989563149686, "folding algorithmic and": 0.0010265264996608815, "mainstream design": 0.0009764140466129265, "of synchronous digital": 0.0009410601106551883, "al 79": 0.0009764140466129265, "correctly on": 0.0006265213392754975, "primary application": 0.0008054278125478997, "and power dissipation": 0.0008280296678200039, "such as field": 0.0010265264996608815, "will be performed": 0.0006843325678413742, "construct a solution": 0.0008555639165621071, "without explicit performance": 0.0010265264996608815, "portions of the": 0.00047061292659565527, "relies on the": 0.0004872084204918943, "during": -0.0005542119991130618, "multiport memory minimization": 0.002053052999321763, "introduction to chip": 0.0009410601106551883, "the next": 0.0003416027805044812, "optimizer for": 0.001384464160134723, "the instruction": 0.0004149982536340244, "alexander": 0.0003195794569047529, "specific to": 0.0004533561727370608, "or interconnections are": 0.0010265264996608815, "optimizations such": 0.0005837069815620527, "performed without exact": 0.0010265264996608815, "with one": 0.00025255456779434794, "discussions of specific": 0.0010265264996608815, "list of": 0.00022800448328223202, "cdfg such that": 0.0010265264996608815, "maps data": 0.0008409275477391776, "several new target": 0.0010265264996608815, "fan outs": 0.0008409275477391776, "and tools": 0.0004327761201418561, "resource constraints evaluated": 0.0010265264996608815, "4 can": 0.00042964090201957905, "a typical embedded": 0.0010265264996608815, "lifetimes": 0.0004920124348053728, "by using": 0.00039063633525292924, "divided into": 0.0002815849726843159, "behavioral description onto": 0.002053052999321763, "descriptions": 0.0006454763206801667, "on simulation and": 0.0009410601106551883, "the quality": 0.0002984777562017332, "into an internal": 0.0008055270887481399, "pipelining is another": 0.0010265264996608815, "67 pipelining is": 0.0010265264996608815, "and mabal": 0.0009764140466129265, "functional units e": 0.0008910531095517444, "of specific re": 0.0010265264996608815, "decrease the height": 0.0010265264996608815, "81 proposed a": 0.0010265264996608815, "designs for": 0.0005601586506639426, "that reflect": 0.0006420367454820583, "operator elimination": 0.0009764140466129265, "architect": 0.0012679194742097337, "list one": 0.0008409275477391776, "90 an": 0.0008909432928017379, "for the different": 0.0005287169343706899, "to generate a": 0.0004276443842078838, "since the ilp": 0.0010265264996608815, "pipelined from": 0.0009764140466129265, "mapped to": 0.00035917412975950016, "and moving automation": 0.0010265264996608815, "influ ential there": 0.0010265264996608815, "combines rapid design": 0.0010265264996608815, "to the flow": 0.0006697549616115174, "on rt semantics": 0.0010265264996608815, "in high": 0.006104015627836736, "both": -0.0034874767587450713, "in general": 0.00010892263527319818, "of a global": 0.0006106404236301497, "all of the": 0.00026852918282296173, "circuit is": 0.00103387906776637, "p 116 151": 0.0010265264996608815, "graph bisection problem": 0.0010265264996608815, "module and": 0.0005889972261660747, "time is": 0.00021695944532215664, "array access based": 0.002053052999321763, "using mabal chop": 0.0010265264996608815, "hierarchical scheduling many": 0.0010265264996608815, "scheduling they also": 0.0010265264996608815, "in ic": 0.001472648843008946, "to be": 1.000273659834053e-05, "introduction very large": 0.0010265264996608815, "binding for testability": 0.0010265264996608815, "a binder with": 0.0010265264996608815, "insyn can trade": 0.0010265264996608815, "example an optimal": 0.0010265264996608815, "objective function 6": 0.0010265264996608815, "tasks and basic": 0.0010265264996608815, "variables or one": 0.0009410601106551883, "behavior of": 0.0001980319795127598, "evaluating multiple implementation": 0.0010265264996608815, "these tasks is": 0.0010265264996608815, "4 hls": 0.0009764140466129265, "checkpoints on the": 0.0010265264996608815, "in the structural": 0.0008555639165621071, "design iterations": 0.0008909432928017379, "described": -0.0005612985259142868, "transformations can be": 0.0013536602954888905, "an edge": 0.0005852627132278287, "vlsi design p": 0.000786496815660843, "may be achieved": 0.0006923174038785372, "design for": 0.0007937845996500088, "exponentially with": 0.000540329071683549, "describes": 0.00011792735505189259, "while ensuring": 0.0006265213392754975, "found by relaxing": 0.0010265264996608815, "reference manual profile": 0.0010265264996608815, "we must": 0.00021377878424797957, "empty": 6.69654408192753e-05, "compilation sehwa a": 0.0010265264996608815, "parts software on": 0.0010265264996608815, "compromises": 0.0005558668523126124, "one of variables": 0.0010265264996608815, "algorithm allocates the": 0.0010265264996608815, "scheduling register transfer": 0.0010265264996608815, "encoding technique": 0.0007198227332232435, "ing allocation": 0.0009764140466129265, "parallel computing v": 0.0005532646825751436, "relevant properties": 0.000736324421504473, "and knight 86": 0.0010265264996608815, "assuming that": 0.00023302269210767666, "determination": 0.00026781269146654025, "as his 7": 0.0010265264996608815, "tackle the": 0.0005690557456154473, "such as code": 0.0008910531095517444, "interdependent with one": 0.0010265264996608815, "of minimizing a": 0.0007554603981339264, "clique partitioning problem": 0.0010265264996608815, "controllability measure for": 0.0010265264996608815, "look": 0.00023356919046115443, "called design": 0.0008054278125478997, "a decomposition approach": 0.0008555639165621071, "add to minimize": 0.0010265264996608815, "taking multiport memory": 0.0010265264996608815, "into the": 0.00046674721067123853, "while": -0.0010408556107154624, "for area estimation": 0.0010265264996608815, "begin its": 0.0008409275477391776, "as indispensable as": 0.0010265264996608815, "loop": 0.0009054689971238553, "furthermore in": 0.0005945206498015871, "different execution": 0.0013608817390601121, "vectors": 9.560553252064802e-05, "constructs different": 0.0009764140466129265, "tasks is a": 0.0009410601106551883, "new approach to": 0.0009649310396071636, "registers they": 0.0008054278125478997, "patterns in the": 0.0006241901309246173, "generation they analyze": 0.0010265264996608815, "ready": 0.0002022273564235715, "needs to determine": 0.0008555639165621071, "group of": 0.0003182456724318774, "a custom": 0.0006127235786463329, "sequencer based datapath": 0.002053052999321763, "problem hyper an": 0.0010265264996608815, "for transporting test": 0.0010265264996608815, "for non": 0.0003115699804847435, "for minimizing": 0.000999670374894965, "in hls algorithms": 0.0010265264996608815, "optimality have": 0.0009764140466129265, "description the": 0.0005518490653467084, "design must": 0.0007198227332232435, "the simulated annealing": 0.000786496815660843, "synthesis scheduling problem": 0.0009410601106551883, "criteria used to": 0.0008555639165621071, "compiler transformations are": 0.0010265264996608815, "of partial scan": 0.0010265264996608815, "that a high": 0.0007424439286282551, "hls tasks": 0.0009764140466129265, "used": -0.013338210766262322, "boolean optimization techniques": 0.0010265264996608815, "and wolf": 0.0006922320800673615, "out concurrently": 0.0009764140466129265, "more incentive": 0.0008909432928017379, "uses": -0.0005156914294512164, "user": 8.439629120276261e-05, "section 4 several": 0.0008910531095517444, "a paradigm": 0.0006597627962328983, "the need": 0.00048457871569080804, "16 proposed a": 0.0010265264996608815, "each type required": 0.0010265264996608815, "given a time": 0.0010265264996608815, "controllability measure": 0.0009764140466129265, "since verification at": 0.0010265264996608815, "is achieved with": 0.0006630607854273854, "wong 17 proposed": 0.0010265264996608815, "without": -0.0009640839404126347, "with partitioning scheduling": 0.0010265264996608815, "that reflect the": 0.000786496815660843, "turn defined by": 0.0010265264996608815, "interconnect network generation": 0.0010265264996608815, "hierarchy before": 0.0008909432928017379, "reduces the scheduling": 0.0009410601106551883, "step thus the": 0.0008280296678200039, "deal with com": 0.0010265264996608815, "with that of": 0.0005120163085150923, "directions although": 0.0009764140466129265, "education 83 with": 0.0010265264996608815, "core of": 0.00043598832106877394, "selection criteria": 0.001384464160134723, "for switching activity": 0.0018821202213103766, "934 february 23": 0.0010265264996608815, "chen 3 proposed": 0.0010265264996608815, "tool reliability improvement": 0.0010265264996608815, "circuit they": 0.0009764140466129265, "and architectures": 0.00044266000540781525, "with weights": 0.0005645285568789101, "coun": 0.0006193556503051256, "between the": 0.000168993054151282, "applying simulated evolution": 0.0010265264996608815, "issues traditionally the": 0.0010265264996608815, "kim and": 0.0007553672923416989, "various data": 0.0006696724184809267, "of array": 0.0004871483750863616, "states yoichi": 0.0009764140466129265, "grouped into registers": 0.0010265264996608815, "delay is insignificant": 0.0010265264996608815, "during the selection": 0.0009410601106551883, "in an asic": 0.0010265264996608815, "reduction approach": 0.0008054278125478997, "separate functional": 0.0008909432928017379, "consists of off": 0.0010265264996608815, "synthesis power": 0.0017818865856034758, "scan cost": 0.0009764140466129265, "march": 5.407164850532652e-05, "level area": 0.0008054278125478997, "reducing the activity": 0.0010265264996608815, "evaluate": 6.466582028463e-05, "multiport": 0.005854539656243243, "schedule that": 0.000540329071683549, "of self recovering": 0.0010265264996608815, "graph bisection": 0.000736324421504473, "de scription several": 0.0010265264996608815, "proposed by 73": 0.0010265264996608815, "m counters phideo": 0.0010265264996608815, "and asics each": 0.0010265264996608815, "techniques 61 exploit": 0.0010265264996608815, "bipartite matching": 0.001384464160134723, "description language hdl": 0.0008910531095517444, "operation to step": 0.0010265264996608815, "therefore they": 0.000540329071683549, "and data": 0.0007471792200157318, "the minimum": 0.0005950596176118191, "units and": 0.0018209112513781773, "of given": 0.0005645285568789101, "future we": 0.0005440534657849529, "and write": 0.00038755310528474306, "time to": 0.0004144928359131875, "cost function": 0.00045151117157131454, "rescheduling some of": 0.0010265264996608815, "reliability simulation": 0.0009764140466129265, "using hls": 0.001952828093225853, "dependency graphs as": 0.0010265264996608815, "code segment into": 0.0009410601106551883, "independently the": 0.0006194319820342735, "each state the": 0.0007700080474004306, "subset of ada": 0.0009410601106551883, "functionality is easier": 0.0010265264996608815, "are closely": 0.00047783285018828016, "mobility 70": 0.0009764140466129265, "some": -0.006670402227751349, "conditional dependency": 0.0008409275477391776, "blocks of straight": 0.002053052999321763, "straight line code": 0.0017111278331242142, "a sequence": 0.0003361600406876696, "a multiport access": 0.0010265264996608815, "translation process from": 0.0018821202213103766, "requires less area": 0.0010265264996608815, "asap values": 0.0008909432928017379, "describing": 0.00015523896043799772, "53 and olympus": 0.0010265264996608815, "1998 le": 0.0006922320800673615, "operation coun t": 0.0010265264996608815, "in hls": 0.002672829878405214, "design a great": 0.0010265264996608815, "scheduling analyzing and": 0.0009410601106551883, "by reallocation": 0.0009764140466129265, "scheduling list": 0.0009764140466129265, "of switches during": 0.0010265264996608815, "design cost and": 0.0009410601106551883, "approaches such": 0.0006340378686968196, "minimal": 0.00013778101637544976, "signal processing dsp": 0.0008555639165621071, "mechantronic": 0.0008908335031168579, "run": -1.7867036854751317e-05, "synthesize several": 0.0008409275477391776, "processing": 4.432069145160407e-05, "that will be": 0.00039375481873547743, "they also": 0.001361528543258458, "of microoperations": 0.0009764140466129265, "redundancies": 0.0005199639809212701, "with the objective": 0.0006630607854273854, "spatial locality and": 0.000786496815660843, "scheduled the simplest": 0.0010265264996608815, "a new approach": 0.0009068241059012725, "of critical": 0.0004871483750863616, "can be synthesized": 0.000786496815660843, "network scheduler": 0.0009764140466129265, "99 a": 0.0008909432928017379, "wolinski hierarchical conditional": 0.0010265264996608815, "the rapid": 0.0005109789861637645, "simulation": 0.00015808046978700097, "the hierarchy": 0.0004629973621824251, "the fan": 0.0007052619156505245, "most area efficient": 0.0010265264996608815, "concurrently i": 0.0008909432928017379, "transformations such as": 0.0006843325678413742, "synthesis of asics": 0.0008055270887481399, "technique register transfer": 0.0010265264996608815, "structure raghunathan": 0.0009764140466129265, "step a": 0.00044095980939199585, "describing the": 0.0003411833880769024, "within": -0.00043132872164672944, "reliability driven": 0.0009764140466129265, "for efficient datapath": 0.0010265264996608815, "use high quality": 0.0010265264996608815, "we call algorithms": 0.0009410601106551883, "to divide the": 0.0006449008300541625, "ment timing": 0.0009764140466129265, "microarchitectural synthesis of": 0.0008555639165621071, "computing exact": 0.0007553672923416989, "rolls": 0.0005736813899275924, "scheduling fds 72": 0.0010265264996608815, "karri 69": 0.0009764140466129265, "is minimized there": 0.0008910531095517444, "area and testability": 0.0010265264996608815, "criteria used": 0.0006505845768687031, "section 3 outlines": 0.0008055270887481399, "placing": 0.0002908856245044227, "des congrs de": 0.0007424439286282551, "the designs of": 0.0010265264996608815, "single phase": 0.0006597627962328983, "in fewer": 0.000578630871332004, "and binding to": 0.0010265264996608815, "development over": 0.0008909432928017379, "meeting most": 0.0009764140466129265, "to university high": 0.002053052999321763, "algorithm a new": 0.0007700080474004306, "set processors": 0.0007553672923416989, "execution times for": 0.0005908842688232119, "of entities": 0.0006420367454820583, "31 67": 0.0009764140466129265, "design an optimization": 0.0010265264996608815, "are necessary which": 0.0010265264996608815, "between testability improvement": 0.0010265264996608815, "meeting the": 0.0005645285568789101, "well understood design": 0.0010265264996608815, "performance and testability": 0.0009410601106551883, "units from": 0.0006597627962328983, "tools for intelligent": 0.0010265264996608815, "and loop folding": 0.0010265264996608815, "for various": 0.0009609311938858468, "schedule conditional": 0.0008909432928017379, "divided into a": 0.0006393918163245107, "alleviates bus contention": 0.0010265264996608815, "circuits": 0.0007206014423960471, "with the new": 0.0005062791184836, "theoretical": 0.0001447531258821662, "of compiler level": 0.0010265264996608815, "fds": 0.003221314243259967, "controller and datapath": 0.0017821062191034887, "the graph bisection": 0.0010265264996608815, "and a clock": 0.0008055270887481399, "heterogeneous": 0.0002639670371708568, "g functionality": 0.0009764140466129265, "similar": -0.0008152688228031741, "arrays and field": 0.0010265264996608815, "minimization retiming": 0.0009764140466129265, "exploration of": 0.0004629973621824251, "ordered": 0.00013159940271044503, "in a well": 0.0006630607854273854, "syn thesis": 0.0007553672923416989, "their effectiveness recently": 0.0010265264996608815, "yokohama japan gang": 0.0010265264996608815, "level language program": 0.0010265264996608815, "improve a": 0.0006804408695300561, "through the": 0.00015370736488256998, "self recovering microarchitecture": 0.0010265264996608815, "inter segment data": 0.0010265264996608815, "e it can": 0.0007700080474004306, "through sequencers": 0.0009764140466129265, "groups have": 0.0006340378686968196, "g busses and": 0.0010265264996608815, "to change the": 0.0004872084204918943, "a cycle of": 0.0006149957225391098, "decomposition approach": 0.001384464160134723, "into which an": 0.0009410601106551883, "and the": 0.0, "the scheduling cost": 0.0008910531095517444, "application": -0.0008973128140951549, "gate chips from": 0.0010265264996608815, "level must be": 0.0008280296678200039, "slice architectures": 0.0009764140466129265, "and cortadella 64": 0.0010265264996608815, "and iterative methods": 0.0008280296678200039, "in two steps": 0.0005062791184836, "or verilog 90": 0.0010265264996608815, "subsets e g": 0.0009410601106551883, "a specified number": 0.000786496815660843, "for example the": 0.0002273998180675049, "descriptions with": 0.0007778820321854713, "help to date": 0.0010265264996608815, "select a module": 0.0010265264996608815, "the tradeoff between": 0.0005945939298027953, "memory into account": 0.0010265264996608815, "weakness by": 0.0009764140466129265, "of multichip": 0.0017818865856034758, "or interconnections": 0.0009764140466129265, "resource constrained": 0.0029185349078102636, "to tackle": 0.0005200280632457612, "independently": 0.0001821706681968647, "e": -0.00629491278221212, "techniques for": 0.00104641746289919, "synthesis controller": 0.0009764140466129265, "task is transformed": 0.0010265264996608815, "lin kl 41": 0.0010265264996608815, "1 lp": 0.000736324421504473, "resolving": 0.00038977954969338313, "allocation problem in": 0.0017111278331242142, "synthesis of pipelined": 0.0009410601106551883, "depth": 0.00015732343814038927, "unlike the": 0.00034776470757557563, "is composed of": 0.000432829463679406, "a scheduling and": 0.0010265264996608815, "step into which": 0.0010265264996608815, "interconnection complexity a": 0.0010265264996608815, "the earliest": 0.00041225532640727755, "in objective function": 0.0010265264996608815, "to control": 0.0006351279761008437, "in 30": 0.000513924325416283, "their tool": 0.0008409275477391776, "unit is required": 0.0009410601106551883, "and field programmable": 0.0010265264996608815, "climbing to": 0.0008054278125478997, "macro models of": 0.0010265264996608815, "a self": 0.0008562019807058798, "register allocation": 0.00368508160764052, "data path construction": 0.0010265264996608815, "problem more": 0.0006063570280783984, "pipeline proceedings of": 0.0010265264996608815, "evaluation of": 0.00020523219043619244, "depending on": 0.00016890776538961824, "and jha 81": 0.0010265264996608815, "originally developed": 0.0005601586506639426, "the flow graph": 0.0035500780674787655, "and tools optimizations": 0.0010265264996608815, "development over the": 0.0010265264996608815, "product of these": 0.000786496815660843, "singh and knight": 0.0010265264996608815, "hls scheme": 0.0009764140466129265, "can be used": 0.0001657274860631797, "next element": 0.0007198227332232435, "and lin": 0.000736324421504473, "alap scheduling no": 0.0010265264996608815, "function on": 0.00038421197680632644, "for partitioning graph": 0.0010265264996608815, "area estimation": 0.0016818550954783552, "function of": 0.00016184028793331622, "algorithm relies on": 0.0007424439286282551, "resource utilization using": 0.0010265264996608815, "on integer programming": 0.0009410601106551883, "interconnection units e": 0.0010265264996608815, "shifters storage units": 0.0010265264996608815, "earliest possible": 0.0006922320800673615, "a segment": 0.0004756059007199775, "for intelligent": 0.0005889972261660747, "the matching": 0.00044438269256434556, "identify self": 0.0009764140466129265, "an operation the": 0.0008555639165621071, "e g registers": 0.0009410601106551883, "partitioning for": 0.0015695808821741186, "emphasis is placed": 0.0008910531095517444, "and eliminate": 0.0005945206498015871, "low power high": 0.0008910531095517444, "multiport memory allocation": 0.002053052999321763, "design using the": 0.0008055270887481399, "the priority": 0.00048475528420781106, "ryan": 0.0005080376900505638, "assignments": 0.00024773800273330437, "adding new valid": 0.0010265264996608815, "approach for": 0.0005131598529254316, "is estimated": 0.0008993840844334547, "restructured tree": 0.0009764140466129265, "design course": 0.0008909432928017379, "potential parallelism within": 0.0010265264996608815, "exploration for application": 0.0010265264996608815, "hardware synthesis path": 0.0010265264996608815, "to step": 0.00043598832106877394, "silicon compiler": 0.0008409275477391776, "however it": 0.00021412935702366166, "binding collectively": 0.0009764140466129265, "the path based": 0.0008055270887481399, "scheduling allocation and": 0.004455265547758722, "impractical to design": 0.0010265264996608815, "in section 4": 0.00019794942390803825, "in section 5": 0.00022414687479073458, "in section 6": 0.00028322591079026104, "january 07": 0.0006063570280783984, "types of": 0.0008584555948656123, "advantages of multiplexors": 0.0010265264996608815, "approach for binding": 0.0010265264996608815, "of operations so": 0.0010265264996608815, "edge between two": 0.000656708513347662, "sophisticated branch": 0.0009764140466129265, "occur within a": 0.0007424439286282551, "the classic": 0.0004871483750863616, "cell": 0.0002485975493576658, "fpgas and fpics": 0.0010265264996608815, "estimation techniques": 0.0018381707359389988, "the formulation": 0.0004281009903529399, "and registers": 0.0011674139631241054, "neural net based": 0.0017821062191034887, "behavioral description for": 0.0010265264996608815, "connecting one": 0.0008909432928017379, "binding 3 1": 0.0010265264996608815, "specific syntactic constructs": 0.0010265264996608815, "processing and matrix": 0.0010265264996608815, "been a very": 0.0008555639165621071, "of interconnection": 0.0007198227332232435, "one style e": 0.0010265264996608815, "i e it": 0.00039856338935453424, "the previous": 9.479086610030408e-05, "convert": 0.0002639670371708568, "besides scheduling": 0.0009764140466129265, "chips increase": 0.0009764140466129265, "floorplan": 0.0006695898956936832, "utilized the": 0.0007198227332232435, "been successfully": 0.0010105705552372975, "641": 0.0005558668523126124, "an extension": 0.00029669942744757526, "timing constraints": 0.0010400561264915225, "646": 0.0006505044062492492, "optimization techniques 13": 0.0010265264996608815, "of components unit": 0.0010265264996608815, "automation assures": 0.0009764140466129265, "an optimal allocation": 0.0008910531095517444, "there are several": 0.00037334453756194007, "an operation can": 0.0015400160948008611, "a software programming": 0.0009410601106551883, "storage units every": 0.0010265264996608815, "connection first": 0.0009764140466129265, "clock selection": 0.0008909432928017379, "san francisco": 0.0003809517443133246, "interaction between": 0.001176423916633418, "made on the": 0.0006149957225391098, "style e": 0.0008909432928017379, "com plicate system": 0.0010265264996608815, "for estimating switching": 0.0009410601106551883, "portion captures data": 0.0010265264996608815, "control flow to": 0.0008280296678200039, "simulated evolution to": 0.002053052999321763, "wiring delay is": 0.0010265264996608815, "designs high": 0.0008909432928017379, "separately and iterative": 0.0010265264996608815, "jain 84": 0.0009764140466129265, "the fds algorithm": 0.002053052999321763, "requirements synthesis is": 0.0010265264996608815, "the datapath rao": 0.0010265264996608815, "discussions only": 0.0009764140466129265, "topological order": 0.000578630871332004, "successful hls tool": 0.0010265264996608815, "hardware and": 0.0004221159227858436, "started": 0.00021800579081679547, "optimize section 7": 0.0010265264996608815, "g data": 0.0007052619156505245, "results based on": 0.0006506647672516526, "and undecided": 0.0009764140466129265, "into it": 0.0006063570280783984, "incorporating testability": 0.001952828093225853, "to chip": 0.0008409275477391776, "into a fixed": 0.0007554603981339264, "1 behavioral transformation": 0.0010265264996608815, "the interconnection": 0.0021762138631398116, "retries": 0.0005944473878607613, "employed to": 0.00043437235466711093, "the cost": 0.00019296637363094087, "and late": 0.0007778820321854713, "dsp designs": 0.0009764140466129265, "redundant operator elimination": 0.0010265264996608815, "a time and": 0.0005738228126787148, "an integrated solution": 0.0008280296678200039, "time of": 0.0001886431300203748, "variable in": 0.00038202975341207826, "polyhedral theory wilson": 0.0010265264996608815, "either the": 0.0002644751685822255, "independent tasks each": 0.0010265264996608815, "binding insyn": 0.0009764140466129265, "needed thus": 0.0007553672923416989, "codesis high level": 0.0010265264996608815, "network generation they": 0.0010265264996608815, "units used in": 0.0010265264996608815, "of an operation": 0.0006449008300541625, "must access its": 0.0010265264996608815, "control": -0.000893225640355434, "specifies every set": 0.0010265264996608815, "for register": 0.0011475041851768332, "parallel computing": 0.0003968922998250044, "self recovering microarchitectures": 0.0010265264996608815, "take as inputs": 0.0008555639165621071, "is employed to": 0.0006149957225391098, "has been a": 0.0005081629304524006, "properties of register": 0.0010265264996608815, "glitching": 0.0007552742094960622, "time spatial locality": 0.0009410601106551883, "and allocation techniques": 0.0010265264996608815, "takes partially": 0.0009764140466129265, "and schedule": 0.0005945206498015871, "an analytical approach": 0.0007700080474004306, "mimola design method": 0.0010265264996608815, "69 proposed": 0.0009764140466129265, "to gain": 0.00041090491064818877, "driven synthesis using": 0.0010265264996608815, "5 which": 0.0004163913782213056, "soc architecture": 0.0008909432928017379, "dead code elimination": 0.0007424439286282551, "edge algorithm has": 0.0010265264996608815, "environment applying": 0.0009764140466129265, "shall see more": 0.0010265264996608815, "considerations in high": 0.002053052999321763, "scheduling algorithm equalizes": 0.0010265264996608815, "interconnection allocation": 0.001952828093225853, "for large": 0.00024479525705523264, "from scratch": 0.0005081003025339321, "hashem": 0.0008908335031168579, "allocation which": 0.0008054278125478997, "of multichip architec": 0.0010265264996608815, "values and broadcast": 0.0010265264996608815, "winding a": 0.0009764140466129265, "using bottom": 0.001952828093225853, "and patel 34": 0.0010265264996608815, "of behavioral templates": 0.0010265264996608815, "6 n 4": 0.0006768301477444453, "process and": 0.00032668997984007113, "applicable only to": 0.0007199114578298285, "design techniques in": 0.0030795794989826445, "step more": 0.0008409275477391776, "many applications": 0.00036382709564194586, "output operands to": 0.0010265264996608815, "are implemented": 0.00037776840411398436, "frequently applied": 0.0009764140466129265, "and applications synthesis": 0.0010265264996608815, "agenda": 0.0005736813899275924, "explores the": 0.0005297721937428561, "era wiring delay": 0.0010265264996608815, "process usually": 0.0008909432928017379, "bipartite": 0.0019263450461276723, "behavioral description so": 0.0010265264996608815, "be scheduled the": 0.0007700080474004306, "germany j ramanujam": 0.0010265264996608815, "or vice versa": 0.0005872812720814885, "and evaluation": 0.0004221159227858436, "elements when": 0.0007553672923416989, "the component": 0.0007534474562527387, "is equivalent to": 0.0002563098165511939, "of the 13th": 0.0005139876711977963, "unit allocation": 0.004027139062739499, "a very hot": 0.0010265264996608815, "a long expression": 0.0010265264996608815, "fpgas and": 0.0007553672923416989, "including": -9.154697645933661e-05, "them with attributes": 0.0010265264996608815, "converting": 0.0003223656343225583, "on scheduling list": 0.0010265264996608815, "a constraint": 0.00038868552914897225, "between storage and": 0.0009410601106551883, "compilers principles sequencer": 0.0010265264996608815, "e g roms": 0.0010265264996608815, "preserving hls design": 0.0010265264996608815, "as pipelining": 0.0008054278125478997, "up parts of": 0.0009410601106551883, "vlsi design the": 0.0009410601106551883, "weights with": 0.0007198227332232435, "and alap scheduling": 0.002053052999321763, "elements when they": 0.0010265264996608815, "program in": 0.00036194691523203283, "scheduling problem acm": 0.0010265264996608815, "dhodhi et": 0.001952828093225853, "the control step": 0.0008910531095517444, "design of register": 0.002053052999321763, "on system": 0.0005109789861637645, "and wong": 0.000736324421504473, "toward control": 0.0009764140466129265, "register sharing": 0.0008909432928017379, "regularity for low": 0.0018821202213103766, "datapath is fully": 0.0010265264996608815, "transformation rephasing a": 0.0010265264996608815, "scheduler kawaguchi": 0.0009764140466129265, "million gates of": 0.0010265264996608815, "the placement and": 0.0008910531095517444, "module may": 0.0007778820321854713, "compilation of the": 0.0007554603981339264, "the application": 0.0001980319795127598, "heuristic approach": 0.0007198227332232435, "of allocating supplementary": 0.0010265264996608815, "any help": 0.0008409275477391776, "been spent on": 0.0008280296678200039, "are moving into": 0.0010265264996608815, "design tree height": 0.0010265264996608815, "general these": 0.0006804408695300561, "university": 0.00016204239067432188, "scheduling module": 0.0007778820321854713, "a method": 0.001136227686499095, "transformations for": 0.0010734226387990955, "scheduled into": 0.0035637731712069515, "tool given a": 0.0010265264996608815, "which contains two": 0.0009410601106551883, "scription several": 0.0009764140466129265, "al 32 s": 0.0010265264996608815, "mobile phone": 0.0007052619156505245, "conceptualization to silicon": 0.0010265264996608815, "can be constructed": 0.00040440172757150915, "hls": 0.036253162055810986, "scheduled before a": 0.0009410601106551883, "to minimize the": 0.0006906053558598507, "reduced without": 0.0008054278125478997, "64 proposed": 0.0009764140466129265, "output from a": 0.000786496815660843, "measure": 6.611558511267513e-05, "given schedule one": 0.0010265264996608815, "transitions": 0.00023377941896314002, "maximizes": 0.000300240821491319, "the expense of": 0.0008593877182267632, "two interacting parts": 0.0010265264996608815, "finally section 8": 0.000786496815660843, "in ilp": 0.0007778820321854713, "the critical": 0.001397839532926333, "and binding 3": 0.0010265264996608815, "thread integration for": 0.0010265264996608815, "level syn thesis": 0.0009410601106551883, "its execution": 0.00044095980939199585, "directed scheduling for": 0.0008910531095517444, "iterative refinement": 0.001253042678550995, "task to": 0.0004533561727370608, "transfer": 0.0019773741551451646, "to a": 2.6441233999232337e-05, "testing is achieved": 0.0010265264996608815, "number of self": 0.0008555639165621071, "inequalities in": 0.001095782133636585, "matching algorithm 30": 0.0010265264996608815, "optimum simultaneous placement": 0.0010265264996608815, "switches to setup": 0.0010265264996608815, "hls finally": 0.0009764140466129265, "decision diagrams add": 0.0010265264996608815, "operations insyn can": 0.0010265264996608815, "minimizes the hardware": 0.0010265264996608815, "asia south": 0.0016321603973548588, "operators 85": 0.0009764140466129265, "after the datapath": 0.0010265264996608815, "variance in": 0.0005200280632457612, "palais des": 0.0006922320800673615, "machine in this": 0.0007424439286282551, "retries orailoglu and": 0.0010265264996608815, "bound completion time": 0.0009410601106551883, "automating": 0.000432722789751204, "also takes": 0.0006002989563149686, "algorithms incorporating": 0.0009764140466129265, "the decision to": 0.0006506647672516526, "powerful": 0.00014559457159259116, "an internal repre": 0.0010265264996608815, "randomized": 0.0002789111989945489, "parameterized architecture called": 0.0010265264996608815, "edge algorithm and": 0.0009410601106551883, "algorithmic hardware": 0.0009764140466129265, "quality": 0.0004539053247389872, "past fifteen years": 0.0009410601106551883, "selecting the next": 0.0008555639165621071, "considers the controller": 0.0010265264996608815, "fds 72 is": 0.0010265264996608815, "storage units e": 0.0010265264996608815, "allows": -0.00013546899743247185, "papakonstantinou": 0.0013842935545697033, "with attributes on": 0.0010265264996608815, "to storage": 0.001439645466446487, "of each": 8.764311294010581e-05, "commutativity": 0.0008530527720036488, "objective by": 0.0008054278125478997, "are on the": 0.0005453869616441233, "at a": 0.00010463689723744632, "tasks functional": 0.0009764140466129265, "the algorithm": 0.0004959575037985798, "deals with": 0.00035735622541300084, "96 we concentrate": 0.0010265264996608815, "based datapath synthesis": 0.0010265264996608815, "a high level": 0.002202261273350865, "different number": 0.001080658143367098, "manipulation": 0.0004820419702063174, "scheduling and resource": 0.0034222556662484283, "another frequently": 0.0008909432928017379, "across all control": 0.0010265264996608815, "inputs a logic": 0.0010265264996608815, "method for area": 0.0009410601106551883, "design p 414": 0.0010265264996608815, "flow graph a": 0.000786496815660843, "run concurrently or": 0.0010265264996608815, "advantages to automating": 0.0010265264996608815, "hdl differs from": 0.0010265264996608815, "tools for": 0.000369627988849979, "gradually by adding": 0.0010265264996608815, "performed in the": 0.0004938185505958489, "data routing concurrent": 0.0010265264996608815, "algorithm tseng and": 0.0010265264996608815, "behaviors": 0.00029202321856259937, "component library there": 0.0010265264996608815, "mistakenly delayed": 0.0009764140466129265, "units storage units": 0.0010265264996608815, "account future scheduling": 0.0010265264996608815, "data carriers": 0.0009764140466129265, "every control": 0.000736324421504473, "move into": 0.0007052619156505245, "becoming very important": 0.0010265264996608815, "fpics many": 0.0009764140466129265, "level rtl structural": 0.0010265264996608815, "based on": 0.0002879318561954352, "controllers based on": 0.0009410601106551883, "need": -0.00047552652421472365, "in addition it": 0.0005479585993052664, "constrained": 0.0014759127434532848, "three approaches": 0.0005645285568789101, "30 in this": 0.0008280296678200039, "synthesis exploiting regularity": 0.0010265264996608815, "able": -0.0001310120591456865, "of the input": 0.0003648219233733425, "the allocation": 0.002999011124684895, "advent of": 0.0005945206498015871, "8 speculates": 0.0009764140466129265, "power they also": 0.0010265264996608815, "are identified significant": 0.0010265264996608815, "singh": 0.0004177478842962452, "level structural": 0.0007778820321854713, "behaviors for high": 0.0009410601106551883, "we concentrate": 0.00044438269256434556, "assigns operations": 0.0029292421398387793, "generated and evaluated": 0.0010265264996608815, "a high quality": 0.0007100156134957532, "algorithm new schedules": 0.0010265264996608815, "scheduling assignment and": 0.0010265264996608815, "connected": 6.085723407675378e-05, "performance figures": 0.0006505845768687031, "furthermore vlsi": 0.0009764140466129265, "sequential operation modeling": 0.0010265264996608815, "reduced without reducing": 0.0010265264996608815, "mabal industrial": 0.0009764140466129265, "effect on": 0.0006420106250255803, "the intersection": 0.00034608998023739917, "not provide": 0.00035917412975950016, "one subset": 0.0020766962402020846, "function units": 0.0008409275477391776, "core of transforming": 0.0010265264996608815, "proceedings": -0.00023252752271441283, "bus capacitance": 0.0009764140466129265, "variances minimization retiming": 0.0010265264996608815, "for automotive": 0.0008409275477391776, "of fpgas": 0.0007553672923416989, "that run concurrently": 0.0010265264996608815, "degree of parallelism": 0.0006768301477444453, "respectively while ensuring": 0.0010265264996608815, "allocation subproblems a": 0.0010265264996608815, "parker": 0.0005736813899275924, "the ibm": 0.0004629973621824251, "and module": 0.0013011691537374063, "between high level": 0.0008910531095517444, "the interaction between": 0.0005180245624484466, "mapping of": 0.0008138687503782314, "replace portions": 0.0009764140466129265, "another example": 0.0004311991268020914, "tions the": 0.0004895870359084015, "assignment decision diagrams": 0.0010265264996608815, "programmable interconnect components": 0.0010265264996608815, "problems have been": 0.0006106404236301497, "as possible afap": 0.0009410601106551883, "the priority function": 0.0009410601106551883, "example many": 0.0006505845768687031, "designers with": 0.0008909432928017379, "the path": 0.0002727917657829767, "fast scheduling": 0.0008409275477391776, "may also apply": 0.0008910531095517444, "the rapid increasing": 0.0010265264996608815, "possible asap": 0.0008909432928017379, "transporting test": 0.0009764140466129265, "model is proposed": 0.0008910531095517444, "alternatives among": 0.0009764140466129265, "employed": 0.000340547507841322, "in a control": 0.0007424439286282551, "achieve": 9.48129681588061e-05, "48 4 3": 0.0010265264996608815, "synthesis system for": 0.0007700080474004306, "graph representation typically": 0.0010265264996608815, "step fewer functional": 0.0010265264996608815, "given a datapath": 0.0010265264996608815, "overall": 3.5606938193441275e-05, "karnik": 0.0008053285608149918, "rabaey": 0.0007197340304834748, "possible alap scheduling": 0.0010265264996608815, "allows exploiting": 0.0009764140466129265, "more sophisticated branch": 0.0010265264996608815, "processes": 9.768044065397146e-05, "behavior in terms": 0.0008055270887481399, "can trade": 0.001439645466446487, "power design enhancing": 0.0010265264996608815, "an iterative refinement": 0.0008910531095517444, "circuit to cycle": 0.0010265264996608815, "a larger number": 0.0005265051181418742, "a register is": 0.0007554603981339264, "design behavior operates": 0.0010265264996608815, "the input": 0.00019079244374286294, "processed": 0.00019451070448726226, "contain": -1.1080172862901025e-05, "they take into": 0.0010265264996608815, "basic techniques for": 0.0017821062191034887, "routing has": 0.0006922320800673615, "graphs are": 0.00045522781284454433, "program each component": 0.0010265264996608815, "systems such as": 0.000955783494743672, "synthesis hls": 0.0009764140466129265, "operates": 0.0002602139026788656, "schedule with": 0.0005837069815620527, "computes": 9.684891115353193e-05, "computer": -0.00010483683333237973, "level synthesis optimum": 0.0010265264996608815, "the hdl": 0.0008909432928017379, "graph segment that": 0.0010265264996608815, "its use": 0.00041225532640727755, "with the ant": 0.0010265264996608815, "a more sophisticated": 0.0005062791184836, "quickly 3 basic": 0.0010265264996608815, "insyn 87 combines": 0.0010265264996608815, "interconnection cost as": 0.0010265264996608815, "cathedral 55 hyper": 0.0010265264996608815, "a further improvement": 0.0007424439286282551, "cdfg into": 0.0008909432928017379, "conditional resource sharing": 0.0008910531095517444, "flow graph segment": 0.0010265264996608815, "the solution": 0.00038344213929995634, "by its own": 0.0008055270887481399, "utilization of": 0.0004311991268020914, "correctly": 0.0002484038385656055, "bipartite graph": 0.000513924325416283, "conjunction with": 0.0003529137617394219, "performed on": 0.0003189306127638963, "depth formal": 0.0009764140466129265, "they defined a": 0.0010265264996608815, "regularity are identified": 0.0010265264996608815, "attention": 0.0001928678657260846, "bruni alessandro bogliolo": 0.0010265264996608815, "in algorithmic techniques": 0.0010265264996608815, "networks for the": 0.000786496815660843, "into a single": 0.0004105084097684477, "difference between": 0.00021553868529668074, "datapath structure at": 0.0010265264996608815, "efficiency": 0.0002942909957920049, "be generated and": 0.0007199114578298285, "share the same": 0.000495525880039299, "kurdahi": 0.0015105484189921244, "tasks for": 0.000540329071683549, "many critical applications": 0.0009410601106551883, "problem": -0.009464977640525486, "japan g economakos": 0.0010265264996608815, "scheduling cost if": 0.0010265264996608815, "limits": 0.00017477565126774994, "transformed into": 0.0007372877636229061, "memory and": 0.0006938496416265523, "we have to": 0.0003243337050780011, "as packaging cost": 0.0010265264996608815, "carrier reliability": 0.001952828093225853, "area efficiency": 0.0009764140466129265, "taking advantages": 0.0008909432928017379, "constants variables and": 0.0008555639165621071, "power dimension behavioral": 0.0010265264996608815, "first we": 0.00020094336305099322, "estimation": 0.0018185638809344194, "can apply local": 0.0010265264996608815, "the potential": 0.0002784231604032855, "adding": 8.292599793498777e-05, "al 65 proposed": 0.0010265264996608815, "modules and": 0.0005889972261660747, "support its": 0.000736324421504473, "algorithms and heuristics": 0.0008910531095517444, "modeling pre chaining": 0.0010265264996608815, "variables to storage": 0.0010265264996608815, "busses simultaneous functional": 0.0010265264996608815, "example emucs 33": 0.0010265264996608815, "addition": -0.0003545777217271568, "and retiming hardware": 0.0010265264996608815, "of embedded controllers": 0.0010265264996608815, "synthesis sometimes": 0.0009764140466129265, "needed between the": 0.0009410601106551883, "than that": 0.00024734042049374776, "although hls is": 0.0010265264996608815, "complexity a": 0.0006002989563149686, "the 2002": 0.00047783285018828016, "the 2004": 0.0008531579054485593, "self recovery": 0.0009764140466129265, "hardware integer linear": 0.0010265264996608815, "applied to": 0.0003740205490553906, "timing constraint is": 0.0008910531095517444, "hdl used": 0.0009764140466129265, "electronic systems todaes": 0.0011817685376464238, "instruction set processor": 0.0017821062191034887, "element to": 0.000513924325416283, "synthesis step": 0.0008909432928017379, "transformations at": 0.0007778820321854713, "binding some": 0.0009764140466129265, "and produce a": 0.0007554603981339264, "38th conference": 0.0007778820321854713, "directly corresponds": 0.0008409275477391776, "is usually equally": 0.0010265264996608815, "allocation which are": 0.0010265264996608815, "sequencers": 0.0008908335031168579, "and walker": 0.0008054278125478997, "by iteratively": 0.0006194319820342735, "reduction uses the": 0.0010265264996608815, "in the past": 0.0009528053026153574, "recent developments": 0.0012840734909641165, "considers the": 0.00039933271030995215, "used section": 0.0008054278125478997, "higher area": 0.0009764140466129265, "a template locks": 0.0010265264996608815, "sequencing conditional": 0.0009764140466129265, "testabil ity": 0.0009764140466129265, "specifies every": 0.0009764140466129265, "microar": 0.0007552742094960622, "that run efficiently": 0.0009410601106551883, "employed for": 0.0005231936273913729, "be applicable to": 0.0006149957225391098, "412 july 2002": 0.0009410601106551883, "the mapping of": 0.0005675984535683507, "and binding after": 0.0010265264996608815, "among the execution": 0.0010265264996608815, "means of carefully": 0.0010265264996608815, "this section we": 0.00016248501144766118, "directed scheduling fds": 0.0010265264996608815, "m counters": 0.0009764140466129265, "able to": 0.00034178735196847615, "fewer control steps": 0.0010265264996608815, "in turn": 0.00022498884374901995, "hardware from": 0.0016108556250957994, "their approach": 0.0004800990887414482, "compared at regular": 0.0010265264996608815, "however the": 0.00010806059223467437, "it is no": 0.0005837789286816832, "and probabilistic": 0.000578630871332004, "more exploration": 0.0009764140466129265, "of hardware": 0.0013545335147139436, "design representation": 0.0016818550954783552, "a translation process": 0.0017821062191034887, "parts": 0.0002886439635857936, "can identify specific": 0.0010265264996608815, "series of": 0.0002859063594916952, "allocates the minimum": 0.0010265264996608815, "level transformations for": 0.0010265264996608815, "behavioral specification by": 0.0010265264996608815, "chaining of": 0.0008409275477391776, "quality datapath": 0.0009764140466129265, "1178 august": 0.0009764140466129265, "industrial extensions": 0.001952828093225853, "effect": -1.7151766309105417e-05, "the output from": 0.0006923174038785372, "asic with the": 0.0010265264996608815, "a formal": 0.00031027112001514706, "formulation they": 0.0008409275477391776, "techniques getting": 0.0009764140466129265, "frequently": 0.00016155320740654863, "getting more powerful": 0.0010265264996608815, "more general scheduling": 0.0008910531095517444, "on exploiting the": 0.0008910531095517444, "synthesis algorithmic and": 0.0009410601106551883, "power high": 0.0008054278125478997, "i": -0.0014612650334383504, "well": -0.0028274807810634802, "constraint on": 0.0004192225589570891, "they differ": 0.0005518490653467084, "will requires less": 0.0010265264996608815, "switches between segments": 0.0010265264996608815, "some of": 0.00012194744309158894, "scale integrated circuits": 0.0008910531095517444, "execution the": 0.00041090491064818877, "targeted towards the": 0.0009410601106551883, "luca benini": 0.0007198227332232435, "over the past": 0.0012299914450782197, "maps every": 0.0006597627962328983, "in the same": 0.00022095465736970274, "of the behavior": 0.0005837789286816832, "problem in data": 0.0008555639165621071, "and resource binding": 0.0037642404426207533, "the synthesizer": 0.0016818550954783552, "testability a method": 0.0010265264996608815, "79 propose": 0.0009764140466129265, "allocation problem into": 0.002053052999321763, "accurate": 8.261326222132732e-05, "order to improve": 0.0005738228126787148, "the best": 0.00014536410292632863, "43": 0.0001431225656329734, "units of": 0.0004192225589570891, "made the problems": 0.0010265264996608815, "the synthesized": 0.0018795640178264925, "ic design": 0.002333646096556414, "that step": 0.0005645285568789101, "al 8": 0.0005231936273913729, "an algorithm or": 0.0010265264996608815, "datapath interconnection binding": 0.0010265264996608815, "self loops in": 0.0008555639165621071, "overhead since": 0.0006597627962328983, "indeed effective": 0.0008909432928017379, "for constructive scheduling": 0.0010265264996608815, "hls should take": 0.0010265264996608815, "transfers to wires": 0.0010265264996608815, "use pattern": 0.0008909432928017379, "it eases": 0.0008409275477391776, "function on the": 0.0005287169343706899, "level can": 0.0005945206498015871, "is compiled": 0.000578630871332004, "of regular iterative": 0.002053052999321763, "i e": 4.496723348359929e-05, "behavioral descriptions incorporating": 0.0010265264996608815, "the synthesizer must": 0.0010265264996608815, "and schedules": 0.0006505845768687031, "mobile phone as": 0.0010265264996608815, "annual conference": 0.0004392815082333302, "and iterative": 0.0012005979126299372, "low power": 0.00989216798468829, "hwang 52": 0.0009764140466129265, "automation vlsi": 0.000736324421504473, "controller design": 0.0007778820321854713, "latest possible control": 0.0010265264996608815, "munich": 0.0004426054570399277, "this approach an": 0.0009410601106551883, "earlier in": 0.0004281009903529399, "as a single": 0.0004650723100853703, "asics fast and": 0.0010265264996608815, "sequencing": 0.0003992835011035061, "intersection": 0.00019832876308491684, "and various binding": 0.0010265264996608815, "necessary": -0.000370888511116957, "in the selection": 0.0007008512712949511, "example in 99": 0.0010265264996608815, "behavioral specifications force": 0.0010265264996608815, "exploiting": 0.0012475335019396245, "operations scheduled into": 0.0010265264996608815, "sized": 0.0002639670371708568, "usually uses": 0.0009764140466129265, "the high": 0.0005347193817712895, "usually equally": 0.0009764140466129265, "martin": 0.00025564504178466143, "wolf 35 studied": 0.0010265264996608815, "decent algorithm to": 0.0010265264996608815, "used in embedded": 0.0008910531095517444, "development is": 0.0011779944523321493, "can possibly": 0.0005889972261660747, "memory based": 0.0013011691537374063, "another by letting": 0.0010265264996608815, "library": 0.0005329231200720666, "constructive approaches which": 0.0010265264996608815, "paths are then": 0.0009410601106551883, "his 7": 0.0009764140466129265, "between storage": 0.0007553672923416989, "essential to make": 0.0009410601106551883, "important to": 0.00022424320707184586, "limits are": 0.0006505845768687031, "lee and hwang": 0.0010265264996608815, "them with": 0.00040056987398695803, "knight 72 extend": 0.0010265264996608815, "real a": 0.0015557640643709427, "of the system": 0.00029324185721098673, "interconnection binding functional": 0.0010265264996608815, "be used": 9.585555319330864e-05, "of equations in": 0.0006341160195496112, "overhead since multiplexors": 0.0010265264996608815, "ilp method": 0.0008409275477391776, "simple interconnection complexity": 0.0010265264996608815, "number and": 0.0006905202430479378, "of minimizing the": 0.0006023601336618099, "formulation for the": 0.001313417026695324, "84 proposed a": 0.0010265264996608815, "scheduling algorithm for": 0.0025364640781984447, "mimola": 0.0015105484189921244, "for binding": 0.000736324421504473, "specified number": 0.0006804408695300561, "tasks together": 0.0008409275477391776, "power they": 0.0009764140466129265, "three approaches to": 0.0007554603981339264, "edges given": 0.0008409275477391776, "time applications datapath": 0.0010265264996608815, "allocation and interconnect": 0.0010265264996608815, "parallelism within a": 0.0009410601106551883, "value for": 0.0002579447334251676, "tr compilers principles": 0.000656708513347662, "maturity level that": 0.0010265264996608815, "be applied by": 0.0008555639165621071, "6 4 hls": 0.0010265264996608815, "the future we": 0.0006149957225391098, "various stages of": 0.0007306662459124517, "that use": 0.0003217036224064884, "requirement in": 0.0005440534657849529, "from an imperative": 0.0008910531095517444, "the behavioral": 0.0056905574561544724, "low power requirement": 0.0010265264996608815, "data transfers occur": 0.0010265264996608815, "february 23": 0.0006597627962328983, "equally": 0.0001834987728504127, "goodby et": 0.0008409275477391776, "12 proposed": 0.0008054278125478997, "over the years": 0.0006506647672516526, "handling large designs": 0.0010265264996608815, "p 86": 0.0006696724184809267, "components cannot be": 0.0009410601106551883, "behavior the control": 0.0010265264996608815, "performance figures of": 0.0010265264996608815, "high level area": 0.0010265264996608815, "motion dead": 0.0009764140466129265, "applying these": 0.000578630871332004, "hashemi najaf abadi": 0.0010265264996608815, "to test": 0.0002875594518766489, "additional": -7.628332820779094e-05, "cdfg into the": 0.0010265264996608815, "synthesized": 0.0022234415339861206, "computer hardware resources": 0.0010265264996608815, "reliability of a": 0.0007306662459124517, "achieved at": 0.0005889972261660747, "extraction automatic": 0.0009764140466129265, "other subset e": 0.0010265264996608815, "or more": 0.00017565263097169508, "for conditional resource": 0.0008910531095517444, "there may": 0.00032453154893018383, "concept called": 0.0007778820321854713, "scheduling using": 0.0011674139631241054, "derenzi ryan kastner": 0.0010265264996608815, "code motion": 0.0006063570280783984, "synthesis system": 0.003804227212180918, "datapath power dissipation": 0.0010265264996608815, "applicability of": 0.00042066129161675246, "graph can": 0.0004629973621824251, "the need for": 0.0006851426485667004, "without reducing": 0.0008054278125478997, "23 have been": 0.0008280296678200039, "that uses a": 0.0006023601336618099, "synthesized their approach": 0.0010265264996608815, "students are able": 0.0010265264996608815, "medium and": 0.0005518490653467084, "unit to": 0.0005737520925884166, "hierarchical": 0.0010384545663668996, "gain": 0.0001653239891758563, "have to perform": 0.0006630607854273854, "embedded controllers": 0.0008054278125478997, "of detail that": 0.0009410601106551883, "improve the long": 0.0010265264996608815, "the clock of": 0.0008055270887481399, "and builds the": 0.0008555639165621071, "memory gives": 0.0008909432928017379, "japan g": 0.0008909432928017379, "image and video": 0.0014200312269915063, "area estimation of": 0.0010265264996608815, "of self loops": 0.0009410601106551883, "musoll and cortadella": 0.0010265264996608815, "steepest": 0.00047335853456238134, "without performing any": 0.0009410601106551883, "describing the design": 0.0009410601106551883, "problem and then": 0.0007424439286282551, "display": 0.0002410209851031587, "storage unit": 0.0008409275477391776, "or for": 0.0004018186376619324, "simulated annealing and": 0.0008555639165621071, "approach starts": 0.0007778820321854713, "separately and": 0.0005690557456154473, "compiler like": 0.001952828093225853, "synthesis real a": 0.0018821202213103766, "interconnect network": 0.0008409275477391776, "wires or": 0.0008909432928017379, "variety of": 0.00044626162693969497, "these three": 0.00034776470757557563, "education": 0.0003992835011035061, "for various hls": 0.0010265264996608815, "letting variables": 0.0009764140466129265, "functions": -0.00010964290549943335, "the control": 0.0017837389444320475, "state the": 0.00027946978915184637, "new look": 0.001472648843008946, "ramanujam sandeep deshpande": 0.0010265264996608815, "allocation and operation": 0.0010265264996608815, "a list of": 0.00035150747549411265, "should provide": 0.0005264402296629314, "architectures several": 0.0008909432928017379, "like the left": 0.0010265264996608815, "obtaining a behavioral": 0.0010265264996608815, "is a commonly": 0.0008055270887481399, "on interconnection complexity": 0.0010265264996608815, "8 proposed": 0.0007198227332232435, "s genetic algorithm": 0.0010265264996608815, "performed on the": 0.0004972563340505849, "cost tradeoff by": 0.0010265264996608815, "es which decompose": 0.0010265264996608815, "a series of": 0.00035921840119173973, "necessary which results": 0.0010265264996608815, "neural net": 0.0012680757373936392, "stay": 0.0003154992546841829, "interleave the solution": 0.0010265264996608815, "into a sequence": 0.0006290543927330173, "commutativity properties of": 0.0009410601106551883, "formulation by adding": 0.0009410601106551883, "available it alleviates": 0.0010265264996608815, "francisco ca": 0.0005367113193995478, "execute each": 0.0008409275477391776, "multiple implementation alternatives": 0.0010265264996608815, "possible execution": 0.0006804408695300561, "checkpoint and retries": 0.0010265264996608815, "portion": 0.0004352942194382364, "computing systems tecs": 0.0005984168209353781, "looping constructs in": 0.0010265264996608815, "and architectural": 0.0006420367454820583, "validation": 0.0005167409174987334, "multichip": 0.0015105484189921244, "assign and where": 0.0010265264996608815, "sequencer is a": 0.0010265264996608815, "trying to": 0.0003189306127638963, "based as": 0.000736324421504473, "binding insyn 87": 0.0010265264996608815, "low overhead while": 0.0009410601106551883, "also paid attention": 0.0010265264996608815, "the most": 0.0002004004086318569, "is achieved": 0.0002837301709680353, "delay they proposed": 0.0010265264996608815, "an algorithmic": 0.0005297721937428561, "system design": 0.0024654294638891327, "consists": -0.00028174589228940894, "hardware cost when": 0.0010265264996608815, "representation from": 0.0006804408695300561, "a possible approach": 0.0008910531095517444, "area or speed": 0.0010265264996608815, "al 80": 0.0009764140466129265, "segments": 0.0006760053488518122, "functional pipelining": 0.0008054278125478997, "behavior operates correctly": 0.0010265264996608815, "afap scheduling 5": 0.0010265264996608815, "of image and": 0.0016110541774962798, "binding and floorplan": 0.0010265264996608815, "allocation needs": 0.0009764140466129265, "well defined": 0.00034198926078360376, "compilers principles": 0.0011381114912308945, "an efficient": 0.00045983377847850284, "sorted into a": 0.0010265264996608815, "on interconnection": 0.0016818550954783552, "a ivey continuous": 0.0010265264996608815, "control steps are": 0.0010265264996608815, "proposed a method": 0.0013686651356827485, "connects": 0.00033257082687828386, "representation typically comes": 0.0010265264996608815, "vhdl language reference": 0.0008910531095517444, "overcomes": 0.00044963662730086577, "the new cathedral": 0.0009410601106551883, "use properties": 0.0016818550954783552, "be competitive": 0.0006922320800673615, "subset of operations": 0.0008910531095517444, "problems have": 0.00047783285018828016, "by applying": 0.0002486281874584, "before a timing": 0.0010265264996608815, "towards the digital": 0.0010265264996608815, "solution": -0.0006513487662913531, "vector": 7.50318788355051e-06, "power consumption design": 0.0009410601106551883, "reducing the search": 0.0008910531095517444, "of other": 0.0002373897928455762, "unifying": 0.0003875053476624036, "on future": 0.0006002989563149686, "allocation 7 applications": 0.0010265264996608815, "are taken from": 0.0005945939298027953, "force": 0.0003484148700697486, "39 proposed": 0.0008909432928017379, "vhdl": 0.0015415829857403772, "synthesis of partitioned": 0.0010265264996608815, "into deep submicron": 0.0009410601106551883, "a datapath synthesized": 0.0010265264996608815, "for dsp": 0.0006597627962328983, "the transitions of": 0.000656708513347662, "refinement 91 4": 0.0010265264996608815, "the controlling": 0.0007052619156505245, "the variable in": 0.0007008512712949511, "a datapath synthesizer": 0.0010265264996608815, "implemented": -2.040600899428726e-05, "activities of operations": 0.0010265264996608815, "even": -0.0002426744335958125, "control constructs dhodhi": 0.0010265264996608815, "complexities": 0.00033257082687828386, "system is capable": 0.0009410601106551883, "asic": 0.00219129420390074, "asia": 0.0011833412658711767, "hand allocating more": 0.0010265264996608815, "the area of": 0.0004360420605388922, "schedules are": 0.0005690557456154473, "is a specification": 0.0007554603981339264, "new": -0.004190753246193259, "net": 0.00035183381216889596, "the ilp formulation": 0.00241658126624442, "ever": 0.00015472090857873434, "scheduling they defined": 0.0010265264996608815, "6 advance": 0.0009764140466129265, "a module": 0.0010050622242804338, "g papakonstantinou p": 0.0010265264996608815, "original behavioral": 0.0008409275477391776, "first they used": 0.0010265264996608815, "in many": 0.0003979946771426283, "refinement": 0.0011155165868726696, "insyn can": 0.0009764140466129265, "techniques and tools": 0.0005738228126787148, "active": 0.00012880042263418198, "100": 6.889050818772488e-05, "101": 0.0003209657554810572, "crude estimation area": 0.0010265264996608815, "been rim and": 0.0010265264996608815, "high level": 0.016727918268250278, "has been": 0.0003881109729282764, "of each type": 0.0006290543927330173, "more influ ential": 0.0010265264996608815, "automation of the": 0.0008280296678200039, "wenrui": 0.0008053285608149918, "help reducing": 0.0008909432928017379, "be assigned": 0.0007662328963807261, "suitable": 7.27656224892005e-05, "emulation": 0.0009219079208065375, "are then combined": 0.0008280296678200039, "21 proposed an": 0.0010265264996608815, "repre sentation": 0.0006922320800673615, "unit specification is": 0.0010265264996608815, "mobility": 0.0003875053476624036, "the siemens": 0.0008909432928017379, "an attribute": 0.0005052852776186487, "applications with": 0.00044969204221672736, "18 proposed": 0.0006922320800673615, "mecha": 0.0005331284940004058, "busses": 0.0023345402086972253, "of data paths": 0.0010265264996608815, "parts of": 0.000752392889182197, "jinpyo": 0.0006921467772848516, "71 other commonly": 0.0010265264996608815, "steps within": 0.0008409275477391776, "software on": 0.0006922320800673615, "2001 las": 0.0007052619156505245, "capture the": 0.0006697962591197628, "se based synthesis": 0.0010265264996608815, "and chen": 0.0006804408695300561, "low power via": 0.0010265264996608815, "wiring area": 0.0008909432928017379, "pipelining 26 77": 0.0010265264996608815, "if synthesis algorithms": 0.0010265264996608815, "call": -7.486473731857624e-05, "described in": 0.00010104048113567273, "very fast": 0.0004629973621824251, "transformation for": 0.0005559353594425499, "time applications": 0.0004971950503022425, "type": -0.0003991571068070874, "performed in": 0.00027790253721030636, "timing is estimated": 0.0010265264996608815, "of different": 0.000702607175646897, "description language": 0.0022581142275156403, "hls a": 0.0009764140466129265, "is applicable only": 0.0007700080474004306, "obtained using any": 0.0010265264996608815, "oscar": 0.0016207874630832964, "specification by simulating": 0.0010265264996608815, "generates a circuit": 0.0010265264996608815, "of design": 0.00047783285018828016, "binding after": 0.0009764140466129265, "p 737 742": 0.0010265264996608815, "a proven technique": 0.0010265264996608815, "been spent": 0.000736324421504473, "iterative methods": 0.00044789805018826095, "they analyzed": 0.0008409275477391776, "multipliers and shifters": 0.0010265264996608815, "digital system allocation": 0.0010265264996608815, "acm transactions": 0.00064344188991809, "kumar": 0.0003387515189796483, "approach is the": 0.0015861508031120698, "impact of": 0.00058297850813555, "information on operation": 0.0010265264996608815, "storage units": 0.005345659756810428, "setup": 0.0002747817497715942, "the design since": 0.0008910531095517444, "impact on": 0.00030770780224735064, "in binding variables": 0.0010265264996608815, "another for": 0.0005559353594425499, "parts and solve": 0.0010265264996608815, "composed of": 0.00030210022843279067, "then describe some": 0.0009410601106551883, "a loop": 0.00036101641288462387, "construction and refinement": 0.0010265264996608815, "behaviors for": 0.0006804408695300561, "achieve a better": 0.0007306662459124517, "synthesis or": 0.0008054278125478997, "for datapath": 0.0015107345846833977, "give": -0.0001588712605459729, "complexities of": 0.0005025311121402169, "iterative": 0.0009576934425930501, "a self recovering": 0.002053052999321763, "important in": 0.0003628837785514469, "models for": 0.0002903558510298754, "important it": 0.0006696724184809267, "to minimize": 0.000713377694848869, "this operation can": 0.0006923174038785372, "sys tems": 0.00044095980939199585, "52 proposed taking": 0.0010265264996608815, "silicon or": 0.0009764140466129265, "each application": 0.0004756059007199775, "indicates those": 0.0007778820321854713, "karnik et al": 0.0010265264996608815, "independently by mapping": 0.0010265264996608815, "the description": 0.00032961991879646324, "algorithms architectural": 0.0009764140466129265, "faults": 0.0003209657554810572, "solved as finding": 0.0010265264996608815, "and layout has": 0.0010265264996608815, "problem which is": 0.0005479585993052664, "as during scheduling": 0.0010265264996608815, "is work": 0.0007052619156505245, "global priority function": 0.0010265264996608815, "replacing": 0.00013159940271044503, "of synthesis": 0.0007553672923416989, "look at logic": 0.002053052999321763, "as cathedral": 0.0009764140466129265, "between hls and": 0.0010265264996608815, "problems chaudhuri": 0.001952828093225853, "an important task": 0.0008910531095517444, "of research effort": 0.0008910531095517444, "operations a": 0.0005231936273913729, "design automation p": 0.0005675984535683507, "critical path delay": 0.0008280296678200039, "level design guidance": 0.0010265264996608815, "and data structures": 0.0006341160195496112, "modules later lee": 0.0010265264996608815, "such that it": 0.0005200921613676947, "the manipulation of": 0.0007100156134957532, "detecting a": 0.0005945206498015871, "search approaches to": 0.0010265264996608815, "scheduling fds": 0.0009764140466129265, "system design an": 0.002053052999321763, "al 38 measure": 0.0010265264996608815, "this more detailed": 0.0008910531095517444, "is an important": 0.00037677016270397644, "hardware elements": 0.0009764140466129265, "of matching each": 0.0010265264996608815, "embedded controllers based": 0.0010265264996608815, "functional storage and": 0.004106105998643526, "better utilization of": 0.0007700080474004306, "level of the": 0.000432829463679406, "approach to digital": 0.0017821062191034887, "operations": -0.0002057750532241112, "an operation must": 0.0009410601106551883, "test cost to": 0.0010265264996608815, "p 737": 0.0008909432928017379, "execution instances": 0.0008409275477391776, "steepest decent algorithm": 0.0009410601106551883, "step into": 0.0007198227332232435, "methods that": 0.00036864388181145305, "a software package": 0.0006843325678413742, "generation scheduling using": 0.0010265264996608815, "conditional resource": 0.0008409275477391776, "and floorplanning in": 0.0009410601106551883, "before": -0.000829341011695595, "algorithm 45": 0.0009764140466129265, "number of variables": 0.0005100750346085697, "subtasks a": 0.0008909432928017379, "maps the operations": 0.0010265264996608815, "neural network models": 0.0008555639165621071, "does not provide": 0.0004824655198035818, "better": -0.0003240847813486437, "are no": 0.0002075843259313801, "gebotys": 0.0006921467772848516, "masao aramoto kazutoshi": 0.0010265264996608815, "which is based": 0.0004921337246943918, "used to estimate": 0.0005505837390339388, "graph theoretical problem": 0.0010265264996608815, "pre chaining": 0.0009764140466129265, "combination": 6.313885601663571e-05, "weakness": 0.0003647320103916115, "ada as": 0.0009764140466129265, "2 advance": 0.0008909432928017379, "hls for low": 0.002053052999321763, "by nodes an": 0.0010265264996608815, "algorithms originally": 0.0008909432928017379, "more powerful it": 0.0010265264996608815, "cost by": 0.0006063570280783984, "unit is": 0.000999670374894965, "hardware cost": 0.0006127235786463329, "as late": 0.0005945206498015871, "grammar": 0.0003746120733643559, "of off": 0.0006265213392754975, "a fixed": 0.00040188672610198643, "constraint is": 0.00038982758759696873, "function is mobility": 0.0010265264996608815, "in the following": 0.0001831479189633092, "and hierarchical scheduling": 0.0010265264996608815, "ning high level": 0.0010265264996608815, "sequential operation": 0.0008409275477391776, "scheduled one": 0.0007778820321854713, "luca": 0.00046495768967623035, "of traditional": 0.0005331941987692005, "constraint in": 0.00048475528420781106, "existing designs a": 0.0010265264996608815, "units storage": 0.0017818865856034758, "on very": 0.0004235868204841485, "synthesizer must select": 0.0010265264996608815, "be performed on": 0.0005803717219028672, "the deep submicron": 0.0008910531095517444, "principles": 0.0004672746910593375, "units before scheduling": 0.0017821062191034887, "behavior in": 0.00039933271030995215, "e g one": 0.0006697549616115174, "cdfg is": 0.0008054278125478997, "selected functional units": 0.0010265264996608815, "modules possibly requiring": 0.0010265264996608815, "3 basic": 0.000578630871332004, "dissipation goodby et": 0.0010265264996608815, "mechatronic systems": 0.0008909432928017379, "synthesis an optimizer": 0.0010265264996608815, "and partial scan": 0.0010265264996608815, "description with hls": 0.0010265264996608815, "hardware at different": 0.0010265264996608815, "to optimize the": 0.0005120163085150923, "by taking": 0.00029320571697716725, "a behavioral": 0.0035671238988095226, "steps in both": 0.0010265264996608815, "aloqeely and": 0.0009764140466129265, "steps depending": 0.0008909432928017379, "allocation process": 0.0007778820321854713, "point for": 0.00035645620336189905, "recovering microar": 0.0009764140466129265, "from one": 0.00023698799985588052, "linear": -0.00021946510451733236, "executions of": 0.000471264470037823, "in handling": 0.0006420367454820583, "formal approach": 0.0006063570280783984, "constructs for example": 0.0009410601106551883, "allows for more": 0.0007424439286282551, "of loops": 0.00047783285018828016, "successful hls": 0.0009764140466129265, "structural description": 0.002333646096556414, "1 behavioral": 0.0008409275477391776, "constraints evaluated": 0.0009764140466129265, "in a simple": 0.0005309680539950243, "starts": 0.00010955731132665389, "bus structure raghunathan": 0.0010265264996608815, "signature": 0.0003141645312292756, "performance constrained low": 0.0017821062191034887, "set of": 0.00015055382443276277, "techniques 13 to": 0.0010265264996608815, "executions": 0.00028863616616729584, "requirement in many": 0.0010265264996608815, "synthesize": 0.000819035327219333, "memory modules and": 0.0008910531095517444, "a kountouris christophe": 0.0018821202213103766, "intermediate representation at": 0.0010265264996608815, "coactive scheduling and": 0.0010265264996608815, "understood design": 0.0009764140466129265, "to change": 0.0003259668545490441, "papakonstantinou p": 0.0009764140466129265, "operation binding in": 0.0010265264996608815, "the search space": 0.0010574338687413798, "group the variables": 0.0009410601106551883, "to fpga than": 0.0010265264996608815, "description high level": 0.0010265264996608815, "dsp applications with": 0.0010265264996608815, "for improved testability": 0.002053052999321763, "paulin and knight": 0.0008555639165621071, "the basic time": 0.0010265264996608815, "fpic programming bitstream": 0.0010265264996608815, "together as": 0.0005690557456154473, "practice the ilp": 0.0010265264996608815, "grammar driven": 0.0009764140466129265, "be synthesized for": 0.0009410601106551883, "of a": 0.0, "and schedules them": 0.0010265264996608815, "an optimal scheduling": 0.000786496815660843, "of the associativity": 0.0009410601106551883, "methodology using": 0.0007778820321854713, "will dominate": 0.0006597627962328983, "supply voltage": 0.0007198227332232435, "and checkpoint determination": 0.0010265264996608815, "level synthesis in": 0.0017821062191034887, "of testable": 0.0008909432928017379, "idle hardware": 0.0008909432928017379, "the left": 0.0005622771538138197, "problem the": 0.00024691343784839954, "control step due": 0.0010265264996608815, "units in": 0.0004998351874474825, "generated after the": 0.0008555639165621071, "will requires": 0.0008909432928017379, "to larger sized": 0.0010265264996608815, "each functional unit": 0.0007199114578298285, "structures": 0.00010067414565184977, "is fully synthesized": 0.0010265264996608815, "path based as": 0.0010265264996608815, "control synthesis method": 0.0008910531095517444, "topic over": 0.0009764140466129265, "the optimization objective": 0.0008555639165621071, "that data can": 0.0008055270887481399, "approach could be": 0.0006697549616115174, "scheduling of functional": 0.0010265264996608815, "synthesis with systemc": 0.0010265264996608815, "support multiple read": 0.0010265264996608815, "scheduling of operations": 0.0018821202213103766, "of parallelism hardware": 0.0010265264996608815, "logic of": 0.00047783285018828016, "graph a": 0.0004311991268020914, "alternating the": 0.0009764140466129265, "application in high": 0.0010265264996608815, "teach datapath design": 0.0010265264996608815, "designs or more": 0.0010265264996608815, "hardware resource and": 0.0010265264996608815, "seed": 0.0004265263860018244, "control the": 0.0003224053638806459, "applications hls today": 0.0010265264996608815, "seen": -1.6454885104685472e-05, "scheduling module and": 0.0010265264996608815, "problem in": 0.0012784199571468176, "testability hardware software": 0.0010265264996608815, "that wiring delay": 0.0010265264996608815, "estimated": 0.00030737684748174314, "next operation for": 0.0010265264996608815, "25 march 2001": 0.0010265264996608815, "and retries": 0.0009764140466129265, "and binding scheduling": 0.0010265264996608815, "results 6 advance": 0.0010265264996608815, "of higher": 0.00042657895272427967, "a probabilistic manner": 0.0008910531095517444, "and functional unit": 0.000786496815660843, "cycle second": 0.0009764140466129265, "high speed": 0.00040056987398695803, "alternatives among which": 0.0010265264996608815, "years comprehensive discussions": 0.0010265264996608815, "applications synthesis for": 0.0010265264996608815, "speed algorithms": 0.0008409275477391776, "71 other": 0.0009764140466129265, "describe allocation": 0.0009764140466129265, "scheduling algorithms to": 0.0008555639165621071, "is most suitable": 0.000786496815660843, "regular": 0.0005695753899922399, "in pipelined architectures": 0.0009410601106551883, "the concept": 0.0002707942540468597, "other cad areas": 0.0010265264996608815, "is partitioned": 0.00040824471374298116, "concurrently or in": 0.0008910531095517444, "targeted toward instruction": 0.0010265264996608815, "control control": 0.0008054278125478997, "the implementation of": 0.0003362259784196781, "oikonomakos i": 0.0009764140466129265, "integrated circuits vlsi": 0.0010265264996608815, "level transformations can": 0.0010265264996608815, "the explored": 0.0008909432928017379, "m": -0.0006047154235680125, "different functional and": 0.0010265264996608815, "allocates a": 0.0006340378686968196, "to pay": 0.0005025311121402169, "we are": 6.928503778658026e-05, "from the list": 0.0006241901309246173, "definitely": 0.0003875053476624036, "hls tools": 0.0009764140466129265, "urgency": 0.0007197340304834748, "is essential": 0.0007534474562527387, "sis a method": 0.0010265264996608815, "system allocation chooses": 0.0010265264996608815, "industry has started": 0.0010265264996608815, "in depth": 0.0004756059007199775, "the constraint on": 0.0006768301477444453, "by means": 0.00031091909335708605, "hierarchical approach in": 0.0009410601106551883, "g one subset": 0.0010265264996608815, "by taking the": 0.00045846510776445146, "nevada": 0.0005024691859403228, "synthesis introduction": 0.0008909432928017379, "remove the extraneous": 0.0010265264996608815, "multiport memory gives": 0.0010265264996608815, "integraty": 0.0008908335031168579, "precedence": 0.0003766773049928972, "asic based implementation": 0.0010265264996608815, "for vlsi design": 0.000786496815660843, "proposed for the": 0.0006023601336618099, "operations insyn": 0.0009764140466129265, "is a difficult": 0.0006449008300541625, "called design refinement": 0.0010265264996608815, "techniques in an": 0.0008280296678200039, "as soon as": 0.00038389312220038545, "compiler level": 0.0009764140466129265, "driven system": 0.0008054278125478997, "is fast": 0.0005109789861637645, "level partitioner a": 0.0010265264996608815, "system display applications": 0.0010265264996608815, "assignment and": 0.000513924325416283, "data flow graph": 0.004641425497991698, "partitioning in the": 0.0007554603981339264, "be scheduled into": 0.0009410601106551883, "the shelf instruction": 0.0010265264996608815, "the pattern": 0.0004069343751891157, "important task in": 0.0009410601106551883, "simpler flow": 0.0009764140466129265, "algorithm new": 0.0006804408695300561, "and binding all": 0.0010265264996608815, "access based": 0.0016108556250957994, "differs from": 0.0003231105737524227, "through switches between": 0.0010265264996608815, "the asics several": 0.0010265264996608815, "alus multipliers": 0.0009764140466129265, "during compilation": 0.000736324421504473, "low power incorporating": 0.0010265264996608815, "data flottes et": 0.0010265264996608815, "architecture": 0.0004956795733279639, "pipelining is": 0.0006597627962328983, "solve the register": 0.0009410601106551883, "dynamically re": 0.0008409275477391776, "lee and": 0.0006340378686968196, "example in 100": 0.0010265264996608815, "and test generation": 0.0007554603981339264, "reference": 8.702640321963007e-05, "layout every": 0.0009764140466129265, "we survey some": 0.0017821062191034887, "designs of": 0.0006922320800673615, "testing": 0.0006509803294808519, "the parallelism of": 0.0007700080474004306, "loop winding a": 0.0010265264996608815, "the cdfg such": 0.0010265264996608815, "loops self adjacent": 0.0010265264996608815, "are needed": 0.000556846320806571, "with respect": 0.00011130629813532514, "for mechatronic": 0.0009764140466129265, "microarchitectural": 0.0005836350521743063, "designs or": 0.0008909432928017379, "subject": 9.067733903065618e-05, "loops by": 0.0006194319820342735, "07": 0.0001742074350348743, "using an assignment": 0.0010265264996608815, "vlsi synthesis the": 0.0010265264996608815, "register is": 0.0005331941987692005, "register in": 0.0005559353594425499, "rtl and": 0.0007778820321854713, "simplest": 0.00019451070448726226, "hdl e": 0.0009764140466129265, "with a": 2.287902577458936e-05, "tolerance": 0.00022912108690564952, "controller delay": 0.0029292421398387793, "kernighan and": 0.0007778820321854713, "number of equations": 0.0007100156134957532, "a given": 0.00017488201098384882, "be transformed": 0.00040824471374298116, "a cost function": 0.0006241901309246173, "syntactic variances minimization": 0.0010265264996608815, "the compilation": 0.0005231936273913729, "continuous and": 0.0004650149928176743, "at the product": 0.0009410601106551883, "is most": 0.0003676668303504789, "schedules them independently": 0.0010265264996608815, "testability by enhancing": 0.0010265264996608815, "380": 0.00044963662730086577, "for different type": 0.0010265264996608815, "to storage elements": 0.0010265264996608815, "for selecting": 0.00044612849181993895, "of research": 0.00037262374026689557, "before the datapath": 0.0010265264996608815, "modeling": 8.66230244742634e-05, "taken although": 0.0008909432928017379, "lower bound performance": 0.0008910531095517444, "method tr compilers": 0.0010265264996608815, "estimated assuming that": 0.0009410601106551883, "the datapath for": 0.0008280296678200039, "description for": 0.000578630871332004, "of scheduling": 0.00046914745991746604, "impractical for large": 0.0008055270887481399, "p 380 412": 0.0009410601106551883, "the quality of": 0.0003586096832015968, "defined graph theoretical": 0.0010265264996608815, "therefore the": 0.000165344364328577, "they also paid": 0.0010265264996608815, "power design the": 0.0009410601106551883, "architecture called partitioned": 0.0010265264996608815, "functional units an": 0.0010265264996608815, "the assign": 0.000736324421504473, "and if": 0.00021911253638102655, "efficiency by means": 0.0010265264996608815, "typically comes from": 0.0010265264996608815, "height": 0.0016861125972202785, "incorporating testability considerations": 0.002053052999321763, "their functions furthermore": 0.0010265264996608815, "defined by its": 0.0006768301477444453, "path": 0.000566020319535496, "elimination and": 0.0005440534657849529, "this approach a": 0.0006697549616115174, "analyzing methods": 0.0008909432928017379, "basis": 4.36706863818955e-05, "to estimate": 0.00028105340001730673, "it allows": 0.0003436150984441393, "three": -0.0021398693589662564, "490 500 october": 0.0010265264996608815, "116": 0.00038977954969338313, "basic": -0.00034445254093862443, "in a hardware": 0.0008280296678200039, "datapath a by": 0.0010265264996608815, "a constructive approach": 0.0007554603981339264, "testing in": 0.0011381114912308945, "generation 48 4": 0.0010265264996608815, "and then solved": 0.0009410601106551883, "traditional hls": 0.001952828093225853, "using an": 0.00023941356009363475, "wang and": 0.0007052619156505245, "given behavior and": 0.0010265264996608815, "determines the tradeoff": 0.0010265264996608815, "issue has also": 0.0010265264996608815, "design technology is": 0.0010265264996608815, "seed p a": 0.0010265264996608815, "the parallelism": 0.0005440534657849529, "are well understood": 0.0007306662459124517, "pacific design automation": 0.0017726528064696356, "area efficiency and": 0.0010265264996608815, "level a correctness": 0.0010265264996608815, "loop unrolling in": 0.0008280296678200039, "techniques 61": 0.0009764140466129265, "idle functional units": 0.0009410601106551883, "near": 0.00022520169470633812, "same control steps": 0.0009410601106551883, "1 multiport": 0.0009764140466129265, "the register subset": 0.0010265264996608815, "input operands": 0.0016108556250957994, "successfully applied for": 0.0009410601106551883, "via pipelining and": 0.0010265264996608815, "critical path": 0.0013228794281759874, "scheduled dfg it": 0.0009410601106551883, "testing is": 0.0005297721937428561, "is": 0, "and cost": 0.0004800990887414482, "it": 0, "research in the": 0.000656708513347662, "partitioner a scheduling": 0.0010265264996608815, "high quality datapath": 0.0010265264996608815, "in": 0, "to synthesize": 0.0005478910668182925, "ic": 0.0012448413419543342, "module chosen": 0.0009764140466129265, "if": -0.0056372999257049425, "unit binding involves": 0.0010265264996608815, "are utilized": 0.0006922320800673615, "the operations appear": 0.0010265264996608815, "mahmut": 0.0005402624876944322, "at the high": 0.0006923174038785372, "make": -0.0001526607060969513, "verilog 90": 0.0009764140466129265, "ential there": 0.0009764140466129265, "the control flow": 0.0010907739232882466, "meeting most design": 0.0010265264996608815, "to optimize section": 0.0010265264996608815, "indispensable as": 0.0009764140466129265, "uses a global": 0.0008280296678200039, "grows": 0.00021375244059003158, "recovering microarchitectures design": 0.0010265264996608815, "is based on": 0.00019309431874797462, "asap and alap": 0.0026731593286552333, "and asap values": 0.0009410601106551883, "an additional": 0.00025211352066854494, "is the as": 0.0018821202213103766, "shorter design": 0.0008909432928017379, "kim": 0.0002789111989945489, "well understood and": 0.0007424439286282551, "before scheduling": 0.001410523831301049, "and interleave": 0.0008409275477391776, "states we call": 0.0009410601106551883, "costs they analyzed": 0.0010265264996608815, "densities of": 0.0006597627962328983, "roms": 0.0007197340304834748, "past few": 0.0012254471572926658, "programs": 5.7830827488528464e-05, "each application is": 0.0008280296678200039, "stimuli": 0.0005138609952467924, "operations into a": 0.0008555639165621071, "concept of": 0.0002630526969136057, "register in the": 0.0006923174038785372, "synthesis specification partitioning": 0.002053052999321763, "christophe wolinski hierarchical": 0.0010265264996608815, "control steps": 0.011989452566058914, "no improvement is": 0.000786496815660843, "gang wang wenrui": 0.0009410601106551883, "design space pruning": 0.0010265264996608815, "paradigm": 0.0004659879541002313, "left": -0.0001732090631363591, "combined by resolving": 0.0010265264996608815, "storage functional": 0.0009764140466129265, "control the datapath": 0.0010265264996608815, "estimation tools are": 0.0009410601106551883, "technique register": 0.0009764140466129265, "units and storage": 0.0010265264996608815, "with the edges": 0.0007008512712949511, "assigned": 0.00021247141386592652, "synthesis survey of": 0.0010265264996608815, "identify": 0.000215963561337212, "manner and reconstructing": 0.0010265264996608815, "human": 0.00020354556700685902, "integer": 0.0002043284551304584, "the re": 0.00044438269256434556, "also apply": 0.0005440534657849529, "yet": 4.256599718315433e-05, "as datapath": 0.0008909432928017379, "operation type": 0.0007052619156505245, "vhdl 37 or": 0.0010265264996608815, "turn defined": 0.0009764140466129265, "the well": 0.00029092147434722575, "including routing": 0.0009764140466129265, "into mainstream design": 0.0010265264996608815, "driven enviornment for": 0.0010265264996608815, "are several advantages": 0.0008055270887481399, "advance in": 0.002945297686017892, "save": 0.0002697718856529779, "module binding": 0.0009764140466129265, "selected set of": 0.0007008512712949511, "and storage": 0.000951211801439955, "better understood since": 0.0010265264996608815, "reuse": 0.0002639670371708568, "enviornment": 0.0008053285608149918, "proposed various neural": 0.0010265264996608815, "and performance there": 0.0010265264996608815, "ic design computing": 0.0010265264996608815, "the behavior into": 0.0010265264996608815, "this more": 0.0004998351874474825, "49 proposed an": 0.0010265264996608815, "an hdl": 0.0008409275477391776, "is placed": 0.00039568862702438174, "algorithms a method": 0.0009410601106551883, "although constructive algorithms": 0.0010265264996608815, "operations in the": 0.0014473965594107455, "tsanakas agenda": 0.0009764140466129265, "conditional branching and": 0.0009410601106551883, "programmable hardware such": 0.0010265264996608815, "a small customer": 0.0009410601106551883, "try to minimize": 0.0007199114578298285, "performing": 0.0003774670926432123, "manual": 0.0002538537838352106, "models of standard": 0.0010265264996608815, "interconnection costs to": 0.0010265264996608815, "entities for datapath": 0.0010265264996608815, "queue connecting one": 0.0010265264996608815, "in other cad": 0.0010265264996608815, "signal": 0.0006292937525615571, "on a": 3.1245150806071234e-05, "the operations in": 0.0006195083325805615, "dean": 0.00046095396040326874, "deal": 0.00019953719570087823, "integration for embedded": 0.0010265264996608815, "dead": 0.0003387515189796483, "3 new approaches": 0.0010265264996608815, "can the": 0.00047783285018828016, "flow for": 0.0012005979126299372, "flow graph cdfg": 0.0008555639165621071, "hashem hashemi": 0.0009764140466129265, "those taking advantage": 0.0010265264996608815, "gain a": 0.0005737520925884166, "separately": 0.00014410823675129047, "total": -0.0002635035255470726, "achatz 1": 0.0009764140466129265, "concurrency furthermore there": 0.0010265264996608815, "outlines the tasks": 0.0010265264996608815, "the storage requirements": 0.0006923174038785372, "unit is connected": 0.0009410601106551883, "required in": 0.00033036197442962915, "multiplexors": 0.0021592020914504243, "various stages": 0.0006127235786463329, "contention by": 0.0007198227332232435, "synthesis are": 0.0008054278125478997, "hls does": 0.0009764140466129265, "sis a": 0.000736324421504473, "product development": 0.0008054278125478997, "datapath synthesis and": 0.0010265264996608815, "hierarchical approach": 0.0006597627962328983, "schedules such that": 0.0010265264996608815, "predicting": 0.0002820836559996891, "unit of": 0.00040056987398695803, "pleted recently": 0.0009764140466129265, "well designed ilp": 0.0010265264996608815, "kazutoshi": 0.0008053285608149918, "it largely": 0.0009764140466129265, "transfer level they": 0.0010265264996608815, "syntactic variance in": 0.0010265264996608815, "need for design": 0.0009410601106551883, "in an": 0.00016964748600253228, "design methodology has": 0.0009410601106551883, "opera tions the": 0.000786496815660843, "estimated with": 0.0006696724184809267, "market race automation": 0.0010265264996608815, "to detect": 0.0002859063594916952, "has been successfully": 0.0012581087854660346, "20 as": 0.0006265213392754975, "that increments": 0.0008054278125478997, "conditional constructs for": 0.0010265264996608815, "each of them": 0.0004650723100853703, "requiring different number": 0.0010265264996608815, "templates for scheduling": 0.0010265264996608815, "surveyed advance": 0.0009764140466129265, "will be since": 0.0010265264996608815, "it may": 0.00017309709157150994, "scan registers they": 0.0010265264996608815, "and grainger": 0.0009764140466129265, "vlsi designs an": 0.0010265264996608815, "it cannot": 0.0003537908820103779, "chooses": 0.00022310331737453388, "intercon nects": 0.0008409275477391776, "and synthesize": 0.0007198227332232435, "flottes et al": 0.0010265264996608815, "been quite significant": 0.0010265264996608815, "27 30": 0.0010463872547827459, "initial": -5.6700372229948046e-05, "and floorplanning analyzing": 0.0010265264996608815, "use a": 0.00013996445952488092, "of the same": 0.0005054660046322692, "by relaxing": 0.0006696724184809267, "constraint driven": 0.000736324421504473, "resource sets concurrently": 0.0010265264996608815, "easy testability": 0.001952828093225853, "automatic mapping of": 0.0009410601106551883, "the design automation": 0.0010265264996608815, "binding to": 0.0006597627962328983, "al 10 performed": 0.0010265264996608815, "hidetoshi": 0.0008908335031168579, "february 2006": 0.0004920730722757703, "form": -0.00043601158163359094, "synthesis techniques that": 0.0010265264996608815, "same control step": 0.0008555639165621071, "1 integer": 0.0006804408695300561, "descrip": 0.0005944473878607613, "take into account": 0.0015718797682496076, "step assignments and": 0.0010265264996608815, "issues it is": 0.0009410601106551883, "stage approach for": 0.0009410601106551883, "perform average human": 0.0010265264996608815, "buses such": 0.0008909432928017379, "algorithmic hardware description": 0.0010265264996608815, "builds": 0.0002747817497715942, "module and register": 0.0010265264996608815, "stack or queue": 0.0008910531095517444, "a linear bit": 0.0010265264996608815, "mapped to memories": 0.0010265264996608815, "bounds": 0.0002571345129302625, "multiport memory can": 0.0010265264996608815, "sequencer based": 0.0029292421398387793, "exploration mecha et": 0.0010265264996608815, "papakonstantinou behavioral synthesis": 0.0010265264996608815, "rao and kurdahi": 0.0010265264996608815, "in the time": 0.0005025930536060298, "the new description": 0.0009410601106551883, "stages": 0.0001805481652954556, "moved around according": 0.0010265264996608815, "finite state": 0.001176423916633418, "synthesis of digital": 0.0016560593356400078, "bus contention": 0.0006505845768687031, "a conditional vector": 0.0010265264996608815, "to one": 0.00036408070668340144, "of the area": 0.0006290543927330173, "classic": 0.00033106714354458913, "into all the": 0.0010265264996608815, "the assign ment": 0.0009410601106551883, "by augmenting": 0.0005889972261660747, "testability how datapath": 0.0010265264996608815, "component in the": 0.0005803717219028672, "can be restructured": 0.0009410601106551883, "algorithmic and": 0.0013011691537374063, "data path tradeoff": 0.0010265264996608815, "search space": 0.0008922569836398779, "not as": 0.0003403821358146145, "constraint is violated": 0.0007700080474004306, "locality": 0.000500661077632403, "as the starting": 0.0006923174038785372, "cycle of the": 0.0006506647672516526, "method targeted towards": 0.0010265264996608815, "conjunction with exact": 0.0010265264996608815, "automation tools": 0.0016818550954783552, "found by taking": 0.0009410601106551883, "most straightforward": 0.0006340378686968196, "constructive or decomposition": 0.0010265264996608815, "synthesis a we": 0.0009410601106551883, "the verilog hardware": 0.0017111278331242142, "digital": 0.001446026306512138, "a logic level": 0.0009410601106551883, "can be explored": 0.000786496815660843, "their tool computes": 0.0010265264996608815, "in both asap": 0.0010265264996608815, "alleviates": 0.0005736813899275924, "scheduling no priority": 0.0010265264996608815, "a variety": 0.00024734042049374776, "more efficient": 0.0005818429486944515, "undecided for": 0.0009764140466129265, "figures of the": 0.0008555639165621071, "et al 80": 0.0010265264996608815, "proposed a performance": 0.0010265264996608815, "is needed between": 0.0009410601106551883, "fewer operations": 0.0007553672923416989, "be optimal we": 0.0009410601106551883, "transfers": 0.0012951175425473175, "a transformation based": 0.0008555639165621071, "processed for": 0.000736324421504473, "extend the previous": 0.0007554603981339264, "is proposed for": 0.0007100156134957532, "very small problems": 0.0008910531095517444, "binding all together": 0.0010265264996608815, "gates of": 0.0006597627962328983, "here in converting": 0.0010265264996608815, "time heijligers": 0.0009764140466129265, "represents the node": 0.0010265264996608815, "executing all operations": 0.0010265264996608815, "of automatic data": 0.0017821062191034887, "of behavioral": 0.001410523831301049, "length during allocation": 0.0010265264996608815, "a problem": 0.0007407403135451986, "space exploration using": 0.0008910531095517444, "an optimizer for": 0.0017821062191034887, "binding maps data": 0.0010265264996608815, "from a given": 0.0004972563340505849, "different architectural": 0.0007553672923416989, "try different architectural": 0.0010265264996608815, "tree height minimization": 0.0010265264996608815, "could be a": 0.0005706721063205304, "estimating switching": 0.0008909432928017379, "digital system": 0.0021157857469515733, "the time to": 0.00042265648586774717, "segment most data": 0.0010265264996608815, "with in": 0.00038982758759696873, "a specification": 0.0008655522402837122, "8 speculates on": 0.0010265264996608815, "june 2001": 0.0004920730722757703, "com pleted recently": 0.0010265264996608815, "although we have": 0.0005706721063205304, "extensive verification": 0.0009764140466129265, "technique": -0.00034698496493117077, "larger number": 0.0004392815082333302, "are another": 0.0007778820321854713, "0": -0.0007146243778191222, "finally": -0.00030123859983180196, "into a set": 0.000495525880039299, "tasks functional unit": 0.0010265264996608815, "custom computer": 0.0009764140466129265, "with one another": 0.0005984168209353781, "impact of register": 0.0017821062191034887, "and its design": 0.0009410601106551883, "processing and": 0.00039449570177243446, "iterative methods which": 0.0010265264996608815, "psga for performing": 0.0010265264996608815, "hardware the": 0.0006127235786463329, "and mowchenko": 0.0009764140466129265, "number of operations": 0.0015360489255452768, "operations of the": 0.0012299914450782197, "into mainstream": 0.0008409275477391776, "binding maps the": 0.0010265264996608815, "timing constraint": 0.0006922320800673615, "furthermore vlsi technology": 0.0010265264996608815, "jha": 0.0005331284940004058, "rapid design iterations": 0.0010265264996608815, "testability power efficiency": 0.0010265264996608815, "area estimation method": 0.0010265264996608815, "the desired": 0.00021947399451230834, "carrier reliability issue": 0.0010265264996608815, "bounds are found": 0.0010265264996608815, "give the": 0.00051135309688995, "apply the left": 0.0009410601106551883, "scheduling register": 0.0007778820321854713, "insyn integrated scheduling": 0.0010265264996608815, "work": -0.000869269965679659, "composed of three": 0.0007424439286282551, "are discussed first": 0.0010265264996608815, "by 4": 0.00041225532640727755, "converting an algorithm": 0.0010265264996608815, "dealing": 0.00021375244059003158, "by adding functional": 0.0010265264996608815, "and redundant": 0.0006340378686968196, "hls it specifies": 0.0010265264996608815, "level synthesis concurrent": 0.0010265264996608815, "industry has": 0.0008054278125478997, "with respect to": 0.00017710832711795847, "method is impractical": 0.0009410601106551883, "or for manufacturing": 0.0010265264996608815, "electronic design": 0.0013608817390601121, "memories a": 0.000736324421504473, "adds": 0.00019961912659290147, "an operation into": 0.0009410601106551883, "tseng and siewiorek": 0.0010265264996608815, "also have": 0.00030898380142511245, "a program": 0.0005496312298241279, "is the path": 0.0007100156134957532, "most traditional": 0.0008054278125478997, "has started looking": 0.0010265264996608815, "testability first they": 0.0010265264996608815, "to indicate their": 0.0008555639165621071, "template": 0.0003435727552403877, "international": 1.824968218343218e-05, "finally if synthesis": 0.0010265264996608815, "been developed to": 0.0005532646825751436, "faults in a": 0.0007700080474004306, "resource sharing a": 0.0009410601106551883, "more functional": 0.0008054278125478997, "simultaneously performing functional": 0.0010265264996608815, "synthesis to move": 0.0010265264996608815, "approach es": 0.0009764140466129265, "their application in": 0.0008555639165621071, "by a": 2.5743816457381657e-05, "slow": 0.00018290508557980214, "queue connecting": 0.0009764140466129265, "exclusive operations": 0.0008409275477391776, "manipulation activity": 0.0009764140466129265, "we can cope": 0.0010265264996608815, "usually includes a": 0.0010265264996608815, "time therefore it": 0.0010265264996608815, "partitioning problem": 0.0006696724184809267, "done such": 0.0007553672923416989, "behavioral description or": 0.0010265264996608815, "step": -0.0022484683532215514, "chitecture": 0.0005558668523126124, "can support multiple": 0.0008280296678200039, "pipelining 26": 0.0009764140466129265, "pipelining and module": 0.0010265264996608815, "for optimum scheduling": 0.0010265264996608815, "simultaneous": 0.0010445830880397944, "weights that reflect": 0.0010265264996608815, "methods ly": 0.0009764140466129265, "kawaguchi and": 0.0008909432928017379, "scheduling scheduling assigns": 0.0010265264996608815, "groups proposed various": 0.0010265264996608815, "incorporating test constraints": 0.0010265264996608815, "its capability": 0.0008409275477391776, "the schedules for": 0.0008280296678200039, "design iterations and": 0.0010265264996608815, "other commonly": 0.0008409275477391776, "designs in": 0.0005559353594425499, "singh and": 0.0008409275477391776, "second it": 0.00045522781284454433, "associate weights with": 0.0010265264996608815, "ly et": 0.0009764140466129265, "flexibility": 0.000220900201508367, "method to improve": 0.0016110541774962798, "a datapath can": 0.0010265264996608815, "gates of random": 0.0010265264996608815, "they used macro": 0.0010265264996608815, "81 proposed": 0.0009764140466129265, "comprehensively to": 0.0009764140466129265, "registers and": 0.00198878020120897, "controller delay a": 0.0010265264996608815, "synthesis with": 0.0007778820321854713, "france": 0.0002630202813009238, "parts a datapath": 0.0010265264996608815, "on three": 0.00044438269256434556, "entire design": 0.0008054278125478997, "sharing": 0.00061262482137597, "is mobility 70": 0.0010265264996608815, "power estimation": 0.0007052619156505245, "paris france": 0.0005200280632457612, "for digital design": 0.0009410601106551883, "original behavioral description": 0.0009410601106551883, "into which": 0.0005231936273913729, "effort": 0.00017534547064690953, "processing dsp applications": 0.0009410601106551883, "capturing": 0.0003039081351541402, "for synthesis high": 0.0010265264996608815, "the high level": 0.0009980211194281709, "for data routing": 0.0010265264996608815, "indicates": 3.743236865928812e-05, "gain a competitive": 0.0010265264996608815, "aramoto kazutoshi kobayashi": 0.0010265264996608815, "fpic programming": 0.0009764140466129265, "is a translation": 0.0008055270887481399, "example is urgency": 0.0010265264996608815, "from optimal": 0.0006922320800673615, "best matches": 0.000736324421504473, "between the functional": 0.0010265264996608815, "making": 2.9790543133447157e-05, "repre": 0.0005331284940004058, "a conditional": 0.0004756059007199775, "is obtained by": 0.00033315774702351677, "the synthesis of": 0.0024599828901564393, "power dissipation goodby": 0.0010265264996608815, "thus scheduling": 0.0009764140466129265, "usually corresponds to": 0.0008555639165621071, "this paper is": 0.00023331288217315818, "the controller s": 0.0008910531095517444, "own lower level": 0.0010265264996608815, "the design space": 0.0025364640781984447, "by incorporating": 0.0004946083992344144, "applied for the": 0.0006923174038785372, "loop constructs different": 0.0010265264996608815, "congrs": 0.0006062823075573783, "for hls 24": 0.0010265264996608815, "with reduced test": 0.0010265264996608815, "have to pay": 0.0008055270887481399, "synthesized asic with": 0.0010265264996608815, "description is used": 0.0010265264996608815, "is obtained": 0.00039734998273966495, "24 28": 0.0005601586506639426, "for each type": 0.0006023601336618099, "380 412 july": 0.0009410601106551883, "the probabilistic number": 0.0010265264996608815, "low power using": 0.0010265264996608815, "high coverage self": 0.0010265264996608815, "vhdl 37": 0.0009764140466129265, "to synthesize several": 0.0008910531095517444, "a lower": 0.00022800448328223202, "evaluating the": 0.00034945988323158324, "into an assembly": 0.0009410601106551883, "and hierarchical": 0.0005690557456154473, "well as packaging": 0.0010265264996608815, "inputs": 0.000161019930148515, "designer": 0.0002875240163311311, "subset of": 0.000497665933688175, "mav": 0.0008908335031168579, "may": -0.004237959101480879, "is used to": 0.00044142307618524944, "partitioning scheduling and": 0.0010265264996608815, "board in": 0.0007553672923416989, "performed earlier in": 0.0010265264996608815, "design levels to": 0.0010265264996608815, "domain specific a": 0.0009410601106551883, "designed": 0.0001424229540142245, "classes of scheduling": 0.0010265264996608815, "linear pipeline": 0.0009764140466129265, "loop constructs many": 0.0010265264996608815, "binding storage binding": 0.0010265264996608815, "synthesis com": 0.0009764140466129265, "for future use": 0.0007554603981339264, "or queue connecting": 0.0010265264996608815, "design principles": 0.0006063570280783984, "is another example": 0.0007554603981339264, "a single": 0.00019172884136115715, "variable to": 0.0004629973621824251, "possible approach": 0.0006265213392754975, "race automation": 0.0009764140466129265, "provide": -0.00026107920965889024, "become necessary 20": 0.0010265264996608815, "to the priority": 0.0008555639165621071, "jain": 0.00040688422924023225, "setup paths": 0.0009764140466129265, "because it": 0.00019296637363094087, "remove the": 0.00037672372812636934, "tion similar to": 0.0010265264996608815, "detailed design": 0.0006922320800673615, "to automating": 0.0008054278125478997, "started looking at": 0.0010265264996608815, "during compilation of": 0.0010265264996608815, "graph because finding": 0.0010265264996608815, "obtained by rescheduling": 0.0010265264996608815, "centralized storage units": 0.0010265264996608815, "differs": 0.0001895379388771281, "the height of": 0.0005287169343706899, "scheduling problem in": 0.002052997703524123, "the regularity": 0.0010400561264915225, "them using application": 0.0010265264996608815, "group": 0.00015178201016840387, "scheduling algorithm": 0.0027779841730945507, "number of array": 0.0007306662459124517, "delay therefore": 0.0015107345846833977, "an increment operation": 0.0010265264996608815, "be restructured": 0.0008409275477391776, "and types": 0.0010400561264915225, "main": -0.00019121106504129605, "37 or verilog": 0.0010265264996608815, "9 proposed": 0.0007553672923416989, "dsp oriented hls": 0.0010265264996608815, "layout we": 0.000736324421504473, "and logic": 0.001080658143367098, "subexpression": 0.0005024691859403228, "delay and a": 0.0007554603981339264, "constrained scheduling minimizes": 0.002053052999321763, "is very": 0.00016318117478958218, "method of automatic": 0.002053052999321763, "power efficiency": 0.0007778820321854713, "gate": 0.0010210205730128586, "multiplexors and": 0.0017818865856034758, "optimal allocation of": 0.0008280296678200039, "different approaches such": 0.0010265264996608815, "presence of transient": 0.0008910531095517444, "developments": 0.0007256781217908663, "in fewer control": 0.0010265264996608815, "graph into separate": 0.0010265264996608815, "most design": 0.0008909432928017379, "stages of hls": 0.0010265264996608815, "titioning": 0.0007552742094960622, "bounds on the": 0.0003809987000318398, "any backtracking the": 0.0010265264996608815, "simulation and": 0.00041090491064818877, "variation of": 0.00034860970609701267, "problem sequencer": 0.0009764140466129265, "design time is": 0.0010265264996608815, "scheduling and": 0.0050830418458097815, "switches to": 0.0006063570280783984, "are operation to": 0.0010265264996608815, "macro models operation": 0.0010265264996608815, "where lifetimes": 0.0009764140466129265, "testability using": 0.0017818865856034758, "for testability": 0.003599113666116218, "critical path so": 0.0008555639165621071, "its healthy": 0.0009764140466129265, "techniques are needed": 0.000786496815660843, "elements developed": 0.0009764140466129265, "fds constructive because": 0.0010265264996608815, "off between testability": 0.0010265264996608815, "schedules for the": 0.0007424439286282551, "sharing a hierarchical": 0.0009410601106551883, "transformations can": 0.0011779944523321493, "another rich source": 0.0010265264996608815, "identify specific syntactic": 0.0010265264996608815, "algorithms and architectures": 0.0005243312378680354, "number of": 0.0002695089308113593, "not impossible": 0.0006597627962328983, "spent on circuit": 0.0010265264996608815, "the one": 0.0001337356547092344, "of vlsi": 0.001407442379752398, "imperative": 0.0003766773049928972, "dominate": 0.00034856674741480726, "correct": 2.8703827194130948e-05, "hand on detecting": 0.0010265264996608815, "earlier": 2.5811225906217548e-05, "researchers call unit": 0.0010265264996608815, "as a translation": 0.0008280296678200039, "is well understood": 0.0006923174038785372, "priority function is": 0.0009410601106551883, "has been proposed": 0.0004809227502923095, "up design into": 0.0010265264996608815, "operation modeling": 0.0009764140466129265, "interconnection allocation which": 0.0010265264996608815, "genetic algorithm uses": 0.0010265264996608815, "of a non": 0.0004921337246943918, "so will the": 0.0008555639165621071, "some registers": 0.0008409275477391776, "functionality size delay": 0.0010265264996608815, "longer provides": 0.0009764140466129265, "advance": 0.0008924132694981355, "i panagopoulos i": 0.0010265264996608815, "methodology furthermore vlsi": 0.0010265264996608815, "language": 0.0006409032930640102, "germany j": 0.0008909432928017379, "vlsi signal": 0.0005052852776186487, "a randomized branch": 0.0010265264996608815, "description while the": 0.0009410601106551883, "and storage units": 0.0010265264996608815, "classic job": 0.0009764140466129265, "first": -0.0035138190095430595, "and the weighted": 0.0007008512712949511, "that is": 2.8164358867565137e-05, "economakos p": 0.0009764140466129265, "that it": 0.00013126144840759613, "3 proposed a": 0.0008555639165621071, "making it": 0.0004311991268020914, "to automating part": 0.0010265264996608815, "tasks each task": 0.0007700080474004306, "signals and nets": 0.0010265264996608815, "fast": 0.00016612552934330979, "of descriptions": 0.0007198227332232435, "for example many": 0.0007199114578298285, "synthesis compilers principles": 0.0010265264996608815, "scheduling overcomes": 0.0009764140466129265, "work in the": 0.0004764026513076787, "higher levels of": 0.0006195083325805615, "level transformation": 0.0009764140466129265, "v 7 n": 0.00047347522593044807, "designer more incentive": 0.0010265264996608815, "of interconnect": 0.0006922320800673615, "and buses can": 0.0010265264996608815, "presence of": 0.000627850477739514, "also been": 0.00031354041509745045, "between memory modules": 0.0010265264996608815, "this bounding": 0.0008909432928017379, "continuous": 0.00012013050967655236, "contains two": 0.00044095980939199585, "broadcast": 0.0002649195734370469, "totally ignores the": 0.0009410601106551883, "and hardware on": 0.0010265264996608815, "into an": 0.0008528138209010042, "resource binding": 0.0033637101909567103, "g economakos g": 0.0010265264996608815, "few years for": 0.0009410601106551883, "phideo a": 0.0009764140466129265, "11": -0.0006712543974475222, "10": -0.00039444708862372557, "13": -0.0002658779719202194, "12": -0.0002943248778312308, "15": -0.00023221221091788036, "14": -0.00025120410004811746, "17": -0.0001653239891758563, "16": -0.00018589180454025135, "19": -0.00014263127402230967, "18": -0.00012787419283916747, "cortadella 64 proposed": 0.0010265264996608815, "the integraty": 0.0009764140466129265, "the 43rd": 0.0006696724184809267, "method can be": 0.0004521789883672261, "single task": 0.0006804408695300561, "routing concurrent testing": 0.0010265264996608815, "example the": 0.0001306790857896343, "proven technique in": 0.0010265264996608815, "by letting variables": 0.0010265264996608815, "good use": 0.0007553672923416989, "flow approach to": 0.0009410601106551883, "parker apply": 0.0009764140466129265, "winding": 0.0007552742094960622, "kobayashi hidetoshi": 0.0009764140466129265, "expressing timing and": 0.0010265264996608815, "two techniques constructive": 0.0010265264996608815, "attention to design": 0.0010265264996608815, "allocation is": 0.001021957972327529, "power 74": 0.0009764140466129265, "p 414 january": 0.0010265264996608815, "coun t": 0.0009764140466129265, "10 performed an": 0.0010265264996608815, "applied by reallocating": 0.0010265264996608815, "efficient": -0.0005257523177955814, "next operation to": 0.002053052999321763, "to setup paths": 0.0010265264996608815, "into three": 0.00034776470757557563, "414 january": 0.0008409275477391776, "potential": 5.8208175346666e-05, "able to support": 0.0007424439286282551, "length during": 0.0008409275477391776, "in a behavioral": 0.0009410601106551883, "performance": -0.0008638542453488477, "conditional dependency graphs": 0.0010265264996608815, "modulus": 0.0008298942279695562, "switching": 0.0010673692646424057, "the design and": 0.00042363903135811425, "organized as follows": 0.0002621438329083703, "systems parallel computing": 0.0006843325678413742, "at the rtl": 0.0008910531095517444, "normal": 9.190276205118511e-05, "level synthesis behavioral": 0.0010265264996608815, "far from": 0.00037061925988615083, "paid": 0.0003766773049928972, "constant folding": 0.0007052619156505245, "registers and registers": 0.0008910531095517444, "optimizing asics": 0.0009764140466129265, "simulated annealing method": 0.0008555639165621071, "critical paths": 0.0012127140561567968, "into register files": 0.0010265264996608815, "values and": 0.0003148691473348574, "39 proposed an": 0.0010265264996608815, "have seen its": 0.0010265264996608815, "depending on the": 0.00027932927480136096, "evaluation of the": 0.00039856338935453424, "can trade off": 0.0008910531095517444, "and resource constraints": 0.0007199114578298285, "to exploit that": 0.0010265264996608815, "a new neural": 0.0010265264996608815, "constraints in the": 0.0015861508031120698, "problem constructive": 0.0009764140466129265, "graph theoretical methods": 0.0008555639165621071, "product development cycle": 0.0010265264996608815, "similar to fds": 0.0010265264996608815, "repeatedly": 0.00019704734506632182, "synthesis address generation": 0.0010265264996608815, "weights that": 0.0006696724184809267, "fixed number of": 0.0004720361211500515, "flow graph into": 0.0008555639165621071, "proposed an algorithm": 0.0015400160948008611, "the codesis": 0.0009764140466129265, "efficient microcode": 0.0009764140466129265, "rudnick and patel": 0.0010265264996608815, "al 39 proposed": 0.0010265264996608815, "the behavioral description": 0.005133383499372642, "code generation scheduling": 0.0010265264996608815, "5 3 new": 0.0010265264996608815, "an operation defines": 0.0010265264996608815, "builds the datapath": 0.0010265264996608815, "operations are taken": 0.0010265264996608815, "control steps for": 0.0037642404426207533, "semantic chaiyakul": 0.0009764140466129265, "a two stage": 0.001289801660108325, "backtracking the": 0.0008054278125478997, "or flow through": 0.0010265264996608815, "by uniformly": 0.0007553672923416989, "subsets represents the": 0.0010265264996608815, "minimization in pipelined": 0.0010265264996608815, "fang and wong": 0.0010265264996608815, "the 38th": 0.0005601586506639426, "wilson et": 0.0008054278125478997, "a variable": 0.00028867173877835913, "when all operations": 0.0009410601106551883, "get": -6.103131763955774e-05, "improvement and": 0.0006505845768687031, "objective binding assigns": 0.0010265264996608815, "delayed when resources": 0.0010265264996608815, "re configurable": 0.000736324421504473, "is made on": 0.0007554603981339264, "task a small": 0.0010265264996608815, "nearly": 0.00016423976292900854, "bruni alessandro": 0.0009764140466129265, "allocation is impossible": 0.0009410601106551883, "conjunction": 0.00019138743437541924, "hierarchical conditional dependency": 0.0010265264996608815, "a global selection": 0.0010265264996608815, "no priority is": 0.0010265264996608815, "technique for": 0.00023982131489466517, "22 2000 madrid": 0.0008280296678200039, "necessary 20": 0.0009764140466129265, "some techniques": 0.0006340378686968196, "on detecting": 0.0006804408695300561, "an optimization": 0.00040563685245786283, "or write accesses": 0.0009410601106551883, "complete the left": 0.0010265264996608815, "techniques is described": 0.0010265264996608815, "hierarchical rt level": 0.002053052999321763, "for scheduling the": 0.0008055270887481399, "style e g": 0.0009410601106551883, "of constraints in": 0.0007008512712949511, "it uses": 0.0003333698037574871, "ca usa": 0.00039810692426898146, "contains both": 0.0006063570280783984, "a fault": 0.000471264470037823, "relative": 7.145687942125609e-06, "for mechantronic": 0.0009764140466129265, "kazutoshi kobayashi": 0.0009764140466129265, "profiler scheduling using": 0.0010265264996608815, "26 77": 0.0009764140466129265, "synthesis are surveyed": 0.0010265264996608815, "synthesis system proceedings": 0.0010265264996608815, "a template": 0.0005231936273913729, "get a": 0.0002842712736336681, "the compilation of": 0.000786496815660843, "identify mutually exclusive": 0.0010265264996608815, "verification although": 0.0008909432928017379, "intermediate results are": 0.0008055270887481399, "global selection criteria": 0.0010265264996608815, "principles sequencer based": 0.0010265264996608815, "systems such": 0.0008384451179141782, "every aspect of": 0.0010265264996608815, "the latest control": 0.0010265264996608815, "across": 8.945619265347335e-05, "test vectors through": 0.0009410601106551883, "into a relative": 0.0010265264996608815, "august": 0.00011303825573687018, "a new look": 0.0016110541774962798, "overhead resulting": 0.0008409275477391776, "resources during": 0.0008054278125478997, "it is well": 0.00035150747549411265, "capability in handling": 0.0010265264996608815, "unit binding": 0.008018489635215642, "abstraction where functionality": 0.0010265264996608815, "algorithm allocates": 0.0015107345846833977, "usually includes": 0.0009764140466129265, "be far from": 0.0007700080474004306, "tasks as": 0.0005889972261660747, "although we": 0.00034198926078360376, "properties of hardware": 0.0009410601106551883, "approach the most": 0.0010265264996608815, "set processors memory": 0.0010265264996608815, "of vlsi design": 0.0009410601106551883, "successfully applied in": 0.0007700080474004306, "scheduling algorithm new": 0.0009410601106551883, "according": -0.00016585199586997555, "control steps needed": 0.0009410601106551883, "more domain specific": 0.0009410601106551883, "concentrate": 0.00022533511628393738, "generate a": 0.00029205920860678994, "3 hls for": 0.0010265264996608815, "they also proposed": 0.0010265264996608815, "mujumdar": 0.0008908335031168579, "is impractical for": 0.0007100156134957532, "there is": 2.6717658336777025e-05, "problems besides": 0.0009764140466129265, "quickly finally if": 0.0010265264996608815, "among": -0.00013987548182268876, "off 6 4": 0.0010265264996608815, "when vhdl is": 0.0010265264996608815, "is done such": 0.0008555639165621071, "datapath for future": 0.0010265264996608815, "according to their": 0.00047347522593044807, "cycles of a": 0.0007306662459124517, "level synthe": 0.0008909432928017379, "of hls during": 0.0010265264996608815, "linear bit": 0.0009764140466129265, "which progressively": 0.0008909432928017379, "breuer 27": 0.0009764140466129265, "synthesis has been": 0.0009410601106551883, "capable": 0.0009257363168042156, "for example": 0.0003302753150313044, "of good checkpoints": 0.0010265264996608815, "if correct saved": 0.0010265264996608815, "conceptualization": 0.0006921467772848516, "minimize syntactic variance": 0.0010265264996608815, "complicate task": 0.0009764140466129265, "scheduling the fds": 0.0010265264996608815, "based as fast": 0.0010265264996608815, "imperative language de": 0.0010265264996608815, "duality with": 0.0008909432928017379, "mabal 46": 0.0009764140466129265, "clock cycle": 0.000513924325416283, "the design behavior": 0.0010265264996608815, "on the selected": 0.0006768301477444453, "bit slice architectures": 0.0010265264996608815, "components and": 0.00039449570177243446, "proceedings of": 0.0009397137835808443, "kernighan": 0.0006193556503051256, "approach given": 0.000736324421504473, "synthesis is a": 0.0008910531095517444, "as we are": 0.0005770545764705953, "uses an encoding": 0.0010265264996608815, "and retries orailoglu": 0.0010265264996608815, "chaudhuri et al": 0.0009410601106551883, "optimality": 0.0002503305388162015, "step of hls": 0.002053052999321763, "synthe sis": 0.0008409275477391776, "those": -0.0005760238883721072, "are compared at": 0.0009410601106551883, "iterations and": 0.00045712689363370515, "and module selection": 0.0008555639165621071, "synthesis of the": 0.0007306662459124517, "as possible there": 0.0008910531095517444, "assignments and various": 0.0010265264996608815, "section we": 7.668547624495924e-05, "reached such": 0.0009764140466129265, "hsu rudnick and": 0.0010265264996608815, "principles and applications": 0.0008555639165621071, "profiler": 0.0011289179816427546, "spain g": 0.0009764140466129265, "decomposition approach where": 0.0010265264996608815, "hdl": 0.0017833421635822838, "and synthesize design": 0.0010265264996608815, "minimizing the overall": 0.0008910531095517444, "while ensuring that": 0.0007554603981339264, "trade off between": 0.00048560787319355066, "correctly moved": 0.0009764140466129265, "level hot carrier": 0.0010265264996608815, "and reliability": 0.0005231936273913729, "characteristics": 0.00024658360018389985, "can identify": 0.0005025311121402169, "given high level": 0.0009410601106551883, "1155 1178 august": 0.0010265264996608815, "microarchitectures": 0.0005944473878607613, "step directly": 0.0009764140466129265, "not used it": 0.0010265264996608815, "for many": 0.000255676548444975, "loop free": 0.0006420367454820583, "consumption at register": 0.0009410601106551883, "design this": 0.0006804408695300561, "logic components to": 0.0010265264996608815, "different": -0.0035284986753324346, "reliability in many": 0.0010265264996608815, "used internal representation": 0.0010265264996608815, "pay": 0.0003026754638275182, "the alap value": 0.0010265264996608815, "formulations": 0.00032520731110477616, "synthesis for testability": 0.0026731593286552333, "surveyed work": 0.0009764140466129265, "same": -0.003048226140303383, "configurable": 0.00043922737619288244, "unit allocation and": 0.0018821202213103766, "allocation process is": 0.0010265264996608815, "various binding": 0.0009764140466129265, "regularity and spatial": 0.0010265264996608815, "then solved": 0.0006597627962328983, "conditional behaviors": 0.0008909432928017379, "the number": 0.0004463638945455892, "in reduced": 0.0006265213392754975, "possible control": 0.001472648843008946, "extended": -4.441063647113768e-05, "dissipation of": 0.0006804408695300561, "system level synthesis": 0.0009410601106551883, "needed for executing": 0.0010265264996608815, "cad areas": 0.0009764140466129265, "section 4": 7.531249879435472e-05, "section 5": 0.00010655796305749606, "section 6": 0.00016453057268084052, "section 7": 0.0002597830264974574, "munch": 0.0008908335031168579, "section 2": 9.170952560514975e-05, "section 3": 6.94781815901328e-05, "alus multipliers and": 0.0010265264996608815, "climbing": 0.0004920124348053728, "partitioned busses simultaneous": 0.0010265264996608815, "path to": 0.0003864301473908244, "totally": 0.000289756655226553, "selection of good": 0.0010265264996608815, "level area estimation": 0.0010265264996608815, "phideo ctr": 0.0009764140466129265, "design consists": 0.0007553672923416989, "the structure": 0.0008222653447776143, "subsets e": 0.0008054278125478997, "largely": 0.0002520824530751169, "operation can": 0.001407442379752398, "macro": 0.0008298942279695562, "interconnection binding": 0.001952828093225853, "v 5": 0.0004221159227858436, "v 7": 0.00041090491064818877, "v 6": 0.00038868552914897225, "solve": 0.00012206263527911546, "step for": 0.00043437235466711093, "test generation costs": 0.0010265264996608815, "constructive scheduling they": 0.0010265264996608815, "resource utilization": 0.0006265213392754975, "and test": 0.0010308452953324179, "gates": 0.00034521757560634426, "processing dsp": 0.0008054278125478997, "or speed the": 0.0009410601106551883, "45 to": 0.0008054278125478997, "loop folding 23": 0.002053052999321763, "been developed unfortunately": 0.0010265264996608815, "matching tree": 0.0009764140466129265, "researchers have proposed": 0.0006393918163245107, "aspect": 0.00018892541212209193, "task in hls": 0.0010265264996608815, "processing chip the": 0.0010265264996608815, "in fpgas": 0.0008054278125478997, "testability by incorporating": 0.0010265264996608815, "such that the": 0.0004681995051743814, "of digital": 0.0014472181767931202, "heuristics various": 0.0009764140466129265, "complexity are very": 0.0010265264996608815, "and redundant operator": 0.0010265264996608815, "it does": 0.00017998549830830816, "neural network s": 0.0009410601106551883, "such a maturity": 0.0010265264996608815, "some hardware": 0.0008409275477391776, "extraneous syntactic": 0.0009764140466129265, "a loop breaking": 0.0009410601106551883, "steps for every": 0.0010265264996608815, "decision diagrams": 0.000578630871332004, "profile driven behavioral": 0.0018821202213103766, "4": 0, "extensive": 0.00019514163916748995, "more incentive to": 0.0010265264996608815, "hardware software": 0.001052880459325863, "proposed in": 0.0002579447334251676, "improved via better": 0.0010265264996608815, "and evaluation of": 0.0005479585993052664, "time heijligers et": 0.0010265264996608815, "the transitions": 0.00044789805018826095, "synthesis the": 0.0030317851403919923, "storage and": 0.00217994160534387, "is estimated assuming": 0.0010265264996608815, "techniques and": 0.0003546736108875864, "large scale": 0.0002831910049595006, "proposed a self": 0.0010265264996608815, "account with the": 0.0010265264996608815, "maps the": 0.00045151117157131454, "either": -0.00020554100454484175, "concurrency of": 0.0006922320800673615, "additional level of": 0.0008280296678200039, "algorithm achieves the": 0.000786496815660843, "specifies": 0.000404454712847143, "problems an hls": 0.0010265264996608815, "algorithms have been": 0.0004559139387362387, "if no": 0.00027946978915184637, "for transforming a": 0.0008055270887481399, "regularity and common": 0.0010265264996608815, "addition an hls": 0.0010265264996608815, "the scheduling allocation": 0.0010265264996608815, "10 performed": 0.0009764140466129265, "execute each operation": 0.0009410601106551883, "specified": 3.342151356724597e-05, "with hls": 0.0009764140466129265, "matching": 0.0013103511443333204, "compilation of a": 0.0010265264996608815, "which progressively construct": 0.0010265264996608815, "outs": 0.0005558668523126124, "asics several": 0.0009764140466129265, "exploiting the structure": 0.0016110541774962798, "dimension behavioral synthesis": 0.0010265264996608815, "self loops": 0.001253042678550995, "testability using transformations": 0.002053052999321763, "critical": 0.0005835864757901517, "decomposition": 0.0003877943749955451, "be restructured tree": 0.0010265264996608815, "expressing": 0.0002820836559996891, "for a control": 0.0008555639165621071, "scan cost they": 0.0010265264996608815, "generate resource": 0.0009764140466129265, "pruning and evaluation": 0.0010265264996608815, "path delay": 0.0006922320800673615, "cliques": 0.0009381792950758643, "interconnect power their": 0.0010265264996608815, "notable": 0.00035731218890956115, "detail that": 0.0007778820321854713, "the datapath to": 0.0008555639165621071, "problem into its": 0.0010265264996608815, "reached such a": 0.0010265264996608815, "reduced test": 0.0008909432928017379, "machine to": 0.000513924325416283, "paper is": 0.00011217792528934839, "of register transfer": 0.002566691749686321, "in automatic": 0.0012680757373936392, "design space by": 0.0008910531095517444, "local boolean": 0.0008909432928017379, "v 28": 0.0003555620252003735, "to the classic": 0.0008555639165621071, "while the": 0.00010892263527319818, "furthermore there exists": 0.0008910531095517444, "high level vlsi": 0.0017821062191034887, "a real": 0.0002512350593900016, "we can use": 0.00033114875753289055, "mixed": 0.0002298885569053957, "has been rim": 0.0010265264996608815, "and validation which": 0.0010265264996608815, "vlsi synthesis": 0.0016108556250957994, "bogliolo": 0.0007552742094960622, "steps for the": 0.000656708513347662, "this process usually": 0.0010265264996608815, "partial schedule": 0.0007052619156505245, "of operations in": 0.0006393918163245107, "algorithmic techniques": 0.0006922320800673615, "into each control": 0.0018821202213103766, "the industry has": 0.0010265264996608815, "in performing": 0.0005645285568789101, "user supplied profiling": 0.0010265264996608815, "be a simple": 0.0006506647672516526, "another example that": 0.0010265264996608815, "straightforward approach": 0.0005889972261660747, "45 to solve": 0.0010265264996608815, "partitioned busses": 0.001952828093225853, "paths for easy": 0.0010265264996608815, "different instances of": 0.0007424439286282551, "structure": -0.0008641752698167912, "like optimizations can": 0.0010265264996608815, "is easier": 0.0008562019807058798, "problem optimizations": 0.0009764140466129265, "tradeoffs": 0.0003182064554666979, "are not used": 0.0005588039606558711, "achieves the": 0.0004311991268020914, "programmable hardware": 0.000736324421504473, "sophisticated": 0.00017938019728764407, "partial scan design": 0.002053052999321763, "com plicate": 0.0009764140466129265, "several narrow application": 0.0010265264996608815, "be used in": 0.00029634365993662793, "solution may not": 0.0008910531095517444, "generated after": 0.0007052619156505245, "the designers": 0.0006265213392754975, "the probabilistic": 0.0004629973621824251, "structure of": 0.0008362777879978005, "description language data": 0.0010265264996608815, "add to": 0.00045522781284454433, "and chen 3": 0.0009410601106551883, "for the manipulation": 0.0008280296678200039, "steps for different": 0.002053052999321763, "area fang and": 0.0010265264996608815, "in the integration": 0.0007554603981339264, "embed": 0.0004017691221181663, "objective binding": 0.0009764140466129265, "have been active": 0.0009410601106551883, "data manipulation": 0.000736324421504473, "emulators take": 0.0009764140466129265, "datapath 6 2": 0.0010265264996608815, "deep": 0.000668181436551408, "general": -0.0004886896109740715, "grainger": 0.0008908335031168579, "lower bounds": 0.0010140166279721133, "large designs or": 0.0010265264996608815, "to form": 0.0003045659232014986, "exists tradeoff": 0.0009764140466129265, "allocating": 0.0007219438506828929, "rest of this": 0.00037266966948423406, "digital signal processing": 0.0006064317670193671, "that of": 0.00012928072274623483, "intervals and if": 0.0010265264996608815, "design must satisfy": 0.0010265264996608815, "99 have": 0.0009764140466129265, "is desirable that": 0.0006843325678413742, "a synchronous digital": 0.0010265264996608815, "t the ratio": 0.0009410601106551883, "as field": 0.0008909432928017379, "eliminate these": 0.0006922320800673615, "exists a performance": 0.0010265264996608815, "field": 0.0003905881976885111, "graph with": 0.0003628837785514469, "transformations testability can": 0.0010265264996608815, "cdfg such": 0.0009764140466129265, "11 and phideo": 0.0010265264996608815, "using behavioral tem": 0.0010265264996608815, "e it": 0.00032100531251279014, "connection first and": 0.0010265264996608815, "with user supplied": 0.0010265264996608815, "capable of": 0.0013395925182395256, "students": 0.00043922737619288244, "problems an": 0.0005440534657849529, "algorithms also": 0.0005737520925884166, "with a datapath": 0.0010265264996608815, "important": -0.0008710371751743716, "synthesized results": 0.0009764140466129265, "applications datapath": 0.0009764140466129265, "tackle": 0.00038090480016738336, "ansa": 0.0017816670062337158, "software package for": 0.0007199114578298285, "next operation": 0.002333646096556414, "necessary to": 0.00018591471454820554, "expression chain and": 0.0010265264996608815, "be carried out": 0.0004597598041584356, "a number": 0.00014045028830421554, "as finding": 0.0006505845768687031, "timing and": 0.0011779944523321493, "12 proposed a": 0.0008910531095517444, "requires": -0.0001147946030813239, "synthesis scheduling and": 0.0030795794989826445, "based scheduling algorithms": 0.0010265264996608815, "assigns operations of": 0.0010265264996608815, "synthesis in": 0.001253042678550995, "units as well": 0.0009410601106551883, "synthesis is": 0.0006696724184809267, "deep submicron": 0.001439645466446487, "synthesis it": 0.0008054278125478997, "model targeted": 0.0009764140466129265, "provides information": 0.0006002989563149686, "simple the solutions": 0.0010265264996608815, "starting": 1.3945051115229677e-05, "programmable interconnect": 0.0009764140466129265, "to another e": 0.0008555639165621071, "represent": -2.9790543133447154e-05, "allocation of": 0.0009220215402199964, "system architect": 0.0016818550954783552, "processes that": 0.00046914745991746604, "exploration for": 0.0006922320800673615, "environment for high": 0.0010265264996608815, "allocation on": 0.001439645466446487, "of the allocation": 0.0007306662459124517, "differs from a": 0.0008280296678200039, "in meeting most": 0.0010265264996608815, "new objective": 0.0007553672923416989, "for different instances": 0.0010265264996608815, "registers under area": 0.0010265264996608815, "cdfg we": 0.0008909432928017379, "edge by itself": 0.0010265264996608815, "extraneous syntactic constructs": 0.0010265264996608815, "approach in an": 0.0008555639165621071, "fully synthesized": 0.0008909432928017379, "supplied along with": 0.0008910531095517444, "operations possibly": 0.0009764140466129265, "is np": 0.00039810692426898146, "operations variables": 0.0008409275477391776, "can be correctly": 0.0007306662459124517, "to functional pipelining": 0.0010265264996608815, "level synthesis acm": 0.0008280296678200039, "define high": 0.0008054278125478997, "list according": 0.0008909432928017379, "surveyed work on": 0.0010265264996608815, "coun t the": 0.0010265264996608815, "correct saved": 0.0009764140466129265, "13 to": 0.00048240605893104, "synthesizer capable": 0.0009764140466129265, "is no": 9.170952560514975e-05, "capture and simulate": 0.0010265264996608815, "delay will": 0.0006696724184809267, "a real rt": 0.0010265264996608815, "the past few": 0.0013261215708547708, "controller issues traditionally": 0.0010265264996608815, "applications hls": 0.0009764140466129265, "problem genetic": 0.0009764140466129265, "quality datapath can": 0.0010265264996608815, "straightforward": 4.2198145601381305e-05, "shifters": 0.0006921467772848516, "to represent the": 0.0003693446820090767, "the mavs": 0.0009764140466129265, "g alus multipliers": 0.0010265264996608815, "problem into multiple": 0.0009410601106551883, "branching and": 0.0006505845768687031, "storages tradition ally": 0.0010265264996608815, "the latest possible": 0.0008910531095517444, "to solve": 0.0005788991208928226, "difference": -1.6813699069835758e-05, "and system": 0.0007220328257692477, "fast means": 0.0009764140466129265, "graph transformations": 0.0016108556250957994, "variables intelligently stay": 0.0010265264996608815, "theoretical problem and": 0.0010265264996608815, "the control unit": 0.0008055270887481399, "an integrated": 0.00041361967353078117, "for the next": 0.00042462897635427204, "applicable": 0.00025852958333036336, "of straight line": 0.001572993631321686, "bounds are": 0.00038421197680632644, "also proposed": 0.0005559353594425499, "minimize the": 0.001057900674328902, "problem this": 0.00045151117157131454, "that structure in": 0.0010265264996608815, "by 73 which": 0.0010265264996608815, "the operations variables": 0.0010265264996608815, "assignment problem in": 0.0008280296678200039, "gang": 0.00048708834447945017, "architecture her model": 0.0010265264996608815, "design high level": 0.002053052999321763, "variables kurdahi and": 0.0010265264996608815, "3 basic techniques": 0.0010265264996608815, "portable": 0.00030145308855948497, "clock length during": 0.0009410601106551883, "their synthesis results": 0.0010265264996608815, "and control signals": 0.0008910531095517444, "able to minimize": 0.0008280296678200039, "able to try": 0.0010265264996608815, "variable mav": 0.0009764140466129265, "further": -0.00016861070309515862, "performance cost tradeoff": 0.0010265264996608815, "requiring": 0.00013348275561485308, "1155 1178": 0.0009764140466129265, "adapting simulated evolution": 0.0010265264996608815, "unfortunately this approach": 0.0007554603981339264, "rim and": 0.0008909432928017379, "era wiring": 0.0009764140466129265, "formulation for design": 0.0010265264996608815, "schedule conditional constructs": 0.0010265264996608815, "been quite": 0.0007553672923416989, "synthesis enhancing high": 0.0010265264996608815, "design the": 0.0019905346213449073, "problem acm transactions": 0.0008910531095517444, "the area overhead": 0.0008555639165621071, "level vlsi": 0.0016818550954783552, "organized as": 0.0001996437284078624, "pfa technique": 0.0008909432928017379, "the same operation": 0.0007008512712949511, "describes the": 0.00024734042049374776, "type of": 0.00032636234957916435, "functional unit and": 0.001572993631321686, "showed how to": 0.0006290543927330173, "compilation": 0.0010596782937481875, "component": 7.868732275533811e-05, "matching algorithm is": 0.0007554603981339264, "applications of hls": 0.002053052999321763, "synthesis method for": 0.0008280296678200039, "dynamically re configurable": 0.0009410601106551883, "the functional": 0.0007662328963807261, "integrating program transformations": 0.002053052999321763, "search": 0.00015558257533869178, "in behavioral": 0.000736324421504473, "level optimizations for": 0.0010265264996608815, "segments each": 0.0006804408695300561, "with normal operations": 0.0010265264996608815, "for evaluating the": 0.0005872812720814885, "both resource": 0.0008054278125478997, "algorithm for high": 0.0008055270887481399, "a custom computer": 0.0010265264996608815, "level synthesis using": 0.0017821062191034887, "operations variables and": 0.0010265264996608815, "narrow": 0.00033106714354458913, "serious drawback the": 0.0010265264996608815, "trade off distinct": 0.0010265264996608815, "variety of modules": 0.0010265264996608815, "different subsets": 0.0006922320800673615, "data values": 0.001052880459325863, "palais": 0.0006062823075573783, "synchronous digital": 0.0016818550954783552, "mahmut kandemir": 0.0006597627962328983, "buses": 0.001327816371119783, "cycle their": 0.0008909432928017379, "use high": 0.000736324421504473, "formulations for both": 0.0009410601106551883, "many portable applications": 0.0010265264996608815, "does not": 3.57855582559768e-05, "for bit slice": 0.0010265264996608815, "exponentially with the": 0.0006290543927330173, "driven behavioral synthesis": 0.0018821202213103766, "performing all": 0.0008409275477391776, "validation time": 0.0008909432928017379, "and matrix": 0.0004971950503022425, "simplest constructive": 0.0009764140466129265, "distinct": 7.549905450861025e-05, "a much shorter": 0.0008280296678200039, "applications such": 0.0004069343751891157, "two": 0, "between segments since": 0.0010265264996608815, "insyn 87": 0.0009764140466129265, "satisfy design constraints": 0.0010265264996608815, "iteratively": 0.0002503305388162015, "achieving": 0.00020288526872871938, "respect to one": 0.0007306662459124517, "address generation": 0.001238863964068547, "vhdl is used": 0.0010265264996608815, "techniques for switching": 0.0018821202213103766, "tasks of": 0.0005331941987692005, "heuristics it": 0.0008054278125478997, "chips from": 0.0009764140466129265, "into account": 0.0018673199945839917, "constructs": 0.001556085635898098, "46 use a": 0.0010265264996608815, "because finding the": 0.0010265264996608815, "controlling": 0.0002758036743633127, "which decompose the": 0.0010265264996608815, "the minimal": 0.0006519337090980882, "capable of minimizing": 0.0010265264996608815, "pascal in its": 0.0010265264996608815, "their effectiveness": 0.0006002989563149686, "issues traditionally": 0.0009764140466129265, "genetic algorithms": 0.0016436732004548777, "designed ilp": 0.0009764140466129265, "algorithms similar to": 0.0008055270887481399, "methods ly and": 0.0010265264996608815, "the simplest": 0.00030149024077646296, "des": 0.00034521757560634426, "loop free design": 0.0010265264996608815, "933 934 february": 0.0010265264996608815, "since hls development": 0.0010265264996608815, "the optimization of": 0.0006341160195496112, "halts": 0.000432722789751204, "on the paradigm": 0.0008910531095517444, "level behavioral description": 0.0010265264996608815, "section 5 in": 0.0005803717219028672, "it totally": 0.0009764140466129265, "99 a conditional": 0.0010265264996608815, "module may execute": 0.0010265264996608815, "formulation achatz": 0.0009764140466129265, "earliest possible control": 0.0010265264996608815, "designs heuristic": 0.0009764140466129265, "share": 0.00013873707046584022, "proposed in the": 0.00048560787319355066, "of a given": 0.0003475270111536263, "minimum": 1.7146576012527716e-05, "scheduling by": 0.0006696724184809267, "critical path to": 0.0008055270887481399, "research topic": 0.0007198227332232435, "sum of": 0.00018986833876878892, "data manipulation activity": 0.0010265264996608815, "approaches which progressively": 0.0010265264996608815, "needs": 1.3945051115229677e-05, "units required in": 0.0010265264996608815, "allocation method for": 0.0008910531095517444, "for conditional": 0.001238863964068547, "structures 42": 0.0009764140466129265, "take layout": 0.0009764140466129265, "every control step": 0.0010265264996608815, "description several": 0.0009764140466129265, "maps": 0.00044881643486679394, "performed to remove": 0.0009410601106551883, "with an increment": 0.0009410601106551883, "wolinski hierarchical": 0.0009764140466129265, "sequence of": 0.0004054772691562262, "change the degree": 0.0010265264996608815, "68 since": 0.0009764140466129265, "form the core": 0.0008280296678200039, "each variable": 0.00040824471374298116, "zawada n l": 0.0010265264996608815, "30 in": 0.0005559353594425499, "behavioral transformations for": 0.0009410601106551883, "hidetoshi onodera": 0.0009764140466129265, "its input operands": 0.0010265264996608815, "proposed an iterative": 0.0008555639165621071, "par": 0.0006712543974475222, "and multiplexors": 0.0009764140466129265, "and memory units": 0.0010265264996608815, "economakos": 0.0017816670062337158, "approach an": 0.0006127235786463329, "the bus is": 0.0008055270887481399, "assigns operations in": 0.0010265264996608815, "pairwise exchange or": 0.0010265264996608815, "2 arrayed": 0.0009764140466129265, "all operations are": 0.0007700080474004306, "moving automation to": 0.0010265264996608815, "control step the": 0.0017821062191034887, "synthesis synthesis for": 0.0010265264996608815, "back to": 0.0002456392104541668, "problem of matching": 0.000786496815660843, "the overhead": 0.00032741680732259286, "al 12 proposed": 0.0009410601106551883, "hierarchical reduction approach": 0.0009410601106551883, "height of": 0.00045151117157131454, "techniques constructive approach": 0.0010265264996608815, "and maximizes the": 0.0009410601106551883, "some new objective": 0.0010265264996608815, "equivalent to the": 0.000330154879229045, "circuit testability by": 0.0010265264996608815, "for vlsi": 0.0005601586506639426, "tool is": 0.001066388397538401, "through": -0.00045185789974770295, "under area": 0.0008909432928017379, "ins and": 0.0007778820321854713, "with exact formulation": 0.0010265264996608815, "designs for automotive": 0.0010265264996608815, "for high": 0.00287656958775433, "24": -0.00013316277913259344, "25": -0.00015335205280384457, "26": -8.881621831671189e-05, "27": -8.285466374530304e-05, "20": -0.00044730077799063484, "21": -0.0002028979029454237, "22": -0.0002113792723091883, "23": -0.00023002807920576685, "7 8 p": 0.0008280296678200039, "lifetimes of": 0.0006922320800673615, "28": -5.958108626689431e-05, "29": 2.143159915202617e-06, "late": 0.0006103025912743068, "components cannot": 0.0008054278125478997, "and basic techniques": 0.0010265264996608815, "transitions of": 0.0004998351874474825, "chips of such": 0.0010265264996608815, "and undecided for": 0.0010265264996608815, "nevertheless the": 0.00044969204221672736, "proposed methods": 0.0006265213392754975, "multichip architec tures": 0.0010265264996608815, "good": -7.340343657813899e-05, "operations operations": 0.0007553672923416989, "description will requires": 0.0010265264996608815, "primary": 0.00014609213341313382, "follows section 2": 0.00037816503576156994, "addition it may": 0.0010265264996608815, "criteria to choose": 0.0009410601106551883, "including lowering supply": 0.0010265264996608815, "respectively while": 0.0006696724184809267, "a maturity level": 0.0010265264996608815, "level behavioral": 0.0008909432928017379, "designs can": 0.0007553672923416989, "computational intensive": 0.0008909432928017379, "a register": 0.0009382949198349321, "cost information of": 0.0009410601106551883, "to embed": 0.0005559353594425499, "another e g": 0.0008280296678200039, "checkpoint determination during": 0.0010265264996608815, "not be the": 0.0005100750346085697, "another": -0.0017326118331174262, "a commonly": 0.0005945206498015871, "synthesis for easy": 0.002053052999321763, "hard": 6.466582028463e-05, "the problems better": 0.0010265264996608815, "idea": -7.145687942125619e-06, "synthesis synthesis": 0.0008054278125478997, "the asap": 0.002333646096556414, "for embedded": 0.0004756059007199775, "international symposium": 0.00034443518156623365, "to group": 0.0004920730722757703, "chooses functional units": 0.0010265264996608815, "section 8": 0.00036669672848309466, "using properties": 0.0006922320800673615, "on asia": 0.001620987215050647, "display applications": 0.0009764140466129265, "mimola design": 0.0008409275477391776, "is spent on": 0.0007424439286282551, "and cortadella": 0.0009764140466129265, "estimation techniques are": 0.0008555639165621071, "abadi a procedure": 0.0010265264996608815, "a transformation": 0.001770640021631261, "synthesis objectives": 0.0009764140466129265, "multipliers and": 0.0006127235786463329, "moreover this": 0.0005052852776186487, "try to combine": 0.0009410601106551883, "provides a competitive": 0.0010265264996608815, "the controller": 0.00103387906776637, "the entire design": 0.0008555639165621071, "evaluation": 1.2512189675837685e-05, "shelf instruction": 0.0009764140466129265, "into registers and": 0.0009410601106551883, "programs hls is": 0.0010265264996608815, "the design flow": 0.0008555639165621071, "is spent": 0.0004971950503022425, "g replacing a": 0.0010265264996608815, "hls has been": 0.002053052999321763, "area cost": 0.0007778820321854713, "control steps a": 0.0010265264996608815, "both asap": 0.0009764140466129265, "carriers e g": 0.0010265264996608815, "the design tree": 0.0010265264996608815, "get mapped": 0.0009764140466129265, "busses and": 0.0008054278125478997, "algorithms incorporating testability": 0.0010265264996608815, "by constructive or": 0.0010265264996608815, "weights with the": 0.0009410601106551883, "distributed storage most": 0.0010265264996608815, "2002 apostolos": 0.0009764140466129265, "is a stack": 0.0008280296678200039, "structure scheduling allocation": 0.0010265264996608815, "be performed without": 0.0006923174038785372, "parts and": 0.000540329071683549, "account as early": 0.002053052999321763, "the dfg with": 0.0010265264996608815, "functionality size": 0.0008909432928017379, "rapid increasing": 0.0009764140466129265, "to available time": 0.0010265264996608815, "mistakenly": 0.0005644589908213773, "in order": 0.00024725705534527006, "needed raghunathan": 0.0009764140466129265, "instances": 0.00028526254804461934, "utilized": 0.0005728401363445052, "many portable": 0.0009764140466129265, "done": -0.00010060766634709505, "performed an": 0.0006340378686968196, "phase it": 0.0006340378686968196, "unit and interconnection": 0.0010265264996608815, "be generated": 0.0003189306127638963, "improve the parallelism": 0.0008910531095517444, "clock the": 0.0006505845768687031, "matrix computation": 0.0006597627962328983, "i poulakis": 0.0009764140466129265, "set and schedule": 0.0010265264996608815, "algorithms usually uses": 0.0010265264996608815, "26 1998": 0.0006002989563149686, "and mabal 46": 0.0010265264996608815, "construct": 1.786703685475135e-05, "stage objective": 0.0009764140466129265, "and olympus": 0.0009764140466129265, "integer linear": 0.0005690557456154473, "level synthe sis": 0.0009410601106551883, "allocation with the": 0.0008280296678200039, "its constituent": 0.0006194319820342735, "must begin its": 0.0010265264996608815, "contention by using": 0.0010265264996608815, "components data": 0.0008909432928017379, "fast as": 0.0004756059007199775, "in the presence": 0.0006642993546262789, "systems todaes": 0.001080658143367098, "20 as the": 0.0008280296678200039, "automotive applications": 0.0009764140466129265, "part": -0.00017477565126774994, "can be scheduled": 0.0012299914450782197, "estimating switching activity": 0.0009410601106551883, "also been dealt": 0.0010265264996608815, "decent algorithm": 0.0008909432928017379, "search approaches": 0.0009764140466129265, "b": 0, "the one that": 0.00046238875112683986, "system consists of": 0.0005588039606558711, "partitioning of functional": 0.0009410601106551883, "the deep": 0.0006597627962328983, "edge algorithm": 0.0031115281287418853, "simple the": 0.000540329071683549, "they analyzed the": 0.0010265264996608815, "busy and": 0.0006340378686968196, "fds constructive": 0.0009764140466129265, "as we": 0.00013302698135817377, "for example in": 0.0005934719966250773, "quite significant advance": 0.0010265264996608815, "and shifters storage": 0.0010265264996608815, "ahead scheme": 0.0009764140466129265, "together as a": 0.0007424439286282551, "interactive": 0.00020288526872871938, "achatz": 0.0008908335031168579, "get a datapath": 0.0010265264996608815, "cortadella": 0.0006505044062492492, "to estimate fu": 0.0010265264996608815, "they find": 0.0006804408695300561, "partially into": 0.0009764140466129265, "of asics fast": 0.0009410601106551883, "units storage binding": 0.0010265264996608815, "solutions to the": 0.00047061292659565527, "by relaxing either": 0.0010265264996608815, "paths": 0.0007428185314348151, "built": 0.0001117280147208843, "depending": 3.2330778122919414e-05, "refinement adds": 0.0009764140466129265, "compilation of": 0.0011381114912308945, "at various data": 0.0009410601106551883, "kawaguchi": 0.0008053285608149918, "with normal": 0.0005945206498015871, "the lower": 0.0002109989928513682, "using macro models": 0.0010265264996608815, "programming model": 0.0009892167984688288, "trade off 6": 0.0009410601106551883, "select the": 0.0003411833880769024, "reusable data values": 0.0010265264996608815, "south pacific design": 0.0017726528064696356, "most": -0.002371260632857538, "and unit": 0.001253042678550995, "significant": 5.0441097209507324e-05, "and neural networks": 0.0006923174038785372, "nearly loop": 0.0009764140466129265, "testing in high": 0.002053052999321763, "find can be": 0.0010265264996608815, "synthesizer capable of": 0.0010265264996608815, "e g alus": 0.0010265264996608815, "branching": 0.0003089457257872289, "17 proposed simultaneously": 0.0010265264996608815, "this architecture": 0.000513924325416283, "oscar power": 0.0009764140466129265, "they analyze": 0.0008054278125478997, "and register allocation": 0.0007100156134957532, "description for the": 0.0007700080474004306, "kl": 0.0004533003062955652, "try to": 0.0005376446231180128, "constructs and redundancies": 0.0010265264996608815, "description onto storage": 0.0010265264996608815, "hls are surveyed": 0.0010265264996608815, "onodera an": 0.0009764140466129265, "algorithmic level ic": 0.0009410601106551883, "is an np": 0.0006697549616115174, "scheduling first operations": 0.0010265264996608815, "central storage": 0.0009764140466129265, "ed using": 0.0008409275477391776, "entities for": 0.0007553672923416989, "synthesis path": 0.0009764140466129265, "minimizing": 0.0009629278444619149, "section 2 describes": 0.0005532646825751436, "design hsu": 0.0009764140466129265, "storage and interconnect": 0.0010265264996608815, "or decomposition": 0.0008054278125478997, "to test hardware": 0.0010265264996608815, "effectiveness recently": 0.0009764140466129265, "networks": 9.190276205118511e-05, "backtracking": 0.00038526900922553444, "93 is": 0.0007778820321854713, "resource binding algorithm": 0.0010265264996608815, "synthesis approach to": 0.002053052999321763, "either the precedence": 0.0010265264996608815, "on embedded": 0.00048475528420781106, "lowering supply voltage": 0.0010265264996608815, "distributed": -2.8703827194130934e-05, "europe p": 0.0009841461445515406, "of critical path": 0.0007700080474004306, "that uses": 0.00030088278040262825, "generated by a": 0.00048560787319355066, "assigned to that": 0.0007700080474004306, "8": -0.0018598307587049214, "98 5": 0.000736324421504473, "theoretical problem": 0.0008409275477391776, "design methodology furthermore": 0.0010265264996608815, "using reusable": 0.0009764140466129265, "and jain 84": 0.0010265264996608815, "under area performance": 0.0010265264996608815, "and retiming": 0.0007553672923416989, "constraints and showed": 0.0010265264996608815, "centralized storage": 0.0008909432928017379, "to the lack": 0.0005984168209353781, "since it can": 0.0005588039606558711, "computation patterns in": 0.0010265264996608815, "another it": 0.000736324421504473, "solving scheduling allocation": 0.0010265264996608815, "size delay": 0.0008909432928017379, "reduce the fan": 0.0010265264996608815, "scheduling first": 0.0009764140466129265, "500 october 2001": 0.0010265264996608815, "using the traditional": 0.000786496815660843, "remove": 0.00013348275561485308, "helping the designers": 0.0010265264996608815, "codesis high": 0.0009764140466129265, "common": -9.547293473194554e-05, "statistical design": 0.0008409275477391776, "a well": 0.0008463552631639673, "conditional vector is": 0.0010265264996608815, "easy testability a": 0.0010265264996608815, "emphasized on": 0.0009764140466129265, "resource sharing": 0.001253042678550995, "hardware description language": 0.0030800321896017223, "to capture the": 0.0009093139156223723, "be found": 0.0003173118837960208, "operations to": 0.0008036372753238648, "taken although the": 0.0010265264996608815, "in objective": 0.0007553672923416989, "the explored design": 0.0010265264996608815, "power design technology": 0.0010265264996608815, "specific unit": 0.0009764140466129265, "j ramanujam sandeep": 0.0010265264996608815, "synthesis exploiting": 0.0009764140466129265, "several compiler": 0.0007778820321854713, "based on very": 0.0010265264996608815, "is ordered according": 0.0010265264996608815, "microarchitecture synthesis system": 0.0010265264996608815, "that minimize the": 0.0006843325678413742, "fang": 0.00042958795797743245, "to another by": 0.000786496815660843, "interleave the": 0.0006922320800673615, "olympus 62": 0.0009764140466129265, "controller delay the": 0.0010265264996608815, "it also": 0.00024146253799932344, "bus ewering 16": 0.0010265264996608815, "it also takes": 0.0010265264996608815, "systems proceedings of": 0.0004509575351081138, "walker 9": 0.0009764140466129265, "their topological": 0.0008054278125478997, "scheduling a list": 0.0010265264996608815, "20 63": 0.0008409275477391776, "environment targeted towards": 0.0010265264996608815, "estimation for": 0.0005109789861637645, "schedules is obtained": 0.0010265264996608815, "implementation they emphasized": 0.0010265264996608815, "retiming hardware": 0.0009764140466129265, "schedule is": 0.00046914745991746604, "three tasks": 0.0013608817390601121, "specific transformations at": 0.0010265264996608815, "first created": 0.0007778820321854713, "of field programmable": 0.0009410601106551883, "estimation traditional": 0.0009764140466129265, "chosen 5 3": 0.0010265264996608815, "le palais": 0.0006922320800673615, "is violated": 0.0004610107701099982, "folding": 0.0019680497392214912, "power dissipation of": 0.000786496815660843, "possible afap": 0.0008909432928017379, "test hardware elements": 0.0010265264996608815, "can handle": 0.00042964090201957905, "annual": 0.00012649103641425587, "asics each": 0.0009764140466129265, "luca benini statistical": 0.0010265264996608815, "hls can be": 0.0010265264996608815, "more components allows": 0.0010265264996608815, "afap": 0.0008053285608149918, "operation concurrency furthermore": 0.0010265264996608815, "point": -0.0002231033173745339, "simple": -0.0009351176758525601, "descriptions flow": 0.0009764140466129265, "august 2002 apostolos": 0.0010265264996608815, "is taken": 0.00028867173877835913, "onto an asic": 0.0010265264996608815, "oscar optimum simultaneous": 0.0009410601106551883, "2 hls for": 0.0010265264996608815, "algorithm for reducing": 0.0008055270887481399, "some hardware specific": 0.0010265264996608815, "re programmable": 0.0008909432928017379, "level synthesis scheduling": 0.002566691749686321, "46 use": 0.0009764140466129265, "are then": 0.0005131598529254316, "for performing": 0.0004250743656445391, "synthesizer for instance": 0.0010265264996608815, "transformations": 0.0030649275705718977, "register transfer rt": 0.0009410601106551883, "rudnick and": 0.0009764140466129265, "g roms": 0.0009764140466129265, "new target architectures": 0.0009410601106551883, "to market race": 0.0010265264996608815, "tools optimizations": 0.0009764140466129265, "around according": 0.0009764140466129265, "in a": 3.751045266325875e-05, "or generated by": 0.0008280296678200039, "in c": 0.00023539050589143056, "meeting": 0.0006419315109621144, "synthesis algorithms are": 0.0010265264996608815, "the storage": 0.0008164894274859623, "allocates the": 0.0006804408695300561, "more accurate estimation": 0.0008555639165621071, "subtasks of": 0.0017818865856034758, "generation scheduling": 0.0009764140466129265, "nodes an edge": 0.0009410601106551883, "see more": 0.0006804408695300561, "program in c": 0.0009410601106551883, "understand": 0.0001491002593302116, "ratio of critical": 0.0009410601106551883, "as fast as": 0.0005505837390339388, "data flow": 0.003317794936303078, "directions of hls": 0.0010265264996608815, "alternatives quickly": 0.0009764140466129265, "extension to": 0.00034608998023739917, "design techniques": 0.001979288388698695, "a control": 0.0026154602552704003, "synthesizer consists": 0.0009764140466129265, "are moving": 0.0006597627962328983, "allocation and": 0.005917961566979077, "and performance level": 0.0010265264996608815, "effects of": 0.00028052368825937324, "digital systems": 0.001238863964068547, "in 6": 0.0002996753497829878, "test constraints during": 0.0010265264996608815, "overcomes this": 0.0006804408695300561, "as late as": 0.0006630607854273854, "be since hls": 0.0010265264996608815, "transitions of their": 0.0010265264996608815, "trade a functional": 0.0010265264996608815, "manner": 7.432541302857205e-05, "is another": 0.0007238938304640657, "alap schedules": 0.0008409275477391776, "parameters the": 0.0003657334725890183, "and floorplanning munch": 0.0010265264996608815, "vhdl language": 0.0008409275477391776, "critical paths in": 0.0008055270887481399, "for minimizing syntactic": 0.002053052999321763, "17 proposed": 0.0008409275477391776, "itself": -1.0722289216220556e-05, "a method to": 0.0010240326170301846, "be able to": 0.0002621438329083703, "of independent": 0.00039810692426898146, "of interconnection units": 0.0010265264996608815, "of a synchronous": 0.0007424439286282551, "storage binding and": 0.0010265264996608815, "account with": 0.0008409275477391776, "4 several": 0.0007198227332232435, "successfully applied": 0.0012127140561567968, "ordered according": 0.0006063570280783984, "carried out concurrently": 0.0010265264996608815, "the first step": 0.00038171650336264783, "height of a": 0.0007554603981339264, "space therefore the": 0.0010265264996608815, "digital system design": 0.0017821062191034887, "bisection problem": 0.0009764140466129265, "equations in": 0.00037161780585144447, "development": 0.00032408478134864375, "replacing a": 0.0006194319820342735, "assignment": 0.0007424788201087136, "scheduled in this": 0.0008555639165621071, "algorithms this": 0.0005052852776186487, "sys": 0.0002697718856529779, "real rt": 0.0009764140466129265, "tradeoff using mabal": 0.0010265264996608815, "proposed adapting": 0.0009764140466129265, "for resource allocation": 0.0007700080474004306, "al 57 proposed": 0.0010265264996608815, "global criterion based": 0.0008910531095517444, "problem sequencer based": 0.0010265264996608815, "simultaneously deals": 0.0009764140466129265, "resource constraints": 0.0010734226387990955, "multiple read": 0.0008409275477391776, "interconnection wires resulting": 0.0010265264996608815, "generation costs": 0.0009764140466129265, "task": 0.00026848558166508735, "provide any": 0.0005645285568789101, "registers in": 0.0005231936273913729, "spent": 0.00044768803590998946, "in datapath": 0.004882070233064633, "statements opera": 0.0009764140466129265, "new synthesis objectives": 0.0010265264996608815, "part or": 0.0005645285568789101, "constructive because": 0.0009764140466129265, "an optimization approach": 0.0008555639165621071, "gebotys 21": 0.0009764140466129265, "ever in": 0.0006194319820342735, "clique partitioning left": 0.0010265264996608815, "type required to": 0.0010265264996608815, "regularity are": 0.0008054278125478997, "matching to detect": 0.0010265264996608815, "units kim": 0.0009764140466129265, "between two nodes": 0.0005908842688232119, "synthesis environment": 0.0007052619156505245, "cell implementation they": 0.0010265264996608815, "thus the": 0.00034047094930893035, "package for synthesis": 0.0008910531095517444, "number of cliques": 0.0018821202213103766, "important to fpga": 0.0010265264996608815, "converting an": 0.0008054278125478997, "and fpics": 0.0009764140466129265, "letting": 0.0002717562742677247, "and karri 69": 0.0010265264996608815, "of carefully designed": 0.0010265264996608815, "level using bottom": 0.0010265264996608815, "control step a": 0.0010265264996608815, "a two": 0.0004804601680259569, "to blocks": 0.0007052619156505245, "there have been": 0.0010125582369672, "source": 4.6995385893912975e-05, "are closely interdependent": 0.0010265264996608815, "mavs": 0.0008908335031168579, "as fast": 0.0004650149928176743, "operations operations may": 0.0010265264996608815, "a partial schedule": 0.000786496815660843, "or a describe": 0.0010265264996608815, "subset can be": 0.001572993631321686, "code segment": 0.0006420367454820583, "criteria to": 0.0005837069815620527, "algorithm to search": 0.0008555639165621071, "space by repeatedly": 0.0010265264996608815, "refinement approach": 0.0008054278125478997, "a sequencer is": 0.0010265264996608815, "by using a": 0.000740006423392582, "specific syntactic": 0.0009764140466129265, "better quality of": 0.0009410601106551883, "hls extensive verification": 0.0010265264996608815, "follows": -0.0002592894829661377, "knight 58 applied": 0.0010265264996608815, "significant advance in": 0.0010265264996608815, "a fast approach": 0.0010265264996608815, "boolean": 0.0001583731662659916, "segments each functional": 0.0010265264996608815, "performing any": 0.0007553672923416989, "made the": 0.00043598832106877394, "kl 41 in": 0.0010265264996608815, "one of": 0.00018726406491085518, "of them": 0.00019017587508133934, "back": 3.706696263792379e-05, "during allocation": 0.0008909432928017379, "design then": 0.0007553672923416989, "and interconnect": 0.0013011691537374063, "layout into": 0.0008909432928017379, "is light the": 0.0010265264996608815, "scale": 6.773449871623592e-05, "preceding discussions only": 0.0010265264996608815, "affects": 0.0007132897863220854, "floorplanning in": 0.0008909432928017379, "asap scheduling first": 0.0010265264996608815, "integration": 0.00031885597244566625, "per": -2.500375993805776e-06, "reconstructing them using": 0.0010265264996608815, "of standard circuit": 0.0010265264996608815, "connecting": 0.00022912108690564952, "eliminate": 0.00014559457159259116, "steps the algorithm": 0.0008555639165621071, "exploration mecha": 0.0009764140466129265, "tool given": 0.0009764140466129265, "behavioral synthesis including": 0.0010265264996608815, "augmenting": 0.00037057358899768674, "of carefully": 0.0008054278125478997, "applying these tasks": 0.0010265264996608815, "system proceedings of": 0.0005706721063205304, "francisco ca usa": 0.0006393918163245107, "by rescheduling a": 0.0010265264996608815, "data routing there": 0.0010265264996608815, "solved with": 0.0005200280632457612, "uses the commutativity": 0.0010265264996608815, "allocation problems": 0.0007052619156505245, "consisting of": 0.0001996437284078624, "3 new": 0.0006922320800673615, "due to the": 0.00019667063651042922, "mutually exclusive": 0.0004971950503022425, "using mabal": 0.001952828093225853, "interconnection between": 0.0008409275477391776, "mujumdar et": 0.0009764140466129265, "variables are": 0.0006310762760074301, "optimize": 0.00044768803590998946, "interaction between hls": 0.0010265264996608815, "are made possible": 0.0009410601106551883, "consumption": 0.0013008292444191046, "constraint": 0.0004656627256693881, "storage functional unit": 0.0010265264996608815, "transformation transformations": 0.0008909432928017379, "folding and": 0.0008409275477391776, "steps a control": 0.0010265264996608815, "resulting solution may": 0.0010265264996608815, "extensions": 0.0002650786228880305, "units with": 0.0006340378686968196, "also proposed how": 0.0010265264996608815, "fpics many designs": 0.0010265264996608815, "is divided": 0.0003452601215239689, "and concurrency": 0.0005601586506639426, "hot carrier reliability": 0.002053052999321763, "on circuit and": 0.0010265264996608815, "neural networks": 0.00045522781284454433, "automation to": 0.0009764140466129265, "and fan": 0.0007052619156505245, "design process from": 0.0009410601106551883, "computation patterns": 0.0008409275477391776, "and intercon": 0.0009764140466129265, "phase": 0.0001628371915728383, "separate processes": 0.0007553672923416989, "component library may": 0.0010265264996608815, "multichip architecture": 0.0009764140466129265, "proposed an analytical": 0.0010265264996608815, "congrs de": 0.0006922320800673615, "different characteristics": 0.0006505845768687031, "performance level": 0.0007553672923416989, "operands from": 0.0007553672923416989, "resource delay": 0.0009764140466129265, "dsp processors": 0.0006804408695300561, "data transfer in": 0.0007306662459124517, "of assignment statements": 0.0008055270887481399, "performance there are": 0.0009410601106551883, "alap value for": 0.0010265264996608815, "period self": 0.0009764140466129265, "them separately and": 0.0010265264996608815, "therefore wiring delay": 0.0010265264996608815, "adjusting": 0.00035731218890956115, "and datapath": 0.001472648843008946, "level structural description": 0.0010265264996608815, "the sum": 0.00019643414635983115, "multiport memory a": 0.0010265264996608815, "read and": 0.0004069343751891157, "is transformed": 0.00046706467202917097, "two nodes in": 0.0006768301477444453, "the allocation problem": 0.0033121186712800157, "directed": 0.0002484038385656055, "storage elements from": 0.0010265264996608815, "behavioral synthesis for": 0.0032221083549925597, "tradition ally": 0.0008409275477391776, "architecture the model": 0.0010265264996608815, "cannot be performed": 0.0007100156134957532, "colony optimization": 0.0008409275477391776, "and wolf 35": 0.0010265264996608815, "register and": 0.001052880459325863, "are simple the": 0.0009410601106551883, "exploration": 0.0014601160928129969, "are local": 0.000513924325416283, "step for each": 0.0007700080474004306, "time taking": 0.0008909432928017379, "they are": 0.0001553380010580522, "approach is applicable": 0.000786496815660843, "exact formulation": 0.0008909432928017379, "representation in the": 0.0006923174038785372, "registers into": 0.0007778820321854713, "constant": -0.00013623901980653675, "both the register": 0.0009410601106551883, "local transformations": 0.000736324421504473, "optimizing": 0.0006166230136345252, "single": -0.0005243269538032498, "nodes indicates": 0.0009764140466129265, "synthesis of multichip": 0.0018821202213103766, "low power hls": 0.0010265264996608815, "a reliability simulation": 0.0010265264996608815, "a we": 0.00019932025005256105, "implementation of the": 0.0003052265209041662, "in helping the": 0.0010265264996608815, "cost as can": 0.0010265264996608815, "complexities of chips": 0.0010265264996608815, "functionality": 0.0004886896109740715, "be taken into": 0.0010619361079900486, "compiler like optimizations": 0.002053052999321763, "a wide": 0.00026258140344001594, "of the 43rd": 0.0007199114578298285, "incremental tree": 0.001952828093225853, "logic components": 0.0008909432928017379, "37 or": 0.0007553672923416989, "logic synthesis address": 0.0010265264996608815, "range of control": 0.0010265264996608815, "loops and": 0.0004610107701099982, "the inter": 0.0004235868204841485, "the datapath interconnection": 0.0010265264996608815, "more powerful": 0.0004018186376619324, "of other subset": 0.0010265264996608815, "61 exploit": 0.0009764140466129265, "for conditional branches": 0.0008055270887481399, "simultaneous schedul ing": 0.0010265264996608815, "subset thus": 0.0008909432928017379, "transformations such": 0.0006194319820342735, "different paths": 0.0005737520925884166, "2002": 0.00010902636677434327, "tradeoff": 0.0014544281225221133, "2000": 9.272212777923925e-05, "2001": 0.00023830689081895927, "2006": 7.267326780432952e-05, "and lin kl": 0.0010265264996608815, "2004": 4.145780301632057e-05, "too several groups": 0.0010265264996608815, "approaches to solve": 0.0009410601106551883, "description usually": 0.0008909432928017379, "into two": 0.0002086018881079295, "computational intensive dsp": 0.0010265264996608815, "decisions and evaluate": 0.0010265264996608815, "simulated evolution": 0.002672829878405214, "iterative redesign method": 0.0010265264996608815, "algorithm or": 0.0005478910668182925, "applications with various": 0.0009410601106551883, "into a well": 0.0008910531095517444, "the design representation": 0.0010265264996608815, "87 combines allocation": 0.0010265264996608815, "than asic": 0.0009764140466129265, "the power": 0.0002984777562017332, "of performance constrained": 0.0017111278331242142, "an hls": 0.0029292421398387793, "a resource sharing": 0.0008910531095517444, "datapath synthesis survey": 0.0010265264996608815, "disabling": 0.0005024691859403228, "registers and memory": 0.001572993631321686, "measure activities of": 0.0010265264996608815, "intensive": 0.00026781269146654025, "attention to": 0.0006270808301949009, "steps are needed": 0.0008910531095517444, "the interdependence": 0.0008054278125478997, "programming ilp": 0.000736324421504473, "a difficult and": 0.0009410601106551883, "cost tradeoff": 0.0008909432928017379, "syntactic variance": 0.0009764140466129265, "descrip tion": 0.0007198227332232435, "random": 4.477711494754866e-05, "inputs a": 0.0006127235786463329, "scheduling algorithms": 0.0019682922891030813, "arrays and": 0.000516939533883185, "5 1 behavioral": 0.0010265264996608815, "and intercon nects": 0.0010265264996608815, "have been developed": 0.0012132051827145275, "executing all": 0.0007553672923416989, "power profiler scheduling": 0.0010265264996608815, "of register": 0.0031991651926152028, "the force directed": 0.0009410601106551883, "g the variable": 0.0009410601106551883, "entire": 3.962829625723503e-05, "test constraints": 0.0009764140466129265, "knight": 0.0017210441697827774, "ential there are": 0.0010265264996608815, "hierarchical scheduling": 0.0008409275477391776, "tasks as the": 0.0010265264996608815, "conditional and loop": 0.0008280296678200039, "simulating the": 0.0004946083992344144, "extended 0": 0.0009764140466129265, "signal processing and": 0.0007554603981339264, "alleviates bus": 0.0009764140466129265, "help to": 0.00044789805018826095, "paths for": 0.0014334985505648405, "branches high level": 0.0010265264996608815, "for algorithmic level": 0.0009410601106551883, "to silicon": 0.0007778820321854713, "the operations": 0.0010886513356543406, "these loops": 0.0006420367454820583, "segment inter": 0.0009764140466129265, "existing designs": 0.0008409275477391776, "behavioral level in": 0.0010265264996608815, "standard circuit elements": 0.0010265264996608815, "algorithmic level": 0.0008054278125478997, "will significantly": 0.0008054278125478997, "are to": 0.00030770780224735064, "formulation operations": 0.0009764140466129265, "allocation since it": 0.0010265264996608815, "incentive to use": 0.0010265264996608815, "as for evaluating": 0.0010265264996608815, "flow to another": 0.0009410601106551883, "is becoming very": 0.0010265264996608815, "synthesis a module": 0.0010265264996608815, "silicon or a": 0.0010265264996608815, "construction and": 0.0004392815082333302, "to gain a": 0.0007100156134957532, "prepare to deal": 0.0010265264996608815, "in embedded system": 0.0008555639165621071, "the more domain": 0.0009410601106551883, "these constraints": 0.0004250743656445391, "is more influ": 0.0010265264996608815, "step is made": 0.0008910531095517444, "at various": 0.0009220215402199964, "adding new": 0.0005737520925884166, "years the rest": 0.0010265264996608815, "handling large": 0.0007553672923416989, "approaches proposed": 0.0007778820321854713, "exchange": 0.00047231644692565607, "space or in": 0.0009410601106551883, "since 1994 for": 0.0010265264996608815, "around time": 0.0008909432928017379, "well known problem": 0.0006923174038785372, "new look at": 0.0016110541774962798, "to date": 0.00037061925988615083, "objects": 0.00011260084735316906, "and nets to": 0.0010265264996608815, "the model": 0.00020792287155294468, "an assembly": 0.0007052619156505245, "39": 0.00012102996387699074, "38": 0.00010313828589024326, "resources resource delay": 0.0010265264996608815, "an approach for": 0.0006023601336618099, "level design automation": 0.0009410601106551883, "to very small": 0.0009410601106551883, "33": 6.047796572035736e-05, "32": 2.6895078991992356e-05, "31": 2.5811225906217548e-05, "30": -6.869033686285218e-05, "37": 9.976859785043911e-05, "36": 8.54155490523654e-05, "35": 8.421200470366367e-05, "34": 8.062420123422525e-05, "wide variety": 0.0004192225589570891, "there exists tradeoff": 0.0010265264996608815, "microarchitecture": 0.0007371969086920838, "that is capable": 0.0007199114578298285, "made possible through": 0.0010265264996608815, "two parts a": 0.0006768301477444453, "composed": 0.00017996331894930528, "datapath to perform": 0.0010265264996608815, "testability of a": 0.0010265264996608815, "of throughput": 0.0006696724184809267, "of given algorithms": 0.0010265264996608815, "nects": 0.0007552742094960622, "first step of": 0.0005428666638245658, "simplest constructive approach": 0.0010265264996608815, "exact solutions to": 0.0010265264996608815, "decrease": 0.00013633478263260472, "variables are another": 0.0010265264996608815, "placed into": 0.0005645285568789101, "to hls": 0.0009764140466129265, "be reduced without": 0.0008555639165621071, "registers the": 0.0005231936273913729, "the real world": 0.0005645981400857238, "scheduling minimizes the": 0.002053052999321763, "the hls more": 0.0010265264996608815, "when they": 0.0003189306127638963, "power dissipation": 0.0017669916784982238, "line code have": 0.0010265264996608815, "different approaches": 0.0004871483750863616, "network scheduler kawaguchi": 0.0010265264996608815, "propose a": 0.00028535935191312636, "sentation": 0.0005644589908213773, "and architectures several": 0.0010265264996608815, "set of assignment": 0.0008555639165621071, "power minimization": 0.001384464160134723, "up parts": 0.0008909432928017379, "only to very": 0.0010265264996608815, "techniques for scheduling": 0.0010265264996608815, "similar concept": 0.0008054278125478997, "hardware such as": 0.0008555639165621071, "transient": 0.00034194711792953305, "adding functional": 0.0008909432928017379, "long expression chain": 0.0010265264996608815, "clique partitioning": 0.004882070233064633, "integer programming architectural": 0.0010265264996608815, "via better": 0.0008909432928017379, "conflicts among": 0.0007052619156505245, "efficiency by": 0.0006420367454820583, "all operations given": 0.0010265264996608815, "ilp model targeted": 0.0010265264996608815, "been proposed however": 0.0009410601106551883, "combined simulated annealing": 0.0010265264996608815, "because it largely": 0.0010265264996608815, "is impossible": 0.0003520421747868478, "of hls finally": 0.0010265264996608815, "if fewer operations": 0.0010265264996608815, "differ in": 0.0003933133256174368, "the total execution": 0.0005332599197353992, "techniques based": 0.0005367113193995478, "scheduling they": 0.0025227826432175325, "used for automatic": 0.0009410601106551883, "time complexity moreover": 0.0010265264996608815, "technology provides densities": 0.0010265264996608815, "as units with": 0.0010265264996608815, "be found by": 0.0005081629304524006, "and each storage": 0.0010265264996608815, "kandemir a": 0.0008909432928017379, "the designers with": 0.0010265264996608815, "relevant properties operation": 0.0010265264996608815, "neural network": 0.0014838251977032433, "saved in": 0.0005331941987692005, "are to be": 0.000432829463679406, "synthesis technology": 0.0009764140466129265, "data transfer is": 0.0007700080474004306, "today is still": 0.0010265264996608815, "datapath synthesis of": 0.0010265264996608815, "represents the": 0.00019296637363094087, "graph segments the": 0.0010265264996608815, "other problems": 0.00048240605893104, "proposed ansa": 0.0009764140466129265, "binding functional unit": 0.0010265264996608815, "currently most hardware": 0.0010265264996608815, "the list one": 0.0010265264996608815, "minimize syntactic": 0.0008909432928017379, "level must": 0.0007553672923416989, "profile": 0.0006178914515744578, "sis": 0.0004265263860018244, "code have": 0.0008054278125478997, "cmu 89 has": 0.0010265264996608815, "specifications": 0.00023065954120783625, "proposed various": 0.0008409275477391776, "world high": 0.0009764140466129265, "equations in the": 0.0005770545764705953, "in hierarchical rt": 0.002053052999321763, "moving into": 0.0008409275477391776, "developed unfortunately this": 0.0010265264996608815, "matching data": 0.0008409275477391776, "efficiency and performance": 0.0009410601106551883, "million gate": 0.0008909432928017379, "the smaller its": 0.0010265264996608815, "m narasimhan j": 0.0009410601106551883, "flow graph can": 0.0008555639165621071, "allocation and scheduling": 0.0008280296678200039, "of the commonly": 0.0007700080474004306, "solve the problem": 0.000479398305856015, "estimation method": 0.0006597627962328983, "estimation tool": 0.0007553672923416989, "66 proposed an": 0.0010265264996608815, "mistakenly delayed when": 0.0010265264996608815, "driven enviornment": 0.0009764140466129265, "more exploration of": 0.0010265264996608815, "representation typically": 0.0009764140466129265, "addition to blocks": 0.0010265264996608815, "memory a multiport": 0.0010265264996608815, "based hardware": 0.0007778820321854713, "transformations are": 0.0014915851509067274, "approach has one": 0.0010265264996608815, "of assignment": 0.0006597627962328983, "delay they": 0.0009764140466129265, "years hls has": 0.0010265264996608815, "looping": 0.00043922737619288244, "can be far": 0.000786496815660843, "to pay attention": 0.0008555639165621071, "but more": 0.00044789805018826095, "that a larger": 0.0007424439286282551, "approaches 43": 0.0009764140466129265, "optimizer for hardware": 0.002053052999321763, "0 1": 0.0003400331954977845, "le": 0.0003182064554666979, "evolution to": 0.0016818550954783552, "methodology using unifunctional": 0.0010265264996608815, "a weighted bipartite": 0.000786496815660843, "microarchitectural synthesis": 0.0008054278125478997, "improvement is attainable": 0.0010265264996608815, "with systemc proceedings": 0.0010265264996608815, "the rt level": 0.0008910531095517444, "in binding": 0.0008409275477391776, "lp": 0.00035374728485917516, "three interdependent tasks": 0.0010265264996608815, "of a transformation": 0.0007424439286282551, "of exploiting": 0.0005837069815620527, "consumption at the": 0.0008280296678200039, "can trade a": 0.0010265264996608815, "the commutativity and": 0.0008910531095517444, "as finding the": 0.0008055270887481399, "placed into the": 0.0007554603981339264, "13th international symposium": 0.000786496815660843, "e g vhdl": 0.0010265264996608815, "different characteristics e": 0.0010265264996608815, "systems tecs v": 0.0005984168209353781, "february": 0.00024296162526747143, "identified": 0.00011923401432676595, "some regular iterative": 0.0010265264996608815, "scheduling a datapath": 0.0010265264996608815, "binding for": 0.002879290932892974, "a great deal": 0.0005025930536060298, "scheduling allocation": 0.004027139062739499, "fds 72": 0.0009764140466129265, "constraints": 0.0005013227035086896, "timing are no": 0.0010265264996608815, "design automation on": 0.0010265264996608815, "three years the": 0.0009410601106551883, "tools r extended": 0.0010265264996608815, "matching algorithm tseng": 0.0010265264996608815, "common subexpression elimination": 0.000786496815660843, "are able to": 0.0007076689798181208, "synthesis the ibm": 0.0010265264996608815, "for obtaining a": 0.0006341160195496112, "operations scheduled": 0.0008909432928017379, "design scheduling": 0.0008054278125478997, "allocation can be": 0.000786496815660843, "not take into": 0.0005479585993052664, "predicting the": 0.0004610107701099982, "the hot": 0.0006420367454820583, "schedule that minimize": 0.0010265264996608815, "414": 0.0005402624876944322, "we then": 0.00019110148045491335, "segments the": 0.0006002989563149686, "algorithm equalizes the": 0.0010265264996608815, "taken into account": 0.000914366477244887, "structural description with": 0.0010265264996608815, "for synthesis of": 0.0007199114578298285, "of several narrow": 0.0010265264996608815, "created which": 0.0008054278125478997, "also takes partially": 0.0010265264996608815, "the finite state": 0.001313417026695324, "hls for": 0.003905656186451706, "are trying": 0.000516939533883185, "approaches": 0.00010364450754080145, "overhead resulting from": 0.0008910531095517444, "state free": 0.0007778820321854713, "achieved by reallocation": 0.0010265264996608815, "like optimizations": 0.001952828093225853, "the graph formulation": 0.0010265264996608815, "with an": 0.00023403978379857245, "interaction": 0.0004751194987979748, "some registers or": 0.0010265264996608815, "completion time": 0.0005264402296629314, "generation 48": 0.0009764140466129265, "a by": 0.000358262173067567, "the minimal number": 0.001289801660108325, "height minimization": 0.0009764140466129265, "synthesis of performance": 0.0017111278331242142, "principles sequencer": 0.0009764140466129265, "choose the next": 0.0016110541774962798, "sized problems": 0.0007198227332232435, "step usually corresponds": 0.0010265264996608815, "unrolling": 0.0004265263860018244, "south": 0.0009117244054624206, "the objective of": 0.0004888292215128859, "design the olympus": 0.0010265264996608815, "more capability in": 0.0010265264996608815, "various levels": 0.0006194319820342735, "have surveyed": 0.0009764140466129265, "6 we survey": 0.0008910531095517444, "profiling stimuli": 0.0009764140466129265, "the scheduling problem": 0.00479032797488962, "long expression": 0.0008909432928017379, "reached": 0.00013873707046584022, "synthesizing": 0.0004149471139847781, "even finds": 0.0009764140466129265, "test data": 0.0005081003025339321, "code a realistic": 0.0010265264996608815, "procedure for partitioning": 0.0008555639165621071, "critical applications fault": 0.0010265264996608815, "of their input": 0.0008055270887481399, "in the datapath": 0.0015400160948008611, "intermediate": 0.0005472533957674572, "ready operations": 0.0008409275477391776, "allocation can minimize": 0.0010265264996608815, "programmable": 0.0015150981089557625, "algorithm or a": 0.0009410601106551883, "than area or": 0.0010265264996608815, "which is": 8.019553648830906e-05, "equally if": 0.0009764140466129265, "consumption at": 0.001472648843008946, "results are": 0.0001680800203438348, "selection criteria used": 0.0010265264996608815, "simpler flow graph": 0.0010265264996608815, "application specific dsp": 0.0009410601106551883, "task a": 0.0005478910668182925, "they are not": 0.00038835485475545103, "descriptions incorporating": 0.0009764140466129265, "scheduled the": 0.000578630871332004, "observed": 5.444642665176084e-05, "several standard compiler": 0.0010265264996608815, "setup paths for": 0.0010265264996608815, "bus ewering": 0.0009764140466129265, "microoperations for the": 0.0010265264996608815, "broadcast or selectively": 0.0010265264996608815, "based synthesis of": 0.002053052999321763, "thread integration": 0.0008909432928017379, "types of entities": 0.0010265264996608815, "ordered according to": 0.000656708513347662, "resolving conflicts": 0.0007553672923416989, "a datapath a": 0.0010265264996608815, "include loop folding": 0.0010265264996608815, "description or generated": 0.0010265264996608815, "the conference": 0.0007640595068241565, "new cathedral environment": 0.0009410601106551883, "g replacing": 0.0008909432928017379, "represented by": 0.00019739119406000298, "and time": 0.0003224053638806459, "representation to": 0.0005081003025339321, "level synthesis high": 0.0009410601106551883, "therefore they are": 0.0007554603981339264, "spent on simulation": 0.0010265264996608815, "guidance in": 0.0007198227332232435, "and high": 0.0008036372753238648, "have": 0, "power vlsi designs": 0.0017821062191034887, "programmability": 0.0006062823075573783, "hls provides": 0.0009764140466129265, "hardware elements when": 0.0010265264996608815, "the graph because": 0.0009410601106551883, "selectively slowing": 0.0009764140466129265, "internal representation to": 0.0008910531095517444, "steps form": 0.0009764140466129265, "appear in the": 0.0003977498399602089, "and alap": 0.0025227826432175325, "several approaches": 0.0010400561264915225, "mecha et": 0.0009764140466129265, "available it": 0.000578630871332004, "without exact": 0.0008409275477391776, "allocation approach that": 0.0010265264996608815, "gradually by": 0.0009764140466129265, "has been targeted": 0.0009410601106551883, "testability as": 0.0008909432928017379, "operations using otherwise": 0.0010265264996608815, "control steps depending": 0.0010265264996608815, "design flow will": 0.0010265264996608815, "testability at": 0.0009764140466129265, "flow graph several": 0.0010265264996608815, "years comprehensive": 0.0009764140466129265, "of switches": 0.0007052619156505245, "with weights that": 0.0008910531095517444, "pipelining address generation": 0.0010265264996608815, "hardware thus": 0.0008909432928017379, "elimination constant": 0.0008909432928017379, "heterogeneous processor": 0.0008054278125478997, "as a": 2.5194342111706056e-05, "complexity moreover": 0.0009764140466129265, "it can associate": 0.0010265264996608815, "cathedral environment": 0.0008909432928017379, "designs an": 0.0008409275477391776, "for transporting": 0.0008409275477391776, "software on the": 0.000786496815660843, "classic job assignment": 0.0010265264996608815, "unit synthesis proceedings": 0.0010265264996608815, "to higher levels": 0.0008280296678200039, "graphs": 0.00020205606011949442, "program for": 0.0007576424176840037, "the as": 0.0012680757373936392, "commonly used transformations": 0.0010265264996608815, "may out perform": 0.0010265264996608815, "algorithm has": 0.0003182456724318774, "techniques in": 0.0016939663399801862, "locality and": 0.0004871483750863616, "selection": 0.000505272028221982, "at the": 0.00029807073697339756, "hls more flexibility": 0.0010265264996608815, "must satisfy design": 0.0010265264996608815, "parameterized architecture": 0.0009764140466129265, "emulation provides a": 0.0010265264996608815, "the presence of": 0.0008235308273901644, "specific re search": 0.0010265264996608815, "and wong 17": 0.0010265264996608815, "assignment exchange": 0.0009764140466129265, "application specific": 0.00190242360287991, "knowledge": 3.8895643834672946e-05, "chop a constraint": 0.0009410601106551883, "represented by nodes": 0.0008555639165621071, "not more important": 0.0010265264996608815, "in the implementation": 0.0005139876711977963, "the design implementation": 0.0008055270887481399, "to try": 0.00041361967353078117, "constraints on the": 0.000432829463679406, "fair p 737": 0.0010265264996608815, "technique that is": 0.0007199114578298285, "optimization techniques": 0.0009181085071351886, "of equations": 0.0003403821358146145, "insyn integrated": 0.0009764140466129265, "lower level a": 0.0010265264996608815, "646 june": 0.0009764140466129265, "binding scheduling assigns": 0.0010265264996608815, "state machine": 0.001401194016087513, "different type of": 0.0006923174038785372, "its design methodology": 0.0010265264996608815, "that those": 0.0005440534657849529, "timing": 0.0014671960894688744, "hyper 11 and": 0.0010265264996608815, "psga": 0.0017816670062337158, "otherwise idle functional": 0.0009410601106551883, "areas": 0.00017251227819145744, "parts a": 0.0005297721937428561, "total execution time": 0.0005200921613676947, "densities": 0.00038526900922553444, "units of each": 0.0008280296678200039, "in the graph": 0.0012056044962365042, "simple interconnection": 0.0008054278125478997, "incorporating bottom up": 0.0010265264996608815, "distributivity properties of": 0.0010265264996608815, "by itself": 0.0004610107701099982, "unifying design representation": 0.0010265264996608815, "deep submicron era": 0.002053052999321763, "cycles": 0.00017138995887680614, "during scheduling": 0.0015107345846833977, "digital systems system": 0.0010265264996608815, "understood design automation": 0.0010265264996608815, "an assignment decision": 0.0010265264996608815, "the controllability of": 0.0008555639165621071, "exists": -9.992978634828451e-05, "742 january": 0.0008909432928017379, "operations may be": 0.0014613324918249034, "polytope described": 0.0009764140466129265, "a bipartite graph": 0.0006393918163245107, "allocation using": 0.001439645466446487, "power due to": 0.0009410601106551883, "where to": 0.00045151117157131454, "solve each of": 0.0008910531095517444, "which hls": 0.0009764140466129265, "enhanced": 0.0002369587961590406, "and if correct": 0.0010265264996608815, "transformations for minimizing": 0.0010265264996608815, "university high": 0.001952828093225853, "using genetic algorithms": 0.0014848878572565102, "to wires": 0.0008909432928017379, "of existing": 0.0004095681341129459, "ilp approach": 0.003889410160927357, "pattern": 0.00014786985532863517, "proposed a datapath": 0.0010265264996608815, "self testing can": 0.0010265264996608815, "papakonstantinou p tsanakas": 0.0010265264996608815, "reduction uses": 0.0009764140466129265, "all tasks": 0.0005645285568789101, "bruni": 0.0008908335031168579, "routing": 0.0011688970948157001, "survey recent developments": 0.0010265264996608815, "multiple types": 0.0007553672923416989, "in expressing timing": 0.0010265264996608815, "call algorithms similar": 0.0010265264996608815, "cost consideration": 0.0009764140466129265, "and functional units": 0.0008055270887481399, "industrial extensions to": 0.002053052999321763, "which are solved": 0.0008280296678200039, "conditional branches high": 0.0010265264996608815, "algorithms similar": 0.000736324421504473, "hardware resources": 0.0005889972261660747, "time overhead": 0.000578630871332004, "the 43rd annual": 0.0007199114578298285, "for more exploration": 0.0010265264996608815, "for datapath refinement": 0.0010265264996608815, "architecture and its": 0.0007554603981339264, "system high": 0.0008909432928017379, "and solution": 0.0010050622242804338, "are represented by": 0.00045846510776445146, "algorithms a scheduling": 0.002053052999321763, "taking": 0.00015257829409889433, "design flow of": 0.0010265264996608815, "global priority": 0.0009764140466129265, "structure in": 0.0003555620252003735, "during register": 0.0008909432928017379, "step thus": 0.0006597627962328983, "attributes": 0.00022912108690564952, "be several alternatives": 0.0010265264996608815, "as an algorithmic": 0.0010265264996608815, "on higher": 0.0006420367454820583, "not as indispensable": 0.0010265264996608815, "otherwise": -7.943563027298644e-05, "corresponds to a": 0.0003229149133740753, "relevant": 8.986277135364299e-05, "extended 0 1": 0.0010265264996608815, "use in": 0.000291489254067775, "and scheduling": 0.0004650149928176743, "essential here in": 0.0010265264996608815, "method is used": 0.0005560038834607235, "of the hardware": 0.0011968336418707562, "of the fds": 0.0010265264996608815, "gang wang": 0.0008409275477391776, "23 have": 0.0006597627962328983, "they are able": 0.0006843325678413742, "compiled into": 0.0005889972261660747, "refinement there": 0.0008909432928017379, "a global criterion": 0.0017821062191034887, "72 is another": 0.0010265264996608815, "and neural": 0.0006063570280783984, "p 641": 0.0006804408695300561, "survey some new": 0.002053052999321763, "an empty": 0.0003909794537786215, "operations on": 0.00034608998023739917, "interconnection complexity": 0.0017818865856034758, "connecting one functional": 0.0010265264996608815, "the extraneous": 0.0008909432928017379, "pleted": 0.0007197340304834748, "specific heuristics it": 0.0010265264996608815, "inequalities in practice": 0.0010265264996608815, "memory modules later": 0.0010265264996608815, "steps unit": 0.0009764140466129265, "define": -8.622009112044471e-05, "templates for": 0.0005737520925884166, "of operations possibly": 0.0010265264996608815, "search for": 0.00031288061187300753, "essential here": 0.0008909432928017379, "into a weighted": 0.0008280296678200039, "given high": 0.0008409275477391776, "iterative algorithms incorporating": 0.0010265264996608815, "operation binding": 0.0009764140466129265, "types of different": 0.0010265264996608815, "26 1998 le": 0.0007424439286282551, "testability a": 0.0008909432928017379, "the interconnection they": 0.0010265264996608815, "and code": 0.0008752490580655509, "partitioning algorithm": 0.0006002989563149686, "multi": 7.63273451672596e-05, "testability testability": 0.0009764140466129265, "testability data routing": 0.0010265264996608815, "starting point for": 0.0005355940552215155, "more flexibility in": 0.0006923174038785372, "recovering microar chitecture": 0.0010265264996608815, "algorithm like": 0.0006696724184809267, "value": -0.00022384401795499476, "techniques getting more": 0.0010265264996608815, "methods that run": 0.0010265264996608815, "and logic components": 0.0010265264996608815, "at": -0.019598337068570875, "logic rt and": 0.0010265264996608815, "by kernighan": 0.0008909432928017379, "that a higher": 0.0008055270887481399, "formulation": 0.0015906289371633517, "34 propose a": 0.0010265264996608815, "register state free": 0.0010265264996608815, "describe allocation techniques": 0.0010265264996608815, "low power vlsi": 0.0035642124382069774, "section 6 we": 0.0004141286423920305, "approaches a": 0.0005945206498015871, "constraints or the": 0.0009410601106551883, "3 hls": 0.0009764140466129265, "supplementary resources during": 0.0010265264996608815, "to runtime efficiency": 0.0010265264996608815, "and maximizes": 0.0008054278125478997, "counter microarchitecture": 0.0009764140466129265, "approaches 15": 0.0008909432928017379, "notable development is": 0.0010265264996608815, "applicability of a": 0.000786496815660843, "progressively construct": 0.0009764140466129265, "her model simultaneously": 0.0010265264996608815, "combined by": 0.0006340378686968196, "the design optimality": 0.0010265264996608815, "principles techniques and": 0.0006241901309246173, "there have": 0.0008785630164666603, "a chip issues": 0.0010265264996608815, "more efficient or": 0.0010265264996608815, "graph based hardware": 0.0010265264996608815, "mechantronic systems": 0.0009764140466129265, "finite": 3.0019967878453208e-05, "will give": 0.00039214130554447274, "of resources resource": 0.0010265264996608815, "memory based synthesis": 0.002053052999321763, "given a data": 0.0008280296678200039, "57 proposed": 0.0009764140466129265, "different paths are": 0.0010265264996608815, "transformations in the": 0.0013846348077570744, "partitioned bus ewering": 0.0010265264996608815, "automation and": 0.0009259947243648502, "of operations and": 0.001439822915659657, "correct saved in": 0.0010265264996608815, "distributivity": 0.0006193556503051256, "synthesizer must": 0.0009764140466129265, "power dimension": 0.0009764140466129265, "expense": 0.0005077075676704212, "of them separately": 0.0010265264996608815, "that an": 0.00018561392844258545, "nevertheless": 0.0001626237653433725, "hwang": 0.0005080376900505638, "the simulated": 0.00045712689363370515, "high level hot": 0.0010265264996608815, "matching tree height": 0.0010265264996608815, "unit allocation needs": 0.0010265264996608815, "sets concurrently": 0.0009764140466129265, "been used": 0.0004887498389271124, "space exploration": 0.0023348279262482108, "executions of operations": 0.0010265264996608815, "reference manual": 0.0005109789861637645, "be mistakenly delayed": 0.0010265264996608815, "path tradeoff": 0.0009764140466129265, "that at": 0.0002503613904971007, "latest": 0.0006591586003979058, "al 75": 0.0009764140466129265, "units and registers": 0.0008910531095517444, "and reconstructing": 0.0007778820321854713, "powerful it is": 0.0010265264996608815, "is mobility": 0.0009764140466129265, "is np complete": 0.0005025930536060298, "system display": 0.0008909432928017379, "a solution without": 0.0009410601106551883, "other hand if": 0.00039454432690515636, "voltage": 0.00046908964753793214, "are very": 0.0002529968363740281, "years since 1994": 0.0010265264996608815, "of compromises between": 0.0010265264996608815, "made possible": 0.0006127235786463329, "2 arrayed variables": 0.0010265264996608815, "fast and": 0.0007576424176840037, "flow graph segments": 0.0010265264996608815, "rt components to": 0.0010265264996608815, "flow using": 0.0007052619156505245, "add": 4.330226578408978e-05, "a data": 0.0010227061937799, "ada": 0.00041220452476508317, "registers however it": 0.0010265264996608815, "minimizing the number": 0.0006023601336618099, "cannot take": 0.0006420367454820583, "optimizations": 0.0013932732655072822, "the objects": 0.0003853164912330801, "binding and floorplanning": 0.002053052999321763, "an edge connects": 0.0009410601106551883, "architectural partitioning for": 0.0009410601106551883, "for easy testabil": 0.0010265264996608815, "ilp formulation can": 0.0010265264996608815, "routing par": 0.0009764140466129265, "early in the": 0.0006241901309246173, "selection in": 0.00047783285018828016, "step of": 0.000572910735326061, "processors partial scan": 0.0010265264996608815, "utilization of the": 0.0005837789286816832, "like": -0.0005803922925843152, "of transient": 0.0006804408695300561, "hls too": 0.0009764140466129265, "perform optimizations e": 0.0010265264996608815, "register allocation data": 0.0018821202213103766, "capacitance reduction 6": 0.0010265264996608815, "representation in general": 0.0010265264996608815, "a bipartite": 0.0005645285568789101, "idea of": 0.00025211352066854494, "the next operation": 0.002566691749686321, "combine and": 0.0007778820321854713, "behavior and": 0.00042964090201957905, "competitive edge in": 0.0010265264996608815, "circuits a": 0.0005518490653467084, "optimizations such as": 0.0006341160195496112, "units respectively": 0.0007778820321854713, "for obtaining": 0.0004250743656445391, "unlike the clique": 0.0010265264996608815, "is due": 0.00024063987349489066, "customer base will": 0.0010265264996608815, "given to operations": 0.0010265264996608815, "the well known": 0.00036609892293823075, "properties of given": 0.0010265264996608815, "of cliques in": 0.002053052999321763, "criterion for selecting": 0.0008555639165621071, "healthy growth": 0.0009764140466129265, "et al 65": 0.0010265264996608815, "et al 66": 0.0010265264996608815, "restructured tree height": 0.0010265264996608815, "task to the": 0.0007199114578298285, "automatic high level": 0.0010265264996608815, "carriers in": 0.0008909432928017379, "computation can be": 0.0005200921613676947, "cliques in the": 0.001572993631321686, "a specification of": 0.0012212808472602994, "to cycle test": 0.0010265264996608815, "assuming": 1.7890574226062587e-05, "of self recovery": 0.0010265264996608815, "in helping": 0.0007198227332232435, "synthesis introduction to": 0.0009410601106551883, "1 p 116": 0.0008910531095517444, "systems characterize": 0.0009764140466129265, "design high": 0.0017818865856034758, "tasks is": 0.0005737520925884166, "82 proposed a": 0.0010265264996608815, "in a pipelined": 0.0007199114578298285, "programming architectural": 0.0009764140466129265, "similarly an optimal": 0.0010265264996608815, "although": -0.0004057958058908474, "evaluate their": 0.0006505845768687031, "constructive scheduling": 0.0008909432928017379, "interaction between high": 0.0010265264996608815, "first automation": 0.0009764140466129265, "intersection of": 0.00036864388181145305, "longer ignorable": 0.0009764140466129265, "and showed how": 0.0008055270887481399, "control flow 6": 0.0010265264996608815, "students are": 0.0007778820321854713, "module set and": 0.0008910531095517444, "grows exponentially": 0.0005837069815620527, "time overhead the": 0.0009410601106551883, "found in 6": 0.0007199114578298285, "rt and": 0.0015557640643709427, "functional": 0.0050090763623807846, "in reducing the": 0.0005588039606558711, "line code": 0.001472648843008946, "interdependence": 0.0006062823075573783, "of partial": 0.0003968922998250044, "quickly": 0.00048305979044554494, "processor": 0.0003005635703583894, "optimization techniques such": 0.0008280296678200039, "the same hardware": 0.0007700080474004306, "and inter": 0.0005264402296629314, "checkpoint determination": 0.0009764140466129265, "cycle test": 0.0009764140466129265, "june 2001 las": 0.0008280296678200039, "description onto": 0.001952828093225853, "memory structures 42": 0.0010265264996608815, "the rest of": 0.00024273425719586084, "account controller": 0.0009764140466129265, "free busy and": 0.0010265264996608815, "bus": 0.0015257564781857673, "in behavioral synthesis": 0.0008910531095517444, "well understood": 0.0009181085071351886, "but": -0.0005138609952467924, "with various levels": 0.0009410601106551883, "attainable the": 0.0009764140466129265, "machine in": 0.0004920730722757703, "proposed adapting simulated": 0.0010265264996608815, "design guidance for": 0.0010265264996608815, "davide": 0.0006339597371048669, "so that synthesis": 0.0010265264996608815, "partially": 0.0002660211772619155, "to deal with": 0.0003550128665638046, "with partitioning": 0.000736324421504473, "in 100": 0.0007778820321854713, "j": -0.0004018372021677779, "a difficult": 0.0005109789861637645, "of the conference": 0.0008786713072365935, "rephasing a transformation": 0.0010265264996608815, "and interconnection": 0.00395857677739739, "certain compiler transformations": 0.0010265264996608815, "synthesis including lowering": 0.0010265264996608815, "are based on": 0.00031291917721404947, "hardware synthesis": 0.0020766962402020846, "branching and looping": 0.0010265264996608815, "units by minimizing": 0.0010265264996608815, "from a behavioral": 0.0018821202213103766, "proposed however the": 0.0010265264996608815, "survey of": 0.00033110794550953175, "space exploration for": 0.0008055270887481399, "and redundancies flow": 0.0010265264996608815, "valid inequalities in": 0.0010265264996608815, "or in": 0.0005405978011636253, "that recent": 0.0007778820321854713, "for array access": 0.0017821062191034887, "performed an in": 0.0010265264996608815, "in the preceding": 0.0005062791184836, "commutativity and distributivity": 0.0010265264996608815, "design for low": 0.0009410601106551883, "proposed how": 0.0009764140466129265, "technique using an": 0.0009410601106551883, "shifters storage": 0.0009764140466129265, "proposed taking multiport": 0.0010265264996608815, "48": 0.0001568004601471439, "49": 0.00018589180454025135, "46": 0.0001776410400240222, "have surveyed work": 0.0010265264996608815, "45": 0.00014067623556970643, "42": 0.00013825470871651493, "detail": 6.19967440138115e-05, "40": 7.159949259879718e-05, "41": 0.00013442978301574606, "wang wenrui gong": 0.0009410601106551883, "description will": 0.0008054278125478997, "84": 0.0002649195734370469, "a separate": 0.00029907533444689134, "transformations to": 0.0004800990887414482, "85": 0.00020288526872871938, "future scheduling of": 0.0010265264996608815, "which try": 0.0007553672923416989, "for an operation": 0.000786496815660843, "achieved at the": 0.0007424439286282551, "reducing the explored": 0.0010265264996608815, "perform during every": 0.0010265264996608815, "every set": 0.0005297721937428561, "portion captures": 0.0009764140466129265, "synthesized asic": 0.0009764140466129265, "variation": 0.00015011182246677662, "resource binding based": 0.0009410601106551883, "g dean software": 0.0010265264996608815, "for example an": 0.0005265051181418742, "and system levels": 0.0010265264996608815, "versa estimation tools": 0.0010265264996608815, "redesign method": 0.0009764140466129265, "is obtained using": 0.0006843325678413742, "compiler optimization": 0.0005645285568789101, "time for non": 0.0008280296678200039, "given a cdfg": 0.0009410601106551883, "different type": 0.0006127235786463329, "effective in reducing": 0.0006843325678413742, "control logic of": 0.0009410601106551883, "for example at": 0.0006393918163245107, "some authors observed": 0.0010265264996608815, "conference on": 0.0011422682235270752, "scheduling time constrained": 0.0009410601106551883, "race automation of": 0.0010265264996608815, "hand resource constrained": 0.0010265264996608815, "step we define": 0.0008910531095517444, "syntactic variation of": 0.0010265264996608815, "controlling finite state": 0.0010265264996608815, "partitioning method": 0.000736324421504473, "those operations may": 0.0010265264996608815, "vlsi technology provides": 0.0010265264996608815, "soon as possible": 0.0006241901309246173, "ibm high": 0.0009764140466129265, "environment for mechantronic": 0.0010265264996608815, "of control steps": 0.007078471340947586, "testability of": 0.0007778820321854713, "for other": 0.0002848143286533001, "paris": 0.0003875053476624036, "by applying these": 0.0008280296678200039, "form the memory": 0.0009410601106551883, "process from a": 0.0017111278331242142, "the algorithm achieves": 0.0007700080474004306, "estimation techniques for": 0.0016560593356400078, "under": -0.0001697179144820977, "evaluating the effects": 0.0010265264996608815, "defined a multiport": 0.0010265264996608815, "power their": 0.0008409275477391776, "datapath synthesizer": 0.0009764140466129265, "base will": 0.0008909432928017379, "level is": 0.00044612849181993895, "power vlsi systems": 0.0018821202213103766, "et al 57": 0.0010265264996608815, "formulations for": 0.000578630871332004, "performing functional": 0.0009764140466129265, "flow and": 0.000471264470037823, "every": -0.0009813298124481719, "datapath synthesized": 0.0009764140466129265, "difference between the": 0.0003453026779299253, "level in": 0.00038982758759696873, "proposed an": 0.0037201199425413944, "formulation operations values": 0.0010265264996608815, "level ic": 0.0008909432928017379, "2 describes": 0.0004590542535675943, "steps in order": 0.0009410601106551883, "have been proposed": 0.002346370478802117, "interconnection area": 0.0008909432928017379, "example when": 0.00037672372812636934, "and power": 0.0019784335969376577, "operation into a": 0.0009410601106551883, "integrated": 0.00045798211829085395, "to storages": 0.0009764140466129265, "binding functional": 0.0009764140466129265, "an algorithm": 0.0005641003733540197, "bisection problem by": 0.0010265264996608815, "starts with": 0.00037161780585144447, "cdfg we have": 0.0010265264996608815, "input operands kumar": 0.0010265264996608815, "signals and": 0.0005440534657849529, "these tasks": 0.0010734226387990955, "code have been": 0.0009410601106551883, "breuer 27 proposed": 0.0010265264996608815, "generated and": 0.00044969204221672736, "memory can": 0.0005837069815620527, "parallelism of": 0.0006002989563149686, "hyper 11": 0.0009764140466129265, "the problems": 0.0002972898240720079, "programming language e": 0.0008910531095517444, "the conference on": 0.0009019150702162276, "dominate gate": 0.0009764140466129265, "objects subject": 0.0008909432928017379, "set of resources": 0.0007554603981339264, "without performing": 0.0006505845768687031, "satisfy design": 0.0008909432928017379, "design behavior": 0.0009764140466129265, "not be optimal": 0.0007199114578298285, "how datapath": 0.0029292421398387793, "that provides information": 0.0009410601106551883, "specification": 0.0008266398332903595, "selected": 9.103144879015359e-05, "using properties of": 0.0007700080474004306, "supplied": 0.0005557365833455147, "polynomial time complexity": 0.0007199114578298285, "allocating supplementary": 0.0009764140466129265, "through switches": 0.0008409275477391776, "to decrease": 0.0004250743656445391, "compilers": 0.0005260405626018476, "wong 17": 0.0009764140466129265, "and data transfers": 0.0017821062191034887, "binding et": 0.0009764140466129265, "taking the": 0.00029907533444689134, "are not yet": 0.0006341160195496112, "decisions the": 0.0006505845768687031, "is insignificant": 0.0006505845768687031, "par titioning and": 0.0009410601106551883, "design process as": 0.0008910531095517444, "effective design": 0.0008054278125478997, "represented": -7.143706326957434e-07, "near optimal": 0.0009259947243648502, "by mapping each": 0.0007554603981339264, "consists of the": 0.00038243814581121794, "several low": 0.0008054278125478997, "been proposed for": 0.0010401843227353894, "of the finite": 0.0005505837390339388, "transformations include": 0.0008054278125478997, "specification of the": 0.000961845500584619, "besides scheduling algorithms": 0.0010265264996608815, "automation electronic design": 0.0016110541774962798, "and requirements": 0.0006340378686968196, "of component allocation": 0.0010265264996608815, "behavioral specifications": 0.0007198227332232435, "nodes indicates those": 0.0010265264996608815, "aspect of vlsi": 0.0010265264996608815, "registers checkpoints on": 0.0010265264996608815, "a describe and": 0.0010265264996608815, "offs": 0.0007074945697183503, "the search": 0.0005807117020597508, "next element to": 0.0009410601106551883, "list scheduling overcomes": 0.0010265264996608815, "rt semantics of": 0.0010265264996608815, "synthesis oscar": 0.0008409275477391776, "be improved via": 0.0009410601106551883, "operation can be": 0.0011176079213117422, "also have to": 0.0006630607854273854, "a 0 1": 0.0005908842688232119, "of self": 0.0013331480776930366, "variable subset": 0.0009764140466129265, "specifications force": 0.0009764140466129265, "2002 m narasimhan": 0.0010265264996608815, "an in": 0.00045522781284454433, "many designs": 0.0007778820321854713, "step in the": 0.00044974747079335955, "user to reuse": 0.0010265264996608815, "various methods": 0.0005559353594425499, "the olympus synthesis": 0.0018821202213103766, "steps from the": 0.0008055270887481399, "hardware description": 0.002678689673923707, "distributing": 0.00038090480016738336, "diagrams add to": 0.0010265264996608815, "graph is an": 0.0006697549616115174, "fixed number": 0.00041225532640727755, "are sorted": 0.000513924325416283, "circuit elements": 0.0008409275477391776, "s effect on": 0.0018821202213103766, "datapath gradually": 0.0009764140466129265, "or buses": 0.0008909432928017379, "number of slow": 0.0008910531095517444, "on signals": 0.0008909432928017379, "g roms registers": 0.0010265264996608815, "path synthesis of": 0.0010265264996608815, "based datapath": 0.001952828093225853, "by product of": 0.0006697549616115174, "compiled into an": 0.0008555639165621071, "evolution to high": 0.002053052999321763, "more flexibility": 0.0005559353594425499, "phone": 0.000432722789751204, "overhead the hot": 0.0010265264996608815, "a competitive edge": 0.002053052999321763, "synthesis method": 0.0006804408695300561, "annealed": 0.0007197340304834748, "in self testing": 0.0009410601106551883, "must": -0.0016475304933606253, "of descriptions with": 0.0010265264996608815, "design flow using": 0.0010265264996608815, "difficult if not": 0.0007700080474004306, "priority is": 0.0006194319820342735, "library may": 0.0008409275477391776, "desired function on": 0.0010265264996608815, "selected set": 0.0006505845768687031, "scheduling of conditional": 0.0009410601106551883, "codesign problems an": 0.0010265264996608815, "parts software": 0.0009764140466129265, "21 proposed": 0.0007198227332232435, "good use of": 0.0008280296678200039, "and power consumption": 0.0022663811944017794, "analytical approach": 0.0006696724184809267, "as notebook": 0.0009764140466129265, "during high level": 0.0008055270887481399, "array proceedings": 0.0008909432928017379, "2 allocation": 0.0008409275477391776, "controller and": 0.0017669916784982238, "reducing the time": 0.0008055270887481399, "layout into account": 0.0010265264996608815, "preserving": 0.0002260855839735168, "synthesis for medium": 0.0009410601106551883, "level transformations": 0.001410523831301049, "by these": 0.000358262173067567, "applications datapath synthesis": 0.0010265264996608815, "in handling large": 0.0010265264996608815, "has one": 0.00040563685245786283, "tasks for example": 0.000786496815660843, "constituent parts and": 0.0010265264996608815, "fast means for": 0.0010265264996608815, "scheduling": 0.012407091839500959, "vlsi designs": 0.0015557640643709427, "video algorithms": 0.001952828093225853, "of data": 0.0007844648879413395, "polytope described by": 0.0010265264996608815, "slice architecture": 0.0009764140466129265, "problems in": 0.00022686733476653408, "design cycle second": 0.0010265264996608815, "and operation binding": 0.0010265264996608815, "method by augmenting": 0.0010265264996608815, "orailoglu and karri": 0.0010265264996608815, "non linear": 0.00039449570177243446, "and mobile phone": 0.0010265264996608815, "high level synthesizer": 0.0010265264996608815, "ibm high level": 0.0010265264996608815, "adjacent": 0.00016423976292900854, "cost to": 0.00045522781284454433, "several alternatives among": 0.0010265264996608815, "with different characteristics": 0.0009410601106551883, "syntactic variances computing": 0.0010265264996608815, "model simultaneously deals": 0.0010265264996608815, "machine specifies every": 0.0010265264996608815, "specifies behavior in": 0.0010265264996608815, "the solutions": 0.0003676668303504789, "description": -2.8932111906833785e-05, "base will be": 0.0009410601106551883, "of the minimum": 0.0004904708059869329, "have to": 0.0002731815613513861, "design space exploration": 0.002707320590977781, "such as cathedral": 0.0010265264996608815, "datapath synthesized by": 0.0010265264996608815, "can be transformed": 0.0004972563340505849, "example of": 0.00033506003232224854, "proposed an allocation": 0.0010265264996608815, "parallel": -4.94567333240052e-05, "used flow graph": 0.0010265264996608815, "the intersection of": 0.000440452254670173, "one functional unit": 0.0008910531095517444, "38th": 0.00047335853456238134, "a structure scheduling": 0.0010265264996608815, "since hls": 0.0009764140466129265, "complexity": -0.00012206263527911548, "algorithms": -0.0024208340998655878, "since different": 0.0006265213392754975, "1 proposed": 0.0007198227332232435, "matching algorithm like": 0.0010265264996608815, "to storages tradition": 0.0010265264996608815, "force directed scheduling": 0.0017111278331242142, "number of inequalities": 0.0008555639165621071, "transformation in hls": 0.0010265264996608815, "5 in section": 0.0006064317670193671, "the higher level": 0.0006106404236301497, "and high throughput": 0.0008910531095517444, "over": -0.0007615613515056319, "and testability constraints": 0.0010265264996608815, "thesis": 0.00035912986923827286, "many approaches 43": 0.0010265264996608815, "are another rich": 0.0010265264996608815, "originally proposed": 0.000578630871332004, "first extracts": 0.0009764140466129265, "approach is most": 0.000786496815660843, "approach to": 0.001331493680734481, "area to": 0.0006265213392754975, "e g functionality": 0.0010265264996608815, "hls scheme is": 0.0010265264996608815, "microcode compiler": 0.0009764140466129265, "storage binding maps": 0.0010265264996608815, "proposed a transformation": 0.0009410601106551883, "quickly 3": 0.0009764140466129265, "known problem of": 0.0008280296678200039, "an unmatchable fast": 0.0010265264996608815, "datapath is": 0.001439645466446487, "run efficiently at": 0.0010265264996608815, "and partial": 0.00047783285018828016, "a problem space": 0.0030795794989826445, "into its": 0.00043598832106877394, "defines the": 0.0003452601215239689, "and grainger 97": 0.0010265264996608815, "time constrained scheduling": 0.002566691749686321, "tolerance is very": 0.0010265264996608815, "digital design the": 0.0010265264996608815, "behavioral transformations": 0.0008409275477391776, "to represent": 0.00022914932465360437, "more interaction between": 0.0009410601106551883, "also find their": 0.0010265264996608815, "very small": 0.0002821184210546558, "terms of the": 0.00027215658239116325, "where the": 5.464064187213223e-05, "on the basis": 0.00046106759382133933, "for performing simultaneously": 0.0010265264996608815, "type into": 0.000736324421504473, "design multi million": 0.0010265264996608815, "most design constraints": 0.0010265264996608815, "each": -0.011766495213842479, "aloqeely": 0.0008908335031168579, "resource constrained scheduling": 0.0039324840783042155, "all control": 0.0006696724184809267, "have been quite": 0.0008555639165621071, "a behavioral specification": 0.0008555639165621071, "al 57": 0.0009764140466129265, "benini": 0.0006062823075573783, "with the": 1.7683053378398245e-05, "any scheduling": 0.0007198227332232435, "the following three": 0.0004197521240495983, "time unit of": 0.0010265264996608815, "speed the industry": 0.0010265264996608815, "binding after scheduling": 0.0010265264996608815, "both hls": 0.0009764140466129265, "area of functional": 0.0010265264996608815, "2002 alexander g": 0.0010265264996608815, "each operation assigned": 0.0010265264996608815, "for area": 0.0006597627962328983, "floorplan ning": 0.0009764140466129265, "slowing noncritical operations": 0.0010265264996608815, "combination of": 0.00020724641795659375, "increasing in the": 0.000786496815660843, "an assembly program": 0.0010265264996608815, "of hls over": 0.0010265264996608815, "therefore it": 0.0006548336146451857, "allocation problem": 0.004494257218374409, "segment that increments": 0.0010265264996608815, "operation to": 0.0013889920865472753, "binding assigns": 0.0009764140466129265, "synthesis address": 0.0009764140466129265, "by its": 0.0002597830264974574, "compiler for application": 0.0010265264996608815, "execution time heijligers": 0.0010265264996608815, "associate": 0.00022310331737453388, "hardware compilation loop": 0.0010265264996608815, "4 1 multiport": 0.0010265264996608815, "so that those": 0.0008280296678200039, "manual profile driven": 0.0010265264996608815, "free": 6.902710365164798e-05, "a procedure for": 0.0006106404236301497, "musoll and": 0.0009764140466129265, "a c zawada": 0.0010265264996608815, "selection of": 0.0006029804815529259, "bounded to": 0.0006804408695300561, "level circuit they": 0.0010265264996608815, "n 4 p": 0.00026245696680882646, "the original ilp": 0.0009410601106551883, "the characteristics": 0.00038202975341207826, "during every": 0.0006696724184809267, "representation 2 arrayed": 0.0010265264996608815, "hardware components": 0.0006597627962328983, "well as units": 0.0010265264996608815, "67 pipelining": 0.0009764140466129265, "correctness": 0.00014559457159259116, "fpga fpic programming": 0.0010265264996608815, "group the": 0.00045151117157131454, "compromises between": 0.0008409275477391776, "the model is": 0.0004571832386224435, "onto": 0.0002794093921082883, "are targeted": 0.0007052619156505245, "and basic": 0.000578630871332004, "industrial": 0.0006504146222095523, "automation on": 0.0008909432928017379, "provides an unmatchable": 0.0010265264996608815, "before the": 0.00018471436339001488, "off 6": 0.0008909432928017379, "automation of": 0.0020101244485608676, "many signal processing": 0.0009410601106551883, "for estimating the": 0.0005837789286816832, "validation time therefore": 0.0010265264996608815, "been proposed": 0.0019753075027871964, "graph edges with": 0.0010265264996608815, "buses such that": 0.0010265264996608815, "wolinski efficient": 0.0008909432928017379, "behavioral level": 0.0015557640643709427, "program for register": 0.0018821202213103766, "design the algorithm": 0.0008910531095517444, "simultaneously scheduling and": 0.0010265264996608815, "using re": 0.0008409275477391776, "linear bit slice": 0.0010265264996608815, "a relative schedule": 0.0010265264996608815, "approaches 43 99": 0.0010265264996608815, "allocation data": 0.0016108556250957994, "scription": 0.0007197340304834748, "too": -3.929360379038069e-06, "of certain": 0.0007472743586486858, "on digital": 0.0005478910668182925, "cycle": 0.0006440021131709099, "off distinct": 0.0009764140466129265, "functional storage": 0.003905656186451706, "concurrently with": 0.0005518490653467084, "and refinement": 0.0006127235786463329, "the core": 0.0003853164912330801, "the problem the": 0.0005908842688232119, "that this": 8.502441204819306e-05, "tool": 0.0006290393994755009, "from and": 0.00048475528420781106, "data transfers in": 0.0008555639165621071, "weighted version": 0.0006804408695300561, "registers it": 0.0006804408695300561, "to teach datapath": 0.0010265264996608815, "of operations assignment": 0.0010265264996608815, "scheduling problems time": 0.0010265264996608815, "schedules are on": 0.0009410601106551883, "in the oscar": 0.0010265264996608815, "a well defined": 0.0005505837390339388, "given algorithms": 0.0008054278125478997, "with the sum": 0.0007700080474004306, "many neural net": 0.0010265264996608815, "is placed on": 0.0006241901309246173, "steps is": 0.0004971950503022425, "hls design": 0.001952828093225853, "tokada 40": 0.0009764140466129265, "datapath to": 0.0007778820321854713, "reconstructing": 0.00040688422924023225, "of operations scheduled": 0.0009410601106551883, "classes": 6.658138956629671e-05, "single mixed": 0.0008909432928017379, "therefore wiring": 0.0009764140466129265, "based on modulus": 0.002053052999321763, "digital hardware": 0.0015557640643709427, "language reference": 0.0006922320800673615, "todaes v 6": 0.0008555639165621071, "todaes v 7": 0.0008910531095517444, "to fpga": 0.0008409275477391776, "fashion": 0.00014609213341313382, "configurable systems": 0.0008409275477391776, "of automatic": 0.00103387906776637, "rao": 0.000432722789751204, "efficient design consists": 0.0010265264996608815, "automatic mapping": 0.0008909432928017379, "and or write": 0.0009410601106551883, "steepest decent": 0.0008909432928017379, "memory allocation problem": 0.002053052999321763, "vlsi systems": 0.0010595443874857123, "of this paper": 0.00019392968355228394, "performed to": 0.0004610107701099982, "can behave as": 0.0010265264996608815, "potential parallelism": 0.0006804408695300561, "traditionally": 0.000299038479815413, "furthermore less": 0.0009764140466129265, "of digital hardware": 0.0018821202213103766, "respect to": 0.00011087146200092428, "a cdfg we": 0.0009410601106551883, "approach is": 0.0013119182549093855, "oriented": 0.00013253931144401526, "approach in": 0.0006324205071792168, "reallocating a": 0.0009764140466129265, "into segments each": 0.0009410601106551883, "representation coactive": 0.0009764140466129265, "self recovery in": 0.0010265264996608815, "effectiveness": 0.00018589180454025135, "embedded computing systems": 0.0005945939298027953, "resource allocation": 0.0004946083992344144, "apostolos a kountouris": 0.0018821202213103766, "of components we": 0.0008555639165621071, "consists of two": 0.00037746580243108957, "the datapath is": 0.0008280296678200039, "area is estimated": 0.0009410601106551883, "each functional": 0.0006505845768687031, "scheduler kawaguchi and": 0.0010265264996608815, "single phase it": 0.0010265264996608815, "of three types": 0.0007700080474004306, "the paradigm originally": 0.0010265264996608815, "performing any backtracking": 0.0010265264996608815, "logic level we": 0.0010265264996608815, "multi functional units": 0.0010265264996608815, "of resources": 0.00044095980939199585, "control step": 0.01007751826512541, "on asia south": 0.0017837817894083858, "flow": 0.0026077112637485733, "microar chitecture intermediate": 0.0010265264996608815, "to make": 0.0001302121117509764, "rtl and a": 0.0010265264996608815, "each type": 0.0008592818040391581, "resources resource": 0.0009764140466129265, "has a": 5.89709444322226e-05, "to perform": 0.0005659293900611244, "vlsi designs high": 0.0010265264996608815, "improvement and area": 0.0010265264996608815, "discussions of": 0.0006340378686968196, "constrained scheduling problem": 0.0008910531095517444, "24 68 since": 0.0010265264996608815, "of storage": 0.0004946083992344144, "arrayed": 0.0007197340304834748, "to high level": 0.0014017025425899022, "the future": 0.0002943611515406012, "solutions": 7.048464694365336e-05, "olympus synthesis system": 0.0018821202213103766, "operations and": 0.001074786519202701, "addition a more": 0.0010265264996608815, "functional units are": 0.001439822915659657, "july": 9.473164172454195e-05, "method when applied": 0.0008910531095517444, "propose an approach": 0.0007424439286282551, "algorithm achieves": 0.0005518490653467084, "are solved": 0.00046706467202917097, "best sequence": 0.0008054278125478997, "simultaneously scheduling": 0.0009764140466129265, "this approach": 0.0008118781580503173, "allocation paulin": 0.0009764140466129265, "allocation 7": 0.0008409275477391776, "presence of glitching": 0.0009410601106551883, "ever in addition": 0.0010265264996608815, "is another frequently": 0.0010265264996608815, "all control steps": 0.0009410601106551883, "solved with a": 0.0007700080474004306, "data structures like": 0.0009410601106551883, "5 n 1": 0.0006506647672516526, "refinement 91": 0.0009764140466129265, "data values are": 0.0008280296678200039, "l seed": 0.0009764140466129265, "digital sys": 0.0008909432928017379, "it allows for": 0.0007306662459124517, "complexity due to": 0.0008280296678200039, "to group the": 0.000786496815660843, "has also": 0.0006592398375929265, "future we shall": 0.0010265264996608815, "space genetic algorithm": 0.0030795794989826445, "three types": 0.0004235868204841485, "locality for": 0.0006127235786463329, "the problem": 0.00015180071635649463, "systems are targeted": 0.0010265264996608815, "height minimization in": 0.0010265264996608815, "every operation distribution": 0.0010265264996608815, "and interconnect units": 0.0010265264996608815, "traditional approaches a": 0.0010265264996608815, "resource sets": 0.0009764140466129265, "locations of": 0.0004392815082333302, "hardware compilation": 0.0008909432928017379, "better understood": 0.0006696724184809267, "a nearly loop": 0.0010265264996608815, "synthesis high level": 0.002823180331965565, "resulting in a": 0.0004349623993426516, "architectural trade off": 0.0010265264996608815, "synthesis hls as": 0.0010265264996608815, "automatic": 0.0008440590515831761, "transporting": 0.0006339597371048669, "and simulate design": 0.0010265264996608815, "and module binding": 0.0010265264996608815, "used macro": 0.0009764140466129265, "are specific to": 0.0007199114578298285, "approach in which": 0.0006506647672516526, "in one subset": 0.0008555639165621071, "language hdl e": 0.0010265264996608815, "units for data": 0.0009410601106551883, "while the data": 0.0007424439286282551, "advance in ilp": 0.0010265264996608815, "design space therefore": 0.0010265264996608815, "algorithms architectural synthesis": 0.0010265264996608815, "representation for example": 0.0008555639165621071, "of chips increase": 0.0010265264996608815, "to that step": 0.0010265264996608815, "pipelined architectures high": 0.0010265264996608815, "level synthesis of": 0.002191998737737355, "for constructive": 0.0006597627962328983, "method is": 0.0004282587140473233, "al 25 proposed": 0.0010265264996608815, "approach": -0.008647217308752562, "using time": 0.0006420367454820583, "when resources": 0.0008054278125478997, "turn around is": 0.0010265264996608815, "munich germany": 0.0005601586506639426, "minimizing a cost": 0.0009410601106551883, "performed earlier": 0.0008409275477391776, "by enhancing": 0.0008409275477391776, "easy testabil": 0.0009764140466129265, "significant portion": 0.0005837069815620527, "however": -0.0008298942279695562, "a system": 0.00018986833876878892, "january 27 30": 0.0016110541774962798, "level of": 0.0006476783835152905, "built in": 0.00042066129161675246, "memory and interconnection": 0.0010265264996608815, "improve": 0.00010949809310059309, "adapting": 0.0003356271987237611, "approach is taken": 0.0007700080474004306, "polytope": 0.0005558668523126124, "datapath allocation": 0.00445471646400869, "fault": 0.00047072299810303574, "extracts": 0.00039684339134689903, "components fpics": 0.0009764140466129265, "base may not": 0.0010265264996608815, "high level control": 0.0017111278331242142, "variance": 0.00024434480548703576, "memory 4 2": 0.0008910531095517444, "are three": 0.00032888173451785295, "busses busses are": 0.0010265264996608815, "provide a smooth": 0.0009410601106551883, "tasks each": 0.0006265213392754975, "first and then": 0.0006241901309246173, "constructed in two": 0.0009410601106551883, "in dealing with": 0.0006768301477444453, "cathedral environment applying": 0.0010265264996608815, "rabaey et": 0.0008909432928017379, "paid attention to": 0.0010265264996608815, "flow graph with": 0.0007700080474004306, "if fewer": 0.0009764140466129265, "the description the": 0.0009410601106551883, "its capability in": 0.0010265264996608815, "decomposition methods": 0.0006002989563149686, "be correctly": 0.0005690557456154473, "and then": 0.00016444951790896834, "algorithm for": 0.0007821924915232725, "testable": 0.0004971337816577196, "clock cycles of": 0.0010265264996608815, "conference": 0.0001983928616559878, "in a single": 0.0003648219233733425, "the register in": 0.0008910531095517444, "effectiveness recently hls": 0.0010265264996608815, "the behavioral synthesis": 0.0008055270887481399, "ivey continuous and": 0.0010265264996608815, "rolls back": 0.0007052619156505245, "driven synthesis": 0.0008909432928017379, "been": -0.009469363180973515, "unmatchable": 0.0008053285608149918, "in the description": 0.0005984168209353781, "oscar optimum": 0.0008909432928017379, "exact formulation for": 0.0010265264996608815, "indeed effective in": 0.0009410601106551883, "proceedings of the": 0.001463601399709202, "57 proposed a": 0.0010265264996608815, "approach a": 0.0008562019807058798, "and phideo": 0.0009764140466129265, "plates oscar optimum": 0.0010265264996608815, "standard cell implementation": 0.0010265264996608815, "resulting in reduced": 0.0009410601106551883, "processors memory": 0.000736324421504473, "which is np": 0.0008055270887481399, "datapath refinement 91": 0.0010265264996608815, "allocation on the": 0.0008555639165621071, "types of functional": 0.0008055270887481399, "microoperations for": 0.0009764140466129265, "problems besides scheduling": 0.0010265264996608815, "extension to the": 0.0005505837390339388, "380 412": 0.0008909432928017379, "hls tool": 0.001952828093225853, "the main": 0.0002335959835569738, "asics": 0.00219129420390074, "of specific": 0.0004998351874474825, "interconnect units": 0.0009764140466129265, "g economakos": 0.001952828093225853, "phideo": 0.002672500509350574, "a subset of": 0.00027655693667166754, "maximally": 0.0004570705625315938, "heuristic methods": 0.0006127235786463329, "redesign method to": 0.0010265264996608815, "a silicon compiler": 0.0010265264996608815, "exchange or": 0.0007778820321854713, "video algorithms a": 0.0010265264996608815, "future use high": 0.0010265264996608815, "normal operations": 0.0008909432928017379, "recovery in the": 0.0008280296678200039, "1 p": 0.00013232031030839194, "straight line": 0.0009300299856353486, "n": -0.0025998199046063505, "three phase neural": 0.0010265264996608815, "fast as possible": 0.0007306662459124517, "a module may": 0.0009410601106551883, "attribute grammar driven": 0.0010265264996608815, "to identify": 0.0004972563749168, "procedure": -3.0040620482818703e-05, "testing can be": 0.0008910531095517444, "the hardware software": 0.0008280296678200039, "switches during": 0.0008909432928017379, "and reliability b": 0.0010265264996608815, "example emucs": 0.0009764140466129265, "tions": 0.00012283790441875136, "approach a bipartite": 0.0010265264996608815, "components fpics many": 0.0010265264996608815, "areas including routing": 0.0010265264996608815, "scheduling scheduling": 0.0007198227332232435, "integrated scheduling": 0.0008909432928017379, "generation costs they": 0.0010265264996608815, "detail that provides": 0.0010265264996608815, "consumption design guidance": 0.0010265264996608815, "relative schedule with": 0.0010265264996608815, "applied by": 0.0006420367454820583, "of the cdfg": 0.0008055270887481399, "exists tradeoff between": 0.0010265264996608815, "is impossible similarly": 0.0010265264996608815, "and placed into": 0.0009410601106551883, "sentation this": 0.0008909432928017379, "to computing": 0.0005081003025339321, "drawback": 0.00026684231616060143, "allocation of testable": 0.0010265264996608815, "point for hls": 0.0010265264996608815, "called partitioned busses": 0.0010265264996608815, "several": -0.0020769091327337993, "unrolling in addition": 0.0010265264996608815, "quality of the": 0.00039375481873547743, "exploration of different": 0.0010265264996608815, "very fast means": 0.0010265264996608815, "registers the main": 0.0009410601106551883, "23 26 1998": 0.0007306662459124517, "a reduction": 0.00034945988323158324, "of hls": 0.006834898326290486, "of different design": 0.0009410601106551883, "same operation type": 0.0010265264996608815, "enviornment for the": 0.0010265264996608815, "states we": 0.0005645285568789101, "structures like": 0.0007778820321854713, "effects of a": 0.0006768301477444453, "of random": 0.00035645620336189905, "memories a reduction": 0.0010265264996608815, "that use properties": 0.0010265264996608815, "the as soon": 0.0008910531095517444, "p 933": 0.0007553672923416989, "in this approach": 0.0015188373554508, "used for describing": 0.0009410601106551883, "period self testing": 0.0010265264996608815, "rt component": 0.0009764140466129265, "description onto an": 0.0010265264996608815, "concurrent scheduling": 0.0008409275477391776, "graph formulation operations": 0.0010265264996608815, "stack or": 0.0006597627962328983, "fds algorithm relies": 0.0010265264996608815, "manufacturing of the": 0.0010265264996608815, "complicated data": 0.0007778820321854713, "proposed": -0.0021982362620420323, "fan outs of": 0.0010265264996608815, "re configurable systems": 0.0010265264996608815, "take into": 0.001300989563527364, "network models": 0.0006063570280783984, "finally if": 0.000471264470037823, "variables to storages": 0.0010265264996608815, "an np hard": 0.0007199114578298285, "testability technique": 0.0008054278125478997, "teach datapath": 0.0009764140466129265, "constructed in": 0.0003933133256174368, "bit slice architecture": 0.0010265264996608815, "very crude": 0.0008909432928017379, "inequalities in the": 0.0007424439286282551, "a unifying design": 0.0010265264996608815, "partitioning graph": 0.0008909432928017379, "networks for": 0.00044095980939199585, "level synthesis for": 0.0024840890034600114, "instance": 2.500375993805763e-06, "and parker apply": 0.0010265264996608815, "constraints during": 0.0008909432928017379, "partitioned busses busses": 0.0010265264996608815, "process as": 0.00043598832106877394, "of register state": 0.0010265264996608815, "one example": 0.0009382949198349321, "used section 3": 0.0010265264996608815, "folding and redundant": 0.0010265264996608815, "fang and": 0.0008909432928017379, "graph edges": 0.0006804408695300561, "a 0": 0.0002565799264627158, "are used to": 0.0002701674322859231, "problem in datapath": 0.0010265264996608815, "complicated data flow": 0.0010265264996608815, "such as his": 0.0010265264996608815, "deshpande jinpyo": 0.0009764140466129265, "5 2": 0.00014735889836672774, "is a": 4.2867520465806615e-06, "binding in datapath": 0.002053052999321763, "estimated with the": 0.0008555639165621071, "g papakonstantinou": 0.001952828093225853, "power for": 0.0005737520925884166, "mechanism for the": 0.0007424439286282551, "lack of compromises": 0.0010265264996608815, "based on bipartite": 0.0018821202213103766, "non pipelined": 0.0006505845768687031, "a simple interconnection": 0.0010265264996608815, "coactive": 0.0008908335031168579, "58": 0.0002369587961590406, "55": 0.00020288526872871938, "a c": 0.000250797629727399, "57": 0.000206883647440321, "56": 0.0002201720477229215, "50": 6.085723407675378e-05, "53": 0.00016696088264103422, "52": 0.000170273753920661, "specific": -0.00015339556226752647, "the cost and": 0.0006923174038785372, "the bounds are": 0.0006506647672516526, "algorithm is": 0.0002992478324660285, "54": 0.00019704734506632182, "by simulating the": 0.0006843325678413742, "loop folding": 0.002672829878405214, "when applied": 0.00038982758759696873, "objectives including": 0.0009764140466129265, "level circuits partitioning": 0.0010265264996608815, "requirements synthesis": 0.0008909432928017379, "control flow for": 0.0017111278331242142, "successfully": 0.00035069094129381906, "to achieve effective": 0.0009410601106551883, "achieving low": 0.0009764140466129265, "on digital sys": 0.0010265264996608815, "locality for the": 0.0008555639165621071, "be scheduled one": 0.0008910531095517444, "exploiting regularity for": 0.0018821202213103766, "chaudhuri": 0.0010662569880008116, "using hyper to": 0.0010265264996608815, "trade off": 0.0011088839665499368, "execution time of": 0.0004338915831117644, "in the memory": 0.0010807913441736269, "implemented in": 0.00026735969088564475, "registers however": 0.000736324421504473, "simplified bus structure": 0.0010265264996608815, "dean software thread": 0.0010265264996608815, "using transformations": 0.001472648843008946, "maximizes the optimization": 0.0010265264996608815, "transformation in": 0.0005200280632457612, "gives the": 0.0002062364893545437, "needed to quickly": 0.0010265264996608815, "data path": 0.007725886914853919, "register files memory": 0.0010265264996608815, "concurrent testing in": 0.002053052999321763, "core": 0.0002201720477229215, "algorithmic": 0.0010793309517032384, "significantly save": 0.0009764140466129265, "proposed moreover": 0.0009764140466129265, "time spatial": 0.0008909432928017379, "let the": 0.0002310748385326353, "arbitrary": -1.9686903202325062e-05, "operators to": 0.0005645285568789101, "rt components": 0.0009764140466129265, "largely determines the": 0.0009410601106551883, "constraints mujumdar": 0.0009764140466129265, "some authors": 0.0006265213392754975, "operation must access": 0.0010265264996608815, "properties operation coun": 0.0010265264996608815, "hsu": 0.00042958795797743245, "641 646": 0.0008909432928017379, "information of component": 0.0010265264996608815, "derenzi": 0.0008908335031168579, "capture the behavior": 0.0008055270887481399, "order then operations": 0.0010265264996608815, "fair p 86": 0.0010265264996608815, "problems chaudhuri et": 0.0010265264996608815, "resource binding for": 0.002053052999321763, "within a complicated": 0.0010265264996608815, "segment transfers are": 0.0010265264996608815, "exploit that structure": 0.0010265264996608815, "multiplexors the": 0.0009764140466129265, "algo": 0.00027786829167275736, "the central storage": 0.0010265264996608815, "g busses": 0.0009764140466129265, "psga for": 0.001952828093225853, "runtime": 0.00023776326210736182, "scheduled cdfg into": 0.0010265264996608815, "applications 19 a": 0.0010265264996608815, "on the asics": 0.0010265264996608815, "al 39": 0.0008054278125478997, "al 38": 0.0007778820321854713, "116 151 february": 0.0010265264996608815, "a higher performance": 0.0007554603981339264, "and looping": 0.0008409275477391776, "flow approach": 0.0007778820321854713, "emphasized on predicting": 0.0010265264996608815, "many hls": 0.0009764140466129265, "al 32": 0.0006922320800673615, "obtaining": 0.00016861070309515862, "tradeoff using": 0.0009764140466129265, "on future directions": 0.0009410601106551883, "delay and": 0.0008785630164666603, "to runtime": 0.0008054278125478997, "and no": 0.0002503613904971007, "definitely needed to": 0.0010265264996608815, "constraints and": 0.0010943308840256078, "43rd annual conference": 0.0008280296678200039, "specific dsp processors": 0.0010265264996608815, "another by": 0.0006420367454820583, "in a partial": 0.0007700080474004306, "transformation technique for": 0.0009410601106551883, "indispensable": 0.0005024691859403228, "units e g": 0.00241658126624442, "approaches a possible": 0.0010265264996608815, "36 have": 0.0008909432928017379, "at the rt": 0.0008910531095517444, "graph a set": 0.0010265264996608815, "a hardware": 0.00044789805018826095, "synthesis": 0.02525634426985578, "a retry": 0.0008909432928017379, "allocation techniques 61": 0.0010265264996608815, "medium": 0.0002707608844530153, "high speed algorithms": 0.0010265264996608815, "achieve a": 0.0003520421747868478, "from an": 0.00022313081346984749, "problem acm": 0.0008409275477391776, "can be applicable": 0.0008910531095517444, "rim and jain": 0.0010265264996608815, "of functional models": 0.0009410601106551883, "116 151": 0.0009764140466129265, "is easier to": 0.0010240326170301846, "the total number": 0.0005456507796285155, "the alap": 0.0008409275477391776, "image and": 0.0008245106528145551, "for different": 0.0008337076116309191, "portions": 0.0002697718856529779, "components functional": 0.0009764140466129265, "on a chip": 0.0007306662459124517, "achieve effective design": 0.0010265264996608815, "small customer": 0.0008909432928017379, "randomized branch": 0.0009764140466129265, "quality circuit is": 0.0010265264996608815, "synthesized results 6": 0.0010265264996608815, "area cost by": 0.0010265264996608815, "concern is in": 0.0010265264996608815, "since verification": 0.0009764140466129265, "performance estimation": 0.001410523831301049, "design automation": 0.005128444123041648, "dfg with": 0.0009764140466129265, "16 proposed": 0.000736324421504473, "tolerance is": 0.0005645285568789101, "in each": 0.00011768665502163403, "approaches which": 0.0006265213392754975, "techniques based on": 0.0005945939298027953, "space and hence": 0.0008555639165621071, "algorithms are simple": 0.0010265264996608815, "technique they improve": 0.0010265264996608815, "reliability b introduction": 0.0010265264996608815, "design constraints supplied": 0.0010265264996608815, "43rd": 0.0005836350521743063, "performance and": 0.0006205422400302941, "constructed": 3.962829625723503e-05, "graph in a": 0.0006630607854273854, "using macro": 0.0008909432928017379, "exploring the design": 0.0008280296678200039, "no": -0.0019964175055175305, "list scheduling a": 0.0008910531095517444, "and area overhead": 0.0010265264996608815, "when": -0.002742423375189563, "automation p": 0.0005109789861637645, "2001 las vegas": 0.0007554603981339264, "using any scheduling": 0.0010265264996608815, "asics fast": 0.0008909432928017379, "np": 0.0003915494225303718, "cycle their tool": 0.0010265264996608815, "node": 0.00010440281617100225, "operation the other": 0.0009410601106551883, "brian derenzi ryan": 0.0010265264996608815, "they construct": 0.0007052619156505245, "program transformations": 0.0012005979126299372, "preceding": 0.0001964099400571374, "approach where": 0.0005889972261660747, "uniformly": 0.00015732343814038927, "registers or": 0.0006340378686968196, "are necessary": 0.00036669672848309466, "with the original": 0.0005287169343706899, "2002 apostolos a": 0.0010265264996608815, "to improve": 0.0010328625135153887, "7 describes applications": 0.0010265264996608815, "of the segment": 0.0006630607854273854, "halts in the": 0.0008910531095517444, "partially into consideration": 0.0010265264996608815, "language de scription": 0.0010265264996608815, "less traffic": 0.0009764140466129265, "longer": 0.00012880210994546448, "1178 august 2002": 0.0010265264996608815, "88 software pipelining": 0.0010265264996608815, "chen 3": 0.0008909432928017379, "operands from and": 0.0009410601106551883, "representation 2": 0.0006505845768687031, "such as constant": 0.0008280296678200039, "is estimated with": 0.0009410601106551883, "been successfully applied": 0.0014200312269915063, "serious": 0.00027683248630228, "notable development": 0.0009764140466129265, "involves the mapping": 0.0009410601106551883, "operator elimination can": 0.0010265264996608815, "in c or": 0.0007700080474004306, "portable applications such": 0.0010265264996608815, "the 13th": 0.0004629973621824251, "alternatives": 0.0005077075676704212, "non pipelined resource": 0.0010265264996608815, "datapath refinement": 0.0009764140466129265, "binding problems": 0.0009764140466129265, "to use hls": 0.0010265264996608815, "and one": 0.0004131450054061554, "computation": -0.00028805842327226375, "used a binder": 0.0010265264996608815, "share the": 0.0003853164912330801, "all the available": 0.0006768301477444453, "tools are utilized": 0.0010265264996608815, "determine the number": 0.0006393918163245107, "operations that will": 0.0009410601106551883, "based method": 0.00048240605893104, "free design": 0.0009764140466129265, "environment": 0.0003834104297731187, "which an operation": 0.0016560593356400078, "and where to": 0.0008280296678200039, "high performance real": 0.0009410601106551883, "a tool is": 0.0008055270887481399, "tradeoff by": 0.0009764140466129265, "or all": 0.00039449570177243446, "binding problems in": 0.0010265264996608815, "najaf abadi a": 0.0010265264996608815, "advantage": 2.0728901508160286e-05, "step a separate": 0.0010265264996608815, "tures": 0.00038090480016738336, "controllers based": 0.0008909432928017379, "has started": 0.0006597627962328983, "graphs as": 0.0005737520925884166, "heuristic for": 0.00048240605893104, "for selecting the": 0.000656708513347662, "circuit description and": 0.0009410601106551883, "to move into": 0.0008555639165621071, "emphasized": 0.00042060945411932587, "operands to": 0.0006597627962328983, "using behavioral": 0.0015107345846833977, "achieving low power": 0.0010265264996608815, "automatic data path": 0.0037642404426207533, "bound method can": 0.0010265264996608815, "switching activity martin": 0.0010265264996608815, "level": -0.00896484345027629, "steps unit allocation": 0.0010265264996608815, "sets concurrently i": 0.0010265264996608815, "be performed": 0.001172987439141748, "required in a": 0.0007700080474004306, "testability improvement": 0.0009764140466129265, "these loops by": 0.0010265264996608815, "e g replacing": 0.0010265264996608815, "into a structural": 0.0010265264996608815, "in europe p": 0.0010857333276491315, "still not as": 0.0010265264996608815, "are imposed": 0.0005231936273913729, "a decomposition": 0.00046914745991746604, "for executing": 0.0005945206498015871, "earlier in the": 0.0006106404236301497, "an increment": 0.0006597627962328983, "a single phase": 0.0007554603981339264, "elimination and loop": 0.0008910531095517444, "constructive approach is": 0.0010265264996608815, "an iterative": 0.0006938496416265523, "congrs de paris": 0.0007424439286282551, "component in": 0.0004281009903529399, "extracts all possible": 0.0010265264996608815, "when vhdl": 0.0009764140466129265, "must begin": 0.0008409275477391776, "recent hls systems": 0.0010265264996608815, "roms registers and": 0.0010265264996608815, "paths are": 0.00044789805018826095, "speculates on": 0.0008909432928017379, "the allocation subproblems": 0.0009410601106551883, "duality with the": 0.0010265264996608815, "a specified": 0.00039810692426898146, "are based": 0.0002443749194635562, "and complicate task": 0.0010265264996608815, "the system architect": 0.0018821202213103766, "between early and": 0.0009410601106551883, "operation can possibly": 0.0010265264996608815, "the schedules": 0.000578630871332004, "detect and": 0.0005052852776186487, "automatic data": 0.002768928320269446, "system synthesis september": 0.0007700080474004306, "a retry period": 0.0010265264996608815, "in the trade": 0.0008910531095517444, "technique they": 0.0008054278125478997, "the scheduled": 0.0005837069815620527, "language reference manual": 0.0007554603981339264, "date since": 0.0008409275477391776, "logic per": 0.0009764140466129265, "signals rabaey": 0.0009764140466129265, "first created which": 0.0010265264996608815, "portion of the": 0.0007148005455444569, "kurdahi and parker": 0.0009410601106551883, "on simultaneous": 0.0007198227332232435, "refinement there are": 0.0009410601106551883, "the precedence": 0.000578630871332004, "then describe": 0.0005264402296629314, "graph theoretical": 0.0012840734909641165, "another e": 0.0007198227332232435, "groups": 0.00030123859983180196, "module selection musoll": 0.0010265264996608815, "of hls should": 0.0010265264996608815, "based": -0.008406531318891733, "in order to": 0.0005752586556937385, "optimizations for hls": 0.0010265264996608815, "for clock": 0.0006696724184809267, "functional units singh": 0.0010265264996608815, "developments in": 0.0011475041851768332, "units an edge": 0.0010265264996608815, "advantage of the": 0.0007413298840666161, "healthy": 0.0006921467772848516, "specific dsp": 0.0008909432928017379, "and solve": 0.0004800990887414482, "christophe wolinski": 0.0016818550954783552, "hardware on the": 0.0008555639165621071, "and loop unrolling": 0.0007554603981339264, "applied transformation in": 0.0010265264996608815, "together gebotys": 0.0009764140466129265, "in designs for": 0.0010265264996608815, "empty datapath": 0.0009764140466129265, "yoichi yuyama": 0.0009764140466129265, "hls extensive": 0.0009764140466129265, "control steps within": 0.0010265264996608815, "selection musoll": 0.0009764140466129265, "if correct": 0.0009764140466129265, "constructs in the": 0.000786496815660843, "the rtl level": 0.0009410601106551883, "level synthesis system": 0.002310024142201292, "synthesis of": 0.0068739820887835975, "mixed ilp model": 0.0010265264996608815, "mechatronic": 0.0008053285608149918, "process usually includes": 0.0010265264996608815, "allocation and binding": 0.00564636066393113, "symposium on system": 0.0007008512712949511, "a much": 0.00030027782430392573, "insignificant as we": 0.0010265264996608815, "can use": 0.00021448062997269664, "manipulation of": 0.00045522781284454433, "hls over": 0.0009764140466129265, "abadi a": 0.0009764140466129265, "correctly moved around": 0.0010265264996608815, "behavioral description": 0.010383481201010424, "from cmu": 0.0008054278125478997, "synthesis incremental tree": 0.0010265264996608815, "styles since": 0.0008909432928017379, "improved testability": 0.001952828093225853, "the cdfg": 0.0021594681996697303, "like arrays in": 0.0010265264996608815, "height reduction uses": 0.0010265264996608815, "memory": 0.0007397226066168023, "no longer necessary": 0.000786496815660843, "g one": 0.000540329071683549, "diagrams": 0.00030145308855948497, "of image": 0.0008719766421375479, "march 2001": 0.00045712689363370515, "through the idle": 0.0009410601106551883, "for both": 0.00038843993234677056, "and bound method": 0.0008280296678200039, "guidance in the": 0.0008910531095517444, "designed analyzing methods": 0.0010265264996608815, "capable of self": 0.0009410601106551883, "than that at": 0.0008910531095517444, "different architectural decisions": 0.0010265264996608815, "the impact of": 0.0007334838542861655, "hls because it": 0.0010265264996608815, "it uses the": 0.0005645981400857238, "process and moving": 0.0010265264996608815, "tools optimizations in": 0.0010265264996608815, "for design description": 0.0010265264996608815, "if synthesis": 0.0008909432928017379, "kumar et al": 0.0008280296678200039, "rtl structural description": 0.0010265264996608815, "checkpoints that": 0.0008054278125478997, "11 2002": 0.0005601586506639426, "chip issues it": 0.0010265264996608815, "exclusive operations so": 0.0010265264996608815, "control data flow": 0.001572993631321686, "36 have been": 0.0010265264996608815, "input operands from": 0.0010265264996608815, "for synthesis": 0.0018008968689449058, "synthesis insyn": 0.0009764140466129265, "frequently applied transformation": 0.0010265264996608815, "a centralized": 0.0005231936273913729, "is proposed by": 0.0007700080474004306, "the presence": 0.00064344188991809, "parts of a": 0.0005645981400857238, "software programming": 0.0008909432928017379, "folding 23 88": 0.0010265264996608815, "level language": 0.000578630871332004, "tool is definitely": 0.0010265264996608815, "access based on": 0.0017111278331242142, "as pipelining 71": 0.0010265264996608815, "routing par titioning": 0.0010265264996608815, "power microarchitectural": 0.0008409275477391776, "international symposium on": 0.00039694122035992675, "tseng": 0.0005024691859403228, "algorithm has a": 0.0005770545764705953, "manual profile": 0.0009764140466129265, "requirements": 0.00017916080630346026, "the constraint parameters": 0.0010265264996608815, "can use pattern": 0.0010265264996608815, "one serious": 0.0008909432928017379, "algorithm allocates a": 0.0010265264996608815, "from conceptualization to": 0.0010265264996608815, "replace portions of": 0.0010265264996608815, "used in the": 0.00041930222274796767, "1": 0, "consideration low": 0.0009764140466129265, "of transforming": 0.0006505845768687031, "preceding discussions": 0.0009764140466129265, "to the": 0.0, "placed on exploiting": 0.0010265264996608815, "automation assures a": 0.0010265264996608815, "proposed 3 2": 0.0010265264996608815, "between logic synthesis": 0.0010265264996608815, "the decision": 0.0003436150984441393, "adds an": 0.0006265213392754975, "used in": 0.00020137310622744906, "the total": 0.0003753917880924746, "level synthesis karnik": 0.0010265264996608815, "used it": 0.0004629973621824251, "thesis flow": 0.0009764140466129265, "be far": 0.0005945206498015871, "directed scheduling": 0.0015557640643709427, "as an": 8.906105488182896e-05, "binding in": 0.001472648843008946, "the input behavioral": 0.0009410601106551883, "how ever": 0.000325247390881841, "is applicable": 0.00039214130554447274, "logic level": 0.0013608817390601121, "system is": 0.0001945346767209925, "list scheduling": 0.001157261742664008, "poulakis g papakonstantinou": 0.0010265264996608815, "activity described by": 0.0010265264996608815, "synthesis real": 0.0017818865856034758, "g data flow": 0.0008910531095517444, "be transformed into": 0.0005120163085150923, "annealing": 0.0008921470320707295, "the control logic": 0.0015109207962678529, "np hard": 0.00041361967353078117, "allocation design space": 0.0010265264996608815, "representation": 3.8578094024839735e-05, "units singh and": 0.0010265264996608815, "g the": 0.00019484991692582558, "c zawada": 0.0009764140466129265, "automating part or": 0.0010265264996608815, "exclusive": 0.0002737666088059616, "bounds on": 0.0008660152163350773, "checkpoints": 0.0010662569880008116, "vice versa": 0.0003083444005640868, "tradeoff between": 0.0008752490580655509, "behavioral transformation": 0.0009764140466129265, "scheduling polytope described": 0.0010265264996608815, "allocation unit": 0.0009764140466129265, "and placed": 0.0005889972261660747, "loop folding algorithmic": 0.0010265264996608815, "instruction set": 0.001401194016087513, "asic emulation board": 0.0010265264996608815, "flow of vlsi": 0.0010265264996608815, "its design": 0.0006194319820342735, "it generates": 0.0004756059007199775, "the same type": 0.0005081629304524006, "winding a data": 0.0010265264996608815, "ilp formulations": 0.0008409275477391776, "a non": 0.00017281512050973527, "research in": 0.0003853164912330801, "level a datapath": 0.0010265264996608815, "presence": 0.00025745280081137216, "power for low": 0.0010265264996608815, "fpgas": 0.0011117337046252249, "in 92 a": 0.0010265264996608815, "intensive dsp": 0.0008409275477391776, "lack of": 0.0005807117020597508, "to operations on": 0.0009410601106551883, "graph cdfg is": 0.0010265264996608815, "50 a 0": 0.0010265264996608815, "understood since": 0.0008054278125478997, "based data path": 0.0010265264996608815, "low power microarchitectural": 0.0008910531095517444, "a high": 0.0013255645565001712, "idle components and": 0.0010265264996608815, "with various": 0.00043762452903277544, "poulakis": 0.0008908335031168579, "and placement se": 0.0010265264996608815, "evolution": 0.0007132897863220854, "been employed": 0.0006002989563149686, "level optimizations": 0.0008054278125478997, "small problems": 0.0006340378686968196, "a unifying": 0.0005601586506639426, "steps is required": 0.0009410601106551883, "has been spent": 0.0008055270887481399, "total number": 0.0004178847305616431, "its output": 0.0004946083992344144, "have extended": 0.0005518490653467084, "pattern matching": 0.00096481211786208, "exploring the": 0.00047341687305567224, "the 38th conference": 0.0008280296678200039, "annealing and": 0.0008054278125478997, "execute": 0.0004191140881624325, "g constants": 0.0009764140466129265, "opera": 0.00040688422924023225, "assignment problem": 0.0005737520925884166, "years the": 0.0006002989563149686, "control step in": 0.0016560593356400078, "advent": 0.0005080376900505638, "transformation transformations can": 0.0010265264996608815, "integer linear programming": 0.000656708513347662, "realistic": 0.0001653239891758563, "on integer": 0.0006696724184809267, "control step is": 0.0008910531095517444, "eases the handling": 0.0010265264996608815, "level synthesis tools": 0.0017821062191034887, "multiple implementation": 0.0009764140466129265, "design into hardware": 0.0010265264996608815, "scheduling list scheduling": 0.0010265264996608815, "weighted": 0.0008853233874972254, "criterion based on": 0.0007424439286282551, "to reuse": 0.0005367113193995478, "methods clique partitioning": 0.0010265264996608815, "efficient or the": 0.0010265264996608815, "linear programming": 0.0004095681341129459, "as early": 0.001080658143367098, "much shorter design": 0.0010265264996608815, "use of": 7.60964971841063e-05, "operations to functional": 0.0008910531095517444, "for hls it": 0.0010265264996608815, "systems proceedings": 0.00039810692426898146, "the hot carrier": 0.0010265264996608815, "there may be": 0.00040355183225569853, "are surveyed": 0.0013393448369618535, "is given": 0.00010463689723744632, "are well": 0.0003356685626871237, "a logic": 0.0004533561727370608, "kurdahi 82 proposed": 0.0010265264996608815, "consumption exploiting": 0.0009764140466129265, "28 2006 san": 0.0008280296678200039, "targeted towards": 0.0031115281287418853, "synthesis system they": 0.0010265264996608815, "kazutoshi kobayashi hidetoshi": 0.0010265264996608815, "datapath architecture a": 0.0010265264996608815, "to the resource": 0.0007554603981339264, "furthermore there": 0.0005478910668182925, "meeting the constraint": 0.0009410601106551883, "step assignments": 0.0009764140466129265, "while meeting the": 0.0009410601106551883, "ignores the": 0.0005478910668182925, "theory": -4.514631942013823e-05, "the objects subject": 0.0010265264996608815, "state": -0.00032907115584119407, "to the node": 0.0005332599197353992, "assignment statements opera": 0.0010265264996608815, "september 20 22": 0.0008280296678200039, "is first created": 0.0008910531095517444, "explicit performance and": 0.0010265264996608815, "wang and grainger": 0.0010265264996608815, "the hierarchy before": 0.0010265264996608815, "characteristics of": 0.0002937823088270266, "language data path": 0.0010265264996608815, "steps are": 0.00039810692426898146, "used it generates": 0.0010265264996608815, "is divided into": 0.0004371307186827574, "automation to higher": 0.0010265264996608815, "which are": 8.482374300126614e-05, "entire design process": 0.0009410601106551883, "july 2002": 0.00042657895272427967, "motion": 0.0002418456194134966, "turn": 0.000121084931310217, "during every control": 0.0010265264996608815, "high level transformation": 0.0010265264996608815, "level synthesis simulated": 0.0010265264996608815, "95 generalized": 0.0009764140466129265, "on bipartite weighted": 0.002053052999321763, "precedence constraints": 0.0006194319820342735, "hls are": 0.0009764140466129265, "very large scale": 0.0005675984535683507, "2006 san francisco": 0.0008280296678200039, "design automation july": 0.0008280296678200039, "space is": 0.00030271276669464013, "workbench": 0.0011289179816427546, "areas including": 0.0007198227332232435, "lowering supply": 0.0009764140466129265, "simplified": 0.00017195034820631052, "that have": 0.0003461941831430199, "cope with": 0.0004250743656445391, "have been": 0.0006883648016766931, "array": 0.0005666069727489828, "data routing a": 0.0008910531095517444, "fpgas fast turn": 0.0010265264996608815, "given": -0.004690896475379322, "when resources limits": 0.0010265264996608815, "proposed 3": 0.0008909432928017379, "for the high": 0.0006630607854273854, "for digital": 0.0004871483750863616, "be achieved by": 0.00041504940589011147, "for manufacturing": 0.0008054278125478997, "dsp designs many": 0.0010265264996608815, "is used": 0.000505334299854743, "the ant": 0.0008909432928017379, "since multiplexors": 0.0009764140466129265, "gives": -8.341178800839987e-05, "example at": 0.0005645285568789101, "exploring": 0.0002727581500385795, "mowchenko 56": 0.0009764140466129265, "as possible alap": 0.0008910531095517444, "cope": 0.00033106714354458913, "synthesis optimum simultaneous": 0.0010265264996608815, "it combines rapid": 0.0010265264996608815, "effect on the": 0.0004276443842078838, "alap": 0.0031697986855243345, "must be taken": 0.0005221939962406121, "test time": 0.0007198227332232435, "munich germany j": 0.0010265264996608815, "occur within": 0.000578630871332004, "for data": 0.0003224053638806459, "capability in expressing": 0.0010265264996608815, "wide": 8.341178800839987e-05, "height reduction": 0.0031115281287418853, "unfortunately": 0.00010912508812028339, "units and the": 0.0007199114578298285, "realistic design": 0.0008909432928017379, "their synthesis": 0.0008054278125478997, "partitioning method when": 0.0010265264996608815, "vectors through": 0.0008909432928017379, "r": 0, "of different functional": 0.0010265264996608815, "unrolling in": 0.0007778820321854713, "several low power": 0.0010265264996608815, "representation the": 0.00045151117157131454, "on operation concurrency": 0.0010265264996608815, "and": 0, "dominate gate delay": 0.0010265264996608815, "accesses simultaneously": 0.0009764140466129265, "fair p": 0.0015107345846833977, "an arbitrary combination": 0.0009410601106551883, "arrayed variables are": 0.0010265264996608815, "the loading": 0.0006597627962328983, "the complexities": 0.0005518490653467084, "ant": 0.0005331284940004058, "heuristic methods that": 0.0009410601106551883, "82 proposed": 0.0009764140466129265, "of variables and": 0.0005675984535683507, "and hardware": 0.0004971950503022425, "datapath trade offs": 0.002053052999321763, "allocation techniques": 0.0015557640643709427, "approaches for": 0.00043762452903277544, "term reliability": 0.0009764140466129265, "loops self": 0.0009764140466129265, "are two": 0.0001708521519743518, "datapath": 0.016911610813668973, "they also take": 0.0009410601106551883, "paulin": 0.0006505044062492492, "emphasis": 0.000598076959630826, "solution of the": 0.0003586096832015968, "locations of switches": 0.0010265264996608815, "all tasks together": 0.0010265264996608815, "subproblems a constructive": 0.0010265264996608815, "more important to": 0.0007306662459124517, "the hardware": 0.0015457205895632977, "multiple": -0.0003329069478314836, "in different control": 0.0009410601106551883, "tem plates": 0.0008054278125478997, "new description": 0.0008409275477391776, "register subset thus": 0.0010265264996608815, "sequencer based data": 0.0010265264996608815, "finds its": 0.0007052619156505245, "the overall interconnect": 0.0010265264996608815, "type into all": 0.0010265264996608815, "interconnection between memory": 0.0010265264996608815, "for synthesis a": 0.0010265264996608815, "efficient heuristic procedure": 0.0008910531095517444, "and probabilistic hill": 0.0010265264996608815, "amount of inter": 0.0008555639165621071, "g vhdl": 0.0009764140466129265, "can be assigned": 0.0010665198394707984, "variances integrating program": 0.0010265264996608815, "hardware emulation provides": 0.0010265264996608815, "and concurrency of": 0.0010265264996608815, "m counter": 0.0009764140466129265, "and tokada": 0.0009764140466129265, "later": -3.706696263792379e-05, "algorithm for multiport": 0.002053052999321763, "real time applications": 0.0005532646825751436, "al 14": 0.0005478910668182925, "al 12": 0.000540329071683549, "3 1 scheduling": 0.0009410601106551883, "al 10": 0.0005559353594425499, "per chip": 0.0008909432928017379, "recently hls": 0.0009764140466129265, "g registers and": 0.0010265264996608815, "64 proposed a": 0.0010265264996608815, "pay attention": 0.0006922320800673615, "drawback the more": 0.0010265264996608815, "linear programming ilp": 0.0008055270887481399, "every aspect": 0.0008909432928017379, "most data transfers": 0.0010265264996608815, "representation in": 0.0008819196187839917, "an extension to": 0.0005588039606558711, "hls has": 0.001952828093225853, "variation of descriptions": 0.0010265264996608815, "fully synthesized their": 0.0010265264996608815, "hardware synthesis exploiting": 0.0010265264996608815, "narrow application": 0.0008409275477391776, "is in performing": 0.0010265264996608815, "abstraction where": 0.0008054278125478997, "lower level behavioral": 0.0010265264996608815, "dealing with": 0.00031354041509745045, "an interactive synthesis": 0.0010265264996608815, "time and placed": 0.0010265264996608815, "functional units of": 0.0007306662459124517, "accurate estimation": 0.0006505845768687031, "elimination can": 0.0007553672923416989, "paths within": 0.0007553672923416989, "system levels can": 0.0010265264996608815, "are represented": 0.0003182456724318774, "common subexpression": 0.0007198227332232435, "routing there": 0.0008409275477391776, "to a cycle": 0.0007554603981339264, "27 proposed": 0.0009764140466129265, "proposed an extension": 0.0010265264996608815, "2002 conference on": 0.000786496815660843, "and to": 0.0002402906300284009, "the integraty constraints": 0.0010265264996608815, "masao": 0.0007197340304834748, "91 january 27": 0.0010265264996608815, "workbench from cmu": 0.0010265264996608815, "one example of": 0.001289801660108325, "of the hierarchy": 0.0006290543927330173, "is connected to": 0.0004872084204918943, "estimating the": 0.0003809517443133246, "towards a centralized": 0.0010265264996608815, "three phase": 0.0008054278125478997, "placement and": 0.0012680757373936392, "divided the allocation": 0.0010265264996608815, "ly et al": 0.0010265264996608815, "into a control": 0.0017821062191034887, "description into a": 0.002823180331965565, "the graph is": 0.0004888292215128859, "a timing": 0.0006063570280783984, "the node in": 0.0006697549616115174, "them independently the": 0.0010265264996608815, "mapped": 0.0001742074350348743, "in many critical": 0.0009410601106551883, "74 there have": 0.0010265264996608815, "20 22": 0.00047341687305567224, "allocation and resource": 0.0009410601106551883, "notebook and": 0.0009764140466129265, "allocation chooses functional": 0.0010265264996608815, "or flow": 0.0007052619156505245, "binding based": 0.0008909432928017379, "of rt components": 0.0010265264996608815, "violated": 0.00026878918496485253, "method can": 0.0003546736108875864, "of the re": 0.0007424439286282551, "based implementation": 0.0006002989563149686, "proposed a decomposition": 0.0010265264996608815, "the behavior of": 0.0003052265209041662, "minimized there": 0.0008409275477391776, "ignores": 0.00035199879312636885, "stay in": 0.0005837069815620527, "flexibility in": 0.00044438269256434556, "apply some hardware": 0.0010265264996608815, "reduce both": 0.0006597627962328983, "of the behavioral": 0.0008055270887481399, "detect": 0.00015368842374087157, "between early": 0.0008909432928017379, "weighted matching data": 0.0010265264996608815, "instances of": 0.0003051889036351368, "each storage unit": 0.0010265264996608815, "from and write": 0.0008910531095517444, "of component": 0.0005264402296629314, "optimal in order": 0.0009410601106551883, "aloqeely and chen": 0.0010265264996608815, "fast approach to": 0.0010265264996608815, "more influ": 0.0009764140466129265, "these are": 0.00021589279450509686, "standard vhdl language": 0.0009410601106551883, "speed algorithms architectural": 0.0010265264996608815, "language 4th ed": 0.0008910531095517444, "testability considerations": 0.001952828093225853, "problem such": 0.0006063570280783984, "register files": 0.0006063570280783984, "davide bruni": 0.0009764140466129265, "using application specific": 0.0009410601106551883, "al 14 proposed": 0.0009410601106551883, "annual conference on": 0.0004921337246943918, "on scheduling": 0.0006002989563149686, "zawada n": 0.0009764140466129265, "power controller": 0.0008909432928017379, "programmability of fpgas": 0.0010265264996608815, "propagation": 0.000206883647440321, "flow will significantly": 0.0010265264996608815, "between hls": 0.0009764140466129265, "datapath synthesis real": 0.0010265264996608815, "significant emphasis": 0.0009764140466129265, "functional units and": 0.0020304904432333357, "bottom that": 0.0008409275477391776, "colony": 0.0007197340304834748, "period": 0.000165868202339119, "61": 0.0002075587456077903, "62": 0.00014759127434532847, "63": 0.0002075587456077903, "64": 0.00012973000421096577, "65": 0.00021944694904163522, "iterations": 0.00012603161280263662, "a fast": 0.00030271276669464013, "68": 0.00024603251779101274, "69": 0.00022912108690564952, "some new": 0.000951211801439955, "as layout": 0.0008909432928017379, "are used": 0.00011436859399030642, "accesses decreases": 0.0009764140466129265, "8 future directions": 0.0010265264996608815, "large designs heuristic": 0.0010265264996608815, "provides an": 0.0003115699804847435, "for instance many": 0.0009410601106551883, "proposed for both": 0.0010265264996608815, "to hls can": 0.0010265264996608815, "which the": 0.00014945093857380066, "trade offs in": 0.0014200312269915063, "constructive approaches": 0.0009764140466129265, "which an": 0.0008299965072680488, "in designs": 0.0008909432928017379, "in 100 an": 0.0010265264996608815, "employed to solve": 0.0008910531095517444, "each type of": 0.0005532646825751436, "applied to storage": 0.0009410601106551883, "asap and": 0.0031115281287418853, "the main goal": 0.0005872812720814885, "survey some basic": 0.0010265264996608815, "and allocation the": 0.0009410601106551883, "transformations testability": 0.0009764140466129265, "tradeoff between the": 0.0005872812720814885, "verilog 90 an": 0.0010265264996608815, "the simplest constructive": 0.0010265264996608815, "hardware integer": 0.0009764140466129265, "be scheduled in": 0.0013686651356827485, "must select": 0.0006597627962328983, "can minimize the": 0.0007424439286282551, "dissipation unit allocation": 0.0010265264996608815, "re programmable components": 0.0010265264996608815, "estimation area": 0.0009764140466129265, "on predicting": 0.0008054278125478997, "4 several new": 0.0010265264996608815, "generalized the ilp": 0.0010265264996608815, "a constraint driven": 0.0009410601106551883, "noncritical": 0.0007552742094960622, "interconnection units for": 0.0010265264996608815, "al 95 generalized": 0.0010265264996608815, "efficient scheduling of": 0.0008280296678200039, "the higher": 0.0003217036224064884, "parameters the design": 0.0010265264996608815, "every set of": 0.0006923174038785372, "proposed a scheduling": 0.0008910531095517444, "hls for testability": 0.0010265264996608815, "and inter connection": 0.0010265264996608815, "of variables or": 0.0008555639165621071, "activity martin and": 0.0010265264996608815, "flottes": 0.0008908335031168579, "pruning": 0.00034521757560634426, "circuit to": 0.0006265213392754975, "be applied": 0.0005595530858952722, "to the well": 0.0006290543927330173, "when hls is": 0.0010265264996608815, "to generate": 0.0004254624640643318, "are surveyed advance": 0.0010265264996608815, "objects subject to": 0.0009410601106551883, "ing allocation and": 0.0010265264996608815, "binding variables to": 0.0009410601106551883, "e g": 0.0011367330713950175, "from cmu 89": 0.0010265264996608815, "modulus m counter": 0.0010265264996608815, "in meeting": 0.0007553672923416989, "problem into three": 0.0008910531095517444, "the bus": 0.0005331941987692005, "as units": 0.0007778820321854713, "same hardware": 0.0007198227332232435, "100 an": 0.0008909432928017379, "bogliolo luca": 0.0008909432928017379, "topic over the": 0.0010265264996608815, "design an": 0.0010400561264915225, "driven": 0.0007379563717266424, "design at": 0.0006696724184809267, "at the behavioral": 0.0017111278331242142, "modulus m": 0.0016818550954783552, "power consumption at": 0.0016560593356400078, "narrow application specific": 0.0010265264996608815, "and solution fair": 0.0016110541774962798, "relies": 0.00021097299174319183, "or the simulated": 0.0010265264996608815, "multiplexors the finite": 0.0010265264996608815, "minimize": 0.0004615610056643786, "approach for high": 0.0010265264996608815, "rt level we": 0.0010265264996608815, "using time and": 0.0010265264996608815, "is ordered": 0.0006340378686968196, "scheduled one example": 0.0010265264996608815, "the flow": 0.0018286673629450915, "one at": 0.00041090491064818877, "components": -5.143972803758305e-05, "number of constraints": 0.0005872812720814885, "model": -0.0007866171907019464, "researchers": 0.0003865103429561259, "future directions although": 0.0010265264996608815, "in addition": 0.0004339652075743748, "and floorplan ning": 0.0010265264996608815, "paulin and": 0.0008054278125478997, "c zawada n": 0.0010265264996608815, "base may": 0.0009764140466129265, "order to reduce": 0.0004921337246943918, "captures": 0.0004644244218357607, "real world high": 0.0010265264996608815, "such as storage": 0.0008555639165621071, "the algorithm to": 0.0004256264370526717, "various binding insyn": 0.0010265264996608815, "partial scan": 0.003905656186451706, "of operation in": 0.0008555639165621071, "level synthesis are": 0.0010265264996608815, "good checkpoints that": 0.0010265264996608815, "honeywell 101 has": 0.0010265264996608815, "software pipelining": 0.0005837069815620527, "a tool": 0.0003657334725890183, "heuristic": 0.0008682040458845756, "synthesis the system": 0.0008910531095517444, "pipelined fashion 98": 0.0010265264996608815, "not take": 0.00039568862702438174, "and heuristics various": 0.0010265264996608815, "find can": 0.0008054278125478997, "simultaneous allocation": 0.0009764140466129265, "vectors through the": 0.0009410601106551883, "estimated assuming": 0.0008909432928017379, "design methodology": 0.0018381707359389988, "following we describe": 0.0007100156134957532, "simple assignment exchange": 0.0010265264996608815, "the variables to": 0.0007554603981339264, "styles": 0.0004043020598629271, "determines the latest": 0.0010265264996608815, "system on": 0.00045151117157131454, "mowchenko 56 proposed": 0.0010265264996608815, "that it can": 0.00039694122035992675, "several approaches 15": 0.0010265264996608815, "programming model for": 0.0007306662459124517, "handling": 0.000331736404678238, "chip the pfa": 0.0010265264996608815, "more general": 0.00021803265867368686, "cycles of": 0.0004629973621824251, "estimate fu": 0.0009764140466129265, "tion similar": 0.0009764140466129265, "scheduler": 0.0003026754638275182, "schedules": 0.0014833143279788207, "make good": 0.0007198227332232435, "in the": 0.0, "constrained scheduling and": 0.002053052999321763, "example that": 0.00039449570177243446, "synthesis the reduction": 0.0010265264996608815, "control data": 0.001238863964068547, "generated by": 0.00019172106964997817, "callas": 0.0017816670062337158, "reduces": 5.0337072825924886e-05, "of such": 0.00014611013835932722, "of language": 0.0005331941987692005, "step the main": 0.0009410601106551883, "at various stages": 0.000786496815660843, "read and or": 0.0008910531095517444, "all of": 0.000136830210335621, "into deep": 0.0008909432928017379, "hls design flow": 0.002053052999321763, "tool even": 0.0009764140466129265, "for loop": 0.0008993840844334547, "defined by": 0.00016291232167768162, "reduced": -2.0005067216304783e-05, "controller delay they": 0.0010265264996608815, "its area": 0.0007553672923416989, "can be found": 0.0004893703592280524, "madrid": 0.00047335853456238134, "many designs are": 0.0010265264996608815, "synthesis an": 0.0007778820321854713, "determine the range": 0.0008910531095517444, "pacific": 0.0012618283623579776, "model for": 0.00020094336305099322, "proposed a sequencer": 0.0010265264996608815, "simple assignment": 0.0008409275477391776, "unit of a": 0.0010265264996608815, "agenda an attribute": 0.0010265264996608815, "a polynomial": 0.000647638578861935, "slice": 0.0007411471779953735, "recovering microarchitecture": 0.0009764140466129265, "sequencing conditional branching": 0.0010265264996608815, "are not": 9.289169894816161e-05, "automatic synthesis": 0.0007052619156505245, "so will": 0.0006505845768687031, "reallocating": 0.0008053285608149918, "asap scheduling": 0.0009764140466129265, "as code motion": 0.0009410601106551883, "provides": -0.00027974019317631246, "ic design principles": 0.0009410601106551883, "programming language": 0.00034608998023739917, "elimination constant propagation": 0.0009410601106551883, "design consists of": 0.0008280296678200039, "functions that": 0.0003537908820103779, "layout or logic": 0.0010265264996608815, "to reduce both": 0.0008055270887481399, "number and types": 0.0017111278331242142, "structure at": 0.0006002989563149686, "according to the": 0.0006999386465194746, "asic with": 0.0009764140466129265, "the integration level": 0.0009410601106551883, "on": 0, "have been targeted": 0.0010265264996608815, "algorithms a": 0.001190676899475013, "control steps the": 0.0017821062191034887, "complexity due": 0.0007778820321854713, "of": 0, "be scheduled": 0.0027779841730945507, "discussed": -3.160432271960204e-05, "testability first": 0.0009764140466129265, "costs they": 0.0008909432928017379, "mutually": 0.0002864200681722526, "units resulting": 0.0009764140466129265, "technique using": 0.0006420367454820583, "decent": 0.0005944473878607613, "a set of": 0.000463759778248063, "to functional units": 0.0008280296678200039, "a behavior": 0.0006063570280783984, "largely determines": 0.0008909432928017379, "tool computes": 0.0008909432928017379, "two disjoint subsets": 0.0007199114578298285, "of the flow": 0.0011675578573633663, "matching data path": 0.0010265264996608815, "ewering": 0.0008908335031168579, "path in high": 0.0010265264996608815, "closely interdependent with": 0.0010265264996608815, "provides information needed": 0.0010265264996608815, "registers or vice": 0.0010265264996608815, "captures sequencing": 0.0009764140466129265, "speculates": 0.0008053285608149918, "united states": 0.0002574884875352245, "adding functional storage": 0.0010265264996608815, "advance in hls": 0.0010265264996608815, "the data": 0.00014710860518503703, "power due": 0.0008909432928017379, "determine": -0.00020898846914974503, "iterative redesign": 0.0009764140466129265, "resulting from": 0.00034198926078360376, "sharing among variables": 0.0010265264996608815, "2004 conference on": 0.0014848878572565102, "and checkpoint": 0.0008054278125478997, "supplied along": 0.0008409275477391776, "that have been": 0.00038171650336264783, "area performance and": 0.0009410601106551883, "reduced bus capacitance": 0.0010265264996608815, "for executing all": 0.0010265264996608815, "there": -0.0049713378165771975, "transforming the cdfg": 0.0010265264996608815, "to generate resource": 0.0010265264996608815, "on signals and": 0.0010265264996608815, "the controllability": 0.0007198227332232435, "optimum scheduling": 0.0008909432928017379, "38th conference on": 0.0008280296678200039, "the design for": 0.0008555639165621071, "mapping each task": 0.0010265264996608815, "performance can": 0.000471264470037823, "urgency 22 which": 0.0010265264996608815, "fewer functional": 0.0008909432928017379, "hsu rudnick": 0.0009764140466129265, "tasks and": 0.00043762452903277544, "environment for": 0.0011694827627909063, "problems also can": 0.0010265264996608815, "decomposition approach es": 0.0010265264996608815, "partitioning of": 0.00041361967353078117, "ilp approach to": 0.0016560593356400078, "the latest": 0.0008655522402837122, "dominated circuit": 0.0009764140466129265, "as packaging": 0.0009764140466129265, "unit for some": 0.0010265264996608815, "goodby et al": 0.0008910531095517444, "applying": -5.715205155615607e-06, "24 68": 0.0009764140466129265, "that it is": 0.00022168607866552862, "performance can be": 0.0005560038834607235, "main concern": 0.0006696724184809267, "for every operation": 0.0008555639165621071, "activities of": 0.0005945206498015871, "constrained scheduling": 0.005758581865785948, "code a": 0.000516939533883185, "and where": 0.00033722221814997614, "fifteen years comprehensive": 0.0010265264996608815, "created which contains": 0.0010265264996608815, "controllability": 0.0011117337046252249, "ilp formulation achatz": 0.0010265264996608815, "objective of": 0.00040307923026888836, "can be carried": 0.0005062791184836, "both conditional and": 0.0010265264996608815, "that there": 0.00010591626149743943, "can support": 0.0004871483750863616, "of several": 0.00027481561491206395, "all possible": 0.0002386010695184375, "between logic": 0.0008909432928017379, "storage elements and": 0.0010265264996608815, "some techniques for": 0.0008055270887481399, "get mapped to": 0.0010265264996608815, "corresponding": -0.00019577471126518587, "control steps is": 0.0010265264996608815, "solutions they find": 0.0010265264996608815, "desired function": 0.0008054278125478997, "graph can be": 0.0005243312378680354, "hardware software codesign": 0.001289801660108325, "testability constraints mujumdar": 0.0010265264996608815, "generates a": 0.00032741680732259286, "the fds": 0.001952828093225853, "algorithm for computing": 0.00046372355915908875, "algorithms an optimizer": 0.0010265264996608815, "hardware and produce": 0.0010265264996608815, "with different": 0.000572910735326061, "control steps on": 0.0010265264996608815, "more control": 0.0006265213392754975, "look ahead": 0.0005737520925884166, "power efficiency and": 0.0009410601106551883, "vlsi when": 0.0009764140466129265, "to low power": 0.0008910531095517444, "with an empty": 0.0006393918163245107, "few years": 0.001052880459325863, "up design techniques": 0.002053052999321763, "or queue": 0.0007553672923416989, "data path tradeoffs": 0.0010265264996608815, "separate": 0.00013932564609983006, "function of the": 0.00029556209451477516, "concern is": 0.0005601586506639426, "by iteratively rescheduling": 0.0010265264996608815, "includes": 1.896813174930324e-05, "explored design space": 0.0010265264996608815, "bounded": 2.2925692779772952e-05, "wide variety of": 0.00047061292659565527, "resources limits": 0.0009764140466129265, "each variable to": 0.0008555639165621071, "drawback the": 0.0007778820321854713, "been active": 0.0008054278125478997, "level circuit description": 0.0009410601106551883, "following we": 0.00032961991879646324, "al 79 propose": 0.0010265264996608815, "tradeoff between design": 0.0008910531095517444, "7 callas": 0.0009764140466129265, "is made": 0.00027029890058181266, "controller": 0.0031284205603667077, "in many portable": 0.0010265264996608815, "for medium and": 0.0008055270887481399, "since different designs": 0.0010265264996608815, "locality and regularity": 0.0009410601106551883, "all": -0.007126668024934863, "annealing method": 0.0008054278125478997, "the bounds": 0.00036382709564194586, "gupta": 0.0003387515189796483, "improve the": 0.0010794639725254843, "lack": 0.00035069094129381906, "executing": 0.00016369972861622164, "synthesis system profile": 0.0010265264996608815, "using multiport memory": 0.0010265264996608815, "combined simulated": 0.0009764140466129265, "decisions": 0.000412422150245907, "differ in the": 0.0005645981400857238, "fault tolerance": 0.00044438269256434556, "ly and mowchenko": 0.0010265264996608815, "set and": 0.00028052368825937324, "tool even finds": 0.0010265264996608815, "techniques for estimating": 0.0007554603981339264, "extraneous": 0.0005199639809212701, "derenzi ryan": 0.0009764140466129265, "proposed achieving": 0.0009764140466129265, "late decisions the": 0.0010265264996608815, "program": 4.501912730130306e-05, "another frequently applied": 0.0010265264996608815, "synthesis approach": 0.0016818550954783552, "represent the probabilistic": 0.0010265264996608815, "moving automation": 0.0009764140466129265, "selection in high": 0.0010265264996608815, "activities": 0.0002943248778312308, "and timing are": 0.0008910531095517444, "synthesis technology for": 0.0010265264996608815, "far": 4.286644003131929e-06, "dhodhi et al": 0.002053052999321763, "on detecting a": 0.0009410601106551883, "pattern matching transformations": 0.0010265264996608815, "on the number": 0.0006258383544280989, "partitioning algorithm both": 0.0010265264996608815, "job assignment": 0.0008909432928017379, "processor design the": 0.0008910531095517444, "fan": 0.0007182597384765457, "is violated in": 0.000786496815660843, "two parts": 0.00034279981139475317, "not used": 0.00034608998023739917, "functional units variables": 0.0010265264996608815, "essential to": 0.00044095980939199585, "subsets": 0.0003383271361432691, "of three interdependent": 0.0010265264996608815, "transformed into a": 0.0010201500692171394, "52 proposed": 0.0009764140466129265, "consumption design": 0.0008909432928017379, "list": 0.00018533481318961897, "proposed placing emphasis": 0.0010265264996608815, "over the": 0.00033457187933782215, "researchers have": 0.00040824471374298116, "binding collectively as": 0.0010265264996608815, "synthe": 0.0007552742094960622, "bus is light": 0.0010265264996608815, "proposed ansa 93": 0.0010265264996608815, "surveyed we": 0.0009764140466129265, "rapid prototype environment": 0.002053052999321763, "to fds": 0.0009764140466129265, "models operation scheduling": 0.0010265264996608815, "r extended 0": 0.0010265264996608815, "algorithm uses an": 0.0008555639165621071, "soon as": 0.00033036197442962915, "tem": 0.00034856674741480726, "of matching": 0.0005440534657849529, "repeatedly ripping up": 0.0010265264996608815, "in the ilp": 0.0023594904469825292, "configured according": 0.0008909432928017379, "disabling the": 0.000736324421504473, "design": -0.005745055798772527, "give the designer": 0.0010265264996608815, "impractical for": 0.0005601586506639426, "requirements in contrast": 0.0008555639165621071, "commonly used internal": 0.0010265264996608815, "represent the": 0.00020489866129505158, "comprehensively to reduce": 0.0010265264996608815, "impossible to": 0.00035117604736527037, "design representation at": 0.0010265264996608815, "to choose": 0.0005177224001644853, "exact solutions": 0.0006420367454820583, "standard compiler": 0.0007052619156505245, "into segments": 0.0006922320800673615, "sum": 1.7172584215713042e-05, "guidance for low": 0.0010265264996608815, "like the": 0.0002688223115590064, "assembly program": 0.0008909432928017379, "in self": 0.0006127235786463329, "version": -7.78563968203848e-05, "field programmable interconnect": 0.0010265264996608815, "transformations that": 0.0005264402296629314, "reliability simulation tool": 0.0010265264996608815, "the degree of": 0.00036738797433057347, "like arrays": 0.0009764140466129265, "on bipartite": 0.0015557640643709427, "time and": 0.0005295351657772481, "basic techniques given": 0.0010265264996608815, "simultaneous allocation and": 0.0010265264996608815, "is more important": 0.0006341160195496112, "input behavioral": 0.0008909432928017379, "evaluate their effectiveness": 0.0009410601106551883, "steps on": 0.0005645285568789101, "space pruning and": 0.0010265264996608815, "every step of": 0.0007199114578298285, "of operations into": 0.0017821062191034887, "6 3 hls": 0.0010265264996608815, "a more": 0.00011635471949277728, "extend the": 0.0002565799264627158, "of the results": 0.00038760087468019296, "also can": 0.0005440534657849529, "directions": 0.00024476955590258697, "proposed to": 0.0003537908820103779, "circuit designs": 0.000736324421504473, "equations": 5.182807637028483e-05, "smooth mechanism": 0.0009764140466129265, "reuse a wide": 0.0010265264996608815, "designs a": 0.0006505845768687031, "level synthesis a": 0.0008555639165621071, "longer ignorable many": 0.0010265264996608815, "increments": 0.0003502721382871555, "several compiler like": 0.0010265264996608815, "higher levels": 0.00103387906776637, "synthesis tools making": 0.0009410601106551883, "by adjusting": 0.0005737520925884166, "modules before synthesizing": 0.0010265264996608815, "techniques constructive": 0.0009764140466129265, "spatial locality for": 0.0008910531095517444, "to form the": 0.0005139876711977963, "cycle comprehensively to": 0.0010265264996608815, "similar concept called": 0.0010265264996608815, "parallelism of the": 0.0007700080474004306, "edges with weights": 0.0009410601106551883, "tasks are closely": 0.0010265264996608815, "allocation based on": 0.0017111278331242142, "any help to": 0.0010265264996608815, "control step for": 0.0010265264996608815, "carriers in a": 0.0010265264996608815, "for describing": 0.0004756059007199775, "be found in": 0.00026308512051731746, "the mimola": 0.0008409275477391776, "the memory based": 0.002053052999321763, "subtasks a notable": 0.0010265264996608815, "program each": 0.0006265213392754975, "edge connects": 0.0008054278125478997, "transformations power minimization": 0.0010265264996608815, "software pipelining 26": 0.0010265264996608815, "to support": 0.0002570335547967968, "they differ in": 0.0007008512712949511, "efficiency and reliability": 0.0008555639165621071, "level synthesis how": 0.0010265264996608815, "iterations and probabilistic": 0.0010265264996608815, "up and": 0.0004221159227858436, "exact information": 0.0008909432928017379, "of transformations": 0.0005200280632457612, "branches high": 0.0008909432928017379, "efficiency and": 0.0008531579054485593, "language e": 0.0006922320800673615, "scheduling analyzing": 0.0008909432928017379, "coverage self testing": 0.0010265264996608815, "when they are": 0.00045846510776445146, "algorithm grows": 0.0006696724184809267, "market is": 0.0008409275477391776, "operators": 0.0003383271361432691, "to reuse a": 0.0008910531095517444, "circuits partitioning of": 0.0010265264996608815, "74 there": 0.0009764140466129265, "known": -0.000165868202339119, "constructs different approaches": 0.0010265264996608815, "to their topological": 0.0009410601106551883, "be performed earlier": 0.0010265264996608815, "supplementary resources": 0.0009764140466129265, "datapath and builds": 0.0010265264996608815, "retiming and those": 0.0010265264996608815, "steps needed": 0.0006597627962328983, "codesis": 0.0008908335031168579, "matching each variable": 0.0010265264996608815, "scheduling algorithms originally": 0.0010265264996608815, "exchange using the": 0.0010265264996608815, "heijligers et": 0.0009764140466129265, "mutually exclusive operations": 0.0008910531095517444, "the digital": 0.000540329071683549, "gate delay therefore": 0.0010265264996608815, "scheduling these": 0.0007052619156505245, "implementation on": 0.0005264402296629314, "information of": 0.0004221159227858436, "the graph": 0.00139813615264606, "delayed when": 0.0009764140466129265, "implementation of": 0.0001560375531556402, "usually corresponds": 0.0008054278125478997, "and exploiting": 0.0011118707188850997, "information on": 0.0003364432420062899, "their input operands": 0.0009410601106551883, "low power design": 0.002310024142201292, "operation for": 0.0004610107701099982, "three steps form": 0.0010265264996608815, "an ilp solution": 0.0009410601106551883, "the following we": 0.0003831636707280422, "behavior into": 0.0017818865856034758, "pascal in": 0.0009764140466129265, "problems nevertheless": 0.0007778820321854713, "they find can": 0.0010265264996608815, "jha 81": 0.0009764140466129265, "regular algo rithm": 0.0010265264996608815, "each level": 0.00041361967353078117, "goal": 1.3945051115229677e-05, "hard problem": 0.0005297721937428561, "each with": 0.00038202975341207826, "transformation then they": 0.0010265264996608815, "breaking": 0.0003403401910042862, "one functional": 0.000736324421504473, "that the operations": 0.0007554603981339264, "compiler transformations": 0.0006420367454820583, "far from optimal": 0.0008055270887481399, "data path in": 0.0008280296678200039, "technique that": 0.00040824471374298116, "traditional hls systems": 0.002053052999321763, "of register allocation": 0.0015400160948008611, "bounding method is": 0.0010265264996608815, "of hls design": 0.0010265264996608815, "independently by": 0.0005518490653467084, "capture": 0.0004367837147777735, "and loop": 0.0014268177021599323, "overcomes this problem": 0.0008055270887481399, "left edge algorithm": 0.0037642404426207533, "algorithm both the": 0.0009410601106551883, "reflect": 0.0002022273564235715, "its development over": 0.0010265264996608815, "and nets": 0.0008409275477391776, "rescheduling a": 0.0007778820321854713, "schedule one example": 0.0010265264996608815, "sometimes called": 0.0005331941987692005, "to be scheduled": 0.0017952504628061343, "ential": 0.0007552742094960622, "switches they can": 0.0010265264996608815, "improved testability how": 0.0010265264996608815, "pay attention to": 0.0007554603981339264, "due to low": 0.0008055270887481399, "and proposed": 0.0005889972261660747, "61 exploit the": 0.0010265264996608815, "be correctly moved": 0.0010265264996608815, "at the lower": 0.0006449008300541625, "synthesis step we": 0.0010265264996608815, "the datapath gradually": 0.0010265264996608815, "values of an": 0.0008055270887481399, "ramanujam sandeep": 0.0009764140466129265, "problem into": 0.0014542658526234332, "complexity moreover this": 0.0010265264996608815, "understood and": 0.0006265213392754975, "interconnection they try": 0.0010265264996608815, "a well designed": 0.0008280296678200039, "are specific": 0.0006597627962328983, "september": 8.823924092209749e-05, "developed": -0.00017803469096720645, "on three graph": 0.0010265264996608815, "data path allocation": 0.0018821202213103766, "within a control": 0.0010265264996608815, "graph dfg": 0.0007198227332232435, "into the functional": 0.0008910531095517444, "applications acm transactions": 0.0006290543927330173, "1 more accurate": 0.0010265264996608815, "correctness preserving": 0.0008054278125478997, "an integer": 0.0002937823088270266, "synthesized circuit": 0.0008409275477391776, "optimizing resource utilization": 0.0010265264996608815, "fpics hardware emulation": 0.0010265264996608815, "style": 0.0002062110751229535, "a realistic design": 0.0010265264996608815, "in conjunction": 0.0003529137617394219, "elements e": 0.0006696724184809267, "and moving": 0.0006597627962328983, "efficiently at the": 0.0010265264996608815, "cost if": 0.0006597627962328983, "efficient scheduling": 0.0006804408695300561, "be performed to": 0.0006843325678413742, "stimuli they select": 0.0010265264996608815, "early in": 0.0005645285568789101, "synthesis incremental": 0.0009764140466129265, "of loops and": 0.0007199114578298285, "synthesis problem": 0.000736324421504473, "step fewer": 0.0008909432928017379, "al 49 proposed": 0.0010265264996608815, "49 proposed": 0.0009764140466129265, "the synthesized asic": 0.0010265264996608815, "high level power": 0.0008910531095517444, "time for synthesis": 0.0010265264996608815, "it performs concurrent": 0.0010265264996608815, "hls 24": 0.0009764140466129265, "captures sequencing conditional": 0.0010265264996608815, "from optimal in": 0.0009410601106551883, "gebotys 21 proposed": 0.0010265264996608815, "will the": 0.0005945206498015871, "looking at the": 0.0004921337246943918, "to one another": 0.0005803717219028672, "olympus 62 have": 0.0010265264996608815, "ilp approach is": 0.0009410601106551883, "design a resource": 0.0010265264996608815, "how to": 0.0002967256115679302, "storage units and": 0.0010265264996608815, "several advantages to": 0.0008280296678200039, "since a real": 0.0009410601106551883, "of this": 2.4311216031951542e-05, "one of functional": 0.0010265264996608815, "controller s effect": 0.002053052999321763, "the implementation": 0.00022276161479504054, "several new": 0.0005945206498015871, "weight": 0.00016208781579144868, "to teach": 0.0006922320800673615, "they improve the": 0.0008555639165621071, "that best matches": 0.0008910531095517444, "the intermediate": 0.0011088839665499368, "era both": 0.0009764140466129265, "design space": 0.005331941987692005, "other hand on": 0.0009410601106551883, "improvement is": 0.0008531579054485593, "limits are imposed": 0.0008910531095517444, "a checkpoint and": 0.0008910531095517444, "transforming the": 0.0005559353594425499, "concentrate on its": 0.0010265264996608815, "segment data transfer": 0.0010265264996608815, "as storage": 0.0007198227332232435, "architec tures": 0.0006505845768687031, "include loop": 0.0008909432928017379, "approaches for constructive": 0.0010265264996608815, "detecting a fault": 0.0008910531095517444, "silicon compilation": 0.0008409275477391776, "estimation methods": 0.0006804408695300561, "the problem of": 0.00021568322375198332, "based on three": 0.0007008512712949511, "65 proposed": 0.0009764140466129265, "integraty constraints": 0.0009764140466129265, "design this more": 0.0010265264996608815, "6 advance in": 0.0010265264996608815, "has been used": 0.0007619974000636796, "the other simple": 0.0010265264996608815, "of microoperations for": 0.0010265264996608815, "and control": 0.0010308452953324179, "circuit and logic": 0.0010265264996608815, "algorithms are": 0.0005318214794509688, "costs gupta and": 0.0010265264996608815, "minimizes the number": 0.0006506647672516526, "teach": 0.0005944473878607613, "edge connects two": 0.0010265264996608815, "generate": 4.5130914890196625e-05, "captures data": 0.0008909432928017379, "datapath can be": 0.0018821202213103766, "and carriers in": 0.0010265264996608815, "a transformation then": 0.0010265264996608815, "callas 53": 0.0009764140466129265, "thread": 0.0003182064554666979, "the power dimension": 0.0010265264996608815, "targeted toward": 0.0017818865856034758, "placing emphasis": 0.0008409275477391776, "circuit": 0.001988101813575303, "possible approach is": 0.0008055270887481399, "values are not": 0.0006768301477444453, "the design constraints": 0.0010265264996608815, "self recovering": 0.0029292421398387793, "new approaches": 0.0006696724184809267, "completion time for": 0.000786496815660843, "development cycle": 0.0009764140466129265, "self adjacent": 0.0009764140466129265, "a ivey": 0.0009764140466129265, "in performing all": 0.0010265264996608815, "since the": 0.00016786480164844285, "simulating the dfg": 0.0010265264996608815, "for instance": 0.00020159665032677763, "scheduling and time": 0.0010265264996608815, "development cycle comprehensively": 0.0010265264996608815, "implementation on the": 0.0007199114578298285, "for reducing": 0.0008413225832335049, "level we can": 0.0015109207962678529, "transformations include loop": 0.0010265264996608815, "main concern is": 0.0008555639165621071, "of compromises": 0.0009764140466129265, "in expressing": 0.0006804408695300561, "utilization": 0.0005112900835693229, "intermediate results": 0.0005645285568789101, "flow graph representation": 0.0026731593286552333, "p oikonomakos": 0.0009764140466129265, "ensuring that the": 0.0005908842688232119, "applications acm": 0.0005264402296629314, "to get": 0.00021342890814021214, "of chips": 0.0008909432928017379, "system they proposed": 0.0010265264996608815, "routing a paradigm": 0.0008910531095517444, "many critical": 0.0008409275477391776, "77 and": 0.0007198227332232435, "blocks of": 0.0007472743586486858, "design at the": 0.0008055270887481399, "taken into": 0.0007706329824661602, "r extended": 0.0008909432928017379, "selected functional": 0.0008909432928017379, "type wang and": 0.0010265264996608815, "to remove": 0.00033800554265737113, "to determine": 0.0003836698576127103, "specific transformations use": 0.0010265264996608815, "techniques for various": 0.0008910531095517444, "scheduling polytope": 0.0008909432928017379, "chaiyakul": 0.0007552742094960622, "pipelined": 0.0012156325406165608, "t the": 0.0002086018881079295, "layout every step": 0.0010265264996608815, "hls tool should": 0.0010265264996608815, "overhead and partial": 0.0010265264996608815, "characteristics e": 0.0007778820321854713, "average human": 0.0009764140466129265, "properties of certain": 0.0010265264996608815, "includes a series": 0.0010265264996608815, "the critical paths": 0.0016560593356400078, "instruction": 0.0006989819311503469, "software thread integration": 0.0009410601106551883, "or in conjunction": 0.0008910531095517444, "representation get": 0.0009764140466129265, "involves the": 0.00037672372812636934, "pairwise": 0.000299038479815413, "s genetic": 0.0009764140466129265, "operations a control": 0.0010265264996608815, "subtasks of high": 0.002053052999321763, "february 23 26": 0.0007306662459124517, "recent developments in": 0.0014848878572565102, "are made": 0.00031288061187300753, "be more efficient": 0.0006064317670193671, "wolinski efficient scheduling": 0.0009410601106551883, "siewiorek 92 divided": 0.0010265264996608815, "we are moving": 0.0008910531095517444, "use of existing": 0.0008555639165621071, "71 and loop": 0.0010265264996608815, "and binding in": 0.0010265264996608815, "a given behavior": 0.0008910531095517444, "rephasing a": 0.0009764140466129265, "can be generated": 0.0004597598041584356, "e g c": 0.0007100156134957532, "can be performed": 0.0010686041947370402, "embed more domain": 0.0010265264996608815, "achatz 1 proposed": 0.0010265264996608815, "wilson": 0.00046495768967623035, "chips of": 0.0009764140466129265, "addition an": 0.0006505845768687031, "relative schedule": 0.0009764140466129265, "if more": 0.000516939533883185, "approaches ly et": 0.0010265264996608815, "choose the": 0.000556846320806571, "showed that": 0.00025612759387124627, "variable mav for": 0.0010265264996608815, "finding": 8.660453156817956e-05, "weight matching": 0.0008409275477391776, "the associativity and": 0.0010265264996608815, "a stack or": 0.0008910531095517444, "assembly program each": 0.0010265264996608815, "different design styles": 0.0010265264996608815, "a hardware description": 0.0008910531095517444, "transfer level estimation": 0.0018821202213103766, "captures data manipulation": 0.0010265264996608815, "internal repre": 0.0009764140466129265, "mujumdar et al": 0.0010265264996608815, "77": 0.000220900201508367, "scheduling problem optimizations": 0.0010265264996608815, "75": 0.0001964099400571374, "74": 0.0002574567575922134, "73": 0.00022912108690564952, "72": 0.000440344095445843, "71": 0.0004597771138107914, "70": 0.00017477565126774994, "the variable subset": 0.0010265264996608815, "developed heuristic": 0.0009764140466129265, "probabilistic": 0.0005741623031262577, "79": 0.0002583704587493667, "the mapping": 0.0003333698037574871, "optimal we can": 0.0010265264996608815, "data values and": 0.000786496815660843, "vhdl is": 0.0008054278125478997, "with hls extensive": 0.0010265264996608815, "wires resulting": 0.0009764140466129265, "improve the quality": 0.0006630607854273854, "traditional": 0.0005041264512105465, "translation process": 0.001384464160134723, "template locks": 0.0009764140466129265, "hls should": 0.0009764140466129265, "variance in the": 0.0006393918163245107, "for low power": 0.008738661832944642, "simple approach": 0.0005331941987692005, "for the datapath": 0.0008555639165621071, "consideration low power": 0.0010265264996608815, "and applications": 0.00026980513335887545, "rtl": 0.0014612650334383504, "change the": 0.00025612759387124627, "search space or": 0.0008910531095517444, "algorithmic and register": 0.0017821062191034887, "and asics": 0.0009764140466129265, "traditionally the": 0.0006597627962328983, "the scheduling these": 0.0010265264996608815, "transfer level rtl": 0.0016110541774962798, "testabil ity industrial": 0.0010265264996608815, "step directly corresponds": 0.0010265264996608815, "67": 0.00021375244059003158, "alap scheduling algorithms": 0.0010265264996608815, "simulating": 0.0002789111989945489, "synthesis algorithmic": 0.0008909432928017379, "one subset of": 0.0017111278331242142, "in turn defined": 0.0010265264996608815, "registers in a": 0.0008055270887481399, "how ever in": 0.0006923174038785372, "the ant colony": 0.0009410601106551883, "algorithms this architecture": 0.0010265264996608815, "low power due": 0.0010265264996608815, "busses simultaneous": 0.0009764140466129265, "level synthesis the": 0.0016560593356400078, "registers into register": 0.0010265264996608815, "his": 0.00010697333703712597, "level is more": 0.0010265264996608815, "to chip and": 0.0009410601106551883, "compiled": 0.0002538537838352106, "functional models of": 0.0008555639165621071, "hardware specific transformations": 0.0030795794989826445, "then operations are": 0.0010265264996608815, "the desired function": 0.0008555639165621071, "and binding for": 0.0009410601106551883, "the placement": 0.0004998351874474825, "optimal in": 0.0004221159227858436, "power profiler optimizing": 0.0010265264996608815, "scan design of": 0.002053052999321763, "ewering 16 proposed": 0.0010265264996608815, "and video algorithms": 0.002053052999321763, "and area": 0.0005837069815620527, "although the": 0.00018441543291365772, "a time constraint": 0.0008555639165621071, "fashion 98 5": 0.0010265264996608815, "compiler": 0.001284491409952889, "state machine to": 0.0009410601106551883, "submicron": 0.0012679194742097337, "exploit the regularity": 0.0008910531095517444, "the output": 0.00022686733476653408, "achieves the objective": 0.0010265264996608815, "is indeed": 0.00035735622541300084, "function for": 0.0003045659232014986, "activity": 0.0016929193358944763, "synthesis and": 0.0015075933364206504, "raghunathan": 0.0011473627798551848, "verification at": 0.0007553672923416989, "specification by": 0.0006804408695300561, "a circuit to": 0.000786496815660843, "assigned to": 0.0007656803450691522, "subset e g": 0.0009410601106551883, "achieved": 8.176977508075747e-05, "approach is to": 0.00038911309210010826, "achieves": 0.0001697179144820977, "79 propose some": 0.0010265264996608815, "are": 0, "be applicable": 0.00048240605893104, "digital systems proceedings": 0.0010265264996608815, "by these constraints": 0.0010265264996608815, "in list": 0.0007198227332232435, "observed that": 0.00032961991879646324, "using a polyhedral": 0.0010265264996608815, "proposed achieving low": 0.0010265264996608815, "80 propose": 0.0009764140466129265, "explores the design": 0.0008555639165621071, "starting point": 0.0003546736108875864, "performance estimation for": 0.0009410601106551883, "various": -0.0005001503107131136, "components unit binding": 0.0010265264996608815, "5 2 advance": 0.0010265264996608815, "32 s genetic": 0.0010265264996608815, "and asap": 0.0008409275477391776, "operation modeling pre": 0.0010265264996608815, "placement and binding": 0.002053052999321763, "7 n 3": 0.0005908842688232119, "profiling": 0.00035912986923827286, "recently": 8.513199436630866e-05, "approach to capture": 0.0010265264996608815, "2 allocation and": 0.0010265264996608815, "same operation": 0.0006505845768687031, "asap values of": 0.0010265264996608815, "level synthesis dhodhi": 0.0010265264996608815, "into a list": 0.0007199114578298285, "wires or buses": 0.0010265264996608815, "ilp formulation they": 0.0010265264996608815, "to control the": 0.00046106759382133933, "we concentrate on": 0.0005221939962406121, "signature built in": 0.0010265264996608815, "each component in": 0.0008055270887481399, "c": -0.0010773896077148186, "describe and synthesize": 0.0010265264996608815, "europe p 933": 0.0010265264996608815, "several alternatives": 0.000736324421504473, "35 studied how": 0.0010265264996608815, "of performance": 0.0007201843613826826, "reduction in": 0.00030271276669464013, "reduction is": 0.00042066129161675246, "nets to indicate": 0.0010265264996608815, "list according to": 0.0009410601106551883, "both wiring area": 0.0010265264996608815, "flow through sequencers": 0.0010265264996608815, "structure of the": 0.001468130249964879, "finds": 0.00018831484268087915, "looping constructs": 0.0008409275477391776, "the hardware cost": 0.0007424439286282551, "97 showed that": 0.0010265264996608815, "optimum scheduling module": 0.0010265264996608815, "have proposed a": 0.0005403956720868134, "as the": 4.109648416235651e-05, "authors observed": 0.0008909432928017379, "among variables kurdahi": 0.0010265264996608815, "synthesis the olympus": 0.0010265264996608815, "descriptions incorporating bottom": 0.0010265264996608815, "knowledge into the": 0.0008555639165621071, "datapath rao and": 0.0010265264996608815, "simpler": 8.783450851569087e-05, "algorithms an": 0.000578630871332004, "must prepare to": 0.0010265264996608815, "this weakness by": 0.0010265264996608815, "transformation based": 0.0007052619156505245, "be explored one": 0.0010265264996608815, "orailoglu and": 0.0009764140466129265, "due": -0.0005646539597733052, "clique partitioning in": 0.0010265264996608815, "synthesis concurrent testing": 0.0010265264996608815, "reduction": 0.00033758516481105044, "rest of": 0.00018233566502022107, "units are": 0.0010400561264915225, "different design levels": 0.0010265264996608815, "other hand resource": 0.0010265264996608815, "martin and": 0.0007778820321854713, "lp formulation": 0.0008054278125478997, "that the number": 0.0003229149133740753, "an allocation": 0.0006063570280783984, "code elimination constant": 0.0010265264996608815, "proposed a hierarchical": 0.0010265264996608815, "same control": 0.0013608817390601121, "a linear": 0.00020523219043619244, "of multichip architecture": 0.0010265264996608815, "also apply some": 0.0010265264996608815, "technology is": 0.0006002989563149686, "the trade": 0.00047341687305567224, "and allocation with": 0.0010265264996608815, "on simultaneous allocation": 0.0010265264996608815, "integrating program": 0.001952828093225853, "evaluated": 0.00020967366666475946, "level circuits a": 0.0010265264996608815, "reallocation an": 0.0009764140466129265, "formal approach to": 0.0007008512712949511, "behavior": -4.179551079303877e-05, "the same control": 0.0014613324918249034, "a hierarchical reduction": 0.0009410601106551883, "in hls 71": 0.0010265264996608815, "simultaneously deals with": 0.0010265264996608815, "concurrently": 0.0008462509679990673, "integrated scheduling for": 0.0010265264996608815, "components we": 0.000513924325416283, "a datapath": 0.0051542709505313115, "abstract behavioral": 0.0017818865856034758, "compromises between early": 0.0010265264996608815, "rim": 0.0006062823075573783, "most data": 0.000736324421504473, "for dsp applications": 0.0008280296678200039, "functional units each": 0.0009410601106551883, "with exploring the": 0.0010265264996608815, "components such": 0.0005889972261660747, "graph in": 0.00035917412975950016, "the asap and": 0.0024840890034600114, "hardware from abstract": 0.002053052999321763, "criterion for": 0.00039933271030995215, "after the": 0.00015293603844036068, "an fpga fpic": 0.0010265264996608815, "tseng and": 0.0008909432928017379, "graph is": 0.0005993506995659756, "million gates": 0.0009764140466129265, "the datapath at": 0.0010265264996608815, "9": -0.0004043020598629271, "level synthesis has": 0.0009410601106551883, "level rtl and": 0.0009410601106551883, "higher": -0.0002531888736082878, "the 13th international": 0.0005560038834607235, "characterize their synthesis": 0.0010265264996608815, "helping the": 0.000736324421504473, "units for some": 0.0010265264996608815, "jinpyo hong mahmut": 0.0010265264996608815, "in algorithmic": 0.0008409275477391776, "bus contention by": 0.0009410601106551883, "storages tradition": 0.0009764140466129265, "higher performance": 0.0005645285568789101, "proposed for solving": 0.0008555639165621071, "moving": 0.000331736404678238, "delay therefore they": 0.0010265264996608815, "system high level": 0.0010265264996608815, "into it if": 0.0010265264996608815, "complexity a similar": 0.0010265264996608815, "as inputs": 0.0005645285568789101, "computation algorithms furthermore": 0.0010265264996608815, "lower": -0.0005560494119109051, "possible execution paths": 0.000786496815660843, "they emphasized on": 0.0010265264996608815, "adjusting the": 0.0005231936273913729, "is described": 0.00023900681361574717, "g economakos p": 0.0010265264996608815, "used to divide": 0.0008280296678200039, "power using properties": 0.0010265264996608815, "ilp formulations for": 0.0008910531095517444, "analysis": -0.00019514163916748995, "no longer": 0.000723152068318511, "edge": 0.0006545312422069539, "titioning and": 0.0008909432928017379, "yuyama": 0.0008908335031168579, "necessary which": 0.0009764140466129265, "describes applications of": 0.0010265264996608815, "of standard": 0.0004192225589570891, "slice architectures incremental": 0.0010265264996608815, "problems nevertheless the": 0.0009410601106551883, "constructive or": 0.0009764140466129265, "to execute each": 0.0008910531095517444, "kim and proposed": 0.0010265264996608815, "needs to": 0.00019611622198533488, "transfers occur": 0.0009764140466129265, "p oikonomakos i": 0.0010265264996608815, "we also have": 0.0004521789883672261, "competitive": 0.0009154538869114603, "to register": 0.0005200280632457612, "intervals": 0.0001920079627907024, "and those": 0.00032741680732259286, "comprehensively": 0.0007552742094960622, "test data flottes": 0.0010265264996608815, "patel": 0.0005024691859403228, "schedules for": 0.0005297721937428561, "units before": 0.001410523831301049, "an arbitrary": 0.0002042334411907812, "finding the minimal": 0.0018821202213103766, "a great": 0.0003746582419708834, "loading": 0.00034521757560634426, "design using": 0.0005889972261660747, "backtracking the decision": 0.0010265264996608815, "and interconnection allocation": 0.0010265264996608815, "approach given a": 0.0009410601106551883, "the left edge": 0.002227331785884765, "patel 34": 0.0009764140466129265, "operation distribution graphs": 0.0010265264996608815, "active research in": 0.0009410601106551883, "scheduling for": 0.0013128735870983263, "to combine and": 0.0009410601106551883, "the synthesized circuit": 0.0008910531095517444, "synthesis for low": 0.0033121186712800157, "used for design": 0.0008910531095517444, "interconnection": 0.005069543627968046, "signal processing": 0.0014824770395446033, "hong mahmut kandemir": 0.0010265264996608815, "binding consists of": 0.0010265264996608815, "behavioral description while": 0.0010265264996608815, "can associate": 0.0005945206498015871, "the module chosen": 0.0010265264996608815, "power design": 0.0021157857469515733, "procedure for obtaining": 0.0008910531095517444, "microarchitecture synthesis": 0.001952828093225853, "france a c": 0.0010265264996608815, "decrease the": 0.00038755310528474306, "rephasing": 0.0017816670062337158, "the process halts": 0.0010265264996608815, "possible through switches": 0.0010265264996608815, "increase so": 0.0008054278125478997, "level estimation techniques": 0.0018821202213103766, "them independently": 0.0008054278125478997, "is partitioned into": 0.0005044227601447371, "path and control": 0.0009410601106551883, "described by": 0.0005122551877424925, "simultaneous functional unit": 0.002053052999321763, "levels can": 0.0006922320800673615, "data routing": 0.0031115281287418853, "levels can be": 0.0008055270887481399, "behavior the": 0.00046914745991746604, "essential": 0.0002660211772619155, "are two classes": 0.0008280296678200039, "future directions": 0.0010463872547827459, "their approach is": 0.0007100156134957532, "the designer more": 0.0009410601106551883, "execution paths from": 0.0009410601106551883, "datapath synthesis it": 0.0010265264996608815, "for a": 5.716678158853232e-06, "designs in addition": 0.0010265264996608815, "a new": 0.0003358293109966559, "understood": 0.0006308546723534786, "cfg portion of": 0.0010265264996608815, "interconnect components": 0.0008909432928017379, "of the datapath": 0.0007554603981339264, "for automotive applications": 0.0010265264996608815, "signals rabaey et": 0.0010265264996608815, "5": -0.0062358345218180055, "analyzed the": 0.0004629973621824251, "be synthesized": 0.0006922320800673615, "gradually": 0.00034688206975710695, "retry": 0.0005263753571762201, "chaining of certain": 0.0010265264996608815, "a separate functional": 0.0010265264996608815, "the ilp method": 0.0009410601106551883, "of straight": 0.0012680757373936392, "utilization using": 0.0008909432928017379, "logic level structural": 0.0010265264996608815, "the constraints in": 0.0012299914450782197, "problems better understood": 0.0010265264996608815, "systems tecs": 0.0005478910668182925, "integrated circuits": 0.0006194319820342735, "so that an": 0.0006506647672516526, "the hdl used": 0.0010265264996608815, "registers checkpoints": 0.0009764140466129265, "turn around time": 0.0009410601106551883, "the behavioral representation": 0.0010265264996608815, "also take into": 0.0007199114578298285, "of the operations": 0.0005837789286816832, "enhanced by": 0.0006063570280783984, "instance many": 0.0008909432928017379, "like optimizations such": 0.0010265264996608815, "floorplanning analyzing and": 0.0010265264996608815, "there are": 0.00013807122162512282, "pipeline": 0.00030640514381023303, "level synthesis power": 0.0010265264996608815, "level synthesis to": 0.0009410601106551883, "for large designs": 0.0008555639165621071, "a scheduling algorithm": 0.002052997703524123, "inter segment transfers": 0.0010265264996608815, "range": -2.0046413526375222e-05, "testable functional units": 0.0010265264996608815, "various subtasks": 0.001952828093225853, "flow 6": 0.0008909432928017379, "for some": 0.0002698425634731699, "sehwa a software": 0.0008910531095517444, "and siewiorek 92": 0.0010265264996608815, "approach es which": 0.0010265264996608815, "effort has been": 0.0006768301477444453, "given schedule": 0.0006696724184809267, "storage elements": 0.0022661018770250966, "chips increase so": 0.0010265264996608815, "distributing operations of": 0.0010265264996608815, "very important in": 0.0007100156134957532, "embedded computing": 0.0005297721937428561, "very important it": 0.0010265264996608815, "allocation affects": 0.0029292421398387793, "or pascal in": 0.0010265264996608815, "probabilistic hill": 0.0009764140466129265, "to the characteristics": 0.0007008512712949511, "more domain knowledge": 0.0010265264996608815, "description several approaches": 0.0010265264996608815, "schedules them": 0.0009764140466129265, "minimizing the transitions": 0.0010265264996608815, "long": -6.611558511267515e-05, "capacitance": 0.0010049383718806456, "a functional unit": 0.0007199114578298285, "transfer level circuits": 0.002053052999321763, "for the selection": 0.0007008512712949511, "optimizing registers in": 0.0010265264996608815, "analyze": 9.272212777923925e-05, "files": 0.0002649195734370469, "and a specification": 0.0008055270887481399, "needed for": 0.000509556570386882, "date since verification": 0.0010265264996608815, "the ratio": 0.00027946978915184637, "fixed amount": 0.0006340378686968196, "criteria": 0.0003461515221222999, "of operations": 0.004394072054545825, "carrier reliability driven": 0.0010265264996608815, "stages of": 0.00040563685245786283, "chip and": 0.0006505845768687031, "hls today is": 0.0010265264996608815, "is used as": 0.0004052570934430266, "synthesized by": 0.0006696724184809267, "partitioning": 0.0018125929755497341, "problem optimizations in": 0.0010265264996608815, "many approaches": 0.0013195255924657967, "and storage elements": 0.0010265264996608815, "defines the latest": 0.0010265264996608815, "execution paths": 0.0012127140561567968, "level par": 0.0009764140466129265, "conditional constructs": 0.0008054278125478997, "very large": 0.0002579447334251676, "today": 0.0002727581500385795, "and buses to": 0.0010265264996608815, "it can handle": 0.000786496815660843, "and unit binding": 0.002053052999321763, "use pattern matching": 0.0010265264996608815, "called": -0.0004943435387862911, "p tsanakas": 0.0009764140466129265, "instead time": 0.0009764140466129265, "30 2004": 0.0012127140561567968, "task in": 0.0008442318455716872, "the test": 0.0002848143286533001, "manipulation activity described": 0.0010265264996608815, "architectural decisions and": 0.0010265264996608815, "language operators": 0.0009764140466129265, "uses two techniques": 0.0010265264996608815, "path to available": 0.0010265264996608815, "they used": 0.0021762138631398116, "architectures several relevant": 0.0010265264996608815, "subproblems a": 0.0008409275477391776, "412 july": 0.0008409275477391776, "latest control": 0.0009764140466129265, "silicon compiler for": 0.0010265264996608815, "proposed simultaneously performing": 0.0010265264996608815, "multipliers": 0.00035731218890956115, "grouped": 0.0003089457257872289, "into consideration": 0.0004590542535675943, "of hls the": 0.0010265264996608815, "speculates on future": 0.0010265264996608815, "of inequalities": 0.0005837069815620527, "variables or": 0.0004971950503022425, "the design": 0.0045967320361780745, "units by": 0.0007553672923416989, "generates": 0.00010568963615459416, "hot research topic": 0.0010265264996608815, "that there exists": 0.0003497875472946228, "automation vlsi design": 0.000786496815660843, "problems": -0.0012741232104555725, "a lower bound": 0.00036803709509065837, "survey recent": 0.0008054278125478997, "synthesis standard": 0.0009764140466129265, "helping": 0.0003992835011035061, "operation distribution": 0.0009764140466129265, "generated": -0.00017123078391357113, "07 11 2002": 0.0007199114578298285, "reduce the total": 0.0006290543927330173, "repeatedly ripping": 0.0009764140466129265, "methods which try": 0.0009410601106551883, "transformations power": 0.0009764140466129265, "technology for vlsi": 0.0010265264996608815, "when all": 0.0003318578768818111, "representation at the": 0.0008555639165621071, "processor and hardware": 0.0010265264996608815, "using mabal industrial": 0.0010265264996608815, "vice": 0.00020554100454484175, "moreover interaction between": 0.0010265264996608815, "array access": 0.0012254471572926658, "is in the": 0.00028503091187578276, "1 multiport memory": 0.0010265264996608815, "write accesses simultaneously": 0.0010265264996608815, "and the number": 0.0003085952538993651, "weights": 0.0004018372021677779, "dsp applications a": 0.0010265264996608815, "years hls": 0.0009764140466129265, "or the formulation": 0.0010265264996608815, "growth in": 0.0005081003025339321, "based scheduling for": 0.000786496815660843, "a long": 0.0003341318928774141, "problem by": 0.000680764271629229, "in a probabilistic": 0.0007199114578298285, "small problems nevertheless": 0.0010265264996608815, "loading of the": 0.0008910531095517444, "process is": 0.00023539050589143056, "into a structure": 0.0008910531095517444, "latest possible": 0.0007778820321854713, "a performance": 0.0007129124067237981, "it will give": 0.0008280296678200039, "issues": 8.660453156817956e-05, "algorithm is to": 0.0005081629304524006, "have proposed": 0.00036194691523203283, "multichip architec": 0.0009764140466129265, "6 20": 0.0005889972261660747, "given a fixed": 0.0007100156134957532, "15 29 have": 0.0010265264996608815, "its development": 0.0007198227332232435, "syntactic constructs and": 0.002053052999321763, "partitioned into segments": 0.0009410601106551883, "array proceedings of": 0.0009410601106551883, "arrayed variables": 0.0009764140466129265, "levels of": 0.0005631699453686318, "results some": 0.0007778820321854713, "include": -4.922120601031352e-05, "rt semantics": 0.0009764140466129265, "dhodhi": 0.0017816670062337158, "nodes can share": 0.0010265264996608815, "mainstream": 0.0005138609952467924, "concurrency of hardware": 0.0010265264996608815, "unit binding consists": 0.0010265264996608815, "chip chips of": 0.0010265264996608815, "space students are": 0.0010265264996608815, "along with": 0.0002579447334251676, "behavior can": 0.000516939533883185, "weighted matching tree": 0.0010265264996608815, "it rolls": 0.0008409275477391776, "bounding": 0.0002831561077315327, "system clock length": 0.0009410601106551883, "hls algorithms and": 0.0010265264996608815, "to divide": 0.001027848650832566, "scheduling assignment": 0.0008409275477391776, "of the 2002": 0.0005287169343706899, "to embed more": 0.0010265264996608815, "schedule is obtained": 0.0009410601106551883, "alap scheduling the": 0.0010265264996608815, "syn thesis flow": 0.0010265264996608815, "panagopoulos": 0.0008908335031168579, "eliminate these loops": 0.0010265264996608815, "address generation for": 0.0017821062191034887, "a structural": 0.0005109789861637645, "deals": 0.00025564504178466143, "reduce the design": 0.0009410601106551883, "resource constraints for": 0.0007700080474004306, "violated in list": 0.0010265264996608815, "g control flow": 0.0009410601106551883, "dealt": 0.00033718066273184306, "letting variables intelligently": 0.0010265264996608815, "techniques 13": 0.0007778820321854713, "maps every data": 0.0010265264996608815, "delay will dominate": 0.0010265264996608815, "for bit": 0.0006804408695300561, "performance real time": 0.0009410601106551883, "algorithm determines": 0.0006127235786463329, "cfg": 0.0005263753571762201, "to perform scheduling": 0.0008910531095517444, "loop winding": 0.0009764140466129265, "646 june 2001": 0.0010265264996608815, "flow graph": 0.008370269870718138, "and interconnect network": 0.0010265264996608815, "work on": 0.00024187542538088794, "28 n": 0.0003529137617394219, "values are": 0.00026543074337710064, "a method for": 0.0003831636707280422, "hyper to teach": 0.0010265264996608815, "the extraneous syntactic": 0.0010265264996608815, "scheduling a": 0.0014838251977032433, "perform optimizations": 0.0007553672923416989, "the most straightforward": 0.0006923174038785372, "allocation is done": 0.0008055270887481399, "be achieved": 0.0005242230506249958, "for each": 5.813904507109499e-05, "933 934": 0.0009764140466129265, "embed more": 0.0009764140466129265, "studied how datapath": 0.0010265264996608815, "of the assign": 0.0008910531095517444, "degree": 6.085723407675378e-05, "titioner data routing": 0.0010265264996608815, "parker apply the": 0.0010265264996608815, "problems better": 0.0008909432928017379, "neural networks for": 0.0006923174038785372, "desired": 5.858579133888783e-05, "then operations": 0.0008409275477391776, "reliability b": 0.0009764140466129265, "synthesis enhancing": 0.0009764140466129265, "conference on asia": 0.0017726528064696356, "the shelf": 0.0005440534657849529, "traffic is": 0.0005200280632457612, "computing v": 0.0002937823088270266, "larger": -0.0001247543120793203, "huang and wolf": 0.0010265264996608815, "approach that": 0.00037672372812636934, "described by these": 0.0010265264996608815, "basic techniques in": 0.0010265264996608815, "functions that recent": 0.0010265264996608815, "scheduling 5": 0.0008409275477391776, "amount of": 0.0003048465928392721, "and interconnection binding": 0.0010265264996608815, "formulation they also": 0.0010265264996608815, "machine to control": 0.0010265264996608815, "steps within a": 0.0009410601106551883, "and multiplexors the": 0.0010265264996608815, "data path on": 0.0010265264996608815, "enhancing the controllability": 0.0010265264996608815, "21 25": 0.000540329071683549, "graph segments": 0.0009764140466129265, "apply": -9.917337766901273e-05, "mabal": 0.002672500509350574, "large scale integrated": 0.0008910531095517444, "this problem by": 0.0004972563340505849, "integration level we": 0.0010265264996608815, "priority function": 0.0015557640643709427, "use": -0.004159711847370161, "wiring delay": 0.002672829878405214, "from": 0, "usa": 0.00011303825573687018, "few": -5.1622451812435116e-05, "best sequence of": 0.0008910531095517444, "g constants variables": 0.0010265264996608815, "counter microarchitecture synthesis": 0.0010265264996608815, "usually contains": 0.0007553672923416989, "in registers checkpoints": 0.0010265264996608815, "trade offs": 0.0009030223431426291, "improve the testability": 0.0010265264996608815, "slow components such": 0.0010265264996608815, "by repeatedly ripping": 0.0010265264996608815, "space can be": 0.0005616677137745974, "to search": 0.00039568862702438174, "components corresponding": 0.0007553672923416989, "the instruction set": 0.0006768301477444453, "an encoding": 0.0005264402296629314, "field programmable hardware": 0.0010265264996608815, "descriptions with the": 0.0008910531095517444, "time for": 0.00040648032643679917, "no improvement": 0.0006194319820342735, "but more control": 0.0010265264996608815, "switches between": 0.000736324421504473, "transfers in": 0.0007198227332232435, "partitioned bus": 0.0009764140466129265, "constraints or": 0.0006063570280783984, "constraints on": 0.0003182456724318774, "description into control": 0.002053052999321763, "variable to a": 0.0007100156134957532, "by reallocating": 0.0009764140466129265, "reduction of": 0.00031288061187300753, "performed": -0.00024877799380496334, "area efficient design": 0.0010265264996608815, "mabal chop": 0.0009764140466129265, "operation in": 0.0003756870499966923, "its output operands": 0.0010265264996608815, "how to improve": 0.0007199114578298285, "new neural net": 0.0010265264996608815, "to computational intensive": 0.0010265264996608815, "algorithms usually": 0.0007778820321854713, "into control": 0.0016818550954783552, "are configured according": 0.0010265264996608815, "in general these": 0.0007424439286282551, "course lower bound": 0.0010265264996608815, "the functional units": 0.0006449008300541625, "for the design": 0.0010486624757360709, "representation at": 0.001472648843008946, "for high speed": 0.000656708513347662, "with com": 0.0008409275477391776, "augmenting the": 0.0006063570280783984, "exploration the objects": 0.0010265264996608815, "united": 0.0001416517431872457, "using transformations power": 0.0010265264996608815, "in embedded": 0.0005737520925884166, "if more operations": 0.0010265264996608815, "brian": 0.00034688206975710695, "net based scheduling": 0.002053052999321763, "solved independently": 0.0008054278125478997, "by 73": 0.0009764140466129265, "instead": -0.00011303825573687018, "transformation rephasing": 0.0009764140466129265, "par titioning": 0.0008409275477391776, "restructured": 0.0005644589908213773, "by repeatedly": 0.0005297721937428561, "allocation on interconnection": 0.0010265264996608815, "an initial schedule": 0.0008555639165621071, "execution time": 0.0005852627132278287, "increase so will": 0.0010265264996608815, "behavioral templates rephasing": 0.0010265264996608815, "in ilp formulation": 0.0010265264996608815, "constraints supplied": 0.0009764140466129265, "minimizes the": 0.0007075817640207558, "components unit": 0.0009764140466129265, "a realistic": 0.00044612849181993895, "taken from": 0.0003341318928774141, "hdl e g": 0.0010265264996608815, "techniques is": 0.0005025311121402169, "take layout into": 0.0010265264996608815, "july 24": 0.0006597627962328983, "light": 0.0002062110751229535, "of the function": 0.0004105084097684477, "not yet available": 0.000786496815660843, "climbing to achieve": 0.0010265264996608815, "level syn": 0.0008909432928017379, "environment a typical": 0.0009410601106551883, "of two": 0.00010293930513569498, "89 has": 0.0008909432928017379, "lower bound": 0.0004895905141104653, "work on simultaneous": 0.0010265264996608815, "ryan kastner design": 0.0010265264996608815, "design into": 0.0007778820321854713, "level we must": 0.0010265264996608815, "function 6 1": 0.0010265264996608815, "into each": 0.001080658143367098, "given a": 0.0006817579252302116, "reduction is one": 0.0009410601106551883, "66 proposed": 0.0009764140466129265, "complicate": 0.0004149471139847781, "begin its execution": 0.0009410601106551883, "first we then": 0.0010265264996608815, "c or": 0.0008531579054485593, "in the register": 0.0006697549616115174, "of regular": 0.0013279800162234459, "estimating": 0.0006919786236235088, "of the application": 0.0004360420605388922, "13 to the": 0.0008910531095517444, "choose": -2.216034572580205e-05, "are operation": 0.0008909432928017379, "course lower": 0.0009764140466129265, "distributing operations": 0.0009764140466129265, "contention": 0.00030640514381023303, "70 which": 0.0008409275477391776, "for design space": 0.0008910531095517444, "hls system": 0.0008909432928017379, "practice": 6.42968233747329e-06, "storage and inter": 0.0010265264996608815, "48 4": 0.0006505845768687031, "path synthesis a": 0.0009410601106551883, "traditional capture and": 0.0010265264996608815, "automatic synthesis of": 0.0008280296678200039, "source of compiler": 0.0010265264996608815, "a non linear": 0.0005984168209353781, "the best sequence": 0.0008555639165621071, "search for the": 0.0005180245624484466, "less traffic is": 0.0010265264996608815, "design constraints": 0.0021157857469515733, "of glitching": 0.0008909432928017379, "automation p 641": 0.0009410601106551883, "constrained low power": 0.0017821062191034887, "allocation and unit": 0.002053052999321763, "is light": 0.0007553672923416989, "noncritical operations": 0.0009764140466129265, "design environment a": 0.0010265264996608815, "behavioral representation get": 0.0010265264996608815, "and kurdahi 82": 0.0010265264996608815, "is a three": 0.0007554603981339264, "eases": 0.0006062823075573783, "possible there is": 0.0008555639165621071, "operation must": 0.001410523831301049, "and system design": 0.0008280296678200039, "domains for example": 0.000786496815660843, "operation concurrency": 0.0009764140466129265, "programming ilp formulations": 0.0009410601106551883, "88": 0.00026878918496485253, "89": 0.0002565483084804037, "structural description high": 0.0010265264996608815, "for an": 0.00010806059223467437, "82": 0.0002565483084804037, "83": 0.0002583704587493667, "80": 0.00016316106620365616, "81": 0.00024267443359581254, "86": 0.0005112900835693229, "87": 0.0002283570924514269, "a global": 0.0011414374076525054, "out": -0.00037058154652319853, "significant emphasis is": 0.0010265264996608815, "schedule an operation": 0.0010265264996608815, "on functional units": 0.0017111278331242142, "standard circuit": 0.0008909432928017379, "the following": 2.7893539511976542e-05, "registers under": 0.0008409275477391776, "binding to get": 0.0010265264996608815, "for solving": 0.00027481561491206395, "of compiler like": 0.0010265264996608815, "of vlsi signal": 0.0005588039606558711, "performs": 6.85048456281508e-05, "intelligent silicon": 0.0008909432928017379, "an hdl differs": 0.0010265264996608815, "recently some authors": 0.0010265264996608815, "by rescheduling": 0.0008909432928017379, "allocation chooses": 0.0009764140466129265, "real time": 0.0002707942540468597, "the cdfg captures": 0.0010265264996608815, "a polyhedral": 0.0006420367454820583, "heuristics various methods": 0.0010265264996608815, "at regular": 0.000578630871332004, "previous synthesis": 0.0009764140466129265, "sandeep deshpande jinpyo": 0.0010265264996608815, "and broadcast": 0.0005645285568789101, "synthesis how": 0.0009764140466129265, "conflicts": 0.00027683248630228, "optimize the intermediate": 0.0010265264996608815, "the clique partitioning": 0.0030795794989826445, "heuristic procedure": 0.0007052619156505245, "1 scheduling": 0.0008054278125478997, "bounds on functional": 0.0017111278331242142, "matching transformations": 0.0009764140466129265, "ly and": 0.0008409275477391776, "hill climbing to": 0.0008555639165621071, "g": -0.004964466138539628, "flow graph transformations": 0.002053052999321763, "algorithms originally developed": 0.0010265264996608815, "the computation": 0.00017565263097169508, "to schedule": 0.0013128735870983263, "including testability": 0.0009764140466129265, "e g busses": 0.0010265264996608815, "very important": 0.0007937845996500088, "4th": 0.00033106714354458913, "we have": 6.0686079819343614e-05, "91 january": 0.0007052619156505245, "a complicated": 0.0005737520925884166, "hence": -7.825062077278714e-05, "testability constraints": 0.0009764140466129265, "the solution techniques": 0.0009410601106551883, "understand and tradeoff": 0.0010265264996608815, "raghunathan et al": 0.0010265264996608815, "similarly an": 0.0007052619156505245, "explicit performance": 0.0009764140466129265, "a simple assignment": 0.0008910531095517444, "system level": 0.0020101244485608676, "interconnection wires": 0.0008909432928017379, "inter connection": 0.001410523831301049, "3 1": 7.160831679063829e-05, "3 2": 7.865492513293618e-05, "83 with": 0.0009764140466129265, "21 25 march": 0.0010265264996608815, "net based": 0.001410523831301049, "decompose the allocation": 0.0010265264996608815, "synthesizer": 0.0025358389484194674, "the functional storage": 0.0010265264996608815, "priority": 0.0007037057361328016, "their": -0.0031837255637325763, "an fpga": 0.0007198227332232435, "agenda an": 0.0009764140466129265, "a describe": 0.0008909432928017379, "simulate design": 0.0009764140466129265, "adjusting the constraint": 0.0010265264996608815, "solution fair": 0.0015107345846833977, "shelf": 0.00044963662730086577, "used transformations": 0.0008909432928017379, "of the new": 0.00036230314329665223, "years since": 0.0008054278125478997, "to control steps": 0.0009410601106551883, "algorithm uses": 0.00038421197680632644, "simulate": 0.00020891661760795885, "3 p": 0.00014264885243912286, "branches": 0.000252965659930852, "techniques given": 0.0008909432928017379, "segment most": 0.0009764140466129265, "at register": 0.0008409275477391776, "statements opera tions": 0.0010265264996608815, "redundancies flow graph": 0.0010265264996608815, "module set": 0.0008409275477391776, "obtaining a": 0.00043598832106877394, "method in": 0.0003189306127638963, "circuit is fast": 0.0010265264996608815, "of abstraction where": 0.0009410601106551883, "hierarchical rt": 0.001952828093225853, "for hls are": 0.0010265264996608815, "vlsi signal processing": 0.0005560038834607235, "expense of": 0.0007412385197723017, "2004 conference": 0.0013393448369618535, "functional units required": 0.0009410601106551883, "assign ment": 0.000736324421504473, "72 extend": 0.0009764140466129265, "56 proposed": 0.0009764140466129265, "control dominated": 0.0007553672923416989, "capturing the": 0.0005109789861637645, "carefully designed": 0.0005837069815620527, "disjoint": 0.0001526607060969513, "size delay and": 0.0010265264996608815, "a minimum": 0.00030898380142511245, "testing can": 0.0007778820321854713, "the associativity": 0.0006127235786463329, "interconnect structure": 0.0009764140466129265, "in the first": 0.00024952320528741633, "pipelining 71 and": 0.0010265264996608815, "bipartite graph is": 0.0008280296678200039, "it is essential": 0.0005532646825751436, "levels to optimize": 0.0010265264996608815, "which": -0.014253336049869727, "for transforming": 0.0012680757373936392, "s an efficient": 0.0010265264996608815, "to identify self": 0.0010265264996608815, "by a previous": 0.0008055270887481399, "asics several approaches": 0.0010265264996608815, "provides a very": 0.0007100156134957532, "part or all": 0.0006506647672516526, "system callas phideo": 0.0010265264996608815, "used as": 0.00020126971528861438, "are needed raghunathan": 0.0010265264996608815, "overhead can": 0.0005945206498015871, "a randomized": 0.0004871483750863616, "for manufacturing of": 0.0010265264996608815, "with reduced": 0.0006265213392754975, "toward instruction set": 0.0010265264996608815, "72 extend the": 0.0010265264996608815, "the basis": 0.0002490597400052439, "developed to tackle": 0.0010265264996608815, "level control flow": 0.0017821062191034887, "optimization approach": 0.0006505845768687031, "intersection of the": 0.0005159900857992493, "using a problem": 0.0009410601106551883, "from conceptualization": 0.0009764140466129265, "problem of": 0.0002622938409161795, "a heuristic for": 0.0007008512712949511, "functional unit": 0.005943619788519039, "the basic": 0.00015786712416342914, "the graph edges": 0.0009410601106551883, "and interconnection costs": 0.0010265264996608815, "specific a tool": 0.0010265264996608815, "binding for low": 0.0018821202213103766, "layout has": 0.0008054278125478997, "throughput signal processing": 0.0010265264996608815, "fpics": 0.0017816670062337158, "resources during scheduling": 0.0010265264996608815, "tem plates oscar": 0.0010265264996608815, "first and": 0.00028265376009745785, "43 99": 0.0009764140466129265, "conditional vector": 0.0009764140466129265, "graph is first": 0.0010265264996608815, "control constructs": 0.0015107345846833977, "of a subset": 0.0005872812720814885, "around is": 0.0008409275477391776, "transfer rt": 0.0008909432928017379, "are sufficient": 0.0004149982536340244, "testability testability at": 0.0010265264996608815, "to capacitance": 0.0009764140466129265, "in its capability": 0.0010265264996608815, "a wide variety": 0.00047061292659565527, "there are two": 0.00025935340247383305, "design and solution": 0.0016110541774962798, "survey some": 0.002416283437643699, "similar to": 0.00017609533551151668, "segments since the": 0.0010265264996608815, "bounded to a": 0.0010265264996608815, "proposed how to": 0.0010265264996608815, "datapath synthesis synthesis": 0.0010265264996608815, "of modules possibly": 0.0010265264996608815, "description or": 0.0007198227332232435, "from the": 4.2867670532678886e-06, "operations into": 0.0012127140561567968, "for scheduling a": 0.0008055270887481399, "these tasks for": 0.0009410601106551883, "flow graph dfg": 0.000786496815660843, "local": -5.234479541073795e-05, "tures applicability": 0.0009764140466129265, "to understand": 0.0002903558510298754, "methods for": 0.00018145105983640851, "a signature": 0.0005331941987692005, "or one subset": 0.0010265264996608815, "datapath allocation unit": 0.0010265264996608815, "synthesis optimum": 0.0009764140466129265, "principles and": 0.0004610107701099982, "chips": 0.001327816371119783, "for algorithmic": 0.000736324421504473, "and no longer": 0.0008910531095517444, "units each with": 0.0010265264996608815, "this approach given": 0.0009410601106551883, "schedules is": 0.0006420367454820583, "initial schedule": 0.0007778820321854713, "phideo a silicon": 0.0010265264996608815, "using different number": 0.0010265264996608815, "as constant": 0.0006597627962328983, "model simultaneously": 0.0009764140466129265, "europe": 0.0007256781217908663, "requirement": 9.893171785897443e-05, "finally section": 0.0004095681341129459, "multi functional": 0.0008909432928017379, "the original": 0.00022087454388874432, "and binding": 0.005357379347847414, "8 p 1155": 0.0010265264996608815, "module": 0.001528481335349043, "graph cfg": 0.0006922320800673615, "as necessary for": 0.0009410601106551883, "binding algorithm": 0.0009764140466129265, "decisions the resulting": 0.0009410601106551883, "reducing the": 0.0012031993674744535, "controllability of": 0.0007778820321854713, "network s an": 0.0010265264996608815, "has a polynomial": 0.0007700080474004306, "for switching": 0.001410523831301049, "by mapping": 0.000513924325416283, "partitioning in": 0.0005737520925884166, "be improved": 0.00033722221814997614, "before a": 0.0003933133256174368, "35 studied": 0.0009764140466129265, "extensions to university": 0.002053052999321763, "asia south pacific": 0.0017837817894083858, "hls during": 0.0009764140466129265, "path construction": 0.0008909432928017379, "vlsi design a": 0.0008555639165621071, "crude": 0.0004570705625315938, "hand if fewer": 0.0010265264996608815, "the testability": 0.0016818550954783552, "results are compared": 0.0007306662459124517, "in addition to": 0.00026089751648170366, "datapath at the": 0.0010265264996608815, "shorter design cycle": 0.0009410601106551883, "level synthesis tool": 0.0008555639165621071, "utilized the switches": 0.0010265264996608815, "job": 0.00028863616616729584, "that best": 0.0005601586506639426, "the testability by": 0.0010265264996608815, "operations and one": 0.0009410601106551883, "as switches they": 0.0010265264996608815, "library there may": 0.0010265264996608815, "synthesis karnik et": 0.0010265264996608815, "of throughput requirements": 0.0010265264996608815, "minimize the switching": 0.0010265264996608815, "activity of the": 0.0006843325678413742, "floorplanning in the": 0.0010265264996608815, "called data": 0.0007052619156505245, "solve each": 0.0006922320800673615, "off the": 0.00039810692426898146, "control steps without": 0.0010265264996608815, "constructive because they": 0.0010265264996608815, "are identified": 0.0004311991268020914, "syntactic constructs": 0.0017818865856034758, "high level synthesis": 0.027478819063356735, "run efficiently": 0.0007553672923416989, "in the original": 0.0003497875472946228, "fault it rolls": 0.0010265264996608815, "other hls": 0.0009764140466129265, "other hls systems": 0.0010265264996608815, "level estimation": 0.0016818550954783552, "designs are": 0.0006194319820342735, "the long": 0.00040563685245786283, "a design environment": 0.0008910531095517444, "to assign": 0.0007452474805337911, "packaging": 0.0006193556503051256, "average human designers": 0.0010265264996608815, "bipartite weighted": 0.0016818550954783552, "sequencer": 0.002678359582774733, "respect": -5.145497891228504e-05, "automation tools may": 0.0010265264996608815, "the time": 0.00023939328918727977, "will dominate gate": 0.0010265264996608815, "a partially": 0.0005025311121402169, "are taken": 0.00037161780585144447, "allocating more components": 0.0010265264996608815, "descriptions flow graph": 0.0010265264996608815, "units are necessary": 0.0010265264996608815, "optimal aloqeely": 0.0009764140466129265, "estimate fu area": 0.0010265264996608815, "level ic design": 0.0009410601106551883, "growth": 0.00026684231616060143, "737": 0.0006505044062492492, "algorithms simultaneous functional": 0.0010265264996608815, "process halts": 0.0009764140466129265, "ignorable": 0.0008053285608149918, "chip chips": 0.0009764140466129265, "two techniques": 0.0005440534657849529, "design for example": 0.0008055270887481399, "the basis of": 0.00037677016270397644, "different types of": 0.0004338915831117644, "developed for": 0.0003318578768818111, "design styles": 0.0009764140466129265, "sufficient": 3.6701718289069486e-05, "estimation traditional hls": 0.0010265264996608815, "datapath synthesis a": 0.0010265264996608815, "ensuring": 0.00026207922567906443, "32 s": 0.0009764140466129265, "been rim": 0.0009764140466129265, "and regularity are": 0.0009410601106551883, "edge in the": 0.0005403956720868134, "unlike": 0.00012283790441875136, "enhancing high": 0.001952828093225853, "and to gain": 0.0010265264996608815, "de paris france": 0.0007424439286282551, "plicate": 0.0008908335031168579, "binding variables": 0.0008909432928017379, "will": -0.0030515421639019376, "the process": 0.00019835320587060639, "primary application of": 0.0010265264996608815, "taking the intersection": 0.0009410601106551883, "genetic algorithm a": 0.0009410601106551883, "applied several": 0.0008054278125478997, "achieved by": 0.00024648757992984366, "supply": 0.0003237793856368294, "pipelined resource": 0.0009764140466129265, "to quickly": 0.0004971950503022425, "with com plicate": 0.0010265264996608815, "self adjacent registers": 0.0010265264996608815, "thus": -0.0010950664352238466, "both the area": 0.0009410601106551883, "range of": 0.00018925475137178784, "off between": 0.00043437235466711093, "layout has been": 0.0009410601106551883, "structural description is": 0.0010265264996608815, "problem in 92": 0.0010265264996608815, "a rapid prototype": 0.0018821202213103766, "transformations are based": 0.0009410601106551883, "for reliability in": 0.0008555639165621071, "graph integrating program": 0.0010265264996608815, "rao and": 0.0007553672923416989, "2002 m": 0.0006804408695300561, "regular intervals and": 0.0009410601106551883, "sufficient but": 0.0006804408695300561, "83 with a": 0.0010265264996608815, "simulation tool": 0.0006922320800673615, "the handling of": 0.0005837789286816832, "have seen": 0.0003756870499966923, "exploration using": 0.0007553672923416989, "or verilog": 0.0008409275477391776, "the locations": 0.00046914745991746604, "path on": 0.0005518490653467084, "units": 0.004970436897224733, "based implementation using": 0.0010265264996608815, "more problems": 0.0007553672923416989, "interconnection units": 0.0035637731712069515, "difficult": 2.502437935167537e-05, "58 applied several": 0.0010265264996608815, "problem constructive approaches": 0.0010265264996608815, "a quite": 0.0005945206498015871, "the representation from": 0.0010265264996608815, "programming architectural partitioning": 0.0010265264996608815, "save validation": 0.0009764140466129265, "automation": 0.004193267610865031, "0 1 integer": 0.0008280296678200039, "is capable": 0.0013178445246999906, "is generated after": 0.0008555639165621071, "applicable only": 0.0006420367454820583, "components allows exploiting": 0.0010265264996608815, "survey of high": 0.0008910531095517444, "refinement adds an": 0.0010265264996608815, "the interconnection area": 0.0009410601106551883, "weight matching algorithm": 0.0010265264996608815, "architectural decisions": 0.0008909432928017379, "elimination can be": 0.0008555639165621071, "both hls and": 0.0010265264996608815, "and floorplanning": 0.002672829878405214, "the years hls": 0.0010265264996608815, "al 95": 0.0008409275477391776, "capture the placement": 0.0010265264996608815, "formulation such that": 0.0009410601106551883, "force directed": 0.0015557640643709427, "given to": 0.00037262374026689557, "finite state machine": 0.0017952504628061343, "constraints in": 0.0010886513356543406, "deal of research": 0.0008280296678200039, "recent hls": 0.0009764140466129265, "techniques such": 0.0004281009903529399, "and proposed placing": 0.0010265264996608815, "design a": 0.0007597645528485538, "41 in this": 0.0010265264996608815, "and olympus 62": 0.0010265264996608815, "application specific unit": 0.0010265264996608815, "a small": 0.00013851283810065282, "efficient or": 0.0008054278125478997, "and logic design": 0.0010265264996608815, "field programmable gate": 0.0006923174038785372, "achieved with": 0.0004650149928176743, "dissipation goodby": 0.0009764140466129265, "the inter connection": 0.0008910531095517444, "structure raghunathan and": 0.0010265264996608815, "optimization proceedings": 0.0006002989563149686, "in data path": 0.0008555639165621071, "subset can": 0.001439645466446487, "steps the": 0.0007937845996500088, "convert parts of": 0.0010265264996608815, "rapid": 0.0010371579318645507, "vlsi when hls": 0.0010265264996608815, "may not be": 0.0008797255716329602, "description high": 0.0009764140466129265, "several narrow": 0.0009764140466129265, "constraint driven system": 0.0009410601106551883, "ramanujam a": 0.0008909432928017379, "memory structures": 0.0007553672923416989, "tools may out": 0.0010265264996608815, "there is work": 0.0009410601106551883, "power incorporating testability": 0.0010265264996608815, "binding 3": 0.0008909432928017379, "well as": 0.00031839003394099394, "and jain": 0.0007198227332232435, "models of": 0.0005852627132278287, "for the designs": 0.0009410601106551883, "the variable": 0.0005751189037532978, "corresponds to the": 0.00027215658239116325, "during allocation 7": 0.0010265264996608815, "nodes an": 0.0007052619156505245, "using unifunctional heterogeneous": 0.0010265264996608815, "late as": 0.0006127235786463329, "term": -4.643945643670974e-06, "siemens": 0.0006062823075573783, "other simple": 0.0006922320800673615, "redesign": 0.0005558668523126124, "level power": 0.000736324421504473, "behavior can be": 0.0006023601336618099, "the representation 2": 0.0008280296678200039, "ripping up": 0.001952828093225853, "of higher area": 0.0010265264996608815, "the product": 0.0002881145614733507, "hence evaluating": 0.0008909432928017379, "techniques that": 0.0003628837785514469, "wolinski": 0.0015105484189921244, "addition to": 0.00020094336305099322, "input behavioral description": 0.0010265264996608815, "using hls provides": 0.0010265264996608815, "we can apply": 0.0004764026513076787, "they select a": 0.0009410601106551883, "because": -0.0007751113762481, "in this": 5.715717417263607e-06, "sequence": -0.0002218047829929527, "they emphasized": 0.0008409275477391776, "path synthesis scheduling": 0.0010265264996608815, "may not": 0.0005269578929150852, "a polynomial time": 0.0009498612179855633, "to choose the": 0.0009068241059012725, "before synthesizing interconnection": 0.0010265264996608815, "test cost": 0.0007778820321854713, "past fifteen": 0.0008909432928017379, "jain 84 proposed": 0.0010265264996608815, "alessandro bogliolo": 0.0008409275477391776, "algorithm for the": 0.0003388350273043074, "tr compilers": 0.0006063570280783984, "functional unit is": 0.0008280296678200039, "al 18": 0.0005945206498015871, "hls provides an": 0.0010265264996608815, "lower bounds on": 0.0014336752421155081, "the synthesis problem": 0.0008555639165621071, "ning high": 0.0009764140466129265, "the long term": 0.0006630607854273854, "an efficient heuristic": 0.0008280296678200039, "basic time": 0.0009764140466129265, "height reduction for": 0.0018821202213103766, "one style": 0.0009764140466129265, "of glitching activity": 0.0009410601106551883, "insyn": 0.002672500509350574, "g papakonstantinou behavioral": 0.0010265264996608815, "is desirable": 0.0004018186376619324, "operations possibly using": 0.0010265264996608815, "of pipelined": 0.0006194319820342735, "checkpoint and": 0.0006922320800673615, "in both schedules": 0.0009410601106551883, "architec": 0.0005080376900505638, "a checkpoint": 0.0006696724184809267, "operations using": 0.0005837069815620527, "competitive with": 0.0005478910668182925, "authors observed that": 0.0009410601106551883, "analytical approach to": 0.0008555639165621071, "provides densities of": 0.0010265264996608815, "graph transformations to": 0.0009410601106551883, "been dealt with": 0.0008280296678200039, "synthesis oscar power": 0.0010265264996608815, "carried": 0.00013538044222650766, "extension": 6.275785932276156e-05, "getting": 0.00029316958565036785, "processors": 0.00024476955590258697, "operations values or": 0.0010265264996608815, "siemens high": 0.0009764140466129265, "reliability issue": 0.0009764140466129265, "dependency": 0.00024350747840123238, "iteratively rescheduling some": 0.0010265264996608815, "carrier": 0.0009741766889589003, "a heuristic approach": 0.0008280296678200039, "to improve the": 0.0013428397473897802, "the given schedule": 0.0008280296678200039, "be applied to": 0.0006063198335495272, "architectural synthesis": 0.0007778820321854713, "own": 8.261326222132732e-05, "the designer": 0.00044789805018826095, "transfer in": 0.0005945206498015871, "possible through": 0.0007553672923416989, "call algorithms": 0.0008909432928017379, "on rt": 0.0008409275477391776, "algorithms to": 0.000325247390881841, "tradeoff is more": 0.0010265264996608815, "sehwa a": 0.0008409275477391776, "switches they": 0.0008054278125478997, "schedule where": 0.0007553672923416989, "type of operations": 0.0009410601106551883, "transfer is": 0.0006420367454820583, "diagrams add": 0.0009764140466129265, "well defined graph": 0.0010265264996608815, "no longer ignorable": 0.0010265264996608815, "more problems besides": 0.0010265264996608815, "a circuit": 0.00046914745991746604, "and solve each": 0.0010265264996608815, "processor array": 0.0006340378686968196, "an optimizer": 0.0015107345846833977, "hls systems have": 0.0010265264996608815, "phase neural network": 0.0010265264996608815, "for optimizing registers": 0.0010265264996608815, "titioner data": 0.0009764140466129265, "pipelining and": 0.0006340378686968196, "low power they": 0.0010265264996608815, "they try": 0.0007553672923416989, "statistical design space": 0.0010265264996608815, "needed between": 0.0007778820321854713, "the core of": 0.0005044227601447371, "execution the critical": 0.0010265264996608815, "hardware synthesis the": 0.0010265264996608815, "compilation sehwa": 0.0009764140466129265, "to register sharing": 0.0010265264996608815, "we have seen": 0.0004371307186827574, "a polyhedral theory": 0.0010265264996608815, "is still not": 0.0006393918163245107, "complexity are": 0.0006597627962328983, "continuous and high": 0.0010265264996608815, "another approach is": 0.0006064317670193671, "made": -0.000269588314060929, "tems": 0.00034521757560634426, "synthesis dhodhi et": 0.0010265264996608815, "operations appear in": 0.0010265264996608815, "light the synthesized": 0.0010265264996608815, "furthermore in order": 0.0010265264996608815, "storage allocation can": 0.002053052999321763, "synthesis including": 0.0008909432928017379, "6 1": 0.00021875183028243451, "are scheduled into": 0.002053052999321763, "a given high": 0.0010265264996608815, "since 1994": 0.0009764140466129265, "usa hashem hashemi": 0.0010265264996608815, "in the real": 0.0005309680539950243, "to convert": 0.00042066129161675246, "value for an": 0.0008055270887481399, "state machine in": 0.000786496815660843, "techniques in the": 0.0012682320390992223, "replace them with": 0.0008910531095517444, "the interconnection wires": 0.0009410601106551883, "25 march": 0.0009764140466129265, "iterative refinement there": 0.0010265264996608815, "transformations use properties": 0.0010265264996608815, "integrated solution to": 0.0008280296678200039, "available time spatial": 0.0010265264996608815, "great deal of": 0.0005100750346085697, "may be mistakenly": 0.0010265264996608815, "constructs dhodhi et": 0.0010265264996608815, "design in": 0.000471264470037823, "31 67 pipelining": 0.0010265264996608815, "hls over the": 0.0010265264996608815, "proposed for": 0.001478511955399916, "manufacturing of": 0.0009764140466129265, "mav for": 0.0009764140466129265, "and hence evaluating": 0.0010265264996608815, "other": -0.006812912153356383, "data transfer": 0.0009382949198349321, "onodera an soc": 0.0010265264996608815, "branch": 0.0003928198801142748, "impractical to": 0.0006597627962328983, "design p": 0.00047783285018828016, "reconstruction are": 0.000736324421504473, "as soon": 0.00032961991879646324, "level synthesis controller": 0.0010265264996608815, "units as necessary": 0.0010265264996608815, "through sequencers in": 0.0010265264996608815, "power techniques in": 0.0010265264996608815, "interconnect components fpics": 0.0010265264996608815, "june": 3.633663390216476e-05, "for intelligent silicon": 0.0009410601106551883, "fan ins and": 0.0010265264996608815, "efficient datapath": 0.0008909432928017379, "from the component": 0.001572993631321686, "two interacting": 0.0008409275477391776, "original ilp formulation": 0.0010265264996608815, "hwang 52 proposed": 0.0010265264996608815, "the ratio of": 0.0003788679019529155, "a segment inter": 0.0010265264996608815, "cannot be": 0.00011813205515127286, "units e": 0.0022661018770250966, "edges given a": 0.0010265264996608815, "same type into": 0.0010265264996608815, "operation defines the": 0.0010265264996608815, "embedded system display": 0.0010265264996608815, "segments since": 0.0008909432928017379, "different designs": 0.0008054278125478997, "to solve the": 0.0009949449915542332, "variances integrating": 0.0009764140466129265, "minimal number": 0.00103387906776637, "method of": 0.0004812797469897813, "design 5": 0.0008054278125478997}