<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_xml-00bet19-->
  <register_group name="ID">
    <gui_name language="en">ID</gui_name>
    <description language="en">ID</description>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-aidr.html" name="AIDR" size="4">
      <gui_name language="en">Auxiliary ID Register</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED identification information...</description>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-ccsidr.html" name="CCSIDR" size="4">
      <gui_name language="en">Current Cache Size ID Register</gui_name>
      <description language="en">Provides information about the architecture of the currently selected cache.</description>
      <bitField name="UNKNOWN">
        <gui_name language="en">UNKNOWN</gui_name>
        <description language="en">Reserved, UNKNOWN.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField name="NumSets">
        <gui_name language="en">NumSets</gui_name>
        <description language="en">(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets does not have to be a power of 2.</description>
        <definition>[27:13]</definition>
      </bitField>
      <bitField name="Associativity">
        <gui_name language="en">Associativity</gui_name>
        <description language="en">(Associativity of cache) - 1, therefore a value of 0 indicates an associativity of 1. The associativity does not have to be a power of 2.</description>
        <definition>[12:3]</definition>
      </bitField>
      <bitField name="LineSize">
        <gui_name language="en">LineSize</gui_name>
        <description language="en">(Log2(Number of bytes in cache line)) - 4.</description>
        <definition>[2:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-clidr.html" name="CLIDR" size="4">
      <gui_name language="en">Cache Level ID Register</gui_name>
      <description language="en">Identifies the type of cache, or caches, that are implemented at each level and can be managed using the architected cache maintenance instructions that operate by set/way, up to a maximum of seven levels. Also identifies the Level of Coherence (LoC) and Level of Unification (LoU) for the cache hierarchy.</description>
      <bitField enumerationId="CLIDR_ICB" name="ICB">
        <gui_name language="en">ICB</gui_name>
        <description language="en">Inner cache boundary. This field indicates the boundary for caching Inner Cacheable memory regions.</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField name="LoUU">
        <gui_name language="en">LoUU</gui_name>
        <description language="en">Level of Unification Uniprocessor for the cache hierarchy.</description>
        <definition>[29:27]</definition>
      </bitField>
      <bitField name="LoC">
        <gui_name language="en">LoC</gui_name>
        <description language="en">Level of Coherence for the cache hierarchy.</description>
        <definition>[26:24]</definition>
      </bitField>
      <bitField name="LoUIS">
        <gui_name language="en">LoUIS</gui_name>
        <description language="en">Level of Unification Inner Shareable for the cache hierarchy.</description>
        <definition>[23:21]</definition>
      </bitField>
      <bitField enumerationId="CLIDR_Ctype_n" name="Ctype7">
        <gui_name language="en">Ctype7</gui_name>
        <description language="en">Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.</description>
        <definition>[20:18]</definition>
      </bitField>
      <bitField enumerationId="CLIDR_Ctype_n" name="Ctype6">
        <gui_name language="en">Ctype6</gui_name>
        <description language="en">Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.</description>
        <definition>[17:15]</definition>
      </bitField>
      <bitField enumerationId="CLIDR_Ctype_n" name="Ctype5">
        <gui_name language="en">Ctype5</gui_name>
        <description language="en">Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.</description>
        <definition>[14:12]</definition>
      </bitField>
      <bitField enumerationId="CLIDR_Ctype_n" name="Ctype4">
        <gui_name language="en">Ctype4</gui_name>
        <description language="en">Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.</description>
        <definition>[11:9]</definition>
      </bitField>
      <bitField enumerationId="CLIDR_Ctype_n" name="Ctype3">
        <gui_name language="en">Ctype3</gui_name>
        <description language="en">Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.</description>
        <definition>[8:6]</definition>
      </bitField>
      <bitField enumerationId="CLIDR_Ctype_n" name="Ctype2">
        <gui_name language="en">Ctype2</gui_name>
        <description language="en">Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.</description>
        <definition>[5:3]</definition>
      </bitField>
      <bitField enumerationId="CLIDR_Ctype_n" name="Ctype1">
        <gui_name language="en">Ctype1</gui_name>
        <description language="en">Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.</description>
        <definition>[2:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-csselr.html" name="CSSELR" size="4">
      <gui_name language="en">Cache Size Selection Register</gui_name>
      <description language="en">Selects the current Cache Size ID Register, CCSIDR, by specifying the required cache level and the cache type (either instruction or data cache).</description>
      <bitField enumerationId="CSSELR_Level" name="Level">
        <gui_name language="en">Level</gui_name>
        <description language="en">Cache level of required cache.</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField enumerationId="CSSELR_InD" name="InD">
        <gui_name language="en">InD</gui_name>
        <description language="en">Instruction not Data bit.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-csselr.html" name="S_CSSELR" size="4">
      <gui_name language="en">Cache Size Selection Register</gui_name>
      <description language="en">Selects the current Cache Size ID Register, CCSIDR, by specifying the required cache level and the cache type (either instruction or data cache).</description>
      <bitField enumerationId="CSSELR_Level" name="Level">
        <gui_name language="en">Level</gui_name>
        <description language="en">Cache level of required cache.</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField enumerationId="CSSELR_InD" name="InD">
        <gui_name language="en">InD</gui_name>
        <description language="en">Instruction not Data bit.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-csselr.html" name="N_CSSELR" size="4">
      <gui_name language="en">Cache Size Selection Register</gui_name>
      <description language="en">Selects the current Cache Size ID Register, CCSIDR, by specifying the required cache level and the cache type (either instruction or data cache).</description>
      <bitField enumerationId="CSSELR_Level" name="Level">
        <gui_name language="en">Level</gui_name>
        <description language="en">Cache level of required cache.</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField enumerationId="CSSELR_InD" name="InD">
        <gui_name language="en">InD</gui_name>
        <description language="en">Instruction not Data bit.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-ctr.html" name="CTR" size="4">
      <gui_name language="en">Cache Type Register</gui_name>
      <description language="en">Provides information about the architecture of the caches.</description>
      <bitField name="CWG">
        <gui_name language="en">CWG</gui_name>
        <description language="en">Cache writeback granule. Log2 of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField name="ERG">
        <gui_name language="en">ERG</gui_name>
        <description language="en">Exclusives reservation granule. Log2 of the number of words of the maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField name="DminLine">
        <gui_name language="en">DminLine</gui_name>
        <description language="en">Log2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the PE.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="CTR_L1Ip" name="L1Ip">
        <gui_name language="en">L1Ip</gui_name>
        <description language="en">Level 1 instruction cache policy. Indicates the indexing and tagging policy for the L1 instruction cache.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField name="IminLine">
        <gui_name language="en">IminLine</gui_name>
        <description language="en">Log2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the PE.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-fpsid.html" name="FPSID" size="4">
      <gui_name language="en">Floating-Point System ID register</gui_name>
      <description language="en">Provides top-level information about the floating-point implementation...</description>
      <bitField name="Implementer">
        <gui_name language="en">Implementer</gui_name>
        <description language="en">Implementer codes are the same as those used for the MIDR.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField enumerationId="FPSID_SW" name="SW">
        <gui_name language="en">SW</gui_name>
        <description language="en">Software bit.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="FPSID_Subarchitecture" name="Subarchitecture">
        <gui_name language="en">Subarchitecture</gui_name>
        <description language="en">Subarchitecture version number.</description>
        <definition>[22:16]</definition>
      </bitField>
      <bitField name="PartNum">
        <gui_name language="en">PartNum</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED part number for the floating-point implementation, assigned by the implementer.</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField name="Variant">
        <gui_name language="en">Variant</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED variant number. Typically, this field distinguishes between different production variants of a single product.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField name="Revision">
        <gui_name language="en">Revision</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED revision number for the floating-point implementation.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_afr0.html" name="ID_AFR0" size="4">
      <gui_name language="en">Auxiliary Feature Register 0</gui_name>
      <description language="en">Provides information about the IMPLEMENTATION DEFINED features of the PE in AArch32 state...</description>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_dfr0.html" name="ID_DFR0" size="4">
      <gui_name language="en">Debug Feature Register 0</gui_name>
      <description language="en">Provides top level information about the debug system in AArch32 state...</description>
      <bitField enumerationId="ID_DFR0_PerfMon" name="PerfMon">
        <gui_name language="en">PerfMon</gui_name>
        <description language="en">Performance Monitors. Support for System registers-based ARM Performance Monitors Extension, using registers in the coproc == 1111 encoding space, for A and R profile processors.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="ID_DFR0_MProfDbg" name="MProfDbg">
        <gui_name language="en">MProfDbg</gui_name>
        <description language="en">M Profile Debug. Support for memory-mapped debug model for M profile processors.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="ID_DFR0_MMapTrc" name="MMapTrc">
        <gui_name language="en">MMapTrc</gui_name>
        <description language="en">Memory Mapped Trace. Support for memory-mapped trace model.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="ID_DFR0_CopTrc" name="CopTrc">
        <gui_name language="en">CopTrc</gui_name>
        <description language="en">Support for System registers-based trace model, using registers in the coproc == 1110 encoding space.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField name="MMapDbg">
        <gui_name language="en">MMapDbg</gui_name>
        <description language="en">Memory Mapped Debug. Support for v7 memory-mapped debug model, for A and R profile processors.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField name="CopSDbg">
        <gui_name language="en">CopSDbg</gui_name>
        <description language="en">Support for  a System registers-based Secure debug model, using registers in the coproc = 1110 encoding space, for an A profile processor that includes EL3.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_DFR0_CopDbg" name="CopDbg">
        <gui_name language="en">CopDbg</gui_name>
        <description language="en">Support for System registers-based debug model, using registers in the coproc == 1110 encoding space, for A and R profile processors.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_isar0.html" name="ID_ISAR0" size="4">
      <gui_name language="en">Instruction Set Attribute Register 0</gui_name>
      <description language="en">Provides information about the instruction sets implemented by the PE in AArch32 state...</description>
      <bitField enumerationId="ID_ISAR0_Divide" name="Divide">
        <gui_name language="en">Divide</gui_name>
        <description language="en">Indicates the implemented Divide instructions.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR0_Debug" name="Debug">
        <gui_name language="en">Debug</gui_name>
        <description language="en">Indicates the implemented Debug instructions.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR0_Coproc" name="Coproc">
        <gui_name language="en">Coproc</gui_name>
        <description language="en">Indicates the implemented System register access instructions.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR0_CmpBranch" name="CmpBranch">
        <gui_name language="en">CmpBranch</gui_name>
        <description language="en">Indicates the implemented combined Compare and Branch instructions in the T32 instruction set.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR0_BitField" name="BitField">
        <gui_name language="en">BitField</gui_name>
        <description language="en">Indicates the implemented BitField instructions.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR0_BitCount" name="BitCount">
        <gui_name language="en">BitCount</gui_name>
        <description language="en">Indicates the implemented Bit Counting instructions.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR0_Swap" name="Swap">
        <gui_name language="en">Swap</gui_name>
        <description language="en">Indicates the implemented Swap instructions in the A32 instruction set.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_isar1.html" name="ID_ISAR1" size="4">
      <gui_name language="en">Instruction Set Attribute Register 1</gui_name>
      <description language="en">Provides information about the instruction sets implemented by the PE in AArch32 state...</description>
      <bitField enumerationId="ID_ISAR1_Jazelle" name="Jazelle">
        <gui_name language="en">Jazelle</gui_name>
        <description language="en">Indicates the implemented Jazelle extension instructions.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR1_Interwork" name="Interwork">
        <gui_name language="en">Interwork</gui_name>
        <description language="en">Indicates the implemented Interworking instructions.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR1_Immediate" name="Immediate">
        <gui_name language="en">Immediate</gui_name>
        <description language="en">Indicates the implemented data-processing instructions with long immediates.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR1_IfThen" name="IfThen">
        <gui_name language="en">IfThen</gui_name>
        <description language="en">Indicates the implemented If-Then instructions in the T32 instruction set.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR1_Extend" name="Extend">
        <gui_name language="en">Extend</gui_name>
        <description language="en">Indicates the implemented Extend instructions.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR1_Except_AR" name="Except_AR">
        <gui_name language="en">Except_AR</gui_name>
        <description language="en">Indicates the implemented A and R profile exception-handling instructions.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR1_Except" name="Except">
        <gui_name language="en">Except</gui_name>
        <description language="en">Indicates the implemented exception-handling instructions in the ARM instruction set.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR1_Endian" name="Endian">
        <gui_name language="en">Endian</gui_name>
        <description language="en">Indicates the implemented Endian instructions.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_isar2.html" name="ID_ISAR2" size="4">
      <gui_name language="en">Instruction Set Attribute Register 2</gui_name>
      <description language="en">Provides information about the instruction sets implemented by the PE in AArch32 state...</description>
      <bitField enumerationId="ID_ISAR2_Reversal" name="Reversal">
        <gui_name language="en">Reversal</gui_name>
        <description language="en">Indicates the implemented Reversal instructions.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR2_PSR_AR" name="PSR_AR">
        <gui_name language="en">PSR_AR</gui_name>
        <description language="en">Indicates the implemented A and R profile instructions to manipulate the PSR.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR2_MultU" name="MultU">
        <gui_name language="en">MultU</gui_name>
        <description language="en">Indicates the implemented advanced unsigned Multiply instructions.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR2_MultS" name="MultS">
        <gui_name language="en">MultS</gui_name>
        <description language="en">Indicates the implemented advanced signed Multiply instructions.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR2_Mult" name="Mult">
        <gui_name language="en">Mult</gui_name>
        <description language="en">Indicates the implemented additional Multiply instructions.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR2_MultiAccessInt" name="MultiAccessInt">
        <gui_name language="en">MultiAccessInt</gui_name>
        <description language="en">Indicates the support for interruptible multi-access instructions.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR2_MemHint" name="MemHint">
        <gui_name language="en">MemHint</gui_name>
        <description language="en">Indicates the implemented Memory Hint instructions.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR2_LoadStore" name="LoadStore">
        <gui_name language="en">LoadStore</gui_name>
        <description language="en">Indicates the implemented additional load/store instructions.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_isar3.html" name="ID_ISAR3" size="4">
      <gui_name language="en">Instruction Set Attribute Register 3</gui_name>
      <description language="en">Provides information about the instruction sets implemented by the PE in AArch32 state...</description>
      <bitField enumerationId="ID_ISAR3_T32EE" name="T32EE">
        <gui_name language="en">T32EE</gui_name>
        <description language="en">Indicates the implemented T32EE instructions.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR3_TrueNOP" name="TrueNOP">
        <gui_name language="en">TrueNOP</gui_name>
        <description language="en">Indicates the implemented true NOP instructions.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR3_T32Copy" name="T32Copy">
        <gui_name language="en">T32Copy</gui_name>
        <description language="en">Indicates the support for T32 non flag-setting MOV instructions.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR3_TabBranch" name="TabBranch">
        <gui_name language="en">TabBranch</gui_name>
        <description language="en">Indicates the implemented Table Branch instructions in the T32 instruction set.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR3_SynchPrim" name="SynchPrim">
        <gui_name language="en">SynchPrim</gui_name>
        <description language="en">Used in conjunction with ID_ISAR4.SynchPrim_frac to indicate the implemented Synchronization Primitive instructions.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR3_SVC" name="SVC">
        <gui_name language="en">SVC</gui_name>
        <description language="en">Indicates the implemented SVC instructions.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR3_SIMD" name="SIMD">
        <gui_name language="en">SIMD</gui_name>
        <description language="en">Indicates the implemented SIMD instructions.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR3_Saturate" name="Saturate">
        <gui_name language="en">Saturate</gui_name>
        <description language="en">Indicates the implemented Saturate instructions.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_isar4.html" name="ID_ISAR4" size="4">
      <gui_name language="en">Instruction Set Attribute Register 4</gui_name>
      <description language="en">Provides information about the instruction sets implemented by the PE in AArch32 state...</description>
      <bitField enumerationId="ID_ISAR4_SWP_frac" name="SWP_frac">
        <gui_name language="en">SWP_frac</gui_name>
        <description language="en">Indicates support for the memory system locking the bus for SWP or SWPB instructions.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR4_PSR_M" name="PSR_M">
        <gui_name language="en">PSR_M</gui_name>
        <description language="en">Indicates the implemented M profile instructions to modify the PSRs.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR4_SynchPrim_frac" name="SynchPrim_frac">
        <gui_name language="en">SynchPrim_frac</gui_name>
        <description language="en">Used in conjunction with ID_ISAR3.SynchPrim to indicate the implemented Synchronization Primitive instructions.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR4_Barrier" name="Barrier">
        <gui_name language="en">Barrier</gui_name>
        <description language="en">Indicates the implemented Barrier instructions in the A32 and T32 instruction sets.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR4_SMC" name="SMC">
        <gui_name language="en">SMC</gui_name>
        <description language="en">Indicates the implemented SMC instructions.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR4_Writeback" name="Writeback">
        <gui_name language="en">Writeback</gui_name>
        <description language="en">Indicates the support for Writeback addressing modes.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR4_WithShifts" name="WithShifts">
        <gui_name language="en">WithShifts</gui_name>
        <description language="en">Indicates the support for instructions with shifts.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR4_Unpriv" name="Unpriv">
        <gui_name language="en">Unpriv</gui_name>
        <description language="en">Indicates the implemented unprivileged instructions.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_isar5.html" name="ID_ISAR5" size="4">
      <gui_name language="en">Instruction Set Attribute Register 5</gui_name>
      <description language="en">Provides information about the instruction sets implemented by the PE in AArch32 state...</description>
      <bitField enumerationId="ID_ISAR5_CRC32" name="CRC32">
        <gui_name language="en">CRC32</gui_name>
        <description language="en">Indicates whether the CRC32 instructions are implemented in AArch32 state.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR5_SHA2" name="SHA2">
        <gui_name language="en">SHA2</gui_name>
        <description language="en">Indicates whether the SHA2 instructions are implemented in AArch32 state.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR5_SHA1" name="SHA1">
        <gui_name language="en">SHA1</gui_name>
        <description language="en">Indicates whether the SHA1 instructions are implemented in AArch32 state.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR5_AES" name="AES">
        <gui_name language="en">AES</gui_name>
        <description language="en">Indicates whether the AES instructions are implemented in AArch32 state.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_ISAR5_SEVL" name="SEVL">
        <gui_name language="en">SEVL</gui_name>
        <description language="en">Indicates whether the SEVL instruction is implemented in AArch32 state.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_mmfr0.html" name="ID_MMFR0" size="4">
      <gui_name language="en">Memory Model Feature Register 0</gui_name>
      <description language="en">Provides information about the implemented memory model and memory management support in AArch32 state...</description>
      <bitField enumerationId="ID_MMFR0_InnerShr" name="InnerShr">
        <gui_name language="en">InnerShr</gui_name>
        <description language="en">Innermost Shareability. Indicates the innermost shareability domain implemented.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR0_FCSE" name="FCSE">
        <gui_name language="en">FCSE</gui_name>
        <description language="en">Indicates whether the implementation includes the FCSE.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR0_AuxReg" name="AuxReg">
        <gui_name language="en">AuxReg</gui_name>
        <description language="en">Auxiliary Registers. Indicates support for Auxiliary registers.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR0_TCM" name="TCM">
        <gui_name language="en">TCM</gui_name>
        <description language="en">Indicates support for TCMs and associated DMAs.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR0_ShareLvl" name="ShareLvl">
        <gui_name language="en">ShareLvl</gui_name>
        <description language="en">Shareability Levels. Indicates the number of shareability levels implemented.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR0_OuterShr" name="OuterShr">
        <gui_name language="en">OuterShr</gui_name>
        <description language="en">Outermost Shareability. Indicates the outermost shareability domain implemented.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR0_PMSA" name="PMSA">
        <gui_name language="en">PMSA</gui_name>
        <description language="en">Indicates support for a PMSA.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR0_VMSA" name="VMSA">
        <gui_name language="en">VMSA</gui_name>
        <description language="en">Indicates support for a VMSA.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_mmfr1.html" name="ID_MMFR1" size="4">
      <gui_name language="en">Memory Model Feature Register 1</gui_name>
      <description language="en">Provides information about the implemented memory model and memory management support in AArch32 state...</description>
      <bitField enumerationId="ID_MMFR1_BPred" name="BPred">
        <gui_name language="en">BPred</gui_name>
        <description language="en">Branch Predictor. Indicates branch predictor management requirements.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR1_L1TstCln" name="L1TstCln">
        <gui_name language="en">L1TstCln</gui_name>
        <description language="en">Level 1 cache Test and Clean. Indicates the supported Level 1 data cache test and clean operations, for Harvard or unified cache implementations.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR1_L1Uni" name="L1Uni">
        <gui_name language="en">L1Uni</gui_name>
        <description language="en">Level 1 Unified cache. Indicates the supported entire Level 1 cache maintenance operations for a unified cache implementation.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR1_L1Hvd" name="L1Hvd">
        <gui_name language="en">L1Hvd</gui_name>
        <description language="en">Level 1 Harvard cache. Indicates the supported entire Level 1 cache maintenance operations for a Harvard cache implementation.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR1_L1UniSW" name="L1UniSW">
        <gui_name language="en">L1UniSW</gui_name>
        <description language="en">Level 1 Unified cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a unified cache implementation.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR1_L1HvdSW" name="L1HvdSW">
        <gui_name language="en">L1HvdSW</gui_name>
        <description language="en">Level 1 Harvard cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a Harvard cache implementation.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR1_L1UniVA" name="L1UniVA">
        <gui_name language="en">L1UniVA</gui_name>
        <description language="en">Level 1 Unified cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a unified cache implementation.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR1_L1HvdVA" name="L1HvdVA">
        <gui_name language="en">L1HvdVA</gui_name>
        <description language="en">Level 1 Harvard cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a Harvard cache implementation.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_mmfr2.html" name="ID_MMFR2" size="4">
      <gui_name language="en">Memory Model Feature Register 2</gui_name>
      <description language="en">Provides information about the implemented memory model and memory management support in AArch32 state...</description>
      <bitField enumerationId="ID_MMFR2_HWAccFlg" name="HWAccFlg">
        <gui_name language="en">HWAccFlg</gui_name>
        <description language="en">Hardware Access Flag. In earlier versions of the ARM Architecture, this field indicates support for a Hardware Access flag, as part of the VMSAv7 implementation.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR2_WFIStall" name="WFIStall">
        <gui_name language="en">WFIStall</gui_name>
        <description language="en">Wait For Interrupt Stall. Indicates the support for Wait For Interrupt (WFI) stalling.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR2_MemBarr" name="MemBarr">
        <gui_name language="en">MemBarr</gui_name>
        <description language="en">Memory Barrier.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR2_UniTLB" name="UniTLB">
        <gui_name language="en">UniTLB</gui_name>
        <description language="en">Unified TLB. Indicates the supported TLB maintenance operations, for a unified TLB implementation.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField name="HvdTLB">
        <gui_name language="en">HvdTLB</gui_name>
        <description language="en">If the Unified TLB field (UniTLB, bits [19:16]) is not 0000, then the meaning of this field is IMPLEMENTATION DEFINED. ARM deprecates the use of this field by software.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR2_L1HvdRng" name="L1HvdRng">
        <gui_name language="en">L1HvdRng</gui_name>
        <description language="en">Level 1 Harvard cache Range. Indicates the supported Level 1 cache maintenance range operations, for a Harvard cache implementation.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR2_L1HvdBG" name="L1HvdBG">
        <gui_name language="en">L1HvdBG</gui_name>
        <description language="en">Level 1 Harvard cache Background fetch. Indicates the supported Level 1 cache background fetch operations, for a Harvard cache implementation. When supported, background fetch operations are non-blocking operations.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR2_L1HvdFG" name="L1HvdFG">
        <gui_name language="en">L1HvdFG</gui_name>
        <description language="en">Level 1 Harvard cache Foreground fetch. Indicates the supported Level 1 cache foreground fetch operations, for a Harvard cache implementation. When supported, foreground fetch operations are blocking operations.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_mmfr3.html" name="ID_MMFR3" size="4">
      <gui_name language="en">Memory Model Feature Register 3</gui_name>
      <description language="en">Provides information about the implemented memory model and memory management support in AArch32 state...</description>
      <bitField enumerationId="ID_MMFR3_Supersec" name="Supersec">
        <gui_name language="en">Supersec</gui_name>
        <description language="en">Supersections. On a VMSA implementation, indicates whether Supersections are supported.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR3_CMemSz" name="CMemSz">
        <gui_name language="en">CMemSz</gui_name>
        <description language="en">Cached Memory Size. Indicates the physical memory size supported by the caches.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR3_CohWalk" name="CohWalk">
        <gui_name language="en">CohWalk</gui_name>
        <description language="en">Coherent Walk. Indicates whether Translation table updates require a clean to the point of unification.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR3_MaintBcst" name="MaintBcst">
        <gui_name language="en">MaintBcst</gui_name>
        <description language="en">Maintenance Broadcast. Indicates whether Cache, TLB, and branch predictor operations are broadcast.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR3_BPMaint" name="BPMaint">
        <gui_name language="en">BPMaint</gui_name>
        <description language="en">Branch Predictor Maintenance. Indicates the supported branch predictor maintenance operations in an implementation with hierarchical cache maintenance operations.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR3_CMaintSW" name="CMaintSW">
        <gui_name language="en">CMaintSW</gui_name>
        <description language="en">Cache Maintenance by Set/Way. Indicates the supported cache maintenance operations by set/way, in an implementation with hierarchical caches.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR3_CMaintVA" name="CMaintVA">
        <gui_name language="en">CMaintVA</gui_name>
        <description language="en">Cache Maintenance by  Virtual Address. Indicates the supported cache maintenance operations by VA, in an implementation with hierarchical caches.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_mmfr4.html" name="ID_MMFR4" size="4">
      <gui_name language="en">Memory Model Feature Register 4</gui_name>
      <description language="en">Provides information about the implemented memory model and memory management support in AArch32 state...</description>
      <bitField enumerationId="ID_MMFR4_AC2" name="AC2">
        <gui_name language="en">AC2</gui_name>
        <description language="en">Indicates the extension of the ACTLR and HACTLR registers using ACTLR2 and HACTLR2.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_MMFR4_SpecSEI" name="SpecSEI">
        <gui_name language="en">SpecSEI</gui_name>
        <description language="en">Describes whether the PE can generate SError interrupt exceptions from speculative reads of memory, including speculative instruction fetches.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_pfr0.html" name="ID_PFR0" size="4">
      <gui_name language="en">Processor Feature Register 0</gui_name>
      <description language="en">Gives top-level information about the instruction sets supported by the PE in AArch32 state...</description>
      <bitField enumerationId="ID_PFR0_RAS" name="RAS">
        <gui_name language="en">RAS</gui_name>
        <description language="en">RAS Extension version.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="ID_PFR0_State3" name="State3">
        <gui_name language="en">State3</gui_name>
        <description language="en">T32EE instruction set support.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_PFR0_State2" name="State2">
        <gui_name language="en">State2</gui_name>
        <description language="en">Jazelle extension support.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_PFR0_State1" name="State1">
        <gui_name language="en">State1</gui_name>
        <description language="en">T32 instruction set support.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_PFR0_State0" name="State0">
        <gui_name language="en">State0</gui_name>
        <description language="en">A32 instruction set support.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-id_pfr1.html" name="ID_PFR1" size="4">
      <gui_name language="en">Processor Feature Register 1</gui_name>
      <description language="en">Gives information about the AArch32 programmers' model...</description>
      <bitField enumerationId="ID_PFR1_GIC" name="GIC">
        <gui_name language="en">GIC</gui_name>
        <description language="en">System register GIC CPU interface.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="ID_PFR1_Virt_frac" name="Virt_frac">
        <gui_name language="en">Virt_frac</gui_name>
        <description language="en">Virtualization fractional field. When the Virtualization field is 0000, determines the support for features from the ARMv7 Virtualization Extensions.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="ID_PFR1_Sec_frac" name="Sec_frac">
        <gui_name language="en">Sec_frac</gui_name>
        <description language="en">Security fractional field. When the Security field is 0000, determines the support for features from the ARMv7 Security Extensions.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="ID_PFR1_GenTimer" name="GenTimer">
        <gui_name language="en">GenTimer</gui_name>
        <description language="en">Generic Timer support.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="ID_PFR1_Virtualization" name="Virtualization">
        <gui_name language="en">Virtualization</gui_name>
        <description language="en">Virtualization support.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_PFR1_MProgMod" name="MProgMod">
        <gui_name language="en">MProgMod</gui_name>
        <description language="en">M profile programmers' model support.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_PFR1_Security" name="Security">
        <gui_name language="en">Security</gui_name>
        <description language="en">Security support.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_PFR1_ProgMod" name="ProgMod">
        <gui_name language="en">ProgMod</gui_name>
        <description language="en">Support for the standard programmers' model for ARMv4 and later. Model must support User, FIQ, IRQ, Supervisor, Abort, Undefined, and System modes.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-midr.html" name="MIDR" size="4">
      <gui_name language="en">Main ID Register</gui_name>
      <description language="en">Provides identification information for the PE, including an implementer code for the device and a device ID number.</description>
      <bitField name="Implementer">
        <gui_name language="en">Implementer</gui_name>
        <description language="en">The Implementer code. This field must hold an implementer code that has been assigned by ARM.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField name="Variant">
        <gui_name language="en">Variant</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="MIDR_Architecture" name="Architecture">
        <gui_name language="en">Architecture</gui_name>
        <description language="en">The permitted values of this field are:</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField name="PartNum">
        <gui_name language="en">PartNum</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED primary part number for the device.</description>
        <definition>[15:4]</definition>
      </bitField>
      <bitField name="Revision">
        <gui_name language="en">Revision</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED revision number for the device.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-mpidr.html" name="MPIDR" size="4">
      <gui_name language="en">Multiprocessor Affinity Register</gui_name>
      <description language="en">In a multiprocessor system, provides an additional PE identification mechanism for scheduling purposes.</description>
      <bitField enumerationId="MPIDR_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Indicates whether this implementation includes the functionality introduced by the ARMv7 Multiprocessing Extensions.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="MPIDR_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="MPIDR_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField name="Aff2">
        <gui_name language="en">Aff2</gui_name>
        <description language="en">Affinity level 2. The least significant affinity level field, for this PE in the system.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField name="Aff1">
        <gui_name language="en">Aff1</gui_name>
        <description language="en">Affinity level 1. The intermediate affinity level field, for this PE in the system.</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField name="Aff0">
        <gui_name language="en">Aff0</gui_name>
        <description language="en">Affinity level 0. The most significant affinity level field, for this PE in the system.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-mvfr0.html" name="MVFR0" size="4">
      <gui_name language="en">Media and VFP Feature Register 0</gui_name>
      <description language="en">Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation...</description>
      <bitField enumerationId="MVFR0_FPRound" name="FPRound">
        <gui_name language="en">FPRound</gui_name>
        <description language="en">Floating-Point Rounding modes. Indicates whether the floating-point implementation provides support for rounding modes.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="MVFR0_FPShVec" name="FPShVec">
        <gui_name language="en">FPShVec</gui_name>
        <description language="en">Short Vectors. Indicates whether the floating-point implementation provides support for the use of short vectors.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="MVFR0_FPSqrt" name="FPSqrt">
        <gui_name language="en">FPSqrt</gui_name>
        <description language="en">Square Root. Indicates whether the floating-point implementation provides support for the ARMv6 VFP square root operations.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="MVFR0_FPDivide" name="FPDivide">
        <gui_name language="en">FPDivide</gui_name>
        <description language="en">Indicates whether the floating-point implementation provides support for VFP divide operations.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="MVFR0_FPTrap" name="FPTrap">
        <gui_name language="en">FPTrap</gui_name>
        <description language="en">Floating Point Exception Trapping. Indicates whether the floating-point implementation provides support for exception trapping.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="MVFR0_FPDP" name="FPDP">
        <gui_name language="en">FPDP</gui_name>
        <description language="en">Double Precision. Indicates whether the floating-point implementation provides support for double-precision operations.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="MVFR0_FPSP" name="FPSP">
        <gui_name language="en">FPSP</gui_name>
        <description language="en">Single Precision. Indicates whether the floating-point implementation provides support for single-precision operations.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="MVFR0_SIMDReg" name="SIMDReg">
        <gui_name language="en">SIMDReg</gui_name>
        <description language="en">Advanced SIMD registers. Indicates whether the Advanced SIMD and floating-point implementation provides support for the Advanced SIMD and floating-point register bank.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-mvfr1.html" name="MVFR1" size="4">
      <gui_name language="en">Media and VFP Feature Register 1</gui_name>
      <description language="en">Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation...</description>
      <bitField enumerationId="MVFR1_SIMDFMAC" name="SIMDFMAC">
        <gui_name language="en">SIMDFMAC</gui_name>
        <description language="en">Advanced SIMD Fused Multiply-Accumulate. Indicates whether the Advanced SIMD implementation provides fused multiply accumulate instructions.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="MVFR1_FPHP" name="FPHP">
        <gui_name language="en">FPHP</gui_name>
        <description language="en">Floating Point Half Precision. Indicates whether the floating-point implementation provides half-precision floating-point conversion instructions.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="MVFR1_SIMDHP" name="SIMDHP">
        <gui_name language="en">SIMDHP</gui_name>
        <description language="en">Advanced SIMD Half Precision. Indicates whether the Advanced SIMD and floating-point implementation provides half-precision floating-point conversion instructions.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="MVFR1_SIMDSP" name="SIMDSP">
        <gui_name language="en">SIMDSP</gui_name>
        <description language="en">Advanced SIMD Single Precision. Indicates whether the Advanced SIMD and floating-point implementation provides single-precision floating-point instructions.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="MVFR1_SIMDInt" name="SIMDInt">
        <gui_name language="en">SIMDInt</gui_name>
        <description language="en">Advanced SIMD Integer. Indicates whether the Advanced SIMD and floating-point implementation provides integer instructions.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="MVFR1_SIMDLS" name="SIMDLS">
        <gui_name language="en">SIMDLS</gui_name>
        <description language="en">Advanced SIMD Load/Store. Indicates whether the Advanced SIMD and floating-point implementation provides load/store instructions.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="MVFR1_FPDNaN" name="FPDNaN">
        <gui_name language="en">FPDNaN</gui_name>
        <description language="en">Default NaN mode. Indicates whether the floating-point implementation provides support only for the Default NaN mode.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="MVFR1_FPFtZ" name="FPFtZ">
        <gui_name language="en">FPFtZ</gui_name>
        <description language="en">Flush to Zero mode. Indicates whether the floating-point implementation provides support only for the Flush-to-Zero mode of operation.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-mvfr2.html" name="MVFR2" size="4">
      <gui_name language="en">Media and VFP Feature Register 2</gui_name>
      <description language="en">Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation...</description>
      <bitField enumerationId="MVFR2_FPMisc" name="FPMisc">
        <gui_name language="en">FPMisc</gui_name>
        <description language="en">Indicates whether the floating-point implementation provides support for miscellaneous VFP features.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="MVFR2_SIMDMisc" name="SIMDMisc">
        <gui_name language="en">SIMDMisc</gui_name>
        <description language="en">Indicates whether the Advanced SIMD implementation provides support for miscellaneous Advanced SIMD features.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-revidr.html" name="REVIDR" size="4">
      <gui_name language="en">Revision ID Register</gui_name>
      <description language="en">Provides implementation-specific minor revision information.</description>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-tcmtr.html" name="TCMTR" size="4">
      <gui_name language="en">TCM Type Register</gui_name>
      <description language="en">Provides information about the implementation of the TCM.</description>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-tlbtr.html" name="TLBTR" size="4">
      <gui_name language="en">TLB Type Register</gui_name>
      <description language="en">Provides information about the TLB implementation. The register must define whether the implementation provides separate instruction and data TLBs, or a unified TLB. Normally, the IMPLEMENTATION DEFINED information in this register includes the number of lockable entries in the TLB.</description>
      <bitField enumerationId="TLBTR_nU" name="nU">
        <gui_name language="en">nU</gui_name>
        <description language="en">Not Unified TLB.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-vmpidr.html" name="VMPIDR" size="4">
      <gui_name language="en">Virtualization Multiprocessor ID Register</gui_name>
      <description language="en">Holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR.</description>
      <bitField enumerationId="VMPIDR_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Indicates whether this implementation includes the functionality introduced by the ARMv7 Multiprocessing Extensions.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="VMPIDR_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="VMPIDR_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField name="Aff2">
        <gui_name language="en">Aff2</gui_name>
        <description language="en">Affinity level 2. The least significant affinity level field, for this PE in the system.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField name="Aff1">
        <gui_name language="en">Aff1</gui_name>
        <description language="en">Affinity level 1. The intermediate affinity level field, for this PE in the system.</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField name="Aff0">
        <gui_name language="en">Aff0</gui_name>
        <description language="en">Affinity level 0. The most significant affinity level field, for this PE in the system.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-vpidr.html" name="VPIDR" size="4">
      <gui_name language="en">Virtualization Processor ID Register</gui_name>
      <description language="en">Holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of MIDR.</description>
      <bitField name="Implementer">
        <gui_name language="en">Implementer</gui_name>
        <description language="en">The Implementer code. This field must hold an implementer code that has been assigned by ARM.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField name="Variant">
        <gui_name language="en">Variant</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="VPIDR_Architecture" name="Architecture">
        <gui_name language="en">Architecture</gui_name>
        <description language="en">The permitted values of this field are:</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField name="PartNum">
        <gui_name language="en">PartNum</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED primary part number for the device.</description>
        <definition>[15:4]</definition>
      </bitField>
      <bitField name="Revision">
        <gui_name language="en">Revision</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED revision number for the device.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="CLIDR_ICB">
    <tcf:enumItem description="Not disclosed by this mechanism." name="Not_disclosed_by_this_mechanism" number="0"/>
    <tcf:enumItem description="L1 cache is the highest Inner Cacheable level." name="L1_cache_is_the_highest_Inner_Cacheable_level" number="1"/>
    <tcf:enumItem description="L2 cache is the highest Inner Cacheable level." name="L2_cache_is_the_highest_Inner_Cacheable_level" number="2"/>
    <tcf:enumItem description="L3 cache is the highest Inner Cacheable level." name="L3_cache_is_the_highest_Inner_Cacheable_level" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="CLIDR_Ctype_n">
    <tcf:enumItem description="No cache." name="No_cache" number="0"/>
    <tcf:enumItem description="Instruction cache only." name="Instruction_cache_only" number="1"/>
    <tcf:enumItem description="Data cache only." name="Data_cache_only" number="2"/>
    <tcf:enumItem description="Separate instruction and data caches." name="Separate_instruction_and_data_caches" number="3"/>
    <tcf:enumItem description="Unified cache." name="Unified_cache" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="CSSELR_Level">
    <tcf:enumItem description="Level 1 cache" name="Level_1_cache" number="0"/>
    <tcf:enumItem description="Level 2 cache" name="Level_2_cache" number="1"/>
    <tcf:enumItem description="Level 3 cache" name="Level_3_cache" number="2"/>
    <tcf:enumItem description="Level 4 cache" name="Level_4_cache" number="3"/>
    <tcf:enumItem description="Level 5 cache" name="Level_5_cache" number="4"/>
    <tcf:enumItem description="Level 6 cache" name="Level_6_cache" number="5"/>
    <tcf:enumItem description="Level 7 cache" name="Level_7_cache" number="6"/>
  </tcf:enumeration>
  <tcf:enumeration name="CSSELR_InD">
    <tcf:enumItem description="Data or unified cache." name="Data_or_unified_cache" number="0"/>
    <tcf:enumItem description="Instruction cache." name="Instruction_cache" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CTR_L1Ip">
    <tcf:enumItem description="ASID-tagged Virtual Index, Virtual Tag (AIVIVT)" name="ASID_tagged_Virtual_Index_Virtual_Tag_AIVIVT" number="1"/>
    <tcf:enumItem description="Virtual Index, Physical Tag (VIPT)" name="Virtual_Index_Physical_Tag_VIPT" number="2"/>
    <tcf:enumItem description="Physical Index, Physical Tag (PIPT)" name="Physical_Index_Physical_Tag_PIPT" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSID_SW">
    <tcf:enumItem description="The implementation provides a hardware implementation of the floating-point instructions." name="The_implementation_provides_a_hardware_implementation_of_the_floating_point_instructions" number="0"/>
    <tcf:enumItem description="The implementation supports only software emulation of the floating-point instructions." name="The_implementation_supports_only_software_emulation_of_the_floating_point_instructions" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSID_Subarchitecture">
    <tcf:enumItem description="VFPv1 architecture with an IMPLEMENTATION DEFINED subarchitecture." name="VFPv1_architecture_with_an_IMPLEMENTATION_DEFINED_subarchitecture" number="0"/>
    <tcf:enumItem description="VFPv2 architecture with Common VFP subarchitecture v1." name="VFPv2_architecture_with_Common_VFP_subarchitecture_v1" number="1"/>
    <tcf:enumItem description="VFPv3 architecture, or later, with Common VFP subarchitecture v2. The VFP architecture version is indicated by the MVFR0 and MVFR1 registers." name="VFPv3_architecture_or_later_with_Common_VFP_subarchitecture_v2" number="2"/>
    <tcf:enumItem description="VFPv3 architecture, or later, with Null subarchitecture. The entire floating-point implementation is in hardware, and no software support code is required. The VFP architecture version is indicated by the MVFR0 and MVFR1 registers. This value can be used only by an implementation that does not support the trap enable bits in the FPSCR." name="VFPv3_architecture_or_later_with_Null_subarchitecture" number="3"/>
    <tcf:enumItem description="VFPv3 architecture, or later, with Common VFP subarchitecture v3, and support for trap enable bits in FPSCR. The VFP architecture version is indicated by the MVFR0 and MVFR1 registers." name="VFPv3_architecture_or_later_with_Common_VFP_subarchitecture_v3_and_support_for_trap_enable_bits_in_FPSCR" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_DFR0_PerfMon">
    <tcf:enumItem description="Performance Monitors Extension System registers not implemented." name="Performance_Monitors_Extension_System_registers_not_implemented" number="0"/>
    <tcf:enumItem description="Support for Performance Monitors Extension version 1 (PMUv1) System registers." name="Support_for_Performance_Monitors_Extension_version_1_PMUv1_System_registers" number="1"/>
    <tcf:enumItem description="Support for Performance Monitors Extension version 2 (PMUv2) System registers." name="Support_for_Performance_Monitors_Extension_version_2_PMUv2_System_registers" number="2"/>
    <tcf:enumItem description="Support for Performance Monitors Extension version 3 (PMUv3) System registers." name="Support_for_Performance_Monitors_Extension_version_3_PMUv3_System_registers" number="3"/>
    <tcf:enumItem description="IMPLEMENTATION DEFINED form of Performance Monitors System registers supported. PMUv3 not supported." name="IMPLEMENTATION_DEFINED_form_of_Performance_Monitors_System_registers_supported" number="15"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_DFR0_MProfDbg">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Support for M profile Debug architecture, with memory-mapped access." name="Support_for_M_profile_Debug_architecture_with_memory_mapped_access" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_DFR0_MMapTrc">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Support for ARM trace architecture, with memory-mapped access." name="Support_for_ARM_trace_architecture_with_memory_mapped_access" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_DFR0_CopTrc">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Support for ARM trace architecture, with System registers access." name="Support_for_ARM_trace_architecture_with_System_registers_access" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_DFR0_CopDbg">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Support for ARMv6, v6 Debug architecture, with System registers access." name="Support_for_ARMv6_v6_Debug_architecture_with_System_registers_access" number="2"/>
    <tcf:enumItem description="Support for ARMv6, v6.1 Debug architecture, with System registers access." name="Support_for_ARMv6_v6" number="3"/>
    <tcf:enumItem description="Support for ARMv7, v7 Debug architecture, with System registers access." name="Support_for_ARMv7_v7_Debug_architecture_with_System_registers_access" number="4"/>
    <tcf:enumItem description="Support for ARMv7, v7.1 Debug architecture, with System registers access." name="Support_for_ARMv7_v7" number="5"/>
    <tcf:enumItem description="Support for ARMv8 debug architecture, with System registers access." name="Support_for_ARMv8_debug_architecture_with_System_registers_access" number="6"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR0_Divide">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds SDIV and UDIV in the T32 instruction set." name="Adds_SDIV_and_UDIV_in_the_T32_instruction_set" number="1"/>
    <tcf:enumItem description="As for 0001, and adds SDIV and UDIV in the A32 instruction set." name="As_for_0001_and_adds_SDIV_and_UDIV_in_the_A32_instruction_set" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR0_Debug">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds BKPT." name="Adds_BKPT" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR0_Coproc">
    <tcf:enumItem description="None implemented, except for instructions separately attributed by the architecture to provide access to AArch32 System registers and System instructions." name="None_implemented_except_for_instructions_separately_attributed_by_the_architecture_to_provide_access_to_AArch32_System_registers_and_System_instructions" number="0"/>
    <tcf:enumItem description="Adds generic CDP, LDC, MCR, MRC, and STC." name="Adds_generic_CDP_LDC_MCR_MRC_and_STC" number="1"/>
    <tcf:enumItem description="As for 0001, and adds generic CDP2, LDC2, MCR2, MRC2, and STC2." name="As_for_0001_and_adds_generic_CDP2_LDC2_MCR2_MRC2_and_STC2" number="2"/>
    <tcf:enumItem description="As for 0010, and adds generic MCRR and MRRC." name="As_for_0010_and_adds_generic_MCRR_and_MRRC" number="3"/>
    <tcf:enumItem description="As for 0011, and adds generic MCRR2 and MRRC2." name="As_for_0011_and_adds_generic_MCRR2_and_MRRC2" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR0_CmpBranch">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds CBNZ and CBZ." name="Adds_CBNZ_and_CBZ" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR0_BitField">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds BFC, BFI, SBFX, and UBFX." name="Adds_BFC_BFI_SBFX_and_UBFX" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR0_BitCount">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds CLZ." name="Adds_CLZ" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR0_Swap">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds SWP and SWPB." name="Adds_SWP_and_SWPB" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR1_Jazelle">
    <tcf:enumItem description="No support for Jazelle." name="No_support_for_Jazelle" number="0"/>
    <tcf:enumItem description="Adds the BXJ instruction, and the J bit in the PSR. This setting might indicate a trivial implementation of the Jazelle extension." name="Adds_the_BXJ_instruction_and_the_J_bit_in_the_PSR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR1_Interwork">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the BX instruction, and the T bit in the PSR." name="Adds_the_BX_instruction_and_the_T_bit_in_the_PSR" number="1"/>
    <tcf:enumItem description="As for 0001, and adds the BLX instruction. PC loads have BX-like behavior." name="As_for_0001_and_adds_the_BLX_instruction" number="2"/>
    <tcf:enumItem description="As for 0010, and guarantees that data-processing instructions in the A32 instruction set with the PC as the destination and the S bit clear have BX-like behavior." name="As_for_0010_and_guarantees_that_data_processing_instructions_in_the_A32_instruction_set_with_the_PC_as_the_destination_and_the_S_bit_clear_have_BX_like_behavior" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR1_Immediate">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds..." name="Adds" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR1_IfThen">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the IT instructions, and the IT bits in the PSRs." name="Adds_the_IT_instructions_and_the_IT_bits_in_the_PSRs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR1_Extend">
    <tcf:enumItem description="No scalar sign-extend or zero-extend instructions are implemented, where scalar instructions means non-Advanced SIMD instructions." name="No_scalar_sign_extend_or_zero_extend_instructions_are_implemented_where_scalar_instructions_means_non_Advanced_SIMD_instructions" number="0"/>
    <tcf:enumItem description="Adds the SXTB, SXTH, UXTB, and UXTH instructions." name="Adds_the_SXTB_SXTH_UXTB_and_UXTH_instructions" number="1"/>
    <tcf:enumItem description="As for 0001, and adds the SXTB16, SXTAB, SXTAB16, SXTAH, UXTB16, UXTAB, UXTAB16, and UXTAH instructions." name="As_for_0001_and_adds_the_SXTB16_SXTAB_SXTAB16_SXTAH_UXTB16_UXTAB_UXTAB16_and_UXTAH_instructions" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR1_Except_AR">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the SRS and RFE instructions, and the A and R profile forms of the CPS instruction." name="Adds_the_SRS_and_RFE_instructions_and_the_A_and_R_profile_forms_of_the_CPS_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR1_Except">
    <tcf:enumItem description="Not implemented. This indicates that the User bank and Exception return forms of the LDM and STM instructions are not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Adds the LDM (exception return), LDM (user registers), and STM (user registers) instruction versions." name="Adds_the_LDM_exception_return_LDM_user_registers_and_STM_user_registers_instruction_versions" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR1_Endian">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the SETEND instruction, and the E bit in the PSRs." name="Adds_the_SETEND_instruction_and_the_E_bit_in_the_PSRs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR2_Reversal">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the REV, REV16, and REVSH instructions." name="Adds_the_REV_REV16_and_REVSH_instructions" number="1"/>
    <tcf:enumItem description="As for 0001, and adds the RBIT instruction." name="As_for_0001_and_adds_the_RBIT_instruction" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR2_PSR_AR">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the MRS and MSR instructions, and the exception return forms of data-processing instructions." name="Adds_the_MRS_and_MSR_instructions_and_the_exception_return_forms_of_data_processing_instructions" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR2_MultU">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the UMULL and UMLAL instructions." name="Adds_the_UMULL_and_UMLAL_instructions" number="1"/>
    <tcf:enumItem description="As for 0001, and adds the UMAAL instruction." name="As_for_0001_and_adds_the_UMAAL_instruction" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR2_MultS">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the SMULL and SMLAL instructions." name="Adds_the_SMULL_and_SMLAL_instructions" number="1"/>
    <tcf:enumItem description="As for 0001, and adds the SMLABB, SMLABT, SMLALBB, SMLALBT, SMLALTB, SMLALTT, SMLATB, SMLATT, SMLAWB, SMLAWT, SMULBB, SMULBT, SMULTB, SMULTT, SMULWB, and SMULWT instructions. Also adds the Q bit in the PSRs." name="As_for_0001_and_adds_the_SMLABB_SMLABT_SMLALBB_SMLALBT_SMLALTB_SMLALTT_SMLATB_SMLATT_SMLAWB_SMLAWT_SMULBB_SMULBT_SMULTB_SMULTT_SMULWB_and_SMULWT_instructions" number="2"/>
    <tcf:enumItem description="As for 0010, and adds the SMLAD, SMLADX, SMLALD, SMLALDX, SMLSD, SMLSDX, SMLSLD, SMLSLDX, SMMLA, SMMLAR, SMMLS, SMMLSR, SMMUL, SMMULR, SMUAD, SMUADX, SMUSD, and SMUSDX instructions." name="As_for_0010_and_adds_the_SMLAD_SMLADX_SMLALD_SMLALDX_SMLSD_SMLSDX_SMLSLD_SMLSLDX_SMMLA_SMMLAR_SMMLS_SMMLSR_SMMUL_SMMULR_SMUAD_SMUADX_SMUSD_and_SMUSDX_instructions" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR2_Mult">
    <tcf:enumItem description="No additional instructions implemented. This means only MUL is implemented." name="No_additional_instructions_implemented" number="0"/>
    <tcf:enumItem description="Adds the MLA instruction." name="Adds_the_MLA_instruction" number="1"/>
    <tcf:enumItem description="As for 0001, and adds the MLS instruction." name="As_for_0001_and_adds_the_MLS_instruction" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR2_MultiAccessInt">
    <tcf:enumItem description="No support. This means the LDM and STM instructions are not interruptible." name="No_support" number="0"/>
    <tcf:enumItem description="LDM and STM instructions are restartable." name="LDM_and_STM_instructions_are_restartable" number="1"/>
    <tcf:enumItem description="LDM and STM instructions are continuable." name="LDM_and_STM_instructions_are_continuable" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR2_MemHint">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the PLD instruction." name="Adds_the_PLD_instruction" number="1"/>
    <tcf:enumItem description="Adds the PLD instruction. (0001 and 0010 have identical effects.)" name="Adds_the_PLD_instruction_0001_and_0010_have_identical_effects" number="2"/>
    <tcf:enumItem description="As for 0001 (or 0010), and adds the PLI instruction." name="As_for_0001_or_0010_and_adds_the_PLI_instruction" number="3"/>
    <tcf:enumItem description="As for 0011, and adds the PLDW instruction." name="As_for_0011_and_adds_the_PLDW_instruction" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR2_LoadStore">
    <tcf:enumItem description="No additional load/store instructions implemented." name="No_additional_load_store_instructions_implemented" number="0"/>
    <tcf:enumItem description="Adds the LDRD and STRD instructions." name="Adds_the_LDRD_and_STRD_instructions" number="1"/>
    <tcf:enumItem description="As for 0001, and adds the Load Acquire (LDAB, LDAH, LDA, LDAEXB, LDAEXH, LDAEX, LDAEXD) and Store Release (STLB, STLH, STL, STLEXB, STLEXH, STLEX, STLEXD) instructions." name="As_for_0001_and_adds_the_Load_Acquire_LDAB_LDAH_LDA_LDAEXB_LDAEXH_LDAEX_LDAEXD_and_Store_Release_STLB_STLH_STL_STLEXB_STLEXH_STLEX_STLEXD_instructions" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR3_T32EE">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the ENTERX and LEAVEX instructions, and modifies the load behavior to include null checking." name="Adds_the_ENTERX_and_LEAVEX_instructions_and_modifies_the_load_behavior_to_include_null_checking" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR3_TrueNOP">
    <tcf:enumItem description="None implemented. This means there are no NOP instructions that do not have any register dependencies." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds true NOP instructions in both the T32 and A32 instruction sets. This also permits additional NOP-compatible hints." name="Adds_true_NOP_instructions_in_both_the_T32_and_A32_instruction_sets" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR3_T32Copy">
    <tcf:enumItem description="Not supported. This means that in the T32 instruction set, encoding T1 of the MOV (register) instruction does not support a copy from a low register to a low register." name="Not_supported" number="0"/>
    <tcf:enumItem description="Adds support for T32 instruction set encoding T1 of the MOV (register) instruction, copying from a low register to a low register." name="Adds_support_for_T32_instruction_set_encoding_T1_of_the_MOV_register_instruction_copying_from_a_low_register_to_a_low_register" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR3_TabBranch">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the TBB and TBH instructions." name="Adds_the_TBB_and_TBH_instructions" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR3_SynchPrim">
    <tcf:enumItem description="If SynchPrim_frac == 0000, no Synchronization Primitives implemented." name="If_SynchPrim_frac_0000_no_Synchronization_Primitives_implemented" number="0"/>
    <tcf:enumItem description="If SynchPrim_frac == 0000, adds the LDREX and STREX instructions..." name="If_SynchPrim_frac_0000_adds_the_LDREX_and_STREX_instructions" number="1"/>
    <tcf:enumItem description="If SynchPrim_frac == 0000, as for [0001, 0011] and also adds the LDREXD and STREXD instructions." name="If_SynchPrim_frac_0000_as_for_0001_0011_and_also_adds_the_LDREXD_and_STREXD_instructions" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR3_SVC">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Adds the SVC instruction." name="Adds_the_SVC_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR3_SIMD">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the SSAT and USAT instructions, and the Q bit in the PSRs." name="Adds_the_SSAT_and_USAT_instructions_and_the_Q_bit_in_the_PSRs" number="1"/>
    <tcf:enumItem description="As for 0001, and adds the PKHBT, PKHTB, QADD16, QADD8, QASX, QSUB16, QSUB8, QSAX, SADD16, SADD8, SASX, SEL, SHADD16, SHADD8, SHASX, SHSUB16, SHSUB8, SHSAX, SSAT16, SSUB16, SSUB8, SSAX, SXTAB16, SXTB16, UADD16, UADD8, UASX, UHADD16, UHADD8, UHASX, UHSUB16, UHSUB8, UHSAX, UQADD16, UQADD8, UQASX, UQSUB16, UQSUB8, UQSAX, USAD8, USADA8, USAT16, USUB16, USUB8, USAX, UXTAB16, and UXTB16 instructions. Also adds support for the GE[3:0] bits in the PSRs." name="As_for_0001_and_adds_the_PKHBT_PKHTB_QADD16_QADD8_QASX_QSUB16_QSUB8_QSAX_SADD16_SADD8_SASX_SEL_SHADD16_SHADD8_SHASX_SHSUB16_SHSUB8_SHSAX_SSAT16_SSUB16_SSUB8_SSAX_SXTAB16_SXTB16_UADD16_UADD8_UASX_UHADD16_UHADD8_UHASX_UHSUB16_UHSUB8_UHSAX_UQADD16_UQADD8_UQASX_UQSUB16_UQSUB8_UQSAX_USAD8_USADA8_USAT16_USUB16_USUB8_USAX_UXTAB16_and_UXTB16_instructions" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR3_Saturate">
    <tcf:enumItem description="None implemented. This means no non-Advanced SIMD saturate instructions are implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the QADD, QDADD, QDSUB, and QSUB instructions, and the Q bit in the PSRs." name="Adds_the_QADD_QDADD_QDSUB_and_QSUB_instructions_and_the_Q_bit_in_the_PSRs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR4_SWP_frac">
    <tcf:enumItem description="SWP or SWPB instructions not implemented." name="SWP_or_SWPB_instructions_not_implemented" number="0"/>
    <tcf:enumItem description="SWP or SWPB implemented but only in a uniprocessor context. SWP and SWPB do not guarantee whether memory accesses from other masters can come between the load memory access and the store memory access of the SWP or SWPB." name="SWP_or_SWPB_implemented_but_only_in_a_uniprocessor_context" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR4_PSR_M">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the M profile forms of the CPS, MRS, and MSR instructions." name="Adds_the_M_profile_forms_of_the_CPS_MRS_and_MSR_instructions" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR4_SynchPrim_frac">
    <tcf:enumItem description="If SynchPrim == 0000, no Synchronization Primitives implemented. If SynchPrim == 0001, adds the LDREX and STREX instructions. If SynchPrim == 0010, also adds the CLREX, LDREXB, LDREXH, STREXB, STREXH, LDREXD, and STREXD instructions." name="If_SynchPrim_0000_no_Synchronization_Primitives_implemented" number="0"/>
    <tcf:enumItem description="If SynchPrim == 0001, adds the LDREX, STREX, CLREX, LDREXB, LDREXH, STREXB, and STREXH instructions." name="If_SynchPrim_0001_adds_the_LDREX_STREX_CLREX_LDREXB_LDREXH_STREXB_and_STREXH_instructions" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR4_Barrier">
    <tcf:enumItem description="None implemented. Barrier operations are provided only as System instructions in the (coproc==1111) encoding space." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the DMB, DSB, and ISB barrier instructions." name="Adds_the_DMB_DSB_and_ISB_barrier_instructions" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR4_SMC">
    <tcf:enumItem description="None implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the SMC instruction." name="Adds_the_SMC_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR4_Writeback">
    <tcf:enumItem description="Basic support. Only the LDM, STM, PUSH, POP, SRS, and RFE instructions support writeback addressing modes. These instructions support all of their writeback addressing modes." name="Basic_support" number="0"/>
    <tcf:enumItem description="Adds support for all of the writeback addressing modes." name="Adds_support_for_all_of_the_writeback_addressing_modes" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR4_WithShifts">
    <tcf:enumItem description="Nonzero shifts supported only in MOV and shift instructions." name="Nonzero_shifts_supported_only_in_MOV_and_shift_instructions" number="0"/>
    <tcf:enumItem description="Adds support for shifts of loads and stores over the range LSL 0-3." name="Adds_support_for_shifts_of_loads_and_stores_over_the_range_LSL_0_3" number="1"/>
    <tcf:enumItem description="As for 0001, and adds support for other constant shift options, both on load/store and other instructions." name="As_for_0001_and_adds_support_for_other_constant_shift_options_both_on_load_store_and_other_instructions" number="3"/>
    <tcf:enumItem description="As for 0011, and adds support for register-controlled shift options." name="As_for_0011_and_adds_support_for_register_controlled_shift_options" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR4_Unpriv">
    <tcf:enumItem description="None implemented. No T variant instructions are implemented." name="None_implemented" number="0"/>
    <tcf:enumItem description="Adds the LDRBT, LDRT, STRBT, and STRT instructions." name="Adds_the_LDRBT_LDRT_STRBT_and_STRT_instructions" number="1"/>
    <tcf:enumItem description="As for 0001, and adds the LDRHT, LDRSBT, LDRSHT, and STRHT instructions." name="As_for_0001_and_adds_the_LDRHT_LDRSBT_LDRSHT_and_STRHT_instructions" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR5_CRC32">
    <tcf:enumItem description="No CRC32 instructions implemented." name="No_CRC32_instructions_implemented" number="0"/>
    <tcf:enumItem description="CRC32B, CRC32H, CRC32W, CRC32CB, CRC32CH, and CRC32CW instructions implemented." name="CRC32B_CRC32H_CRC32W_CRC32CB_CRC32CH_and_CRC32CW_instructions_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR5_SHA2">
    <tcf:enumItem description="No SHA2 instructions implemented." name="No_SHA2_instructions_implemented" number="0"/>
    <tcf:enumItem description="SHA256H, SHA256H2, SHA256SU0, and SHA256SU1 implemented." name="SHA256H_SHA256H2_SHA256SU0_and_SHA256SU1_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR5_SHA1">
    <tcf:enumItem description="No SHA1 instructions implemented." name="No_SHA1_instructions_implemented" number="0"/>
    <tcf:enumItem description="SHA1C, SHA1P, SHA1M, SHA1H, SHA1SU0, and SHA1SU1 implemented." name="SHA1C_SHA1P_SHA1M_SHA1H_SHA1SU0_and_SHA1SU1_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR5_AES">
    <tcf:enumItem description="No AES instructions implemented." name="No_AES_instructions_implemented" number="0"/>
    <tcf:enumItem description="AESE, AESD, AESMC, and AESIMC implemented." name="AESE_AESD_AESMC_and_AESIMC_implemented" number="1"/>
    <tcf:enumItem description="As for 0001, plus PMULL/PMULL2 instructions operating on 64-bit data quantities." name="As_for_0001_plus_PMULL_PMULL2_instructions_operating_on_64_bit_data_quantities" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_ISAR5_SEVL">
    <tcf:enumItem description="SEVL is implemented as a NOP." name="SEVL_is_implemented_as_a_NOP" number="0"/>
    <tcf:enumItem description="SEVL is implemented as Send Event Local." name="SEVL_is_implemented_as_Send_Event_Local" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR0_InnerShr">
    <tcf:enumItem description="Implemented as Non-cacheable." name="Implemented_as_Non_cacheable" number="0"/>
    <tcf:enumItem description="Implemented with hardware coherency support." name="Implemented_with_hardware_coherency_support" number="1"/>
    <tcf:enumItem description="Shareability ignored." name="Shareability_ignored" number="15"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR0_FCSE">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Support for FCSE." name="Support_for_FCSE" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR0_AuxReg">
    <tcf:enumItem description="None supported." name="None_supported" number="0"/>
    <tcf:enumItem description="Support for Auxiliary Control Register only." name="Support_for_Auxiliary_Control_Register_only" number="1"/>
    <tcf:enumItem description="Support for Auxiliary Fault Status Registers (AIFSR and ADFSR) and Auxiliary Control Register." name="Support_for_Auxiliary_Fault_Status_Registers_AIFSR_and_ADFSR_and_Auxiliary_Control_Register" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR0_TCM">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Support is IMPLEMENTATION DEFINED. ARMv7 requires this setting." name="Support_is_IMPLEMENTATION_DEFINED" number="1"/>
    <tcf:enumItem description="Support for TCM only, ARMv6 implementation." name="Support_for_TCM_only_ARMv6_implementation" number="2"/>
    <tcf:enumItem description="Support for TCM and DMA, ARMv6 implementation." name="Support_for_TCM_and_DMA_ARMv6_implementation" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR0_ShareLvl">
    <tcf:enumItem description="One level of shareability implemented." name="One_level_of_shareability_implemented" number="0"/>
    <tcf:enumItem description="Two levels of shareability implemented." name="Two_levels_of_shareability_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR0_OuterShr">
    <tcf:enumItem description="Implemented as Non-cacheable." name="Implemented_as_Non_cacheable" number="0"/>
    <tcf:enumItem description="Implemented with hardware coherency support." name="Implemented_with_hardware_coherency_support" number="1"/>
    <tcf:enumItem description="Shareability ignored." name="Shareability_ignored" number="15"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR0_PMSA">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Support for IMPLEMENTATION DEFINED PMSA." name="Support_for_IMPLEMENTATION_DEFINED_PMSA" number="1"/>
    <tcf:enumItem description="Support for PMSAv6, with a Cache Type Register implemented." name="Support_for_PMSAv6_with_a_Cache_Type_Register_implemented" number="2"/>
    <tcf:enumItem description="Support for PMSAv7, with support for memory subsections. ARMv7-R profile." name="Support_for_PMSAv7_with_support_for_memory_subsections" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR0_VMSA">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Support for IMPLEMENTATION DEFINED VMSA." name="Support_for_IMPLEMENTATION_DEFINED_VMSA" number="1"/>
    <tcf:enumItem description="Support for VMSAv6, with Cache and TLB Type Registers implemented." name="Support_for_VMSAv6_with_Cache_and_TLB_Type_Registers_implemented" number="2"/>
    <tcf:enumItem description="Support for VMSAv7, with support for remapping and the Access flag. ARMv7-A profile." name="Support_for_VMSAv7_with_support_for_remapping_and_the_Access_flag" number="3"/>
    <tcf:enumItem description="As for 0011, and adds support for the PXN bit in the Short-descriptor translation table format descriptors." name="As_for_0011_and_adds_support_for_the_PXN_bit_in_the_Short_descriptor_translation_table_format_descriptors" number="4"/>
    <tcf:enumItem description="As for 0100, and adds support for the Long-descriptor translation table format." name="As_for_0100_and_adds_support_for_the_Long_descriptor_translation_table_format" number="5"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR1_BPred">
    <tcf:enumItem description="No branch predictor, or no MMU present. Implies a fixed MPU configuration." name="No_branch_predictor_or_no_MMU_present" number="0"/>
    <tcf:enumItem description="Branch predictor requires flushing on..." name="_0" number="1"/>
    <tcf:enumItem description="Branch predictor requires flushing on..." name="_1" number="2"/>
    <tcf:enumItem description="Branch predictor requires flushing only on writing new data to instruction locations." name="Branch_predictor_requires_flushing_only_on_writing_new_data_to_instruction_locations" number="3"/>
    <tcf:enumItem description="For execution correctness, branch predictor requires no flushing at any time." name="For_execution_correctness_branch_predictor_requires_no_flushing_at_any_time" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR1_L1TstCln">
    <tcf:enumItem description="None supported." name="None_supported" number="0"/>
    <tcf:enumItem description="Supported Level 1 data cache test and clean operations are..." name="Supported_Level_1_data_cache_test_and_clean_operations_are" number="1"/>
    <tcf:enumItem description="As for 0001, and adds..." name="As_for_0001_and_adds" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR1_L1Uni">
    <tcf:enumItem description="None supported." name="None_supported" number="0"/>
    <tcf:enumItem description="Supported entire Level 1 cache operations are..." name="Supported_entire_Level_1_cache_operations_are" number="1"/>
    <tcf:enumItem description="As for 0001, and adds..." name="As_for_0001_and_adds" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR1_L1Hvd">
    <tcf:enumItem description="None supported." name="None_supported" number="0"/>
    <tcf:enumItem description="Supported entire Level 1 cache operations are..." name="Supported_entire_Level_1_cache_operations_are" number="1"/>
    <tcf:enumItem description="As for 0001, and adds..." name="As_for_0001_and_adds" number="2"/>
    <tcf:enumItem description="As for 0010, and adds..." name="As_for_0010_and_adds" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR1_L1UniSW">
    <tcf:enumItem description="None supported." name="None_supported" number="0"/>
    <tcf:enumItem description="Supported Level 1 unified cache line maintenance operations by set/way are..." name="Supported_Level_1_unified_cache_line_maintenance_operations_by_set_way_are" number="1"/>
    <tcf:enumItem description="As for 0001, and adds..." name="As_for_0001_and_adds" number="2"/>
    <tcf:enumItem description="As for 0010, and adds..." name="As_for_0010_and_adds" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR1_L1HvdSW">
    <tcf:enumItem description="None supported." name="None_supported" number="0"/>
    <tcf:enumItem description="Supported Level 1 Harvard cache line maintenance operations by set/way are..." name="Supported_Level_1_Harvard_cache_line_maintenance_operations_by_set_way_are" number="1"/>
    <tcf:enumItem description="As for 0001, and adds..." name="As_for_0001_and_adds" number="2"/>
    <tcf:enumItem description="As for 0010, and adds..." name="As_for_0010_and_adds" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR1_L1UniVA">
    <tcf:enumItem description="None supported." name="None_supported" number="0"/>
    <tcf:enumItem description="Supported Level 1 unified cache line maintenance operations by VA are..." name="Supported_Level_1_unified_cache_line_maintenance_operations_by_VA_are" number="1"/>
    <tcf:enumItem description="As for 0001, and adds..." name="As_for_0001_and_adds" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR1_L1HvdVA">
    <tcf:enumItem description="None supported." name="None_supported" number="0"/>
    <tcf:enumItem description="Supported Level 1 Harvard cache line maintenance operations by VA are..." name="Supported_Level_1_Harvard_cache_line_maintenance_operations_by_VA_are" number="1"/>
    <tcf:enumItem description="As for 0001, and adds..." name="As_for_0001_and_adds" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR2_HWAccFlg">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Support for VMSAv7 Access flag, updated in hardware." name="Support_for_VMSAv7_Access_flag_updated_in_hardware" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR2_WFIStall">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Support for WFI stalling." name="Support_for_WFI_stalling" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR2_MemBarr">
    <tcf:enumItem description="None supported." name="None_supported" number="0"/>
    <tcf:enumItem description="Supported memory barrier System instructions are..." name="Supported_memory_barrier_System_instructions_are" number="1"/>
    <tcf:enumItem description="As for 0001, and adds..." name="As_for_0001_and_adds" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR2_UniTLB">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Supported unified TLB maintenance operations are..." name="Supported_unified_TLB_maintenance_operations_are" number="1"/>
    <tcf:enumItem description="As for 0001, and adds..." name="As_for_0001_and_adds" number="2"/>
    <tcf:enumItem description="As for 0010, and adds..." name="As_for_0010_and_adds" number="3"/>
    <tcf:enumItem description="As for 0011, and adds..." name="As_for_0011_and_adds" number="4"/>
    <tcf:enumItem description="As for 0100, and adds the following operations: TLBIMVALIS, TLBIMVAALIS, TLBIMVALHIS, TLBIMVAL, TLBIMVAAL, TLBIMVALH." name="As_for_0100_and_adds_the_following_operations_TLBIMVALIS_TLBIMVAALIS_TLBIMVALHIS_TLBIMVAL_TLBIMVAAL_TLBIMVALH" number="5"/>
    <tcf:enumItem description="As for 0101, and adds the following operations: TLBIIPAS2IS, TLBIIPAS2LIS, TLBIIPAS2, TLBIIPAS2L." name="As_for_0101_and_adds_the_following_operations_TLBIIPAS2IS_TLBIIPAS2LIS_TLBIIPAS2_TLBIIPAS2L" number="6"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR2_L1HvdRng">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Supported Level 1 Harvard cache maintenance range operations are..." name="Supported_Level_1_Harvard_cache_maintenance_range_operations_are" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR2_L1HvdBG">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Supported Level 1 Harvard cache background fetch operations are..." name="Supported_Level_1_Harvard_cache_background_fetch_operations_are" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR2_L1HvdFG">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Supported Level 1 Harvard cache foreground fetch operations are..." name="Supported_Level_1_Harvard_cache_foreground_fetch_operations_are" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR3_Supersec">
    <tcf:enumItem description="Supersections supported." name="Supersections_supported" number="0"/>
    <tcf:enumItem description="Supersections not supported." name="Supersections_not_supported" number="15"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR3_CMemSz">
    <tcf:enumItem description="4GB, corresponding to a 32-bit physical address range." name="_4GB_corresponding_to_a_32_bit_physical_address_range" number="0"/>
    <tcf:enumItem description="64GB, corresponding to a 36-bit physical address range." name="_64GB_corresponding_to_a_36_bit_physical_address_range" number="1"/>
    <tcf:enumItem description="1TB or more, corresponding to a 40-bit or larger physical address range." name="_1TB_or_more_corresponding_to_a_40_bit_or_larger_physical_address_range" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR3_CohWalk">
    <tcf:enumItem description="Updates to the translation tables require a clean to the point of unification to ensure visibility by subsequent translation table walks." name="Updates_to_the_translation_tables_require_a_clean_to_the_point_of_unification_to_ensure_visibility_by_subsequent_translation_table_walks" number="0"/>
    <tcf:enumItem description="Updates to the translation tables do not require a clean to the point of unification to ensure visibility by subsequent translation table walks." name="Updates_to_the_translation_tables_do_not_require_a_clean_to_the_point_of_unification_to_ensure_visibility_by_subsequent_translation_table_walks" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR3_MaintBcst">
    <tcf:enumItem description="Cache, TLB, and branch predictor operations only affect local structures." name="Cache_TLB_and_branch_predictor_operations_only_affect_local_structures" number="0"/>
    <tcf:enumItem description="Cache and branch predictor operations affect structures according to shareability and defined behavior of instructions. TLB operations only affect local structures." name="Cache_and_branch_predictor_operations_affect_structures_according_to_shareability_and_defined_behavior_of_instructions" number="1"/>
    <tcf:enumItem description="Cache, TLB, and branch predictor operations affect structures according to shareability and defined behavior of instructions." name="Cache_TLB_and_branch_predictor_operations_affect_structures_according_to_shareability_and_defined_behavior_of_instructions" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR3_BPMaint">
    <tcf:enumItem description="None supported." name="None_supported" number="0"/>
    <tcf:enumItem description="Supported branch predictor maintenance operations are..." name="Supported_branch_predictor_maintenance_operations_are" number="1"/>
    <tcf:enumItem description="As for 0001, and adds..." name="As_for_0001_and_adds" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR3_CMaintSW">
    <tcf:enumItem description="None supported." name="None_supported" number="0"/>
    <tcf:enumItem description="Supported hierarchical cache maintenance instructions by set/way are..." name="Supported_hierarchical_cache_maintenance_instructions_by_set_way_are" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR3_CMaintVA">
    <tcf:enumItem description="None supported." name="None_supported" number="0"/>
    <tcf:enumItem description="Supported hierarchical cache maintenance operations by VA are..." name="Supported_hierarchical_cache_maintenance_operations_by_VA_are" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR4_AC2">
    <tcf:enumItem description="ACTLR2 and HACTLR2 are not implemented." name="ACTLR2_and_HACTLR2_are_not_implemented" number="0"/>
    <tcf:enumItem description="ACTLR2 and HACTLR2 are implemented." name="ACTLR2_and_HACTLR2_are_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_MMFR4_SpecSEI">
    <tcf:enumItem description="The PE never generates an SError interrupt due to an external abort on a speculative read." name="The_PE_never_generates_an_SError_interrupt_due_to_an_external_abort_on_a_speculative_read" number="0"/>
    <tcf:enumItem description="The PE might generate an SError interrupt due to an external abort on a speculative read." name="The_PE_might_generate_an_SError_interrupt_due_to_an_external_abort_on_a_speculative_read" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR0_RAS">
    <tcf:enumItem description="No RAS Extension." name="No_RAS_Extension" number="0"/>
    <tcf:enumItem description="Version 1 of the RAS Extension present." name="Version_1_of_the_RAS_Extension_present" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR0_State3">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="T32EE instruction set implemented." name="T32EE_instruction_set_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR0_State2">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Jazelle extension implemented, without clearing of JOSCR.CV on exception entry." name="Jazelle_extension_implemented_without_clearing_of_JOSCR" number="1"/>
    <tcf:enumItem description="Jazelle extension implemented, with clearing of JOSCR.CV on exception entry." name="Jazelle_extension_implemented_with_clearing_of_JOSCR" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR0_State1">
    <tcf:enumItem description="T32 instruction set not implemented." name="T32_instruction_set_not_implemented" number="0"/>
    <tcf:enumItem description="T32 encodings before the introduction of Thumb-2 technology implemented..." name="T32_encodings_before_the_introduction_of_Thumb_2_technology_implemented" number="1"/>
    <tcf:enumItem description="T32 encodings after the introduction of Thumb-2 technology implemented, for all 16-bit and 32-bit T32 basic instructions." name="T32_encodings_after_the_introduction_of_Thumb_2_technology_implemented_for_all_16_bit_and_32_bit_T32_basic_instructions" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR0_State0">
    <tcf:enumItem description="A32 instruction set not implemented." name="A32_instruction_set_not_implemented" number="0"/>
    <tcf:enumItem description="A32 instruction set implemented." name="A32_instruction_set_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR1_GIC">
    <tcf:enumItem description="No System register interface to the GIC CPU interface is supported." name="No_System_register_interface_to_the_GIC_CPU_interface_is_supported" number="0"/>
    <tcf:enumItem description="System register interface to versions 3.0 and 4.0 of the GIC CPU interface is supported." name="System_register_interface_to_versions_3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR1_Virt_frac">
    <tcf:enumItem description="No features from the ARMv7 Virtualization Extensions are implemented." name="No_features_from_the_ARMv7_Virtualization_Extensions_are_implemented" number="0"/>
    <tcf:enumItem description="The following features of the ARMv7 Virtualization Extensions are implemented..." name="The_following_features_of_the_ARMv7_Virtualization_Extensions_are_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR1_Sec_frac">
    <tcf:enumItem description="No features from the ARMv7 Security Extensions are implemented." name="No_features_from_the_ARMv7_Security_Extensions_are_implemented" number="0"/>
    <tcf:enumItem description="The following features from the ARMv7 Security Extensions are implemented..." name="The_following_features_from_the_ARMv7_Security_Extensions_are_implemented" number="1"/>
    <tcf:enumItem description="As for 0001, plus the ability to access Secure or Non-secure physical memory is supported." name="As_for_0001_plus_the_ability_to_access_Secure_or_Non_secure_physical_memory_is_supported" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR1_GenTimer">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Generic Timer implemented." name="Generic_Timer_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR1_Virtualization">
    <tcf:enumItem description="EL2, Hyp mode, and the HVC instruction not implemented." name="EL2_Hyp_mode_and_the_HVC_instruction_not_implemented" number="0"/>
    <tcf:enumItem description="EL2, Hyp mode, the HVC instruction, and all the features described by Virt_frac == 0001 implemented." name="EL2_Hyp_mode_the_HVC_instruction_and_all_the_features_described_by_Virt_frac_0001_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR1_MProgMod">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Support for two-stack programmers' model." name="Support_for_two_stack_programmers_model" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR1_Security">
    <tcf:enumItem description="EL3, Monitor mode, and the SMC instruction not implemented." name="EL3_Monitor_mode_and_the_SMC_instruction_not_implemented" number="0"/>
    <tcf:enumItem description="EL3, Monitor mode, the SMC instruction, and all the features described by Sec_frac == 0001 implemented." name="EL3_Monitor_mode_the_SMC_instruction_and_all_the_features_described_by_Sec_frac_0001_implemented" number="1"/>
    <tcf:enumItem description="As for 0001, and adds the ability to set the NSACR.RFR bit. Not permitted in ARMv8 as the NSACR.RFR bit is RES0." name="As_for_0001_and_adds_the_ability_to_set_the_NSACR" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_PFR1_ProgMod">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Supported." name="Supported" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MIDR_Architecture">
    <tcf:enumItem description="ARMv4" name="ARMv4" number="1"/>
    <tcf:enumItem description="ARMv4T" name="ARMv4T" number="2"/>
    <tcf:enumItem description="ARMv5 (obsolete)" name="ARMv5_obsolete" number="3"/>
    <tcf:enumItem description="ARMv5T" name="ARMv5T" number="4"/>
    <tcf:enumItem description="ARMv5TE" name="ARMv5TE" number="5"/>
    <tcf:enumItem description="ARMv5TEJ" name="ARMv5TEJ" number="6"/>
    <tcf:enumItem description="ARMv6" name="ARMv6" number="7"/>
    <tcf:enumItem description="Architectural features are individually identified in the ID_* registers, see ." name="Architectural_features_are_individually_identified_in_the_ID_registers_see" number="15"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPIDR_M">
    <tcf:enumItem description="This implementation does not include the ARMv7 Multiprocessing Extensions functionality." name="This_implementation_does_not_include_the_ARMv7_Multiprocessing_Extensions_functionality" number="0"/>
    <tcf:enumItem description="This implementation includes the ARMv7 Multiprocessing Extensions functionality." name="This_implementation_includes_the_ARMv7_Multiprocessing_Extensions_functionality" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPIDR_U">
    <tcf:enumItem description="Processor is part of a multiprocessor system." name="Processor_is_part_of_a_multiprocessor_system" number="0"/>
    <tcf:enumItem description="Processor is part of a uniprocessor system." name="Processor_is_part_of_a_uniprocessor_system" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPIDR_MT">
    <tcf:enumItem description="Performance of PEs at the lowest affinity level is largely independent." name="Performance_of_PEs_at_the_lowest_affinity_level_is_largely_independent" number="0"/>
    <tcf:enumItem description="Performance of PEs at the lowest affinity level is very interdependent." name="Performance_of_PEs_at_the_lowest_affinity_level_is_very_interdependent" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPRound">
    <tcf:enumItem description="Not implemented, or only Round to Nearest mode supported, except that Round towards Zero mode is supported for VCVT instructions that always use that rounding mode regardless of the FPSCR setting." name="Not_implemented_or_only_Round_to_Nearest_mode_supported_except_that_Round_towards_Zero_mode_is_supported_for_VCVT_instructions_that_always_use_that_rounding_mode_regardless_of_the_FPSCR_setting" number="0"/>
    <tcf:enumItem description="All rounding modes supported." name="All_rounding_modes_supported" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPShVec">
    <tcf:enumItem description="Short vectors not supported." name="Short_vectors_not_supported" number="0"/>
    <tcf:enumItem description="Short vector operation supported." name="Short_vector_operation_supported" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPSqrt">
    <tcf:enumItem description="Not supported in hardware." name="Not_supported_in_hardware" number="0"/>
    <tcf:enumItem description="Supported." name="Supported" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPDivide">
    <tcf:enumItem description="Not supported in hardware." name="Not_supported_in_hardware" number="0"/>
    <tcf:enumItem description="Supported." name="Supported" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPTrap">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Supported." name="Supported" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPDP">
    <tcf:enumItem description="Not supported in hardware." name="Not_supported_in_hardware" number="0"/>
    <tcf:enumItem description="Supported, VFPv2." name="Supported_VFPv2" number="1"/>
    <tcf:enumItem description="Supported, VFPv3, VFPv4, or ARMv8. VFPv3 and ARMv8 add an instruction to load a double-precision floating-point constant, and conversions between double-precision and fixed-point values." name="Supported_VFPv3_VFPv4_or_ARMv8" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPSP">
    <tcf:enumItem description="Not supported in hardware." name="Not_supported_in_hardware" number="0"/>
    <tcf:enumItem description="Supported, VFPv2." name="Supported_VFPv2" number="1"/>
    <tcf:enumItem description="Supported, VFPv3 or VFPv4. VFPv3 adds an instruction to load a single-precision floating-point constant, and conversions between single-precision and fixed-point values." name="Supported_VFPv3_or_VFPv4" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_SIMDReg">
    <tcf:enumItem description="The implementation has no Advanced SIMD and floating-point support." name="The_implementation_has_no_Advanced_SIMD_and_floating_point_support" number="0"/>
    <tcf:enumItem description="The implementation includes floating-point support with 16 x 64-bit registers." name="The_implementation_includes_floating_point_support_with_16_x_64_bit_registers" number="1"/>
    <tcf:enumItem description="The implementation includes Advanced SIMD and floating-point support with 32 x 64-bit registers." name="The_implementation_includes_Advanced_SIMD_and_floating_point_support_with_32_x_64_bit_registers" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_SIMDFMAC">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Implemented." name="Implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_FPHP">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Instructions to convert between half-precision and single-precision implemented." name="Instructions_to_convert_between_half_precision_and_single_precision_implemented" number="1"/>
    <tcf:enumItem description="As for 0b0001, and also instructions to convert between half-precision and double-precision implemented." name="As_for_0b0001_and_also_instructions_to_convert_between_half_precision_and_double_precision_implemented" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_SIMDHP">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Implemented. This value is permitted only if the SIMDSP field is 0001." name="Implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_SIMDSP">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Implemented. This value is permitted only if the SIMDInt field is 0001." name="Implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_SIMDInt">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Implemented." name="Implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_SIMDLS">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Implemented." name="Implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_FPDNaN">
    <tcf:enumItem description="Not implemented, or hardware supports only the Default NaN mode." name="Not_implemented_or_hardware_supports_only_the_Default_NaN_mode" number="0"/>
    <tcf:enumItem description="Hardware supports propagation of NaN values." name="Hardware_supports_propagation_of_NaN_values" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_FPFtZ">
    <tcf:enumItem description="Not implemented, or hardware supports only the Flush-to-Zero mode of operation." name="Not_implemented_or_hardware_supports_only_the_Flush_to_Zero_mode_of_operation" number="0"/>
    <tcf:enumItem description="Hardware supports full denormalized number arithmetic." name="Hardware_supports_full_denormalized_number_arithmetic" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR2_FPMisc">
    <tcf:enumItem description="Not implemented, or no support for miscellaneous features." name="Not_implemented_or_no_support_for_miscellaneous_features" number="0"/>
    <tcf:enumItem description="Support for Floating-point selection." name="Support_for_Floating_point_selection" number="1"/>
    <tcf:enumItem description="As 0001, and Floating-point Conversion to Integer with Directed Rounding modes." name="As_0001_and_Floating_point_Conversion_to_Integer_with_Directed_Rounding_modes" number="2"/>
    <tcf:enumItem description="As 0010, and Floating-point Round to Integer Floating-point." name="As_0010_and_Floating_point_Round_to_Integer_Floating_point" number="3"/>
    <tcf:enumItem description="As 0011, and Floating-point MaxNum and MinNum." name="As_0011_and_Floating_point_MaxNum_and_MinNum" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR2_SIMDMisc">
    <tcf:enumItem description="Not implemented, or no support for miscellaneous features." name="Not_implemented_or_no_support_for_miscellaneous_features" number="0"/>
    <tcf:enumItem description="Floating-point Conversion to Integer with Directed Rounding modes." name="Floating_point_Conversion_to_Integer_with_Directed_Rounding_modes" number="1"/>
    <tcf:enumItem description="As 0001, and Floating-point Round to Integer Floating-point." name="As_0001_and_Floating_point_Round_to_Integer_Floating_point" number="2"/>
    <tcf:enumItem description="As 0010, and Floating-point MaxNum and MinNum." name="As_0010_and_Floating_point_MaxNum_and_MinNum" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TLBTR_nU">
    <tcf:enumItem description="Unified TLB." name="Unified_TLB" number="0"/>
    <tcf:enumItem description="Separate Instruction and Data TLBs." name="Separate_Instruction_and_Data_TLBs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VMPIDR_M">
    <tcf:enumItem description="This implementation does not include the ARMv7 Multiprocessing Extensions functionality." name="This_implementation_does_not_include_the_ARMv7_Multiprocessing_Extensions_functionality" number="0"/>
    <tcf:enumItem description="This implementation includes the ARMv7 Multiprocessing Extensions functionality." name="This_implementation_includes_the_ARMv7_Multiprocessing_Extensions_functionality" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VMPIDR_U">
    <tcf:enumItem description="Processor is part of a multiprocessor system." name="Processor_is_part_of_a_multiprocessor_system" number="0"/>
    <tcf:enumItem description="Processor is part of a uniprocessor system." name="Processor_is_part_of_a_uniprocessor_system" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VMPIDR_MT">
    <tcf:enumItem description="Performance of PEs at the lowest affinity level is largely independent." name="Performance_of_PEs_at_the_lowest_affinity_level_is_largely_independent" number="0"/>
    <tcf:enumItem description="Performance of PEs at the lowest affinity level is very interdependent." name="Performance_of_PEs_at_the_lowest_affinity_level_is_very_interdependent" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VPIDR_Architecture">
    <tcf:enumItem description="ARMv4" name="ARMv4" number="1"/>
    <tcf:enumItem description="ARMv4T" name="ARMv4T" number="2"/>
    <tcf:enumItem description="ARMv5 (obsolete)" name="ARMv5_obsolete" number="3"/>
    <tcf:enumItem description="ARMv5T" name="ARMv5T" number="4"/>
    <tcf:enumItem description="ARMv5TE" name="ARMv5TE" number="5"/>
    <tcf:enumItem description="ARMv5TEJ" name="ARMv5TEJ" number="6"/>
    <tcf:enumItem description="ARMv6" name="ARMv6" number="7"/>
    <tcf:enumItem description="Architectural features are individually identified in the ID_* registers, see ." name="Architectural_features_are_individually_identified_in_the_ID_registers_see" number="15"/>
  </tcf:enumeration>
</register_list>
