; EXT tests
; Only Generated test!


:EXT_W_X_NOT_AFFECTED_STILL_SET

arrange_code
$00040000 48 82

assert_code
> EXT.W D2

arrange_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 000000d5 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS X----

assert_reg
D0 00000040 000000d1 5555ffd2 000000d3 000000d4 000000d5 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS XN---

:EXT_W_X_NOT_AFFECTED_STILL_CLEAR

arrange_code
$00040000 48 82

assert_code
> EXT.W D2

arrange_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 000000d5 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -----

assert_reg
D0 00000040 000000d1 5555ffd2 000000d3 000000d4 000000d5 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS -N---
	
:EXT_W_N_SET

arrange_code
$00040000 48 82

assert_code
> EXT.W D2

arrange_reg
D0 00000040 000000d1 555555f2 000000d3 000000d4 000000d5 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -----

assert_reg
D0 00000040 000000d1 5555fff2 000000d3 000000d4 000000d5 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS -N---

:EXT_W_N_CLEAR

arrange_code
$00040000 48 82

assert_code
> EXT.W D2

arrange_reg
D0 00000040 000000d1 55555572 000000d3 000000d4 000000d5 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -N---

assert_reg
D0 00000040 000000d1 55550072 000000d3 000000d4 000000d5 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS -----
	
:EXT_W_Z_SET

arrange_code
$00040000 48 85

assert_code
> EXT.W D5

arrange_reg
D0 00000040 000000d1 555555f2 000000d3 000000d4 55555500 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -----

assert_reg
D0 00000040 000000d1 555555f2 000000d3 000000d4 55550000 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS --Z--

:EXT_W_Z_CLEAR

arrange_code
$00040000 48 85

assert_code
> EXT.W D5

arrange_reg
D0 00000040 000000d1 55555572 000000d3 000000d4 55555501 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS --Z--

assert_reg
D0 00000040 000000d1 55555572 000000d3 000000d4 55550001 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS -----
	
:EXT_W_VC_CLEAR

arrange_code
$00040000 48 85

assert_code
> EXT.W D5

arrange_reg
D0 00000040 000000d1 555555f2 000000d3 000000d4 55555511 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS ---VC

assert_reg
D0 00000040 000000d1 555555f2 000000d3 000000d4 55550011 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS -----
	

:EXT_L_X_NOT_AFFECTED_STILL_SET

arrange_code
$00040000 48 c3

assert_code
> EXT.L D3

arrange_reg
D0 00000040 000000d1 000000d2 5555ddd2 000000d4 000000d5 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS X----

assert_reg
D0 00000040 000000d1 000000d2 ffffddd2 000000d4 000000d5 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS XN---

:EXT_L_X_NOT_AFFECTED_STILL_CLEAR

arrange_code
$00040000 48 c3

assert_code
> EXT.L D3

arrange_reg
D0 00000040 000000d1 000000d2 5555ddd2 000000d4 000000d5 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -----

assert_reg
D0 00000040 000000d1 000000d2 ffffddd2 000000d4 000000d5 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS -N---
	
:EXT_L_N_SET

arrange_code
$00040000 48 c3

assert_code
> EXT.L D3

arrange_reg
D0 00000040 000000d1 0000d2d2 5555d5f2 000000d4 000000d5 000000d6 d7d7d7d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -----

assert_reg
D0 00000040 000000d1 0000d2d2 ffffd5f2 000000d4 000000d5 000000d6 d7d7d7d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS -N---

:EXT_L_N_CLEAR

arrange_code
$00040000 48 c3

assert_code
> EXT.L D3

arrange_reg
D0 00000040 000000d1 0000d2d2 555577d7 000000d4 000000d5 000000d6 d7d7d7d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -N---

assert_reg
D0 00000040 000000d1 0000d2d2 000077d7 000000d4 000000d5 000000d6 d7d7d7d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS -----
	
:EXT_L_Z_SET

arrange_code
$00040000 48 c7

assert_code
> EXT.L D7

arrange_reg
D0 00000040 000000d1 555555f2 000000d3 000000d4 d50000d5 000000d6 55550000
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -----

assert_reg
D0 00000040 000000d1 555555f2 000000d3 000000d4 d50000d5 000000d6 00000000
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS --Z--

:EXT_L_Z_CLEAR

arrange_code
$00040000 48 c7

assert_code
> EXT.L D7

arrange_reg
D0 00000040 000000d1 55555572 000000d3 000000d4 55555501 000000d6 555500d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS --Z--

assert_reg
D0 00000040 000000d1 55555572 000000d3 000000d4 55555501 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS -----
	
:EXT_L_VC_CLEAR

arrange_code
$00040000 48 c7

assert_code
> EXT.L D7

arrange_reg
D0 00000040 000000d1 555555f2 000000d3 000000d4 55555511 000000d6 55555511
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS ---VC

assert_reg
D0 00000040 000000d1 555555f2 000000d3 000000d4 55555511 000000d6 00005511
A0 000000a0 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
PC 00040002
SR_FLAGS -----
	
