// Seed: 578328697
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2
    , id_6,
    input supply1 id_3,
    output wor id_4
);
  always @(posedge 1 or id_6 == id_2) begin : LABEL_0
    assign id_4 = id_3;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wor id_2,
    output tri0 id_3,
    inout supply1 id_4,
    input tri id_5,
    output tri1 id_6,
    output wire id_7,
    output wire id_8,
    output supply1 id_9,
    output tri0 id_10,
    input uwire id_11,
    output supply0 id_12,
    input tri1 id_13,
    input uwire id_14
    , id_21,
    input wor id_15,
    input wor id_16,
    input wire id_17,
    input uwire id_18,
    output uwire id_19
);
  wire id_22;
  ;
  module_0 modCall_1 (
      id_9,
      id_16,
      id_2,
      id_4,
      id_9
  );
endmodule
