#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Oct 19 18:32:22 2016
# Process ID: 20472
# Current directory: C:/Users/clayton/src/551-lab2/551-lab2.runs/impl_1
# Command line: vivado.exe -log square_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source square_top.tcl -notrace
# Log file: C:/Users/clayton/src/551-lab2/551-lab2.runs/impl_1/square_top.vdi
# Journal file: C:/Users/clayton/src/551-lab2/551-lab2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source square_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/clayton/src/551-lab2/551-lab2.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'square_prog' instantiated as 'program_rom' [C:/Users/clayton/src/551-lab2/551-lab2.srcs/sources_1/new/square_top.vhd:227]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 45 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 478.172 ; gain = 268.207
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC 23-20] Rule violation (INBB-3) Black Box Instances - Cell 'program_rom' of type 'program_rom/square_prog' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.502 . Memory (MB): peak = 487.859 ; gain = 9.688
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 9 Warnings, 10 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Oct 19 18:32:32 2016...
