Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Puwadol Limwanichsin/Downloads/NewCOUNTER/Sevensegment_isim_beh.exe -prj C:/Users/Puwadol Limwanichsin/Downloads/NewCOUNTER/Sevensegment_beh.prj work.Sevensegment work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Puwadol Limwanichsin/Downloads/NewCOUNTER/Sevensegment.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module OR2
Compiling module AND2
Compiling module INV
Compiling module GND
Compiling module VCC
Compiling module Sevensegment
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable C:/Users/Puwadol Limwanichsin/Downloads/NewCOUNTER/Sevensegment_isim_beh.exe
Fuse Memory Usage: 27376 KB
Fuse CPU Usage: 390 ms
