Java HotSpot(TM) 64-Bit Server VM warning: ignoring option MaxPermSize=1g; support was removed in 8.0
Picked up _JAVA_OPTIONS: -Xss8192k
[0m[[0minfo[0m] [0mLoading global plugins from /home/yaqiz/.sbt/0.13/plugins[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/yaqiz/pir/project[0m
[0m[[0minfo[0m] [0mSet current project to default-675fdc (in build file:/home/yaqiz/pir/)[0m
[0m[[0minfo[0m] [0mSet current project to apps (in build file:/home/yaqiz/pir/)[0m
[0m[[0minfo[0m] [0mRunning TPCHQ6__N_1048576_ts_65536_op_1 --out=/home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val --psim-out=/home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val --debug=false --verbose=true --dot=false --save-pir=true --psim=true --trace=true --ctrl=true --bp=false --stat=true --routing-algo=proute --proute-iter=1000 --run-psim=true --arch=MyDesign --row=16 --col=8 --topo=mesh --argin=64 --tokenout=32 --pcu-stage=4 --vc=4 --net=dynamic --vlink=1 --slink=4 --fifo-depth=4 --vfifo=4 --proute-algo=route_min_directed_valient --link-prop=db --flit-width=512[0m
[pir] args=[--load-pir=true, --run-psim=false, --trace=false, --net=static, --stat=false, --vlink=2, --slink=6, --vfifo=4, --row=16, --col=8, --topo=mesh, --routing-algo=dor, --psim-timeout=100000000, --mapping=true, --splitting=true, --save-pir=true, --load-spade=false, --save-spade=false, --splitting-algo=alias_weighted_igraph, --ctrl=true, --bp=false, --snapint=10, --snapshot=false, --dot=true, --psim=false, --arch=MyDesign, --nn=false, --dag=true, --pattern=checkerboard, --argin=20, --argout=4, --tokenout=5, --fifo-depth=10, --vc=10, --routing-cost=H-hop, --out=/home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val, --psim-out=/home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val, --debug=false, --verbose=true, --dot=false, --save-pir=true, --psim=true, --trace=true, --ctrl=true, --bp=false, --stat=true, --routing-algo=proute, --proute-iter=1000, --run-psim=true, --arch=MyDesign, --row=16, --col=8, --topo=mesh, --argin=64, --tokenout=32, --pcu-stage=4, --vc=4, --net=dynamic, --vlink=1, --slink=4, --fifo-depth=4, --vfifo=4, --proute-algo=route_min_directed_valient, --link-prop=db, --flit-width=512]
[pir] Output directory set to [36m/home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val[0m
[pir] Loading from /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/TPCHQ6__N_1048576_ts_65536_op_1.pir[[33mwarn[0m] Restore session failed: java.io.FileNotFoundException: /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/TPCHQ6__N_1048576_ts_65536_op_1.pir (No such file or directory). Creating a new session ...
[pir] Finishing graph construction for TPCHQ6__N_1048576_ts_65536_op_1
[pir] Configuring spade MyDesign ...
New design elapsed time: 7539.639ms
[pir] Running 00-TestTraversal ...[pir] Finished 00-TestTraversal in 154.633615ms
[pir] Running 01-ControlPropogation ...[pir] Finished 01-ControlPropogation in 4.627644ms
[pir] Running 02-FringeElaboration ...[pir] Finished 02-FringeElaboration in 84.492457ms
[pir] Running 04-DeadCodeElimination ...[pir] Finished 04-DeadCodeElimination in 221.209119ms
[pir] Running 05-ConstantExpressionEvaluation ...[pir] Finished 05-ConstantExpressionEvaluation in 77.881958ms
[pir] Running 06-ControlPropogation ...[pir] Finished 06-ControlPropogation in 0.944628ms
[pir] Running 07-IRCheck ...[pir] Finished 07-IRCheck in 23.795089ms
[pir] Running 10-UnrollingTransformer ...[pir] Finished 10-UnrollingTransformer in 45.028933ms
[pir] Running 12-CUInsertion ...[pir] Finished 12-CUInsertion in 27.575786ms
[pir] Running 13-AccessPulling ...[pir] Finished 13-AccessPulling in 200.561153ms
[pir] Running 14-DeadCodeElimination ...[pir] Finished 14-DeadCodeElimination in 102.165801ms
[pir] Running 17-AccessLowering ...[pir] Finished 17-AccessLowering in 85.160363ms
[pir] Running 19-BankedAccessMerging ...[pir] Finished 19-BankedAccessMerging in 38.069156ms
[pir] Running 21-MemoryAnalyzer ...[pir] Finished 21-MemoryAnalyzer in 44.780277ms
[pir] Running 22-ControllerRuntimeAnalyzer ...[pir] Finished 22-ControllerRuntimeAnalyzer in 111.036955ms
[pir] Running 23-CUStatistics ...[pir] [33mcreating output directory: [36m/home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val[0m[0m
[pir] Finished 23-CUStatistics to [36mstat.json[0m in 152.138659ms
[pir] Running 24-IgraphPartioner ...[pir] Split CUContainer585 in 168.755518ms[pir] Split CUContainer921 in 86.456883ms[pir] Split CUContainer923 in 125.325788ms[pir] Split CUContainer926 in 135.535284ms[pir] Finished 24-IgraphPartioner in 2086.315901ms
[pir] Running 28-RouteThroughElimination ...[pir] Finished 28-RouteThroughElimination in 146.238769ms
[pir] Running 29-DeadCodeElimination ...[pir] Finished 29-DeadCodeElimination in 98.244313ms
[pir] Running 34-IRCheck ...[pir] Finished 34-IRCheck in 3.900491ms
[pir] Running 35-ContextInsertion ...[pir] Finished 35-ContextInsertion in 36.235222ms
[pir] Running 37-MemoryAnalyzer ...[pir] Finished 37-MemoryAnalyzer in 15.697158ms
[pir] Running 38-ControlAllocation ...[pir] Finished 38-ControlAllocation in 814.823069ms
[pir] Running 39-ControlRegInsertion ...[pir] Finished 39-ControlRegInsertion in 27.100936ms
[pir] Running 40-MemoryAnalyzer ...[pir] Finished 40-MemoryAnalyzer in 17.904877ms
[pir] Running 42-ControlAllocation ...[pir] Finished 42-ControlAllocation in 67.520712ms
[pir] Running 43-DeadCodeElimination ...[pir] Finished 43-DeadCodeElimination in 205.538163ms
[pir] Running 45-ControlLowering ...[pir] Finished 45-ControlLowering in 78.643713ms
[pir] Running 47-IRCheck ...[pir] Finished 47-IRCheck in 45.30428ms
[pir] Running 49-CUStatistics ...[pir] Finished 49-CUStatistics to [36mstat.json[0m in 89.265229ms
[pir] Saving node PIRDesign() to /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/TPCHQ6__N_1048576_ts_65536_op_1.pir
[pir] Running 50-PlastisimTraceCodegen ...[pir] [33mcreating output directory: [36m/home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val[0m[0m
[[33mcommand[0m] mkdir -p /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/traces
[[33mcommand[0m] mkdir -p /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/trace_classes
[[33mtrace[0m] /home/yaqiz/pir/bin/run_trace /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val
[[33mtrace[0m] log in /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/trace.log
Java HotSpot(TM) 64-Bit Server VM warning: ignoring option MaxPermSize=1g; support was removed in 8.0
Picked up _JAVA_OPTIONS: -Xss8192k
[0m[[0minfo[0m] [0mLoading global plugins from /home/yaqiz/.sbt/0.13/plugins[0m
[0m[[0minfo[0m] [0mSet current project to tpchq6__n_1048576_ts_65536_op_1_psim_d_v1_s4_val (in build file:/home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/)[0m
[0m[[0minfo[0m] [0mUpdating {file:/home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/}tpchq6__n_1048576_ts_65536_op_1_psim_d_v1_s4_val...[0m
[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-library;2.10.3 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-compiler;2.10.3 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-reflect;2.10.3 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#jline;2.10.3 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.fusesource.jansi#jansi;1.4 ...[0m
[0m[[0minfo[0m] [0mDone updating.[0m
[0m[[0minfo[0m] [0mCompiling 1 Scala source to /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/target/scala-2.10/classes...[0m
[0m[[33mwarn[0m] [0mthere were 2 feature warning(s); re-run with -feature for details[0m
[0m[[33mwarn[0m] [0mone warning found[0m
[0m[[0minfo[0m] [0mRunning tracer /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/traces[0m
[0m[[32msuccess[0m] [0mTotal time: 12 s, completed Aug 3, 2018 8:43:56 PM[0m
[pir] Finished 50-PlastisimTraceCodegen to [36mgen_trace.scala[0m in 16688.331867ms
[pir] Running 51-PlastisimLinkAnalyzer ...[pir] Finished 51-PlastisimLinkAnalyzer in 375.838434ms
[pir] Running 52-PlastisimDotCodegen ...[pir] Finished 52-PlastisimDotCodegen to [36mpsim.dot[0m in 378.001532ms
[pir] Running 53-PlastisimCountCheck ...[pir] Finished 53-PlastisimCountCheck in 47.145383ms
[pir] Running 54-ControllerDotCodegen ...[pir] Finished 54-ControllerDotCodegen to [36mcontroller.dot[0m in 168.14822ms
[pir] Running 55-PIRIRDotCodegen ...[pir] Finished 55-PIRIRDotCodegen to [36mtop.dot[0m in 397.590133ms
[pir] Running 56-SimpleIRDotCodegen ...[pir] Finished 56-SimpleIRDotCodegen to [36msimple.dot[0m in 57.777089ms
[pir] Running 58-CUPruning ...[pir] Finished 58-CUPruning in 1015.34308ms
[pir] Running 59-CUPlacer ...[[32msuccess[0m] CUPlacer succeeded
[pir] Finished 59-CUPlacer in 26202.150222ms
[pir] Running 60-CUStatistics ...[pir] =========== Post-splitting CU Statistics ==================
[pir] 
[pir] number of cus=18
[pir] number of pcu = 4
[pir] - cin (0.00,0.00,0.00) sin (0.00,0.00,0.00) vin (1.00,2.00,4.00)
[pir] - cout (0.00,0.00,0.00) sout (0.00,0.25,1.00) vout (0.00,0.75,1.00)
[pir] - stages (3.00,4.00,5.00)
[pir] number of dag = 4
[pir] - cin (0.00,0.00,0.00) sin (2.00,2.00,2.00) vin (0.00,0.00,0.00)
[pir] - cout (0.00,0.00,0.00) sout (2.00,2.00,2.00) vout (0.00,0.00,0.00)
[pir] - stages (2.00,2.00,2.00)
[pir] number of pmu = 4
[pir] - cin (0.00,0.00,0.00) sin (0.00,0.00,0.00) vin (1.00,1.00,1.00)
[pir] - cout (0.00,0.00,0.00) sout (0.00,0.00,0.00) vout (1.00,1.00,1.00)
[pir] - stages (0.00,0.00,0.00)
[pir] number of dfg = 4
[pir] - cin (0.00,0.00,0.00) sin (2.00,2.00,2.00) vin (0.00,0.00,0.00)
[pir] - cout (0.00,0.00,0.00) sout (0.00,0.00,0.00) vout (1.00,1.00,1.00)
[pir] - stages (0.00,0.00,0.00)
[pir] number of scu = 1
[pir] - cin (0.00,0.00,0.00) sin (2.00,2.00,2.00) vin (0.00,0.00,0.00)
[pir] - cout (0.00,0.00,0.00) sout (1.00,1.00,1.00) vout (0.00,0.00,0.00)
[pir] - stages (1.00,1.00,1.00)
[pir] number of afg = 1
[pir] - cin (0.00,0.00,0.00) sin (1.00,1.00,1.00) vin (0.00,0.00,0.00)
[pir] - cout (0.00,0.00,0.00) sout (5.00,5.00,5.00) vout (0.00,0.00,0.00)
[pir] - stages (0.00,0.00,0.00)
[pir] compute CU = 5
[pir] memory CU = 4
[pir] mc CU = 4
[pir] Total = 9
[pir] PCU = 4 / 64 (6.25%)
[pir] PMU-comp = 1 / 63 (1.59%)
[pir] PMU-mem = 4 / 63 (6.35%)
[pir] AG-ag = 4 / 32 (12.50%)
[pir] AG-comp = 0 / 32 (0.00%)
[pir] MC = 4 / 32 (12.50%)
[pir] Finished 60-CUStatistics to [36mstat.json[0m in 863.001398ms
[pir] Running 61-PIRNetworkDotCodegen ...[pir] Finished 61-PIRNetworkDotCodegen to [36mcontrol.dot[0m in 495.71634ms
[pir] Running 62-PIRNetworkDotCodegen ...[pir] Finished 62-PIRNetworkDotCodegen to [36mscalar.dot[0m in 378.615426ms
[pir] Running 63-PIRNetworkDotCodegen ...[pir] Finished 63-PIRNetworkDotCodegen to [36mvector.dot[0m in 452.687933ms
[pir] Running 64-TerminalCSVCodegen ...[pir] Finished 64-TerminalCSVCodegen to [36mnode.csv[0m in 4.192915ms
[pir] Running 65-LinkCSVCodegen ...[pir] Finished 65-LinkCSVCodegen to [36mlink.csv[0m in 216.01559ms
[pir] Running 66-PlastisimPlacementCodegen ...[[33mproute[0m] /home/yaqiz/plastiroute/plastiroute -n /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/node.csv -l /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/link.csv -o /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/final.place -r 16 -c 8 -g /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/proute.dot -v /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/summary.csv -x1 -e 4 -a route_min_directed_valient  -i100 -p100 -t1 -d100 -s0
[[33mproute[0m] log in /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/proute.log
100 scores: min 4.50 	0.00/0.00/9/0.00/0 	max 2011.58 mean 491.61
100 scores: min 3.50 	0.00/0.00/7/0.00/0 	max 2007.42 mean 367.29
100 scores: min 3.50 	0.00/0.00/7/0.00/0 	max 505.33 mean 64.48
All static routes:
	1874:2:65536	1874:2:65536	1684:1:65536	1592:1:65536	1778:1:65536	1730:1:65536	1826:1:65536	1638:1:65536	1803:1:65536	1754:1:65536	1916:1:65536	1850:1:65536	1210:1:16	1104:1:16	1239:1:16	1361:1:16	1133:1:16	1051:1:16	1186:1:16	1080:1:16	1157:1:16	1314:5:1	1314:5:1	1314:5:1	1314:5:1	1314:5:1	1500:1:1	1408:1:1	1546:1:1	1454:1:1	1287:1:1
All dynamic routes:

Best score is 3.50
Used 0 VCs for endpoint coloring.
	Used 0 VCs.
[[32mproute[0m] 	Used 0 VCs.
[[32mproute[0m] DynHopsVec:0, DynHopsScal:0, StatHopsVec:1769472, StatHopsScal:54
[pir] Finished 66-PlastisimPlacementCodegen to [36mfinal.place[0m in 1615.728206ms
[pir] Running 67-PlastisimDotCodegen ...[pir] Finished 67-PlastisimDotCodegen to [36mpsim.dot[0m in 434.444128ms
[pir] Running 68-PlastisimConfigCodegen ...[[33mcommand[0m] ln -f /home/yaqiz/plastisim/configs/mesh_generic.cfg /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/
[[33mpsim[0m] /home/yaqiz/plastisim/plastisim -f /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/config.psim -p /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/final.place -c 100000000 -l B -w 512
[[33mpsim[0m] log in /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/psim.log
Changing to config directory: /home/yaqiz/plastisim/configs/finals/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Added all names to the symbol table.
Adding static hop for route 1874 (606->928, lat 3).
Adding static hop for route 1874 (606->927, lat 1).
Adding static hop for route 1684 (204->606, lat 2).
Error setting saddr = 4
Adding static hop for route 1592 (81->604, lat 1).
Error setting daddr = 41
Error setting class = 3
Error setting lat = 7
Error setting saddr = 4
Error setting daddr = 25
Error setting class = 1
Error setting lat = 6
Error setting saddr = 4
Error setting daddr = 32
Error setting class = 3
Error setting lat = 6
Error setting saddr = 4
Error setting daddr = 0
Error setting class = 3
Error setting lat = 4
Error setting saddr = 38
Error setting daddr = 21
Error setting class = 0
Error setting lat = 2
Error setting saddr = 36
Error setting daddr = 38
Error setting class = 3
Error setting lat = 4
Error setting saddr = 19
Error setting daddr = 36
Error setting class = 1
Error setting lat = 2
Error setting saddr = 56
Error setting daddr = 38
Error setting class = 2
Error setting lat = 3
Error setting saddr = 0
Error setting daddr = 1
Error setting class = 0
Error setting lat = 1
Error setting saddr = 32
Error setting daddr = 37
Error setting class = 0
Error setting lat = 5
Error setting saddr = 41
Error setting daddr = 39
Error setting class = 0
Error setting lat = 2
Error setting saddr = 57
Adding static hop for route 1778 (604->925, lat 3).
Error setting daddr = 56
Adding static hop for route 1730 (265->607, lat 1).
Error setting class = 0
Adding static hop for route 1826 (605->927, lat 1).
Error setting lat = 1
Adding static hop for route 1638 (143->605, lat 5).
Error setting saddr = 1
Adding static hop for route 1803 (607->927, lat 3).
Error setting daddr = 19
Adding static hop for route 1754 (927->924, lat 2).
Error setting class = 0
Adding static hop for route 1916 (925->928, lat 2).
Error setting lat = 3
Adding static hop for route 1850 (928->927, lat 4).
Error setting saddr = 37
Adding static hop for route 1210 (601->265, lat 1).
Error setting daddr = 38
Adding static hop for route 1104 (595->143, lat 1).
Error setting class = 1
Adding static hop for route 1239 (601->265, lat 1).
Error setting lat = 1
Adding static hop for route 1361 (924->586, lat 1).
Error setting saddr = 0
Adding static hop for route 1133 (595->143, lat 1).
Error setting daddr = 0
Adding static hop for route 1051 (592->81, lat 1).
Error setting class = 0
Adding static hop for route 1186 (598->204, lat 1).
Error setting lat = 1
Adding static hop for route 1080 (592->81, lat 1).
Error setting saddr = 32
Adding static hop for route 1157 (598->204, lat 1).
Error setting daddr = 32
Adding static hop for route 1314 (452->586, lat 1).
Error setting class = 0
Adding static hop for route 1314 (452->601, lat 7).
Error setting lat = 1
Adding static hop for route 1314 (452->598, lat 6).
Error setting saddr = 25
Adding static hop for route 1314 (452->592, lat 4).
Error setting daddr = 41
Adding static hop for route 1314 (452->595, lat 6).
Error setting class = 1
Adding static hop for route 1500 (452->598, lat 6).
Error setting lat = 1
Adding static hop for route 1408 (452->592, lat 4).
Error setting saddr = 41
Adding static hop for route 1546 (452->601, lat 7).
Error setting daddr = 57
Adding static hop for route 1454 (452->595, lat 6).
Error setting class = 0
Adding static hop for route 1287 (586->452, lat 1).
Error setting lat = 1
Printing hop routes
Error setting saddr = 32
0	1051: X, vc0
Error setting daddr = 32
	1080: X, vc1
Error setting class = 1
	1314: X, vc2
Error setting lat = 1
Error setting saddr = 0
Error setting daddr = 0
Error setting class = 1
Error setting lat = 1
Error setting saddr = 25
	1408: X, vc3
Error setting daddr = 41
Error setting class = 0
Error setting lat = 1
Error setting saddr = 41
Error setting daddr = 57
Error setting class = 1
1	1592: X, vc0
Error setting lat = 1
4	1287: X, vc0
Error setting saddr = 4
19	1778: X, vc0
Error setting daddr = 0
20	1314: X, vc1
Error setting daddr = 32
	1361: X, vc0
Error setting daddr = 25
21	1754: X, vc0
Error setting daddr = 41
25	1314: X, vc0
Error setting daddr = 20
	1500: X, vc1
Error setting class = 2
Error setting class = 2
Error setting class = 0
Error setting class = 2
Error setting class = 1
Error setting lat = 4
Error setting lat = 6
Error setting lat = 6
Error setting lat = 7
Error setting lat = 1
Error setting saddr = 39
Error setting daddr = 38
Error setting daddr = 36
Error setting class = 0
Error setting class = 0
Error setting lat = 1
Error setting lat = 3
Error setting saddr = 20
Error setting daddr = 4
Error setting class = 0
Error setting lat = 1
Error setting saddr = 21
Error setting daddr = 20
Error setting class = 0
Error setting lat = 1
== Loading device model file '/home/yaqiz/plastisim/configs/DDR3_micron_64M_8B_x4_sg15.ini' == 
== Loading system model file '/home/yaqiz/plastisim/configs/system.ini' == 
===== MemorySystem 0 =====
32	1104: X, vc0
	1133: X, vc1
	1314: X, vc2
	1454: X, vc3
36	1874: X, vc0
	1916: X, vc1
37	1638: X, vc0
38	1803: X, vc2
	1826: X, vc1
	1850: X, vc3
	1874: X, vc0
39	1684: X, vc0
41	1157: X, vc1
	1186: X, vc0
	1314: X, vc2
	1546: X, vc3
56	1730: X, vc0
57	1210: X, vc0
	1239: X, vc1
Parsed placement file.
Set ejection VC at addr 41 to 3
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 7 from 0 to 0
Set ejection VC at addr 25 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 6 from 0 to 0
Set ejection VC at addr 32 to 3
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 6 from 0 to 0
Set ejection VC at addr 0 to 3
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 4 from 0 to 0
Set ejection VC at addr 21 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 2 from 0 to 0
Set ejection VC at addr 38 to 3
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 4 from 0 to 0
Set ejection VC at addr 36 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 2 from 0 to 0
Set ejection VC at addr 38 to 2
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 3 from 0 to 0
Set ejection VC at addr 1 to 0
Link specified in placement file.
CH. 0 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 37 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 5 from 0 to 0
Set ejection VC at addr 39 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 2 from 0 to 0
Set ejection VC at addr 56 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 19 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 3 from 0 to 0
Set ejection VC at addr 38 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 32 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 41 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 57 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 32 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 0 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 41 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 57 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 0 to 2
Set ejection VC at addr 32 to 2
Set ejection VC at addr 25 to 0
Set ejection VC at addr 41 to 2
Set ejection VC at addr 20 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 4 from 0 to 0
Set lat 6 from 0 to 1
Set lat 6 from 0 to 2
Set lat 7 from 0 to 3
Set lat 1 from 0 to 4
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set ejection VC at addr 38 to 0
Set ejection VC at addr 36 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set lat 3 from 0 to 1
Set ejection VC at addr 4 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 20 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Child process has pid -28768
Sleeping for other message queue.
ink to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 37 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 5 from 0 to 0
Set ejection VC at addr 39 to 0
Link specified in placement file.
DRAMSim2 Clock Frequency =800000000Hz, CPU Clock Frequency=1000000000Hz
Changing link to static with placed latencies.
Set lat 2 from 0 to 0
Set ejection VC at addr 56 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 19 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 3 from 0 to 0
Set ejection VC at addr 38 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 32 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 41 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 57 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 32 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 0 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 41 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 57 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 0 to 2
Set ejection VC at addr 32 to 2
Set ejection VC at addr 25 to 0
Set ejection VC at addr 41 to 2
Set ejection VC at addr 20 to 1
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 4 from 0 to 0
Set lat 6 from 0 to 1
Set lat 6 from 0 to 2
Set lat 7 from 0 to 3
Set lat 1 from 0 to 4
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set ejection VC at addr 38 to 0
Set ejection VC at addr 36 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set lat 3 from 0 to 1
Set ejection VC at addr 4 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set ejection VC at addr 20 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
I'm the child process!
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 256
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95
GPGPU-Sim uArch:   96  97  98  99 100 101 102 103 104 105 106 107 108 109 110 111
GPGPU-Sim uArch:  112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
GPGPU-Sim uArch:  128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143
GPGPU-Sim uArch:  144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
GPGPU-Sim uArch:  160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175
GPGPU-Sim uArch:  176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
GPGPU-Sim uArch:  192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207
GPGPU-Sim uArch:  208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223
GPGPU-Sim uArch:  224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239
GPGPU-Sim uArch:  240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 256
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95
GPGPU-Sim uArch:   96  97  98  99 100 101 102 103 104 105 106 107 108 109 110 111
GPGPU-Sim uArch:  112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
GPGPU-Sim uArch:  128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143
GPGPU-Sim uArch:  144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
GPGPU-Sim uArch:  160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175
GPGPU-Sim uArch:  176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
GPGPU-Sim uArch:  192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207
GPGPU-Sim uArch:  208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223
GPGPU-Sim uArch:  224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239
GPGPU-Sim uArch:  240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255
Parsed definitions of all elements.
Total of 30 links:
  0: DramAddress245
    
  1: DramAddress184
    
  2: DramAddress123
    
  3: DramAddress61
    
  4: RetimingFIFO956
    
  5: RetimingFIFO929
    
  6: RetimingFIFO947
    
  7: RetimingFIFO795
    
  8: RetimingFIFO805
    
  9: RetimingFIFO834
    
  10: RetimingFIFO863
    
  11: RetimingFIFO892
    
  12: RetimingFIFO711
    
  13: RetimingFIFO767
    
  14: StreamOut52
    
  15: StreamOut114
    
  16: StreamOut175
    
  17: StreamOut236
    
  18: StreamOut115
    
  19: StreamOut53
    
  20: StreamOut176
    
  21: StreamOut237
    
  22: ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1263
    
  23: SRAM42
    
  24: SRAM41
    
  25: SRAM39
    
  26: SRAM40
    
  27: RetimingFIFO938_RetimingFIFO739
    
  28: ArgOut18
    
  29: Reg296
    
Total of 23 nodes:
  0: CE1964
    [StreamOut53 *4096 /1] [StreamOut52 *4096 /1]  => [RetimingFIFO805] 
  1: CE2142
    [RetimingFIFO805 *1 /1]  => [SRAM39] 
  2: CE2132
    [SRAM39 *4096 /1]  => [RetimingFIFO711] 
  3: CE2222
    [RetimingFIFO711 *1 /1]  => [RetimingFIFO947] 
  4: CE1978
    [StreamOut115 *4096 /1] [StreamOut114 *4096 /1]  => [RetimingFIFO834] 
  5: CE2162
    [RetimingFIFO834 *1 /1]  => [SRAM40] 
  6: CE2152
    [SRAM40 *4096 /1]  => [RetimingFIFO767] 
  7: CE1992
    [StreamOut176 *4096 /1] [StreamOut175 *4096 /1]  => [RetimingFIFO863] 
  8: CE2182
    [RetimingFIFO863 *1 /1]  => [SRAM41] 
  9: CE2172
    [SRAM41 *4096 /1]  => [RetimingFIFO938_RetimingFIFO739] 
  10: CE2256
    [RetimingFIFO938_RetimingFIFO739 *1 /1] [RetimingFIFO947 *1 /1]  => [RetimingFIFO929] 
  11: CE2006
    [StreamOut237 *4096 /1] [StreamOut236 *4096 /1]  => [RetimingFIFO892] 
  12: CE2202
    [RetimingFIFO892 *1 /1]  => [SRAM42] 
  13: CE2192
    [SRAM42 *4096 /1]  => [RetimingFIFO795] 
  14: CE2238
    [RetimingFIFO938_RetimingFIFO739 *1 /1] [RetimingFIFO795 *1 /1] [RetimingFIFO767 *1 /1] [RetimingFIFO929 *1 /1]  => [RetimingFIFO956] 
  15: CE2212
    [RetimingFIFO956 *1 /1]  => [Reg296] 
  16: CE2024
     => [DramAddress61] [DramAddress123] [DramAddress184] [DramAddress245] [ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1263] 
  17: CE2038
    [ArgOut18 *1 /1]  => 
  18: CE2048
    [ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1263 *16 /1] [Reg296 *1 /1]  => [ArgOut18] 
  19: CE2064
    [ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1263 *16 /1] [DramAddress61 *16 /1]  => [StreamOut53] [StreamOut52] 
  20: CE2082
    [ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1263 *16 /1] [DramAddress123 *16 /1]  => [StreamOut115] [StreamOut114] 
  21: CE2100
    [ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1263 *16 /1] [DramAddress184 *16 /1]  => [StreamOut176] [StreamOut175] 
  22: CE2118
    [ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1263 *16 /1] [DramAddress245 *16 /1]  => [StreamOut237] [StreamOut236] 

10000...
20000...
30000...
40000...
50000...
60000...
70000...
80000...
90000...
100000...
110000...
120000...
130000...
140000...
150000...
160000...
170000...
180000...
190000...
200000...
210000...
220000...
230000...
240000...
250000...
260000...
270000...
280000...
290000...
300000...
310000...
320000...
330000...
340000...
Simulation complete at cycle: 345784
[[32mpsim[0m] Simulation complete at cycle: 345784
CE1964: Active:  19.0 Stalled:   0.0 Starved:   2.3 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 7981 
	   65536    65536 
	DRAM:  12.13 GB/s ( 12.13 GB/s R,   0.00 GB/s W)
	ROB remaining: 0
CE2142: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 7661 
	   65536 
CE2132: Active:  19.0 Stalled:  16.2 Starved:  64.8 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 91 
	   65536 
CE2222: Active:  19.0 Stalled:  16.3 Starved:  64.7 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 66 
	   65536 
CE1978: Active:  19.0 Stalled:   0.0 Starved:   2.5 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 8723 
	   65536    65536 
	DRAM:  12.13 GB/s ( 12.13 GB/s R,   0.00 GB/s W)
	ROB remaining: 0
CE2162: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 8105 
	   65536 
CE2152: Active:  19.0 Stalled:  25.3 Starved:  55.8 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 47 
	   65536 
CE1992: Active:  19.0 Stalled:   0.0 Starved:   2.6 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 8897 
	   65536    65536 
	DRAM:  12.13 GB/s ( 12.13 GB/s R,   0.00 GB/s W)
	ROB remaining: 0
CE2182: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 7987 
	   65536 
CE2172: Active:  19.0 Stalled:  26.4 Starved:  54.7 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 47 
	   65536 
CE2256: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 34 
	   65536    65536 
CE2006: Active:  19.0 Stalled:   0.0 Starved:   3.1 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 10543 
	   65536    65536 
	DRAM:  12.13 GB/s ( 12.13 GB/s R,   0.00 GB/s W)
	ROB remaining: 0
CE2202: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 8963 
	   65536 
CE2192: Active:  19.0 Stalled:  30.3 Starved:  50.8 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 56 
	   65536 
CE2238: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 25 
	   65536    65536    65536    65536 
CE2212: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Total Output:    65536 Expected Active:    65536 Last Activity: 16 
	   65536 
CE2024: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Total Output:        1 Expected Active:        1 Last Activity: 345783 
	
CE2038: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Total Output:        1 Expected Active:        1 Last Activity: 1 
	       1 
CE2048: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       16 Total Output:       16 Expected Active:       16 Last Activity: 8 
	      16       16 
CE2064: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       16 Total Output:       16 Expected Active:       16 Last Activity: 345764 
	      16       16 
CE2082: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       16 Total Output:       16 Expected Active:       16 Last Activity: 345764 
	      16       16 
CE2100: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       16 Total Output:       16 Expected Active:       16 Last Activity: 345764 
	      16       16 
CE2118: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       16 Total Output:       16 Expected Active:       16 Last Activity: 345764 
	      16       16 
Total DRAM:	  48.52 GB/s ( 48.52 GB/s R,   0.00 GB/s W)
[[32mpsim[0m] Total DRAM:	  48.52 GB/s ( 48.52 GB/s R,   0.00 GB/s W)
Pending Read: 0	 Pending Write: 0	
Sending shutdown IPC message.
IPC layer sent 345784 msgs recvd 345784 msgs
[pir] Finished 68-PlastisimConfigCodegen to [36mconfig.psim[0m in 82746.522129ms
[pir] Running 69-PlastisimDotCodegen ...[pir] Finished 69-PlastisimDotCodegen to [36mpsim.dot[0m in 285.241824ms
[pir] Saving node prism.Session@d2b399 to /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_psim_D_v1_s4_val/TPCHQ6__N_1048576_ts_65536_op_1.sess
[0m[[32msuccess[0m] [0mTotal time: 152 s, completed Aug 3, 2018 8:45:53 PM[0m
-------------PASS (DONE)------------
