<?xml version="1.0" encoding="UTF-8" ?>
<ROOT NAME="arriaii_hssi_clock_divider">
	<PARAMETERS>
		<PARAMETER NAME="divider_type" TYPE="String" VALUE="CHANNEL_REGULAR|CENTRAL_ENHANCED|CENTRAL_REGULAR|ATX_REGULAR|HIGH_SPEED_REGULAR" DEFAULT_VALUE="CHANNEL_REGULAR"/>
		<PARAMETER NAME="inclk_select" TYPE="Integer" VALUE="0..1" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="use_vco_bypass" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="use_refclk_post_divider" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="use_coreclk_out_post_divider" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="pre_divide_by" TYPE="Integer" VALUE="1|2|4" DEFAULT_VALUE="1"/>
		<PARAMETER NAME="divide_by" TYPE="Integer" VALUE="4|5" DEFAULT_VALUE="4"/>
		<PARAMETER NAME="enable_refclk_out" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="select_local_refclk" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="refclkin_select" TYPE="Integer" VALUE="0..1" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="select_local_rate_switch_done" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="rate_switch_done_in_select" TYPE="Integer" VALUE="0..1" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="select_local_rate_switch_base_clock" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="rate_switch_base_clk_in_select" TYPE="Integer" VALUE="0..1" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="enable_dynamic_divider" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="sim_analogrefclkout_phase_shift" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="sim_analogfastrefclkout_phase_shift" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="sim_refclkout_phase_shift" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="sim_coreclkout_phase_shift" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="coreclk_out_gated_by_quad_reset" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="select_refclk_dig" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="refclk_multiply_by" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="refclk_divide_by" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="channel_num" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="logical_channel_address" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="dprio_config_mode" TYPE="Vector" WIDTH="6" DEFAULT_VALUE="000000"/>
		<PARAMETER NAME="data_rate" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="0"/>
		<PARAMETER NAME="effective_data_rate" TYPE="String" DEFAULT_VALUE="0 ps"/>
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="arriaii_hssi_clock_divider" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="rateswitch" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="powerdn" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="quadreset" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="dpriodisable" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="refclkdig" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="vcobypassin" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="clk0in" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="0"/>
		<PORT NAME="clk1in" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="0"/>
		<PORT NAME="refclkin" TYPE="INPUT" WIDTH="2" DEFAULT_VALUE="0"/>
		<PORT NAME="rateswitchdonein" TYPE="INPUT" WIDTH="2" DEFAULT_VALUE="0"/>
		<PORT NAME="rateswitchbaseclkin" TYPE="INPUT" WIDTH="2" DEFAULT_VALUE="0"/>
		<PORT NAME="dprioin" TYPE="INPUT" WIDTH="100" DEFAULT_VALUE="0"/>
		<PORT NAME="analogrefclkpulseshifted" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="analogrefclkpulse" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="refclkout" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="coreclkout" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="rateswitchdone" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="rateswitchbaseclock" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="rateswitchout" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="analogrefclkoutshifted" TYPE="OUTPUT" WIDTH="2" DEFAULT_VALUE="0"/>
		<PORT NAME="analogfastrefclkoutshifted" TYPE="OUTPUT" WIDTH="2" DEFAULT_VALUE="0"/>
		<PORT NAME="analogrefclkout" TYPE="OUTPUT" WIDTH="2" DEFAULT_VALUE="0"/>
		<PORT NAME="analogfastrefclkout" TYPE="OUTPUT" WIDTH="2" DEFAULT_VALUE="0"/>
		<PORT NAME="dprioout" TYPE="OUTPUT" WIDTH="100" DEFAULT_VALUE="0"/>
	</PORTS>
</ROOT>
