 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FAS
Version: P-2019.03
Date   : Thu Mar 11 21:51:44 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: data_buffer_reg[0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fft_data_reg[5][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FAS                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  data_buffer_reg[0][6]/CK (DFFRX4)        0.00 #     1.00 r
  data_buffer_reg[0][6]/QN (DFFRX4)        0.37       1.37 r
  U3897/Y (BUFX20)                         0.12       1.49 r
  U12406/S (ADDFHX4)                       0.29       1.78 f
  U12742/S (ADDFHX4)                       0.33       2.11 f
  U7318/Y (XOR2X4)                         0.17       2.28 r
  U10323/Y (XOR2X4)                        0.19       2.47 r
  U12878/S (ADDFHX4)                       0.36       2.84 f
  U12923/CO (ADDFHX4)                      0.29       3.12 f
  U12938/CO (ADDFHX4)                      0.26       3.38 f
  U12979/CO (ADDFHX4)                      0.21       3.59 f
  U12981/CO (ADDFHX4)                      0.34       3.93 f
  U12986/S (ADDFHX4)                       0.28       4.21 r
  U9512/Y (XOR2X4)                         0.20       4.40 r
  U16287/Y (OR2X8)                         0.20       4.60 r
  U16208/Y (NAND4X8)                       0.09       4.69 f
  U15891/Y (NAND2X8)                       0.10       4.80 r
  U11485/Y (NAND2X8)                       0.09       4.89 f
  U8599/Y (NAND2X6)                        0.09       4.98 r
  U9530/Y (NAND3X8)                        0.08       5.06 f
  U3916/Y (NAND3X8)                        0.12       5.18 r
  U9797/Y (BUFX20)                         0.17       5.35 r
  U15767/Y (NAND2X8)                       0.07       5.42 f
  U9348/Y (NAND2X8)                        0.11       5.54 r
  U7761/Y (BUFX20)                         0.15       5.69 r
  U9814/Y (NAND3X8)                        0.11       5.80 f
  U15871/Y (NAND2X8)                       0.09       5.88 r
  U9483/Y (NOR2X8)                         0.07       5.95 f
  U15794/Y (NOR2X8)                        0.12       6.07 r
  U7725/Y (NOR2X8)                         0.08       6.15 f
  U7724/Y (NOR2X8)                         0.11       6.25 r
  U7722/Y (XOR2X4)                         0.18       6.43 r
  U9875/Y (OR2X8)                          0.17       6.60 r
  U15815/Y (NAND2X8)                       0.08       6.68 f
  U3934/Y (NAND2X4)                        0.08       6.77 r
  U7278/Y (XNOR2X4)                        0.14       6.90 r
  U7277/Y (NAND2X8)                        0.12       7.03 f
  U7672/Y (NAND2X8)                        0.12       7.15 r
  U3777/Y (NAND2X8)                        0.08       7.23 f
  U7590/Y (NAND3X8)                        0.12       7.35 r
  U15817/Y (NAND3X8)                       0.09       7.45 f
  U15816/Y (INVX12)                        0.07       7.51 r
  U15827/Y (NAND2X8)                       0.07       7.58 f
  U15826/Y (NAND3X8)                       0.09       7.67 r
  U16207/Y (NAND2X8)                       0.09       7.76 f
  U7236/Y (NAND2X8)                        0.09       7.85 r
  U16252/Y (NAND2X8)                       0.07       7.92 f
  U16280/Y (NAND2X8)                       0.08       8.01 r
  U16279/Y (XNOR2X4)                       0.20       8.20 r
  U7268/Y (NAND2X8)                        0.12       8.33 f
  U7346/Y (NAND2X8)                        0.11       8.44 r
  U7638/Y (AND2X8)                         0.14       8.57 r
  U3896/Y (NAND2X8)                        0.06       8.63 f
  U7363/Y (NAND2X8)                        0.11       8.74 r
  U7434/Y (NAND2X8)                        0.09       8.83 f
  U16216/Y (NAND2X8)                       0.11       8.94 r
  U3948/Y (NAND2X8)                        0.07       9.01 f
  U16223/Y (NAND3X6)                       0.08       9.10 r
  U16205/Y (NAND3X8)                       0.11       9.20 f
  U16245/Y (NAND2X6)                       0.12       9.33 r
  U7366/Y (CLKMX2X4)                       0.18       9.51 r
  fft_data_reg[5][31]/D (DFFRX4)           0.00       9.51 r
  data arrival time                                   9.51

  clock clk (rise edge)                    9.00       9.00
  clock network delay (ideal)              1.00      10.00
  clock uncertainty                       -1.00       9.00
  fft_data_reg[5][31]/CK (DFFRX4)          0.00       9.00 r
  library setup time                      -0.16       8.84
  data required time                                  8.84
  -----------------------------------------------------------
  data required time                                  8.84
  data arrival time                                  -9.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.67


1
