module intermed_wire (
    input in_1, in_2, in_3,
    output out_1, out_2
);
wire intermediate_sig;
    assign intermediate_sig = in_1 & in_2;
    assign out_1 = intermediate_sig & in_3;
    assign out_2 = intermediate_sig | in_3;
  endmodule
