{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571945841588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571945841596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 16:37:21 2019 " "Processing started: Thu Oct 24 16:37:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571945841596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945841596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Instrucao_R -c Instrucao_R " "Command: quartus_map --read_settings_files=on --write_settings_files=off Instrucao_R -c Instrucao_R" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945841596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571945842440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571945842440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/rom_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/rom_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_MIPS-assincrona " "Found design unit 1: ROM_MIPS-assincrona" {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ROM_MIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854771 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_MIPS " "Found entity 1: ROM_MIPS" {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ROM_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_MIPS-comportamento " "Found design unit 1: ULA_MIPS-comportamento" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854777 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_MIPS " "Found entity 1: ULA_MIPS" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/bancoregistradores_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/bancoregistradores_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores_MIPS-comportamento " "Found design unit 1: bancoRegistradores_MIPS-comportamento" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854783 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores_MIPS " "Found entity 1: bancoRegistradores_MIPS" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/pc_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/pc_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_MIPS-assincrona " "Found design unit 1: PC_MIPS-assincrona" {  } { { "../Componentes/PC_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/PC_MIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854788 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_MIPS " "Found entity 1: PC_MIPS" {  } { { "../Componentes/PC_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/PC_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/top_level_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/top_level_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL_R-assincrona " "Found design unit 1: TOP_LEVEL_R-assincrona" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854794 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL_R " "Found entity 1: TOP_LEVEL_R" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "../../Relogio_VHDL/Componentes/somadorGenerico.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854799 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "../../Relogio_VHDL/Componentes/somadorGenerico.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "../../Relogio_VHDL/Componentes/registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/registrador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854805 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "../../Relogio_VHDL/Componentes/registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_LEVEL_R " "Elaborating entity \"TOP_LEVEL_R\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571945854865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MIPS PC_MIPS:PC " "Elaborating entity \"PC_MIPS\" for hierarchy \"PC_MIPS:PC\"" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "PC" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945854873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico PC_MIPS:PC\|somadorGenerico:Somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"PC_MIPS:PC\|somadorGenerico:Somador\"" {  } { { "../Componentes/PC_MIPS.vhd" "Somador" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/PC_MIPS.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945854878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador PC_MIPS:PC\|registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"PC_MIPS:PC\|registrador:PC\"" {  } { { "../Componentes/PC_MIPS.vhd" "PC" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/PC_MIPS.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945854882 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registrador.vhd(36) " "VHDL Process Statement warning at registrador.vhd(36): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Relogio_VHDL/Componentes/registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/registrador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571945854884 "|TOP_LEVEL_R|PC_MIPS:PC|registrador:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_MIPS ROM_MIPS:ROM " "Elaborating entity \"ROM_MIPS\" for hierarchy \"ROM_MIPS:ROM\"" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "ROM" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945854889 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROM_MIPS.vhd(18) " "VHDL Signal Declaration warning at ROM_MIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ROM_MIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571945854890 "|TOP_LEVEL_R|ROM_MIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores_MIPS bancoRegistradores_MIPS:BANCO " "Elaborating entity \"bancoRegistradores_MIPS\" for hierarchy \"bancoRegistradores_MIPS:BANCO\"" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "BANCO" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945854893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_MIPS ULA_MIPS:ULA " "Elaborating entity \"ULA_MIPS\" for hierarchy \"ULA_MIPS:ULA\"" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "ULA" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945854897 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ai ULA_MIPS.vhd(37) " "VHDL Process Statement warning at ULA_MIPS.vhd(37): signal \"ai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571945854899 "|TOP_LEVEL_R|ULA_MIPS:ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bi ULA_MIPS.vhd(37) " "VHDL Process Statement warning at ULA_MIPS.vhd(37): signal \"bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571945854900 "|TOP_LEVEL_R|ULA_MIPS:ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bi ULA_MIPS.vhd(39) " "VHDL Process Statement warning at ULA_MIPS.vhd(39): signal \"bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571945854900 "|TOP_LEVEL_R|ULA_MIPS:ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ai ULA_MIPS.vhd(41) " "VHDL Process Statement warning at ULA_MIPS.vhd(41): signal \"ai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571945854900 "|TOP_LEVEL_R|ULA_MIPS:ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bi ULA_MIPS.vhd(41) " "VHDL Process Statement warning at ULA_MIPS.vhd(41): signal \"bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571945854900 "|TOP_LEVEL_R|ULA_MIPS:ULA"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores_MIPS:BANCO\|registrador " "RAM logic \"bancoRegistradores_MIPS:BANCO\|registrador\" is uninferred due to asynchronous read logic" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "registrador" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1571945855459 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_MIPS:ROM\|memROM " "RAM logic \"ROM_MIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "../Componentes/ROM_MIPS.vhd" "memROM" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ROM_MIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1571945855459 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1571945855459 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[0\] GND " "Pin \"SaidaROM\[0\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[2\] GND " "Pin \"SaidaROM\[2\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[3\] GND " "Pin \"SaidaROM\[3\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[4\] GND " "Pin \"SaidaROM\[4\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[6\] GND " "Pin \"SaidaROM\[6\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[7\] GND " "Pin \"SaidaROM\[7\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[8\] GND " "Pin \"SaidaROM\[8\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[9\] GND " "Pin \"SaidaROM\[9\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[10\] GND " "Pin \"SaidaROM\[10\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[14\] GND " "Pin \"SaidaROM\[14\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[15\] GND " "Pin \"SaidaROM\[15\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[18\] GND " "Pin \"SaidaROM\[18\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[19\] GND " "Pin \"SaidaROM\[19\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[20\] GND " "Pin \"SaidaROM\[20\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[24\] GND " "Pin \"SaidaROM\[24\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[25\] GND " "Pin \"SaidaROM\[25\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[26\] GND " "Pin \"SaidaROM\[26\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[27\] GND " "Pin \"SaidaROM\[27\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[28\] GND " "Pin \"SaidaROM\[28\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[29\] GND " "Pin \"SaidaROM\[29\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[30\] GND " "Pin \"SaidaROM\[30\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[31\] GND " "Pin \"SaidaROM\[31\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaFunct\[0\] GND " "Pin \"SaidaFunct\[0\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaFunct[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaFunct\[2\] GND " "Pin \"SaidaFunct\[2\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaFunct[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaFunct\[3\] GND " "Pin \"SaidaFunct\[3\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaFunct[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaFunct\[4\] GND " "Pin \"SaidaFunct\[4\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaFunct[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571945856006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571945856130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "792 " "792 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571945856596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571945857226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945857226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "495 " "Implemented 495 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571945857835 ""} { "Info" "ICUT_CUT_TM_OPINS" "134 " "Implemented 134 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571945857835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "357 " "Implemented 357 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571945857835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571945857835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571945857889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 16:37:37 2019 " "Processing ended: Thu Oct 24 16:37:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571945857889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571945857889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571945857889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945857889 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1571945860197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571945860205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 16:37:39 2019 " "Processing started: Thu Oct 24 16:37:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571945860205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571945860205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Instrucao_R -c Instrucao_R " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Instrucao_R -c Instrucao_R" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571945860205 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1571945860391 ""}
{ "Info" "0" "" "Project  = Instrucao_R" {  } {  } 0 0 "Project  = Instrucao_R" 0 0 "Fitter" 0 0 1571945860392 ""}
{ "Info" "0" "" "Revision = Instrucao_R" {  } {  } 0 0 "Revision = Instrucao_R" 0 0 "Fitter" 0 0 1571945860392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1571945860623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1571945860624 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Instrucao_R 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Instrucao_R\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571945860636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571945860702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571945860702 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571945861352 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571945861595 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571945862401 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "138 138 " "No exact pin location assignment(s) for 138 pins of 138 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1571945862708 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1571945874473 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clk~inputCLKENA0 134 global CLKCTRL_G10 " "Clk~inputCLKENA0 with 134 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1571945875792 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1571945875792 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571945875801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571945875866 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571945875866 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571945875868 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571945875869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571945875869 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571945875870 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571945875870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1571945875870 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571945875870 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571945876350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Instrucao_R.sdc " "Synopsys Design Constraints File file not found: 'Instrucao_R.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571945886719 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571945886732 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1571945886738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1571945886743 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571945886755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571945886858 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1571945887274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571945890509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571945896449 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571945903327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571945903327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571945906285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/R/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571945914017 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571945914017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571945918152 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571945918152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571945918158 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.82 " "Total time spent on timing analysis during the Fitter is 0.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571945921761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571945921858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571945922930 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571945922930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571945925237 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571945931682 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/R/output_files/Instrucao_R.fit.smsg " "Generated suppressed messages file C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/R/output_files/Instrucao_R.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571945932316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6792 " "Peak virtual memory: 6792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571945933647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 16:38:53 2019 " "Processing ended: Thu Oct 24 16:38:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571945933647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571945933647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:08 " "Total CPU time (on all processors): 00:02:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571945933647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571945933647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571945936823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571945936831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 16:38:56 2019 " "Processing started: Thu Oct 24 16:38:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571945936831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571945936831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Instrucao_R -c Instrucao_R " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Instrucao_R -c Instrucao_R" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571945936831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1571945938185 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571945949767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571945950653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 16:39:10 2019 " "Processing ended: Thu Oct 24 16:39:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571945950653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571945950653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571945950653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571945950653 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571945952127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571945953216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571945953224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 16:39:12 2019 " "Processing started: Thu Oct 24 16:39:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571945953224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945953224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Instrucao_R -c Instrucao_R " "Command: quartus_sta Instrucao_R -c Instrucao_R" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945953224 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1571945953413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945954589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945954589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945954647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945954648 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Instrucao_R.sdc " "Synopsys Design Constraints File file not found: 'Instrucao_R.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945955530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945955541 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571945955543 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945955543 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945955546 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945955547 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1571945955574 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1571945955621 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1571945955931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945955931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.004 " "Worst-case setup slack is -8.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945955939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945955939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.004            -881.575 Clk  " "   -8.004            -881.575 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945955939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945955939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.631 " "Worst-case hold slack is 0.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945955948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945955948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 Clk  " "    0.631               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945955948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945955948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945955957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945955966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945955992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945955992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -149.309 Clk  " "   -0.724            -149.309 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945955992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945955992 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1571945956073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945956137 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945959256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945959459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1571945959472 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945959472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.971 " "Worst-case setup slack is -7.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945959479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945959479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.971            -887.288 Clk  " "   -7.971            -887.288 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945959479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945959479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.593 " "Worst-case hold slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945959487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945959487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 Clk  " "    0.593               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945959487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945959487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945959495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945959502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945959529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945959529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -149.210 Clk  " "   -0.724            -149.210 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945959529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945959529 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1571945959547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945959945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945961618 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945961736 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1571945961738 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945961738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.937 " "Worst-case setup slack is -2.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945961761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945961761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.937            -308.563 Clk  " "   -2.937            -308.563 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945961761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945961761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945961770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945961770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 Clk  " "    0.290               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945961770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945961770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945961779 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945961787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945961833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945961833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -11.320 Clk  " "   -0.091             -11.320 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945961833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945961833 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1571945961876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945962099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1571945962102 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945962102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.603 " "Worst-case setup slack is -2.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945962110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945962110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.603            -272.031 Clk  " "   -2.603            -272.031 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945962110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945962110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.270 " "Worst-case hold slack is 0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945962119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945962119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 Clk  " "    0.270               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945962119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945962119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945962132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945962203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945962277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945962277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089             -11.308 Clk  " "   -0.089             -11.308 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571945962277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945962277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945965641 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945965650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5204 " "Peak virtual memory: 5204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571945965876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 16:39:25 2019 " "Processing ended: Thu Oct 24 16:39:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571945965876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571945965876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571945965876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945965876 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571945966663 ""}
