{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635875016436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Instantiation File Quartus Prime " "Running Quartus Prime Create Instantiation File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635875016436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 18:43:36 2021 " "Processing started: Tue Nov 02 18:43:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635875016436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1635875016436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lights_game_fsm -c lights_game_fsm --generate_inst_file=\"D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea2_3/n_counter.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off lights_game_fsm -c lights_game_fsm --generate_inst_file=\"D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea2_3/n_counter.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1635875016436 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "MathFun.vh n_counter.v(33) " "Verilog HDL File I/O error at n_counter.v(33): can't open Verilog Design File \"MathFun.vh\"" {  } { { "n_counter.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea2_3/n_counter.v" 33 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1635875016955 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "n_counter n_counter.v(29) " "Ignored design unit \"n_counter\" at n_counter.v(29) due to previous errors" {  } { { "n_counter.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea2_3/n_counter.v" 29 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1635875016956 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Instantiation File 2 s 0 s Quartus Prime " "Quartus Prime Create Instantiation File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635875016957 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 02 18:43:36 2021 " "Processing ended: Tue Nov 02 18:43:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635875016957 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635875016957 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635875016957 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1635875016957 ""}
