S. Banerjee , D. R. Chowdhury , B. B. Bhattacharya, An Efficient Scan Tree Design for Compact Test Pattern Set, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.7, p.1331-1339, July 2007[doi>10.1109/TCAD.2007.895840]
Po-Yuan Chen , Cheng-Wen Wu , Ding-Ming Kwai, On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification, Proceedings of the 2009 Asian Test Symposium, p.450-455, November 23-26, 2009[doi>10.1109/ATS.2009.42]
Zhen Chen , Dong Xiang, A novel test application scheme for high transition fault coverage and low test cost, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.6, p.966-976, June 2010[doi>10.1109/TCAD.2010.2048359]
Zhen Chen , Krishnendu Chakrabarty , Dong Xiang, MVP: capture-power reduction with minimum-violations partitioning for delay testing, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Zhen Chen , Dong Xiang , Boxue Yin, The ATPG Conflict-Driven Scheme for High Transition Fault Coverage and Low Test Cost, Proceedings of the 2009 27th IEEE VLSI Test Symposium, p.146-151, May 03-07, 2009[doi>10.1109/VTS.2009.15]
Philip Emma , Eren Kursun, Opportunities and Challenges for 3D Systems and Their Design, IEEE Design & Test, v.26 n.5, p.6-14, September 2009[doi>10.1109/MDT.2009.119]
B. Goplen , S. S. Sapatnekar, Placement of thermal vias in 3-D ICs using various thermal objectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.4, p.692-709, November 2006[doi>10.1109/TCAD.2006.870069]
Zhiyuan He , Zebo Peng , Petru Eles , Paul Rosinger , Bashir M. Al-Hashimi, Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving, Journal of Electronic Testing: Theory and Applications, v.24 n.1-3, p.247-257, June      2008[doi>10.1007/s10836-007-5030-6]
Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]
Li Jiang , Lin Huang , Qiang Xu, Test architecture design and optimization for three-dimensional SoCs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Li Jiang , Qiang Xu , Krishnendu Chakrabarty , T. M. Mak, Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687434]
George Karypis , Rajat Aggarwal , Vipin Kumar , Shashi Shekhar, Multilevel hypergraph partitioning: applications in VLSI domain, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.69-79, March 1999[doi>10.1109/92.748202]
Hsien-Hsin S. Lee , Krishnendu Chakrabarty, Test Challenges for 3D Integrated Circuits, IEEE Design & Test, v.26 n.5, p.26-35, September 2009[doi>10.1109/MDT.2009.125]
D. L. Lewis and H. H. S. Lee. 2009. High-frequency, at-speed scan testing. In Proceedings of the Annual Symposium on VLSI. 139--144.
Katherine Shu-Min Li, Multiple scan trees synthesis for test time/data and routing length reduction under output constraint, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.4, p.618-626, April 2010[doi>10.1109/TCAD.2010.2042896]
K. S. M. Li and Y.-Y. Liao. 2012. Layout-aware multiple scan tree synthesis for 3-D SoCs. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 31, 12, 1930--1934.
J. Li and D. Xiang. 2010. DFT optimization for pre-bond testing of 3D-SICs containing TSVs. In Proceedings of the International Conference on Computer Design. 474--479.
Chunsheng Liu , Kugesh Veeraraghavant , Vikram Iyengar, Thermal-Aware Test Scheduling and Hot Spot Temperature Minimization for Core-Based Systems, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.552-562, October 03-05, 2005[doi>10.1109/DFTVS.2005.66]
E. J. Marinissen and Y. Zorian. 2009. Testing 3-D chips containing through-silicon vias. In Proceedings of the International Test Conference. 1--11.
E. J. Marinissen, C. C. Chi, J. Verbree, and M. Konijnenburg. 2010. 3-D DfT architecture for pre-bond and post-bond testing. In Proceedings of the 3-D Systems Integration Conference.
B. Noia, K. Chakrabarty, and E. J. Marinissen. 2010. Optimization methods for post-bond die-internal/external testing in 3-D stacked ICs. In Proceedings of the International Test Conference.
Brandon Noia , Krishnendu Chakrabarty , Sandeep Kumar Goel , Erik Jan Marinissen , Jouke Verbree, Test-Architecture Optimization and Test Scheduling for TSV-Based 3-D Stacked ICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.11, p.1705-1718, November 2011[doi>10.1109/TCAD.2011.2160177]
Kiran Puttaswamy , Gabriel H. Loh, Thermal analysis of a 3D die-stacked high-performance microprocessor, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127915]
O. Sinanoglu, Scan Architecture With Align-Encode, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.12, p.2303-2316, December 2008[doi>10.1109/TCAD.2008.2008926]
Ozgur Sinanoglu , Alex Orailoglu, A novel scan architecture for power-efficient, rapid test, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.299-303, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774617]
Chao-Wen Tzeng , Shi-Yu Huang, QC-fill: quick-and-cool X-filling for multicasting-based scan test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.11, p.1756-1766, November 2009[doi>10.1109/TCAD.2009.2030353]
Sying-Jyan Wang , Katherine Shu-Min Li , Shih-Cheng Chen , Huai-Yan Shiu , Yun-Lung Chu, Scan-chain partition for high test-data compressibility and low shift power under routing constraint, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.716-727, May 2009[doi>10.1109/TCAD.2009.2015741]
C.-W. Wu, P.-Y. Chen, and D.-M. Kwai. 2010. On-chip testing of blind-via and open sleeve TSVs for 3D ICs before bonding. In Proceedings of the IEEE Asian Test Symposium. 263--268.
Xiaoxia Wu , Paul Falkenstern , Krishnendu Chakrabarty , Yuan Xie, Scan-chain design and optimization for three-dimensional integrated circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-26, July 2009[doi>10.1145/1543438.1543442]
Dong Xiang , Kaiwei Li , Jiaguang Sun , Hideo Fujiwara, Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction, IEEE Transactions on Computers, v.56 n.4, p.557-562, April 2007[doi>10.1109/TC.2007.1002]
Dong Xiang , Zhen Chen, Selective Test Response Collection for Low-Power Scan Testing with Well-Compressed Test Data, Proceedings of the 2011 Asian Test Symposium, p.40-45, November 20-23, 2011[doi>10.1109/ATS.2011.74]
Dong Xiang , Ye Zhang, Cost-Effective Power-Aware Core Testing in NoCs Based on a New Unicast-Based Multicast Scheme, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.1, p.135-147, January 2011[doi>10.1109/TCAD.2010.2066070]
Yuan Xie , Jason Cong , Sachin Sapatnekar, Three-Dimensional Integrated Circuit Design: EDA, Design and Microarchitectures, Springer Publishing Company, Incorporated, 2009
Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]
Y. Yang , Z. Gu , C. Zhu , R. P. Dick , L. Shang, ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.1, p.86-99, January 2007[doi>10.1109/TCAD.2006.882589]
Xin Zhao , D. L. Lewis , H. -H.S. Lee , Sung Kyu Lim, Low-Power Clock Tree Design for Pre-Bond Testing of 3-D Stacked ICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.5, p.732-745, May 2011[doi>10.1109/TCAD.2010.2098130]
Xiuyi Zhou , Jun Yang , Yi Xu , Youtao Zhang , Jianhua Zhao, Thermal-Aware Task Scheduling for 3D Multicore Processors, IEEE Transactions on Parallel and Distributed Systems, v.21 n.1, p.60-71, January 2010[doi>10.1109/TPDS.2009.27]
