// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "11/23/2019 13:02:38"

// 
// Device: Altera EP4CE15F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FPGC4 (
	clk,
	nreset,
	vga_clk,
	vga_hs,
	vga_vs,
	vga_r,
	vga_g,
	vga_b,
	vga_blk);
input 	clk;
input 	nreset;
output 	vga_clk;
output 	vga_hs;
output 	vga_vs;
output 	[7:0] vga_r;
output 	[7:0] vga_g;
output 	[7:0] vga_b;
output 	vga_blk;

// Design Ports Information
// nreset	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// vga_clk	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_hs	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_vs	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_r[0]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_r[1]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_r[2]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_r[3]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_r[4]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_r[5]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_r[6]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_r[7]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_g[0]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_g[1]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_g[2]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_g[3]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_g[4]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_g[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_g[6]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_g[7]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_b[0]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_b[1]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_b[2]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_b[3]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_b[4]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_b[5]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_b[6]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_b[7]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_blk	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \nreset~input_o ;
wire \clk~input_o ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \fsx|stateCounter[0]~0_combout ;
wire \fsx|displayGen|Add3~0_combout ;
wire \fsx|displayGen|Add3~1 ;
wire \fsx|displayGen|Add3~2_combout ;
wire \fsx|displayGen|Add3~3 ;
wire \fsx|displayGen|Add3~4_combout ;
wire \fsx|displayGen|Add3~5 ;
wire \fsx|displayGen|Add3~6_combout ;
wire \fsx|displayGen|Add3~7 ;
wire \fsx|displayGen|Add3~9 ;
wire \fsx|displayGen|Add3~10_combout ;
wire \fsx|displayGen|Add3~11 ;
wire \fsx|displayGen|Add3~12_combout ;
wire \fsx|displayGen|Add3~13 ;
wire \fsx|displayGen|Add3~14_combout ;
wire \fsx|displayGen|h_count~1_combout ;
wire \fsx|displayGen|Add3~15 ;
wire \fsx|displayGen|Add3~16_combout ;
wire \fsx|displayGen|h_count~0_combout ;
wire \fsx|displayGen|Equal2~1_combout ;
wire \fsx|displayGen|Add3~17 ;
wire \fsx|displayGen|Add3~18_combout ;
wire \fsx|displayGen|Add3~19 ;
wire \fsx|displayGen|Add3~20_combout ;
wire \fsx|displayGen|Equal2~0_combout ;
wire \fsx|displayGen|Equal2~2_combout ;
wire \fsx|displayGen|Equal2~3_combout ;
wire \fsx|displayGen|Add3~8_combout ;
wire \fsx|displayGen|h_count~2_combout ;
wire \fsx|displayGen|o_hs~0_combout ;
wire \fsx|displayGen|o_hs~1_combout ;
wire \fsx|displayGen|Add2~0_combout ;
wire \fsx|displayGen|Add2~1 ;
wire \fsx|displayGen|Add2~2_combout ;
wire \fsx|displayGen|Add2~3 ;
wire \fsx|displayGen|Add2~4_combout ;
wire \fsx|displayGen|Add2~11 ;
wire \fsx|displayGen|Add2~12_combout ;
wire \fsx|displayGen|Add2~13 ;
wire \fsx|displayGen|Add2~14_combout ;
wire \fsx|displayGen|Add2~15 ;
wire \fsx|displayGen|Add2~16_combout ;
wire \fsx|displayGen|Add2~17 ;
wire \fsx|displayGen|Add2~18_combout ;
wire \fsx|displayGen|v_count~0_combout ;
wire \fsx|displayGen|Equal3~1_combout ;
wire \fsx|displayGen|LessThan6~0_combout ;
wire \fsx|displayGen|Add2~19 ;
wire \fsx|displayGen|Add2~20_combout ;
wire \fsx|displayGen|Add2~21 ;
wire \fsx|displayGen|Add2~22_combout ;
wire \fsx|displayGen|Equal3~0_combout ;
wire \fsx|displayGen|Equal3~2_combout ;
wire \fsx|displayGen|v_count~1_combout ;
wire \fsx|displayGen|Add2~5 ;
wire \fsx|displayGen|Add2~6_combout ;
wire \fsx|displayGen|v_count~2_combout ;
wire \fsx|displayGen|Add2~7 ;
wire \fsx|displayGen|Add2~8_combout ;
wire \fsx|displayGen|Add2~9 ;
wire \fsx|displayGen|Add2~10_combout ;
wire \fsx|displayGen|o_vs~0_combout ;
wire \fsx|displayGen|o_vs~1_combout ;
wire \fsx|displayGen|LessThan6~1_combout ;
wire \fsx|displayGen|LessThan6~2_combout ;
wire \fsx|displayGen|o_h~0_combout ;
wire \fsx|displayGen|o_h~1_combout ;
wire \fsx|displayGen|o_h~2_combout ;
wire \fsx|displayGen|o_h~3_combout ;
wire \fsx|displayGen|o_h~4_combout ;
wire \fsx|displayGen|LessThan5~0_combout ;
wire \fsx|displayGen|o_h~5_combout ;
wire \fsx|displayGen|LessThan4~0_combout ;
wire \fsx|displayGen|LessThan4~1_combout ;
wire \fsx|displayGen|o_h~6_combout ;
wire \fsx|displayGen|o_h[3]~13_combout ;
wire \fsx|displayGen|o_h[2]~14_combout ;
wire \fsx|displayGen|o_h[1]~10_combout ;
wire \fsx|displayGen|Add0~0_combout ;
wire \fsx|displayGen|o_h[5]~11_combout ;
wire \fsx|displayGen|Add0~1 ;
wire \fsx|displayGen|Add0~3 ;
wire \fsx|displayGen|Add0~5 ;
wire \fsx|displayGen|Add0~7 ;
wire \fsx|displayGen|Add0~9 ;
wire \fsx|displayGen|Add0~11 ;
wire \fsx|displayGen|Add0~12_combout ;
wire \fsx|displayGen|Add0~8_combout ;
wire \fsx|displayGen|Add0~10_combout ;
wire \fsx|displayGen|Add0~4_combout ;
wire \fsx|displayGen|Add0~6_combout ;
wire \fsx|Decoder7~76_combout ;
wire \fsx|Decoder7~77_combout ;
wire \fsx|displayGen|Add1~1 ;
wire \fsx|displayGen|Add1~3 ;
wire \fsx|displayGen|Add1~4_combout ;
wire \fsx|displayGen|Add1~0_combout ;
wire \fsx|displayGen|Add1~2_combout ;
wire \fsx|LessThan22~2_combout ;
wire \fsx|displayGen|Add1~5 ;
wire \fsx|displayGen|Add1~7 ;
wire \fsx|displayGen|Add1~9 ;
wire \fsx|displayGen|Add1~11 ;
wire \fsx|displayGen|Add1~13 ;
wire \fsx|displayGen|Add1~15 ;
wire \fsx|displayGen|Add1~17 ;
wire \fsx|displayGen|Add1~18_combout ;
wire \fsx|displayGen|Add1~12_combout ;
wire \fsx|displayGen|Add1~8_combout ;
wire \fsx|displayGen|Add1~10_combout ;
wire \fsx|LessThan22~0_combout ;
wire \fsx|displayGen|Add1~14_combout ;
wire \fsx|displayGen|Add1~16_combout ;
wire \fsx|LessThan22~1_combout ;
wire \fsx|displayGen|Add1~6_combout ;
wire \fsx|LessThan22~3_combout ;
wire \fsx|vram8_addr[0]~0_combout ;
wire \fsx|vram8_addr[1]~1_combout ;
wire \fsx|vram8_addr[2]~2_combout ;
wire \fsx|vram8_addr[3]~3_combout ;
wire \fsx|displayGen|Add0~2_combout ;
wire \fsx|vram8_addr[4]~4_combout ;
wire \fsx|Add5~1 ;
wire \fsx|Add5~3 ;
wire \fsx|Add5~5 ;
wire \fsx|Add5~6_combout ;
wire \fsx|displayGen|o_h[7]~8_combout ;
wire \fsx|Add1~0_combout ;
wire \fsx|LessThan22~4_combout ;
wire \fsx|vram32_addr~2_combout ;
wire \fsx|Add1~2_combout ;
wire \fsx|displayGen|o_h[8]~9_combout ;
wire \fsx|Add5~7 ;
wire \fsx|Add5~8_combout ;
wire \fsx|Add1~1 ;
wire \fsx|Add1~3_combout ;
wire \fsx|Add1~5_combout ;
wire \fsx|Add5~9 ;
wire \fsx|Add5~10_combout ;
wire \fsx|vram32_addr~3_combout ;
wire \fsx|Add1~6_combout ;
wire \fsx|Add1~7_combout ;
wire \fsx|Add1~4 ;
wire \fsx|Add1~8_combout ;
wire \fsx|Add1~10_combout ;
wire \fsx|Add1~11_combout ;
wire \fsx|Add1~12_combout ;
wire \fsx|Add1~13_combout ;
wire \fsx|Add5~11 ;
wire \fsx|Add5~12_combout ;
wire \fsx|Add1~9 ;
wire \fsx|Add1~14_combout ;
wire \fsx|Add1~16_combout ;
wire \fsx|Add1~17_combout ;
wire \fsx|Add1~18_combout ;
wire \fsx|Add1~19_combout ;
wire \fsx|Add5~13 ;
wire \fsx|Add5~14_combout ;
wire \fsx|Add1~15 ;
wire \fsx|Add1~20_combout ;
wire \fsx|Add1~22_combout ;
wire \fsx|Add5~15 ;
wire \fsx|Add5~16_combout ;
wire \fsx|LessThan0~0_combout ;
wire \fsx|Add1~23_combout ;
wire \fsx|Add1~21 ;
wire \fsx|Add1~24_combout ;
wire \fsx|Add1~26_combout ;
wire \vram8|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \fsx|Add5~2_combout ;
wire \fsx|vram32_addr[0]~4_combout ;
wire \vram8|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \fsx|Add5~4_combout ;
wire \fsx|vram32_addr[1]~5_combout ;
wire \vram8|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \fsx|vram32_addr[2]~6_combout ;
wire \vram8|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \fsx|vram32_addr[3]~7_combout ;
wire \fsx|vram32_addr[4]~8_combout ;
wire \fsx|vram32_addr[5]~9_combout ;
wire \vram8|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \fsx|vram32_addr[6]~10_combout ;
wire \vram8|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \fsx|vram32_addr[7]~11_combout ;
wire \vram8|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \fsx|vram32_addr[8]~12_combout ;
wire \vram8|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \fsx|vram32_addr[9]~13_combout ;
wire \fsx|vram32_addr[10]~14_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a29 ;
wire \fsx|Add4~1 ;
wire \fsx|Add4~3 ;
wire \fsx|Add4~5 ;
wire \fsx|Add4~6_combout ;
wire \fsx|Add4~4_combout ;
wire \fsx|Add5~0_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a19 ;
wire \fsx|lineDataBuffer~5_combout ;
wire \fsx|lineDataBuffer[150][0]~feeder_combout ;
wire \fsx|displayGen|o_h[6]~7_combout ;
wire \fsx|Decoder7~79_combout ;
wire \fsx|Decoder7~78_combout ;
wire \fsx|Decoder7~83_combout ;
wire \fsx|lineDataBuffer[150][0]~q ;
wire \fsx|Add4~2_combout ;
wire \fsx|Add4~0_combout ;
wire \fsx|always2~0_combout ;
wire \fsx|Decoder7~106_combout ;
wire \fsx|lineDataBuffer[134][0]~q ;
wire \fsx|lineDataBuffer[142][0]~feeder_combout ;
wire \fsx|Decoder7~85_combout ;
wire \fsx|Decoder7~104_combout ;
wire \fsx|lineDataBuffer[142][0]~q ;
wire \fsx|Mux13~4_combout ;
wire \fsx|Decoder7~91_combout ;
wire \fsx|lineDataBuffer[158][0]~q ;
wire \fsx|Mux13~5_combout ;
wire \fsx|displayGen|o_h[4]~12_combout ;
wire \fsx|Decoder7~105_combout ;
wire \fsx|Decoder7~87_combout ;
wire \fsx|lineDataBuffer[166][0]~q ;
wire \fsx|lineDataBuffer[174][0]~feeder_combout ;
wire \fsx|Decoder7~112_combout ;
wire \fsx|Decoder7~114_combout ;
wire \fsx|lineDataBuffer[174][0]~q ;
wire \fsx|Mux13~2_combout ;
wire \fsx|Decoder7~81_combout ;
wire \fsx|Decoder7~90_combout ;
wire \fsx|lineDataBuffer[190][0]~q ;
wire \fsx|Decoder7~82_combout ;
wire \fsx|lineDataBuffer[182][0]~q ;
wire \fsx|Mux13~3_combout ;
wire \fsx|Mux13~6_combout ;
wire \fsx|lineDataBuffer[246][0]~feeder_combout ;
wire \fsx|Decoder7~84_combout ;
wire \fsx|lineDataBuffer[246][0]~q ;
wire \fsx|Decoder7~92_combout ;
wire \fsx|lineDataBuffer[254][0]~q ;
wire \fsx|Decoder7~88_combout ;
wire \fsx|lineDataBuffer[230][0]~q ;
wire \fsx|lineDataBuffer[238][0]~feeder_combout ;
wire \fsx|Decoder7~113_combout ;
wire \fsx|lineDataBuffer[238][0]~q ;
wire \fsx|Mux13~7_combout ;
wire \fsx|Mux13~8_combout ;
wire \fsx|Decoder7~86_combout ;
wire \fsx|lineDataBuffer[198][0]~q ;
wire \fsx|lineDataBuffer[206][0]~feeder_combout ;
wire \fsx|Decoder7~110_combout ;
wire \fsx|Decoder7~111_combout ;
wire \fsx|lineDataBuffer[206][0]~q ;
wire \fsx|Mux13~0_combout ;
wire \fsx|Decoder7~89_combout ;
wire \fsx|lineDataBuffer[222][0]~q ;
wire \fsx|lineDataBuffer[214][0]~feeder_combout ;
wire \fsx|Decoder7~80_combout ;
wire \fsx|lineDataBuffer[214][0]~q ;
wire \fsx|Mux13~1_combout ;
wire \fsx|Mux13~9_combout ;
wire \fsx|Add4~7 ;
wire \fsx|Add4~8_combout ;
wire \fsx|lineDataBuffer[78][0]~feeder_combout ;
wire \fsx|Decoder7~115_combout ;
wire \fsx|lineDataBuffer[78][0]~q ;
wire \fsx|Decoder7~117_combout ;
wire \fsx|lineDataBuffer[110][0]~q ;
wire \fsx|lineDataBuffer[102][0]~feeder_combout ;
wire \fsx|Decoder7~107_combout ;
wire \fsx|Decoder7~102_combout ;
wire \fsx|lineDataBuffer[102][0]~q ;
wire \fsx|Decoder7~94_combout ;
wire \fsx|lineDataBuffer[70][0]~q ;
wire \fsx|Mux13~10_combout ;
wire \fsx|Mux13~11_combout ;
wire \fsx|lineDataBuffer[118][0]~feeder_combout ;
wire \fsx|Decoder7~101_combout ;
wire \fsx|lineDataBuffer[118][0]~q ;
wire \fsx|Decoder7~93_combout ;
wire \fsx|lineDataBuffer[86][0]~q ;
wire \fsx|Mux13~17_combout ;
wire \fsx|Decoder7~103_combout ;
wire \fsx|lineDataBuffer[126][0]~q ;
wire \fsx|Decoder7~95_combout ;
wire \fsx|lineDataBuffer[94][0]~q ;
wire \fsx|Mux13~18_combout ;
wire \fsx|Decoder7~109_combout ;
wire \fsx|lineDataBuffer[6][0]~q ;
wire \fsx|lineDataBuffer[38][0]~feeder_combout ;
wire \fsx|Decoder7~97_combout ;
wire \fsx|lineDataBuffer[38][0]~q ;
wire \fsx|Mux13~14_combout ;
wire \fsx|Decoder7~116_combout ;
wire \fsx|lineDataBuffer[46][0]~q ;
wire \fsx|lineDataBuffer[14][0]~feeder_combout ;
wire \fsx|Decoder7~108_combout ;
wire \fsx|lineDataBuffer[14][0]~q ;
wire \fsx|Mux13~15_combout ;
wire \fsx|Decoder7~99_combout ;
wire \fsx|lineDataBuffer[22][0]~q ;
wire \fsx|lineDataBuffer[54][0]~feeder_combout ;
wire \fsx|Decoder7~96_combout ;
wire \fsx|lineDataBuffer[54][0]~q ;
wire \fsx|Mux13~12_combout ;
wire \fsx|Decoder7~98_combout ;
wire \fsx|lineDataBuffer[62][0]~q ;
wire \fsx|lineDataBuffer[30][0]~feeder_combout ;
wire \fsx|Decoder7~100_combout ;
wire \fsx|lineDataBuffer[30][0]~q ;
wire \fsx|Mux13~13_combout ;
wire \fsx|Mux13~16_combout ;
wire \fsx|Mux13~19_combout ;
wire \fsx|Mux13~20_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a21 ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a18 ;
wire \fsx|lineDataBuffer~4_combout ;
wire \fsx|lineDataBuffer[206][1]~feeder_combout ;
wire \fsx|lineDataBuffer[206][1]~q ;
wire \fsx|lineDataBuffer[238][1]~q ;
wire \fsx|lineDataBuffer[198][1]~q ;
wire \fsx|lineDataBuffer[230][1]~feeder_combout ;
wire \fsx|lineDataBuffer[230][1]~q ;
wire \fsx|Mux12~0_combout ;
wire \fsx|Mux12~1_combout ;
wire \fsx|lineDataBuffer[214][1]~q ;
wire \fsx|lineDataBuffer[246][1]~feeder_combout ;
wire \fsx|lineDataBuffer[246][1]~q ;
wire \fsx|Mux12~7_combout ;
wire \fsx|lineDataBuffer[254][1]~q ;
wire \fsx|lineDataBuffer[222][1]~feeder_combout ;
wire \fsx|lineDataBuffer[222][1]~q ;
wire \fsx|Mux12~8_combout ;
wire \fsx|lineDataBuffer[142][1]~feeder_combout ;
wire \fsx|lineDataBuffer[142][1]~q ;
wire \fsx|lineDataBuffer[174][1]~q ;
wire \fsx|lineDataBuffer[134][1]~q ;
wire \fsx|lineDataBuffer[166][1]~feeder_combout ;
wire \fsx|lineDataBuffer[166][1]~q ;
wire \fsx|Mux12~4_combout ;
wire \fsx|Mux12~5_combout ;
wire \fsx|lineDataBuffer[150][1]~q ;
wire \fsx|lineDataBuffer[182][1]~feeder_combout ;
wire \fsx|lineDataBuffer[182][1]~q ;
wire \fsx|Mux12~2_combout ;
wire \fsx|lineDataBuffer[190][1]~q ;
wire \fsx|lineDataBuffer[158][1]~feeder_combout ;
wire \fsx|lineDataBuffer[158][1]~q ;
wire \fsx|Mux12~3_combout ;
wire \fsx|Mux12~6_combout ;
wire \fsx|Mux12~9_combout ;
wire \fsx|lineDataBuffer[78][1]~q ;
wire \fsx|lineDataBuffer[94][1]~feeder_combout ;
wire \fsx|lineDataBuffer[94][1]~q ;
wire \fsx|Mux12~17_combout ;
wire \fsx|lineDataBuffer[126][1]~q ;
wire \fsx|lineDataBuffer[110][1]~q ;
wire \fsx|Mux12~18_combout ;
wire \fsx|lineDataBuffer[102][1]~feeder_combout ;
wire \fsx|lineDataBuffer[102][1]~q ;
wire \fsx|lineDataBuffer[118][1]~q ;
wire \fsx|lineDataBuffer[70][1]~q ;
wire \fsx|lineDataBuffer[86][1]~feeder_combout ;
wire \fsx|lineDataBuffer[86][1]~q ;
wire \fsx|Mux12~10_combout ;
wire \fsx|Mux12~11_combout ;
wire \fsx|lineDataBuffer[14][1]~q ;
wire \fsx|lineDataBuffer[30][1]~feeder_combout ;
wire \fsx|lineDataBuffer[30][1]~q ;
wire \fsx|Mux12~12_combout ;
wire \fsx|lineDataBuffer[62][1]~q ;
wire \fsx|lineDataBuffer[46][1]~feeder_combout ;
wire \fsx|lineDataBuffer[46][1]~q ;
wire \fsx|Mux12~13_combout ;
wire \fsx|lineDataBuffer[38][1]~feeder_combout ;
wire \fsx|lineDataBuffer[38][1]~q ;
wire \fsx|lineDataBuffer[54][1]~q ;
wire \fsx|lineDataBuffer[6][1]~q ;
wire \fsx|lineDataBuffer[22][1]~feeder_combout ;
wire \fsx|lineDataBuffer[22][1]~q ;
wire \fsx|Mux12~14_combout ;
wire \fsx|Mux12~15_combout ;
wire \fsx|Mux12~16_combout ;
wire \fsx|Mux12~19_combout ;
wire \fsx|Mux12~20_combout ;
wire \fsx|lineBuffer~41_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \fsx|lineBuffer~42_combout ;
wire \fsx|lineBuffer[150][5]~feeder_combout ;
wire \fsx|Add4~9 ;
wire \fsx|Add4~11 ;
wire \fsx|Add4~13 ;
wire \fsx|Add4~15 ;
wire \fsx|Add4~17 ;
wire \fsx|Add4~18_combout ;
wire \fsx|Decoder15~0_combout ;
wire \fsx|Add4~19 ;
wire \fsx|Add4~21 ;
wire \fsx|Add4~22_combout ;
wire \fsx|Add4~12_combout ;
wire \fsx|Add4~16_combout ;
wire \fsx|Add4~14_combout ;
wire \fsx|Add4~10_combout ;
wire \fsx|LessThan16~0_combout ;
wire \fsx|Add4~20_combout ;
wire \fsx|Decoder15~1_combout ;
wire \fsx|ondoubletile~0_combout ;
wire \fsx|lineBuffer[208][5]~1061_combout ;
wire \fsx|always2~1_combout ;
wire \fsx|lineBuffer[208][5]~4_combout ;
wire \fsx|lineBuffer[144][5]~5_combout ;
wire \fsx|lineBuffer[150][5]~q ;
wire \fsx|lineBuffer[16][5]~11_combout ;
wire \fsx|lineBuffer[22][5]~q ;
wire \fsx|lineBuffer[134][5]~feeder_combout ;
wire \fsx|Decoder15~8_combout ;
wire \fsx|Decoder15~9_combout ;
wire \fsx|lineBuffer[128][5]~27_combout ;
wire \fsx|lineBuffer[134][5]~q ;
wire \fsx|lineBuffer[0][5]~29_combout ;
wire \fsx|lineBuffer[6][5]~q ;
wire \fsx|vga_r[0]~77_combout ;
wire \fsx|vga_r[0]~78_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a16 ;
wire \fsx|lineDataBuffer~6_combout ;
wire \fsx|lineDataBuffer[175][1]~feeder_combout ;
wire \fsx|lineDataBuffer[175][1]~q ;
wire \fsx|lineDataBuffer[143][1]~q ;
wire \fsx|Mux14~2_combout ;
wire \fsx|lineDataBuffer[207][1]~feeder_combout ;
wire \fsx|lineDataBuffer[207][1]~q ;
wire \fsx|lineDataBuffer[239][1]~q ;
wire \fsx|Mux14~3_combout ;
wire \fsx|lineDataBuffer[135][1]~q ;
wire \fsx|lineDataBuffer[167][1]~feeder_combout ;
wire \fsx|lineDataBuffer[167][1]~q ;
wire \fsx|Mux14~4_combout ;
wire \fsx|lineDataBuffer[231][1]~q ;
wire \fsx|lineDataBuffer[199][1]~feeder_combout ;
wire \fsx|lineDataBuffer[199][1]~q ;
wire \fsx|Mux14~5_combout ;
wire \fsx|Mux14~6_combout ;
wire \fsx|lineDataBuffer[223][1]~feeder_combout ;
wire \fsx|lineDataBuffer[223][1]~q ;
wire \fsx|lineDataBuffer[191][1]~feeder_combout ;
wire \fsx|lineDataBuffer[191][1]~q ;
wire \fsx|lineDataBuffer[159][1]~q ;
wire \fsx|Mux14~7_combout ;
wire \fsx|lineDataBuffer[255][1]~q ;
wire \fsx|Mux14~8_combout ;
wire \fsx|lineDataBuffer[183][1]~feeder_combout ;
wire \fsx|lineDataBuffer[183][1]~q ;
wire \fsx|lineDataBuffer[151][1]~q ;
wire \fsx|Mux14~0_combout ;
wire \fsx|lineDataBuffer[247][1]~q ;
wire \fsx|lineDataBuffer[215][1]~feeder_combout ;
wire \fsx|lineDataBuffer[215][1]~q ;
wire \fsx|Mux14~1_combout ;
wire \fsx|Mux14~9_combout ;
wire \fsx|lineDataBuffer[47][1]~feeder_combout ;
wire \fsx|lineDataBuffer[47][1]~q ;
wire \fsx|lineDataBuffer[63][1]~q ;
wire \fsx|lineDataBuffer[39][1]~q ;
wire \fsx|lineDataBuffer[55][1]~feeder_combout ;
wire \fsx|lineDataBuffer[55][1]~q ;
wire \fsx|Mux14~12_combout ;
wire \fsx|Mux14~13_combout ;
wire \fsx|lineDataBuffer[23][1]~feeder_combout ;
wire \fsx|lineDataBuffer[23][1]~q ;
wire \fsx|lineDataBuffer[31][1]~q ;
wire \fsx|lineDataBuffer[7][1]~q ;
wire \fsx|lineDataBuffer[15][1]~feeder_combout ;
wire \fsx|lineDataBuffer[15][1]~q ;
wire \fsx|Mux14~14_combout ;
wire \fsx|Mux14~15_combout ;
wire \fsx|Mux14~16_combout ;
wire \fsx|lineDataBuffer[127][1]~q ;
wire \fsx|lineDataBuffer[111][1]~q ;
wire \fsx|lineDataBuffer[119][1]~feeder_combout ;
wire \fsx|lineDataBuffer[119][1]~q ;
wire \fsx|lineDataBuffer[103][1]~q ;
wire \fsx|Mux14~17_combout ;
wire \fsx|Mux14~18_combout ;
wire \fsx|lineDataBuffer[87][1]~feeder_combout ;
wire \fsx|lineDataBuffer[87][1]~q ;
wire \fsx|lineDataBuffer[95][1]~q ;
wire \fsx|lineDataBuffer[71][1]~q ;
wire \fsx|lineDataBuffer[79][1]~feeder_combout ;
wire \fsx|lineDataBuffer[79][1]~q ;
wire \fsx|Mux14~10_combout ;
wire \fsx|Mux14~11_combout ;
wire \fsx|Mux14~19_combout ;
wire \fsx|Mux14~20_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a17 ;
wire \fsx|lineDataBuffer~7_combout ;
wire \fsx|lineDataBuffer[127][0]~feeder_combout ;
wire \fsx|lineDataBuffer[127][0]~q ;
wire \fsx|lineDataBuffer[119][0]~q ;
wire \fsx|lineDataBuffer[111][0]~feeder_combout ;
wire \fsx|lineDataBuffer[111][0]~q ;
wire \fsx|lineDataBuffer[103][0]~q ;
wire \fsx|Mux15~17_combout ;
wire \fsx|Mux15~18_combout ;
wire \fsx|lineDataBuffer[55][0]~feeder_combout ;
wire \fsx|lineDataBuffer[55][0]~q ;
wire \fsx|lineDataBuffer[63][0]~q ;
wire \fsx|lineDataBuffer[39][0]~q ;
wire \fsx|lineDataBuffer[47][0]~q ;
wire \fsx|Mux15~12_combout ;
wire \fsx|Mux15~13_combout ;
wire \fsx|lineDataBuffer[7][0]~q ;
wire \fsx|lineDataBuffer[15][0]~feeder_combout ;
wire \fsx|lineDataBuffer[15][0]~q ;
wire \fsx|Mux15~14_combout ;
wire \fsx|lineDataBuffer[31][0]~q ;
wire \fsx|lineDataBuffer[23][0]~feeder_combout ;
wire \fsx|lineDataBuffer[23][0]~q ;
wire \fsx|Mux15~15_combout ;
wire \fsx|Mux15~16_combout ;
wire \fsx|lineDataBuffer[87][0]~feeder_combout ;
wire \fsx|lineDataBuffer[87][0]~q ;
wire \fsx|lineDataBuffer[95][0]~q ;
wire \fsx|lineDataBuffer[71][0]~q ;
wire \fsx|lineDataBuffer[79][0]~feeder_combout ;
wire \fsx|lineDataBuffer[79][0]~q ;
wire \fsx|Mux15~10_combout ;
wire \fsx|Mux15~11_combout ;
wire \fsx|Mux15~19_combout ;
wire \fsx|lineDataBuffer[183][0]~feeder_combout ;
wire \fsx|lineDataBuffer[183][0]~q ;
wire \fsx|lineDataBuffer[151][0]~q ;
wire \fsx|Mux15~2_combout ;
wire \fsx|lineDataBuffer[247][0]~q ;
wire \fsx|lineDataBuffer[215][0]~feeder_combout ;
wire \fsx|lineDataBuffer[215][0]~q ;
wire \fsx|Mux15~3_combout ;
wire \fsx|lineDataBuffer[199][0]~feeder_combout ;
wire \fsx|lineDataBuffer[199][0]~q ;
wire \fsx|lineDataBuffer[231][0]~q ;
wire \fsx|lineDataBuffer[135][0]~q ;
wire \fsx|lineDataBuffer[167][0]~q ;
wire \fsx|Mux15~4_combout ;
wire \fsx|Mux15~5_combout ;
wire \fsx|Mux15~6_combout ;
wire \fsx|lineDataBuffer[143][0]~q ;
wire \fsx|lineDataBuffer[175][0]~feeder_combout ;
wire \fsx|lineDataBuffer[175][0]~q ;
wire \fsx|Mux15~0_combout ;
wire \fsx|lineDataBuffer[239][0]~q ;
wire \fsx|lineDataBuffer[207][0]~feeder_combout ;
wire \fsx|lineDataBuffer[207][0]~q ;
wire \fsx|Mux15~1_combout ;
wire \fsx|lineDataBuffer[223][0]~feeder_combout ;
wire \fsx|lineDataBuffer[223][0]~q ;
wire \fsx|lineDataBuffer[255][0]~q ;
wire \fsx|lineDataBuffer[159][0]~q ;
wire \fsx|lineDataBuffer[191][0]~feeder_combout ;
wire \fsx|lineDataBuffer[191][0]~q ;
wire \fsx|Mux15~7_combout ;
wire \fsx|Mux15~8_combout ;
wire \fsx|Mux15~9_combout ;
wire \fsx|Mux15~20_combout ;
wire \fsx|lineBuffer~43_combout ;
wire \fsx|lineBuffer~44_combout ;
wire \fsx|lineBuffer[7][5]~q ;
wire \fsx|lineBuffer[23][5]~feeder_combout ;
wire \fsx|lineBuffer[23][5]~q ;
wire \fsx|vga_r[0]~75_combout ;
wire \fsx|lineBuffer[151][5]~q ;
wire \fsx|lineBuffer[135][5]~feeder_combout ;
wire \fsx|lineBuffer[135][5]~q ;
wire \fsx|vga_r[0]~76_combout ;
wire \fsx|vga_r[0]~79_combout ;
wire \fsx|lineBuffer[64][5]~25_combout ;
wire \fsx|lineBuffer[70][5]~q ;
wire \fsx|lineBuffer[198][5]~feeder_combout ;
wire \fsx|lineBuffer[192][5]~31_combout ;
wire \fsx|lineBuffer[198][5]~q ;
wire \fsx|vga_r[0]~73_combout ;
wire \fsx|lineBuffer[208][5]~8_combout ;
wire \fsx|lineBuffer[214][5]~q ;
wire \fsx|lineBuffer[86][5]~feeder_combout ;
wire \fsx|lineBuffer[80][5]~15_combout ;
wire \fsx|lineBuffer[86][5]~q ;
wire \fsx|vga_r[0]~74_combout ;
wire \fsx|lineBuffer[215][5]~feeder_combout ;
wire \fsx|lineBuffer[215][5]~q ;
wire \fsx|lineBuffer[199][5]~q ;
wire \fsx|lineBuffer[71][5]~q ;
wire \fsx|lineBuffer[87][5]~feeder_combout ;
wire \fsx|lineBuffer[87][5]~q ;
wire \fsx|vga_r[0]~80_combout ;
wire \fsx|vga_r[0]~81_combout ;
wire \fsx|vga_r[0]~82_combout ;
wire \fsx|lineBuffer[167][5]~feeder_combout ;
wire \fsx|Decoder15~10_combout ;
wire \fsx|Decoder15~11_combout ;
wire \fsx|lineBuffer[160][5]~32_combout ;
wire \fsx|lineBuffer[167][5]~q ;
wire \fsx|lineBuffer[96][5]~28_combout ;
wire \fsx|lineBuffer[103][5]~q ;
wire \fsx|vga_r[0]~59_combout ;
wire \fsx|Decoder15~2_combout ;
wire \fsx|Decoder15~3_combout ;
wire \fsx|lineBuffer[176][5]~6_combout ;
wire \fsx|lineBuffer[183][5]~q ;
wire \fsx|lineBuffer[119][5]~feeder_combout ;
wire \fsx|lineBuffer[112][5]~7_combout ;
wire \fsx|lineBuffer[119][5]~q ;
wire \fsx|vga_r[0]~60_combout ;
wire \fsx|lineBuffer[224][5]~30_combout ;
wire \fsx|lineBuffer[230][5]~q ;
wire \fsx|lineBuffer[38][5]~feeder_combout ;
wire \fsx|lineBuffer[32][5]~26_combout ;
wire \fsx|lineBuffer[38][5]~q ;
wire \fsx|vga_r[0]~56_combout ;
wire \fsx|lineBuffer[48][5]~12_combout ;
wire \fsx|lineBuffer[54][5]~q ;
wire \fsx|lineBuffer[246][5]~feeder_combout ;
wire \fsx|lineBuffer[240][5]~13_combout ;
wire \fsx|LessThan16~1_combout ;
wire \fsx|lineBuffer[240][5]~14_combout ;
wire \fsx|lineBuffer[246][5]~q ;
wire \fsx|vga_r[0]~57_combout ;
wire \fsx|lineBuffer[247][5]~feeder_combout ;
wire \fsx|lineBuffer[247][5]~q ;
wire \fsx|lineBuffer[55][5]~q ;
wire \fsx|lineBuffer[39][5]~feeder_combout ;
wire \fsx|lineBuffer[39][5]~q ;
wire \fsx|lineBuffer[231][5]~q ;
wire \fsx|vga_r[0]~54_combout ;
wire \fsx|vga_r[0]~55_combout ;
wire \fsx|vga_r[0]~58_combout ;
wire \fsx|lineBuffer[118][5]~feeder_combout ;
wire \fsx|lineBuffer[118][5]~q ;
wire \fsx|lineBuffer[182][5]~q ;
wire \fsx|lineBuffer[102][5]~q ;
wire \fsx|lineBuffer[166][5]~feeder_combout ;
wire \fsx|lineBuffer[166][5]~q ;
wire \fsx|vga_r[0]~52_combout ;
wire \fsx|vga_r[0]~53_combout ;
wire \fsx|vga_r[0]~61_combout ;
wire \fsx|lineBuffer[238][5]~feeder_combout ;
wire \fsx|Decoder15~6_combout ;
wire \fsx|Decoder15~7_combout ;
wire \fsx|lineBuffer[232][5]~18_combout ;
wire \fsx|lineBuffer[238][5]~q ;
wire \fsx|lineBuffer[104][5]~17_combout ;
wire \fsx|lineBuffer[110][5]~q ;
wire \fsx|Decoder15~12_combout ;
wire \fsx|Decoder15~13_combout ;
wire \fsx|lineBuffer[220][5]~39_combout ;
wire \fsx|lineBuffer[222][5]~q ;
wire \fsx|lineBuffer[94][5]~feeder_combout ;
wire \fsx|lineBuffer[88][5]~33_combout ;
wire \fsx|lineBuffer[94][5]~q ;
wire \fsx|vga_r[0]~66_combout ;
wire \fsx|vga_r[0]~67_combout ;
wire \fsx|lineBuffer[24][5]~37_combout ;
wire \fsx|lineBuffer[30][5]~q ;
wire \fsx|lineBuffer[158][5]~feeder_combout ;
wire \fsx|lineBuffer[152][5]~35_combout ;
wire \fsx|lineBuffer[158][5]~q ;
wire \fsx|vga_r[0]~64_combout ;
wire \fsx|lineBuffer[168][5]~21_combout ;
wire \fsx|lineBuffer[174][5]~q ;
wire \fsx|lineBuffer[46][5]~feeder_combout ;
wire \fsx|lineBuffer[40][5]~22_combout ;
wire \fsx|lineBuffer[40][5]~23_combout ;
wire \fsx|lineBuffer[46][5]~q ;
wire \fsx|vga_r[0]~65_combout ;
wire \fsx|vga_r[0]~68_combout ;
wire \fsx|lineBuffer[47][5]~feeder_combout ;
wire \fsx|lineBuffer[47][5]~q ;
wire \fsx|lineBuffer[175][5]~q ;
wire \fsx|lineBuffer[159][5]~feeder_combout ;
wire \fsx|lineBuffer[159][5]~q ;
wire \fsx|lineBuffer[31][5]~q ;
wire \fsx|vga_r[0]~69_combout ;
wire \fsx|vga_r[0]~70_combout ;
wire \fsx|lineBuffer[239][5]~feeder_combout ;
wire \fsx|lineBuffer[239][5]~q ;
wire \fsx|lineBuffer[111][5]~q ;
wire \fsx|lineBuffer[95][5]~feeder_combout ;
wire \fsx|lineBuffer[95][5]~q ;
wire \fsx|lineBuffer[223][5]~q ;
wire \fsx|vga_r[0]~62_combout ;
wire \fsx|vga_r[0]~63_combout ;
wire \fsx|vga_r[0]~71_combout ;
wire \fsx|vga_r[0]~72_combout ;
wire \fsx|Decoder15~14_combout ;
wire \fsx|Decoder15~15_combout ;
wire \fsx|lineBuffer[248][5]~38_combout ;
wire \fsx|lineBuffer[254][5]~q ;
wire \fsx|lineBuffer[255][5]~feeder_combout ;
wire \fsx|lineBuffer[255][5]~q ;
wire \fsx|vga_r[0]~46_combout ;
wire \fsx|Decoder15~4_combout ;
wire \fsx|Decoder15~5_combout ;
wire \fsx|lineBuffer[8][5]~16_combout ;
wire \fsx|lineBuffer[15][5]~q ;
wire \fsx|lineBuffer[14][5]~feeder_combout ;
wire \fsx|lineBuffer[14][5]~q ;
wire \fsx|vga_r[0]~47_combout ;
wire \fsx|lineBuffer[56][5]~34_combout ;
wire \fsx|lineBuffer[62][5]~q ;
wire \fsx|lineBuffer[63][5]~feeder_combout ;
wire \fsx|lineBuffer[63][5]~q ;
wire \fsx|vga_r[0]~44_combout ;
wire \fsx|lineBuffer[72][5]~20_combout ;
wire \fsx|lineBuffer[79][5]~q ;
wire \fsx|lineBuffer[78][5]~feeder_combout ;
wire \fsx|lineBuffer[78][5]~q ;
wire \fsx|vga_r[0]~45_combout ;
wire \fsx|vga_r[0]~48_combout ;
wire \fsx|lineBuffer[142][5]~feeder_combout ;
wire \fsx|lineBuffer[136][5]~19_combout ;
wire \fsx|lineBuffer[142][5]~q ;
wire \fsx|lineBuffer[143][5]~q ;
wire \fsx|lineBuffer[127][5]~feeder_combout ;
wire \fsx|lineBuffer[120][5]~36_combout ;
wire \fsx|lineBuffer[127][5]~q ;
wire \fsx|lineBuffer[126][5]~q ;
wire \fsx|vga_r[0]~42_combout ;
wire \fsx|vga_r[0]~43_combout ;
wire \fsx|lineBuffer[184][5]~40_combout ;
wire \fsx|lineBuffer[190][5]~q ;
wire \fsx|lineBuffer[191][5]~feeder_combout ;
wire \fsx|lineBuffer[191][5]~q ;
wire \fsx|vga_r[0]~49_combout ;
wire \fsx|lineBuffer[200][5]~24_combout ;
wire \fsx|lineBuffer[207][5]~q ;
wire \fsx|lineBuffer[206][5]~feeder_combout ;
wire \fsx|lineBuffer[206][5]~q ;
wire \fsx|vga_r[0]~50_combout ;
wire \fsx|vga_r[0]~51_combout ;
wire \fsx|vga_r[0]~83_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a22 ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \fsx|lineDataBuffer~8_combout ;
wire \fsx|lineDataBuffer[164][1]~q ;
wire \fsx|lineDataBuffer[172][1]~feeder_combout ;
wire \fsx|lineDataBuffer[172][1]~q ;
wire \fsx|Mux8~2_combout ;
wire \fsx|lineDataBuffer[188][1]~q ;
wire \fsx|lineDataBuffer[180][1]~q ;
wire \fsx|Mux8~3_combout ;
wire \fsx|lineDataBuffer[140][1]~feeder_combout ;
wire \fsx|lineDataBuffer[140][1]~q ;
wire \fsx|lineDataBuffer[132][1]~q ;
wire \fsx|Mux8~4_combout ;
wire \fsx|lineDataBuffer[156][1]~q ;
wire \fsx|lineDataBuffer[148][1]~feeder_combout ;
wire \fsx|lineDataBuffer[148][1]~q ;
wire \fsx|Mux8~5_combout ;
wire \fsx|Mux8~6_combout ;
wire \fsx|lineDataBuffer[228][1]~q ;
wire \fsx|lineDataBuffer[236][1]~feeder_combout ;
wire \fsx|lineDataBuffer[236][1]~q ;
wire \fsx|Mux8~7_combout ;
wire \fsx|lineDataBuffer[252][1]~q ;
wire \fsx|lineDataBuffer[244][1]~feeder_combout ;
wire \fsx|lineDataBuffer[244][1]~q ;
wire \fsx|Mux8~8_combout ;
wire \fsx|lineDataBuffer[196][1]~q ;
wire \fsx|lineDataBuffer[204][1]~feeder_combout ;
wire \fsx|lineDataBuffer[204][1]~q ;
wire \fsx|Mux8~0_combout ;
wire \fsx|lineDataBuffer[220][1]~q ;
wire \fsx|lineDataBuffer[212][1]~feeder_combout ;
wire \fsx|lineDataBuffer[212][1]~q ;
wire \fsx|Mux8~1_combout ;
wire \fsx|Mux8~9_combout ;
wire \fsx|lineDataBuffer[124][1]~q ;
wire \fsx|lineDataBuffer[92][1]~q ;
wire \fsx|lineDataBuffer[116][1]~feeder_combout ;
wire \fsx|lineDataBuffer[116][1]~q ;
wire \fsx|lineDataBuffer[84][1]~q ;
wire \fsx|Mux8~17_combout ;
wire \fsx|Mux8~18_combout ;
wire \fsx|lineDataBuffer[100][1]~feeder_combout ;
wire \fsx|lineDataBuffer[100][1]~q ;
wire \fsx|lineDataBuffer[108][1]~q ;
wire \fsx|lineDataBuffer[76][1]~feeder_combout ;
wire \fsx|lineDataBuffer[76][1]~q ;
wire \fsx|lineDataBuffer[68][1]~q ;
wire \fsx|Mux8~10_combout ;
wire \fsx|Mux8~11_combout ;
wire \fsx|lineDataBuffer[4][1]~q ;
wire \fsx|lineDataBuffer[36][1]~feeder_combout ;
wire \fsx|lineDataBuffer[36][1]~q ;
wire \fsx|Mux8~14_combout ;
wire \fsx|lineDataBuffer[44][1]~q ;
wire \fsx|lineDataBuffer[12][1]~feeder_combout ;
wire \fsx|lineDataBuffer[12][1]~q ;
wire \fsx|Mux8~15_combout ;
wire \fsx|lineDataBuffer[52][1]~feeder_combout ;
wire \fsx|lineDataBuffer[52][1]~q ;
wire \fsx|lineDataBuffer[20][1]~q ;
wire \fsx|Mux8~12_combout ;
wire \fsx|lineDataBuffer[60][1]~q ;
wire \fsx|lineDataBuffer[28][1]~feeder_combout ;
wire \fsx|lineDataBuffer[28][1]~q ;
wire \fsx|Mux8~13_combout ;
wire \fsx|Mux8~16_combout ;
wire \fsx|Mux8~19_combout ;
wire \fsx|Mux8~20_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a23 ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \fsx|lineDataBuffer~9_combout ;
wire \fsx|lineDataBuffer[236][0]~feeder_combout ;
wire \fsx|lineDataBuffer[236][0]~q ;
wire \fsx|lineDataBuffer[252][0]~q ;
wire \fsx|lineDataBuffer[204][0]~q ;
wire \fsx|lineDataBuffer[220][0]~feeder_combout ;
wire \fsx|lineDataBuffer[220][0]~q ;
wire \fsx|Mux9~7_combout ;
wire \fsx|Mux9~8_combout ;
wire \fsx|lineDataBuffer[164][0]~feeder_combout ;
wire \fsx|lineDataBuffer[164][0]~q ;
wire \fsx|lineDataBuffer[180][0]~q ;
wire \fsx|lineDataBuffer[148][0]~feeder_combout ;
wire \fsx|lineDataBuffer[148][0]~q ;
wire \fsx|lineDataBuffer[132][0]~q ;
wire \fsx|Mux9~4_combout ;
wire \fsx|Mux9~5_combout ;
wire \fsx|lineDataBuffer[140][0]~q ;
wire \fsx|lineDataBuffer[156][0]~feeder_combout ;
wire \fsx|lineDataBuffer[156][0]~q ;
wire \fsx|Mux9~2_combout ;
wire \fsx|lineDataBuffer[188][0]~q ;
wire \fsx|lineDataBuffer[172][0]~feeder_combout ;
wire \fsx|lineDataBuffer[172][0]~q ;
wire \fsx|Mux9~3_combout ;
wire \fsx|Mux9~6_combout ;
wire \fsx|lineDataBuffer[196][0]~q ;
wire \fsx|lineDataBuffer[212][0]~feeder_combout ;
wire \fsx|lineDataBuffer[212][0]~q ;
wire \fsx|Mux9~0_combout ;
wire \fsx|lineDataBuffer[244][0]~q ;
wire \fsx|lineDataBuffer[228][0]~feeder_combout ;
wire \fsx|lineDataBuffer[228][0]~q ;
wire \fsx|Mux9~1_combout ;
wire \fsx|Mux9~9_combout ;
wire \fsx|lineDataBuffer[100][0]~q ;
wire \fsx|lineDataBuffer[116][0]~feeder_combout ;
wire \fsx|lineDataBuffer[116][0]~q ;
wire \fsx|Mux9~17_combout ;
wire \fsx|lineDataBuffer[108][0]~q ;
wire \fsx|lineDataBuffer[124][0]~feeder_combout ;
wire \fsx|lineDataBuffer[124][0]~q ;
wire \fsx|Mux9~18_combout ;
wire \fsx|lineDataBuffer[12][0]~feeder_combout ;
wire \fsx|lineDataBuffer[12][0]~q ;
wire \fsx|lineDataBuffer[4][0]~q ;
wire \fsx|Mux9~14_combout ;
wire \fsx|lineDataBuffer[28][0]~q ;
wire \fsx|lineDataBuffer[20][0]~feeder_combout ;
wire \fsx|lineDataBuffer[20][0]~q ;
wire \fsx|Mux9~15_combout ;
wire \fsx|lineDataBuffer[36][0]~q ;
wire \fsx|lineDataBuffer[52][0]~feeder_combout ;
wire \fsx|lineDataBuffer[52][0]~q ;
wire \fsx|Mux9~12_combout ;
wire \fsx|lineDataBuffer[60][0]~q ;
wire \fsx|lineDataBuffer[44][0]~feeder_combout ;
wire \fsx|lineDataBuffer[44][0]~q ;
wire \fsx|Mux9~13_combout ;
wire \fsx|Mux9~16_combout ;
wire \fsx|lineDataBuffer[84][0]~feeder_combout ;
wire \fsx|lineDataBuffer[84][0]~q ;
wire \fsx|lineDataBuffer[92][0]~q ;
wire \fsx|lineDataBuffer[76][0]~feeder_combout ;
wire \fsx|lineDataBuffer[76][0]~q ;
wire \fsx|lineDataBuffer[68][0]~q ;
wire \fsx|Mux9~10_combout ;
wire \fsx|Mux9~11_combout ;
wire \fsx|Mux9~19_combout ;
wire \fsx|Mux9~20_combout ;
wire \fsx|lineBuffer~45_combout ;
wire \fsx|lineBuffer~46_combout ;
wire \fsx|lineBuffer[12][5]~q ;
wire \fsx|lineBuffer[76][5]~feeder_combout ;
wire \fsx|lineBuffer[76][5]~q ;
wire \fsx|vga_r[0]~119_combout ;
wire \fsx|lineDataBuffer~11_combout ;
wire \fsx|lineDataBuffer[205][0]~feeder_combout ;
wire \fsx|lineDataBuffer[205][0]~q ;
wire \fsx|lineDataBuffer[237][0]~q ;
wire \fsx|lineDataBuffer[197][0]~q ;
wire \fsx|lineDataBuffer[229][0]~feeder_combout ;
wire \fsx|lineDataBuffer[229][0]~q ;
wire \fsx|Mux11~0_combout ;
wire \fsx|Mux11~1_combout ;
wire \fsx|lineDataBuffer[213][0]~q ;
wire \fsx|lineDataBuffer[245][0]~feeder_combout ;
wire \fsx|lineDataBuffer[245][0]~q ;
wire \fsx|Mux11~7_combout ;
wire \fsx|lineDataBuffer[253][0]~q ;
wire \fsx|lineDataBuffer[221][0]~feeder_combout ;
wire \fsx|lineDataBuffer[221][0]~q ;
wire \fsx|Mux11~8_combout ;
wire \fsx|lineDataBuffer[149][0]~q ;
wire \fsx|lineDataBuffer[181][0]~feeder_combout ;
wire \fsx|lineDataBuffer[181][0]~q ;
wire \fsx|Mux11~2_combout ;
wire \fsx|lineDataBuffer[189][0]~q ;
wire \fsx|lineDataBuffer[157][0]~feeder_combout ;
wire \fsx|lineDataBuffer[157][0]~q ;
wire \fsx|Mux11~3_combout ;
wire \fsx|lineDataBuffer[141][0]~feeder_combout ;
wire \fsx|lineDataBuffer[141][0]~q ;
wire \fsx|lineDataBuffer[173][0]~q ;
wire \fsx|lineDataBuffer[133][0]~q ;
wire \fsx|lineDataBuffer[165][0]~feeder_combout ;
wire \fsx|lineDataBuffer[165][0]~q ;
wire \fsx|Mux11~4_combout ;
wire \fsx|Mux11~5_combout ;
wire \fsx|Mux11~6_combout ;
wire \fsx|Mux11~9_combout ;
wire \fsx|lineDataBuffer[45][0]~feeder_combout ;
wire \fsx|lineDataBuffer[45][0]~q ;
wire \fsx|lineDataBuffer[61][0]~q ;
wire \fsx|lineDataBuffer[13][0]~q ;
wire \fsx|lineDataBuffer[29][0]~feeder_combout ;
wire \fsx|lineDataBuffer[29][0]~q ;
wire \fsx|Mux11~12_combout ;
wire \fsx|Mux11~13_combout ;
wire \fsx|lineDataBuffer[5][0]~q ;
wire \fsx|lineDataBuffer[21][0]~feeder_combout ;
wire \fsx|lineDataBuffer[21][0]~q ;
wire \fsx|Mux11~14_combout ;
wire \fsx|lineDataBuffer[53][0]~q ;
wire \fsx|lineDataBuffer[37][0]~feeder_combout ;
wire \fsx|lineDataBuffer[37][0]~q ;
wire \fsx|Mux11~15_combout ;
wire \fsx|Mux11~16_combout ;
wire \fsx|lineDataBuffer[69][0]~q ;
wire \fsx|lineDataBuffer[85][0]~feeder_combout ;
wire \fsx|lineDataBuffer[85][0]~q ;
wire \fsx|Mux11~10_combout ;
wire \fsx|lineDataBuffer[101][0]~feeder_combout ;
wire \fsx|lineDataBuffer[101][0]~q ;
wire \fsx|lineDataBuffer[117][0]~q ;
wire \fsx|Mux11~11_combout ;
wire \fsx|lineDataBuffer[77][0]~q ;
wire \fsx|lineDataBuffer[93][0]~feeder_combout ;
wire \fsx|lineDataBuffer[93][0]~q ;
wire \fsx|Mux11~17_combout ;
wire \fsx|lineDataBuffer[109][0]~q ;
wire \fsx|lineDataBuffer[125][0]~q ;
wire \fsx|Mux11~18_combout ;
wire \fsx|Mux11~19_combout ;
wire \fsx|Mux11~20_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a20 ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \fsx|lineDataBuffer~10_combout ;
wire \fsx|lineDataBuffer[237][1]~feeder_combout ;
wire \fsx|lineDataBuffer[237][1]~q ;
wire \fsx|lineDataBuffer[253][1]~q ;
wire \fsx|lineDataBuffer[221][1]~feeder_combout ;
wire \fsx|lineDataBuffer[221][1]~q ;
wire \fsx|lineDataBuffer[205][1]~q ;
wire \fsx|Mux10~7_combout ;
wire \fsx|Mux10~8_combout ;
wire \fsx|lineDataBuffer[229][1]~feeder_combout ;
wire \fsx|lineDataBuffer[229][1]~q ;
wire \fsx|lineDataBuffer[245][1]~q ;
wire \fsx|lineDataBuffer[197][1]~q ;
wire \fsx|lineDataBuffer[213][1]~feeder_combout ;
wire \fsx|lineDataBuffer[213][1]~q ;
wire \fsx|Mux10~0_combout ;
wire \fsx|Mux10~1_combout ;
wire \fsx|lineDataBuffer[165][1]~feeder_combout ;
wire \fsx|lineDataBuffer[165][1]~q ;
wire \fsx|lineDataBuffer[181][1]~q ;
wire \fsx|lineDataBuffer[149][1]~feeder_combout ;
wire \fsx|lineDataBuffer[149][1]~q ;
wire \fsx|lineDataBuffer[133][1]~q ;
wire \fsx|Mux10~4_combout ;
wire \fsx|Mux10~5_combout ;
wire \fsx|lineDataBuffer[173][1]~feeder_combout ;
wire \fsx|lineDataBuffer[173][1]~q ;
wire \fsx|lineDataBuffer[189][1]~q ;
wire \fsx|lineDataBuffer[157][1]~feeder_combout ;
wire \fsx|lineDataBuffer[157][1]~q ;
wire \fsx|lineDataBuffer[141][1]~q ;
wire \fsx|Mux10~2_combout ;
wire \fsx|Mux10~3_combout ;
wire \fsx|Mux10~6_combout ;
wire \fsx|Mux10~9_combout ;
wire \fsx|lineDataBuffer[85][1]~feeder_combout ;
wire \fsx|lineDataBuffer[85][1]~q ;
wire \fsx|lineDataBuffer[93][1]~q ;
wire \fsx|lineDataBuffer[69][1]~q ;
wire \fsx|lineDataBuffer[77][1]~feeder_combout ;
wire \fsx|lineDataBuffer[77][1]~q ;
wire \fsx|Mux10~10_combout ;
wire \fsx|Mux10~11_combout ;
wire \fsx|lineDataBuffer[125][1]~feeder_combout ;
wire \fsx|lineDataBuffer[125][1]~q ;
wire \fsx|lineDataBuffer[117][1]~q ;
wire \fsx|lineDataBuffer[101][1]~q ;
wire \fsx|lineDataBuffer[109][1]~feeder_combout ;
wire \fsx|lineDataBuffer[109][1]~q ;
wire \fsx|Mux10~17_combout ;
wire \fsx|Mux10~18_combout ;
wire \fsx|lineDataBuffer[53][1]~feeder_combout ;
wire \fsx|lineDataBuffer[53][1]~q ;
wire \fsx|lineDataBuffer[61][1]~q ;
wire \fsx|lineDataBuffer[37][1]~q ;
wire \fsx|lineDataBuffer[45][1]~feeder_combout ;
wire \fsx|lineDataBuffer[45][1]~q ;
wire \fsx|Mux10~12_combout ;
wire \fsx|Mux10~13_combout ;
wire \fsx|lineDataBuffer[13][1]~feeder_combout ;
wire \fsx|lineDataBuffer[13][1]~q ;
wire \fsx|lineDataBuffer[5][1]~q ;
wire \fsx|Mux10~14_combout ;
wire \fsx|lineDataBuffer[29][1]~q ;
wire \fsx|lineDataBuffer[21][1]~feeder_combout ;
wire \fsx|lineDataBuffer[21][1]~q ;
wire \fsx|Mux10~15_combout ;
wire \fsx|Mux10~16_combout ;
wire \fsx|Mux10~19_combout ;
wire \fsx|Mux10~20_combout ;
wire \fsx|lineBuffer~47_combout ;
wire \fsx|lineBuffer~48_combout ;
wire \fsx|lineBuffer[77][5]~q ;
wire \fsx|lineBuffer[13][5]~feeder_combout ;
wire \fsx|lineBuffer[13][5]~q ;
wire \fsx|vga_r[0]~120_combout ;
wire \fsx|lineBuffer[20][5]~q ;
wire \fsx|lineBuffer[21][5]~feeder_combout ;
wire \fsx|lineBuffer[21][5]~q ;
wire \fsx|vga_r[0]~117_combout ;
wire \fsx|lineBuffer[85][5]~q ;
wire \fsx|lineBuffer[84][5]~feeder_combout ;
wire \fsx|lineBuffer[84][5]~q ;
wire \fsx|vga_r[0]~118_combout ;
wire \fsx|vga_r[0]~121_combout ;
wire \fsx|lineBuffer[213][5]~q ;
wire \fsx|lineBuffer[212][5]~q ;
wire \fsx|lineBuffer[149][5]~q ;
wire \fsx|lineBuffer[148][5]~feeder_combout ;
wire \fsx|lineBuffer[148][5]~q ;
wire \fsx|vga_r[0]~122_combout ;
wire \fsx|vga_r[0]~123_combout ;
wire \fsx|lineBuffer[140][5]~q ;
wire \fsx|lineBuffer[204][5]~feeder_combout ;
wire \fsx|lineBuffer[204][5]~q ;
wire \fsx|vga_r[0]~115_combout ;
wire \fsx|lineBuffer[205][5]~q ;
wire \fsx|lineBuffer[141][5]~feeder_combout ;
wire \fsx|lineBuffer[141][5]~q ;
wire \fsx|vga_r[0]~116_combout ;
wire \fsx|vga_r[0]~124_combout ;
wire \fsx|lineBuffer[29][5]~q ;
wire \fsx|lineBuffer[157][5]~feeder_combout ;
wire \fsx|lineBuffer[157][5]~q ;
wire \fsx|vga_r[0]~111_combout ;
wire \fsx|lineBuffer[165][5]~q ;
wire \fsx|lineBuffer[37][5]~feeder_combout ;
wire \fsx|lineBuffer[37][5]~q ;
wire \fsx|vga_r[0]~112_combout ;
wire \fsx|lineBuffer[221][5]~q ;
wire \fsx|lineBuffer[93][5]~feeder_combout ;
wire \fsx|lineBuffer[93][5]~q ;
wire \fsx|vga_r[0]~104_combout ;
wire \fsx|lineBuffer[229][5]~feeder_combout ;
wire \fsx|lineBuffer[229][5]~q ;
wire \fsx|lineBuffer[101][5]~q ;
wire \fsx|vga_r[0]~105_combout ;
wire \fsx|lineBuffer[28][5]~q ;
wire \fsx|lineBuffer[156][5]~feeder_combout ;
wire \fsx|lineBuffer[156][5]~q ;
wire \fsx|vga_r[0]~106_combout ;
wire \fsx|lineBuffer[36][5]~feeder_combout ;
wire \fsx|lineBuffer[36][5]~q ;
wire \fsx|lineBuffer[164][5]~q ;
wire \fsx|vga_r[0]~107_combout ;
wire \fsx|lineBuffer[228][5]~feeder_combout ;
wire \fsx|lineBuffer[228][5]~q ;
wire \fsx|lineBuffer[220][5]~q ;
wire \fsx|lineBuffer[92][5]~feeder_combout ;
wire \fsx|lineBuffer[92][5]~q ;
wire \fsx|vga_r[0]~108_combout ;
wire \fsx|lineBuffer[100][5]~q ;
wire \fsx|vga_r[0]~109_combout ;
wire \fsx|vga_r[0]~110_combout ;
wire \fsx|vga_r[0]~113_combout ;
wire \fsx|lineBuffer[180][5]~feeder_combout ;
wire \fsx|lineBuffer[180][5]~q ;
wire \fsx|lineBuffer[116][5]~q ;
wire \fsx|vga_r[0]~101_combout ;
wire \fsx|lineBuffer[181][5]~q ;
wire \fsx|lineBuffer[117][5]~feeder_combout ;
wire \fsx|lineBuffer[117][5]~q ;
wire \fsx|vga_r[0]~102_combout ;
wire \fsx|lineBuffer[245][5]~feeder_combout ;
wire \fsx|lineBuffer[245][5]~q ;
wire \fsx|lineBuffer[53][5]~q ;
wire \fsx|lineBuffer[244][5]~q ;
wire \fsx|lineBuffer[52][5]~feeder_combout ;
wire \fsx|lineBuffer[52][5]~q ;
wire \fsx|vga_r[0]~94_combout ;
wire \fsx|vga_r[0]~95_combout ;
wire \fsx|lineBuffer[172][5]~feeder_combout ;
wire \fsx|lineBuffer[172][5]~q ;
wire \fsx|lineBuffer[108][5]~q ;
wire \fsx|lineBuffer[109][5]~feeder_combout ;
wire \fsx|lineBuffer[109][5]~q ;
wire \fsx|vga_r[0]~96_combout ;
wire \fsx|lineBuffer[173][5]~q ;
wire \fsx|vga_r[0]~97_combout ;
wire \fsx|lineBuffer[236][5]~q ;
wire \fsx|lineBuffer[237][5]~feeder_combout ;
wire \fsx|lineBuffer[237][5]~q ;
wire \fsx|vga_r[0]~98_combout ;
wire \fsx|lineBuffer[44][5]~feeder_combout ;
wire \fsx|lineBuffer[44][5]~q ;
wire \fsx|lineBuffer[45][5]~q ;
wire \fsx|vga_r[0]~99_combout ;
wire \fsx|vga_r[0]~100_combout ;
wire \fsx|vga_r[0]~103_combout ;
wire \fsx|vga_r[0]~114_combout ;
wire \fsx|lineBuffer[60][5]~q ;
wire \fsx|lineBuffer[68][5]~feeder_combout ;
wire \fsx|lineBuffer[68][5]~q ;
wire \fsx|vga_r[0]~84_combout ;
wire \fsx|lineBuffer[188][5]~feeder_combout ;
wire \fsx|lineBuffer[188][5]~q ;
wire \fsx|lineBuffer[196][5]~q ;
wire \fsx|vga_r[0]~85_combout ;
wire \fsx|lineBuffer[61][5]~q ;
wire \fsx|lineBuffer[189][5]~feeder_combout ;
wire \fsx|lineBuffer[189][5]~q ;
wire \fsx|vga_r[0]~91_combout ;
wire \fsx|lineBuffer[197][5]~q ;
wire \fsx|lineBuffer[69][5]~feeder_combout ;
wire \fsx|lineBuffer[69][5]~q ;
wire \fsx|vga_r[0]~92_combout ;
wire \fsx|lineBuffer[253][5]~q ;
wire \fsx|lineBuffer[125][5]~feeder_combout ;
wire \fsx|lineBuffer[125][5]~q ;
wire \fsx|vga_r[0]~86_combout ;
wire \fsx|lineBuffer[133][5]~q ;
wire \fsx|lineBuffer[5][5]~feeder_combout ;
wire \fsx|lineBuffer[5][5]~q ;
wire \fsx|vga_r[0]~87_combout ;
wire \fsx|lineBuffer[252][5]~q ;
wire \fsx|lineBuffer[4][5]~feeder_combout ;
wire \fsx|lineBuffer[4][5]~q ;
wire \fsx|vga_r[0]~88_combout ;
wire \fsx|lineBuffer[132][5]~q ;
wire \fsx|lineBuffer[124][5]~feeder_combout ;
wire \fsx|lineBuffer[124][5]~q ;
wire \fsx|vga_r[0]~89_combout ;
wire \fsx|vga_r[0]~90_combout ;
wire \fsx|vga_r[0]~93_combout ;
wire \fsx|vga_r[0]~125_combout ;
wire \fsx|vga_r[0]~126_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a30 ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \fsx|lineDataBuffer~0_combout ;
wire \fsx|lineDataBuffer[200][1]~feeder_combout ;
wire \fsx|lineDataBuffer[200][1]~q ;
wire \fsx|lineDataBuffer[136][1]~q ;
wire \fsx|lineDataBuffer[168][1]~q ;
wire \fsx|lineDataBuffer[232][1]~feeder_combout ;
wire \fsx|lineDataBuffer[232][1]~q ;
wire \fsx|Mux0~2_combout ;
wire \fsx|Mux0~3_combout ;
wire \fsx|lineDataBuffer[192][1]~feeder_combout ;
wire \fsx|lineDataBuffer[192][1]~q ;
wire \fsx|lineDataBuffer[224][1]~q ;
wire \fsx|lineDataBuffer[160][1]~feeder_combout ;
wire \fsx|lineDataBuffer[160][1]~q ;
wire \fsx|lineDataBuffer[128][1]~q ;
wire \fsx|Mux0~4_combout ;
wire \fsx|Mux0~5_combout ;
wire \fsx|Mux0~6_combout ;
wire \fsx|lineDataBuffer[208][1]~feeder_combout ;
wire \fsx|lineDataBuffer[208][1]~q ;
wire \fsx|lineDataBuffer[240][1]~q ;
wire \fsx|lineDataBuffer[144][1]~q ;
wire \fsx|lineDataBuffer[176][1]~feeder_combout ;
wire \fsx|lineDataBuffer[176][1]~q ;
wire \fsx|Mux0~0_combout ;
wire \fsx|Mux0~1_combout ;
wire \fsx|lineDataBuffer[216][1]~feeder_combout ;
wire \fsx|lineDataBuffer[216][1]~q ;
wire \fsx|lineDataBuffer[248][1]~q ;
wire \fsx|lineDataBuffer[152][1]~q ;
wire \fsx|lineDataBuffer[184][1]~feeder_combout ;
wire \fsx|lineDataBuffer[184][1]~q ;
wire \fsx|Mux0~7_combout ;
wire \fsx|Mux0~8_combout ;
wire \fsx|Mux0~9_combout ;
wire \fsx|lineDataBuffer[40][1]~feeder_combout ;
wire \fsx|lineDataBuffer[40][1]~q ;
wire \fsx|lineDataBuffer[32][1]~q ;
wire \fsx|lineDataBuffer[48][1]~feeder_combout ;
wire \fsx|lineDataBuffer[48][1]~q ;
wire \fsx|Mux0~12_combout ;
wire \fsx|lineDataBuffer[56][1]~q ;
wire \fsx|Mux0~13_combout ;
wire \fsx|lineDataBuffer[8][1]~feeder_combout ;
wire \fsx|lineDataBuffer[8][1]~q ;
wire \fsx|lineDataBuffer[0][1]~q ;
wire \fsx|Mux0~14_combout ;
wire \fsx|lineDataBuffer[24][1]~q ;
wire \fsx|lineDataBuffer[16][1]~feeder_combout ;
wire \fsx|lineDataBuffer[16][1]~q ;
wire \fsx|Mux0~15_combout ;
wire \fsx|Mux0~16_combout ;
wire \fsx|lineDataBuffer[64][1]~q ;
wire \fsx|lineDataBuffer[72][1]~feeder_combout ;
wire \fsx|lineDataBuffer[72][1]~q ;
wire \fsx|Mux0~10_combout ;
wire \fsx|lineDataBuffer[88][1]~q ;
wire \fsx|lineDataBuffer[80][1]~feeder_combout ;
wire \fsx|lineDataBuffer[80][1]~q ;
wire \fsx|Mux0~11_combout ;
wire \fsx|lineDataBuffer[120][1]~q ;
wire \fsx|lineDataBuffer[104][1]~q ;
wire \fsx|lineDataBuffer[112][1]~feeder_combout ;
wire \fsx|lineDataBuffer[112][1]~q ;
wire \fsx|lineDataBuffer[96][1]~q ;
wire \fsx|Mux0~17_combout ;
wire \fsx|Mux0~18_combout ;
wire \fsx|Mux0~19_combout ;
wire \fsx|Mux0~20_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a31 ;
wire \fsx|lineDataBuffer~1_combout ;
wire \fsx|lineDataBuffer[160][0]~feeder_combout ;
wire \fsx|lineDataBuffer[160][0]~q ;
wire \fsx|lineDataBuffer[128][0]~q ;
wire \fsx|Mux1~4_combout ;
wire \fsx|lineDataBuffer[224][0]~q ;
wire \fsx|lineDataBuffer[192][0]~feeder_combout ;
wire \fsx|lineDataBuffer[192][0]~q ;
wire \fsx|Mux1~5_combout ;
wire \fsx|lineDataBuffer[144][0]~q ;
wire \fsx|lineDataBuffer[176][0]~feeder_combout ;
wire \fsx|lineDataBuffer[176][0]~q ;
wire \fsx|Mux1~2_combout ;
wire \fsx|lineDataBuffer[240][0]~q ;
wire \fsx|lineDataBuffer[208][0]~feeder_combout ;
wire \fsx|lineDataBuffer[208][0]~q ;
wire \fsx|Mux1~3_combout ;
wire \fsx|Mux1~6_combout ;
wire \fsx|lineDataBuffer[136][0]~q ;
wire \fsx|lineDataBuffer[168][0]~feeder_combout ;
wire \fsx|lineDataBuffer[168][0]~q ;
wire \fsx|Mux1~0_combout ;
wire \fsx|lineDataBuffer[200][0]~feeder_combout ;
wire \fsx|lineDataBuffer[200][0]~q ;
wire \fsx|lineDataBuffer[232][0]~q ;
wire \fsx|Mux1~1_combout ;
wire \fsx|lineDataBuffer[152][0]~q ;
wire \fsx|lineDataBuffer[184][0]~feeder_combout ;
wire \fsx|lineDataBuffer[184][0]~q ;
wire \fsx|Mux1~7_combout ;
wire \fsx|lineDataBuffer[216][0]~feeder_combout ;
wire \fsx|lineDataBuffer[216][0]~q ;
wire \fsx|lineDataBuffer[248][0]~q ;
wire \fsx|Mux1~8_combout ;
wire \fsx|Mux1~9_combout ;
wire \fsx|lineDataBuffer[64][0]~q ;
wire \fsx|lineDataBuffer[80][0]~feeder_combout ;
wire \fsx|lineDataBuffer[80][0]~q ;
wire \fsx|Mux1~10_combout ;
wire \fsx|lineDataBuffer[88][0]~q ;
wire \fsx|lineDataBuffer[72][0]~feeder_combout ;
wire \fsx|lineDataBuffer[72][0]~q ;
wire \fsx|Mux1~11_combout ;
wire \fsx|lineDataBuffer[32][0]~q ;
wire \fsx|lineDataBuffer[40][0]~feeder_combout ;
wire \fsx|lineDataBuffer[40][0]~q ;
wire \fsx|Mux1~12_combout ;
wire \fsx|lineDataBuffer[56][0]~q ;
wire \fsx|lineDataBuffer[48][0]~feeder_combout ;
wire \fsx|lineDataBuffer[48][0]~q ;
wire \fsx|Mux1~13_combout ;
wire \fsx|lineDataBuffer[16][0]~feeder_combout ;
wire \fsx|lineDataBuffer[16][0]~q ;
wire \fsx|lineDataBuffer[0][0]~q ;
wire \fsx|Mux1~14_combout ;
wire \fsx|lineDataBuffer[24][0]~q ;
wire \fsx|lineDataBuffer[8][0]~feeder_combout ;
wire \fsx|lineDataBuffer[8][0]~q ;
wire \fsx|Mux1~15_combout ;
wire \fsx|Mux1~16_combout ;
wire \fsx|lineDataBuffer[104][0]~q ;
wire \fsx|lineDataBuffer[96][0]~q ;
wire \fsx|Mux1~17_combout ;
wire \fsx|lineDataBuffer[112][0]~q ;
wire \fsx|lineDataBuffer[120][0]~feeder_combout ;
wire \fsx|lineDataBuffer[120][0]~q ;
wire \fsx|Mux1~18_combout ;
wire \fsx|Mux1~19_combout ;
wire \fsx|Mux1~20_combout ;
wire \fsx|lineBuffer~2_combout ;
wire \fsx|lineBuffer~3_combout ;
wire \fsx|lineBuffer[88][5]~feeder_combout ;
wire \fsx|lineBuffer[88][5]~q ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a28 ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \fsx|lineDataBuffer~2_combout ;
wire \fsx|lineDataBuffer[193][1]~feeder_combout ;
wire \fsx|lineDataBuffer[193][1]~q ;
wire \fsx|lineDataBuffer[225][1]~q ;
wire \fsx|lineDataBuffer[161][1]~feeder_combout ;
wire \fsx|lineDataBuffer[161][1]~q ;
wire \fsx|lineDataBuffer[129][1]~q ;
wire \fsx|Mux2~4_combout ;
wire \fsx|Mux2~5_combout ;
wire \fsx|lineDataBuffer[201][1]~feeder_combout ;
wire \fsx|lineDataBuffer[201][1]~q ;
wire \fsx|lineDataBuffer[137][1]~q ;
wire \fsx|lineDataBuffer[169][1]~q ;
wire \fsx|lineDataBuffer[233][1]~feeder_combout ;
wire \fsx|lineDataBuffer[233][1]~q ;
wire \fsx|Mux2~2_combout ;
wire \fsx|Mux2~3_combout ;
wire \fsx|Mux2~6_combout ;
wire \fsx|lineDataBuffer[145][1]~q ;
wire \fsx|lineDataBuffer[177][1]~feeder_combout ;
wire \fsx|lineDataBuffer[177][1]~q ;
wire \fsx|Mux2~0_combout ;
wire \fsx|lineDataBuffer[241][1]~q ;
wire \fsx|lineDataBuffer[209][1]~feeder_combout ;
wire \fsx|lineDataBuffer[209][1]~q ;
wire \fsx|Mux2~1_combout ;
wire \fsx|lineDataBuffer[153][1]~q ;
wire \fsx|lineDataBuffer[185][1]~feeder_combout ;
wire \fsx|lineDataBuffer[185][1]~q ;
wire \fsx|Mux2~7_combout ;
wire \fsx|lineDataBuffer[249][1]~q ;
wire \fsx|lineDataBuffer[217][1]~feeder_combout ;
wire \fsx|lineDataBuffer[217][1]~q ;
wire \fsx|Mux2~8_combout ;
wire \fsx|Mux2~9_combout ;
wire \fsx|lineDataBuffer[121][1]~q ;
wire \fsx|lineDataBuffer[105][1]~q ;
wire \fsx|lineDataBuffer[113][1]~feeder_combout ;
wire \fsx|lineDataBuffer[113][1]~q ;
wire \fsx|lineDataBuffer[97][1]~q ;
wire \fsx|Mux2~17_combout ;
wire \fsx|Mux2~18_combout ;
wire \fsx|lineDataBuffer[81][1]~feeder_combout ;
wire \fsx|lineDataBuffer[81][1]~q ;
wire \fsx|lineDataBuffer[89][1]~q ;
wire \fsx|lineDataBuffer[65][1]~q ;
wire \fsx|lineDataBuffer[73][1]~feeder_combout ;
wire \fsx|lineDataBuffer[73][1]~q ;
wire \fsx|Mux2~10_combout ;
wire \fsx|Mux2~11_combout ;
wire \fsx|lineDataBuffer[41][1]~feeder_combout ;
wire \fsx|lineDataBuffer[41][1]~q ;
wire \fsx|lineDataBuffer[57][1]~q ;
wire \fsx|lineDataBuffer[33][1]~q ;
wire \fsx|lineDataBuffer[49][1]~feeder_combout ;
wire \fsx|lineDataBuffer[49][1]~q ;
wire \fsx|Mux2~12_combout ;
wire \fsx|Mux2~13_combout ;
wire \fsx|lineDataBuffer[17][1]~feeder_combout ;
wire \fsx|lineDataBuffer[17][1]~q ;
wire \fsx|lineDataBuffer[25][1]~q ;
wire \fsx|lineDataBuffer[9][1]~feeder_combout ;
wire \fsx|lineDataBuffer[9][1]~q ;
wire \fsx|lineDataBuffer[1][1]~q ;
wire \fsx|Mux2~14_combout ;
wire \fsx|Mux2~15_combout ;
wire \fsx|Mux2~16_combout ;
wire \fsx|Mux2~19_combout ;
wire \fsx|Mux2~20_combout ;
wire \fsx|lineDataBuffer~3_combout ;
wire \fsx|lineDataBuffer[9][0]~feeder_combout ;
wire \fsx|lineDataBuffer[9][0]~q ;
wire \fsx|lineDataBuffer[25][0]~q ;
wire \fsx|lineDataBuffer[1][0]~q ;
wire \fsx|lineDataBuffer[17][0]~feeder_combout ;
wire \fsx|lineDataBuffer[17][0]~q ;
wire \fsx|Mux3~14_combout ;
wire \fsx|Mux3~15_combout ;
wire \fsx|lineDataBuffer[49][0]~feeder_combout ;
wire \fsx|lineDataBuffer[49][0]~q ;
wire \fsx|lineDataBuffer[57][0]~q ;
wire \fsx|lineDataBuffer[33][0]~q ;
wire \fsx|lineDataBuffer[41][0]~feeder_combout ;
wire \fsx|lineDataBuffer[41][0]~q ;
wire \fsx|Mux3~12_combout ;
wire \fsx|Mux3~13_combout ;
wire \fsx|Mux3~16_combout ;
wire \fsx|lineDataBuffer[65][0]~q ;
wire \fsx|lineDataBuffer[81][0]~feeder_combout ;
wire \fsx|lineDataBuffer[81][0]~q ;
wire \fsx|Mux3~10_combout ;
wire \fsx|lineDataBuffer[89][0]~q ;
wire \fsx|lineDataBuffer[73][0]~feeder_combout ;
wire \fsx|lineDataBuffer[73][0]~q ;
wire \fsx|Mux3~11_combout ;
wire \fsx|lineDataBuffer[121][0]~q ;
wire \fsx|lineDataBuffer[113][0]~q ;
wire \fsx|lineDataBuffer[105][0]~feeder_combout ;
wire \fsx|lineDataBuffer[105][0]~q ;
wire \fsx|lineDataBuffer[97][0]~q ;
wire \fsx|Mux3~17_combout ;
wire \fsx|Mux3~18_combout ;
wire \fsx|Mux3~19_combout ;
wire \fsx|lineDataBuffer[201][0]~feeder_combout ;
wire \fsx|lineDataBuffer[201][0]~q ;
wire \fsx|lineDataBuffer[137][0]~q ;
wire \fsx|lineDataBuffer[169][0]~feeder_combout ;
wire \fsx|lineDataBuffer[169][0]~q ;
wire \fsx|Mux3~0_combout ;
wire \fsx|lineDataBuffer[233][0]~q ;
wire \fsx|Mux3~1_combout ;
wire \fsx|lineDataBuffer[161][0]~feeder_combout ;
wire \fsx|lineDataBuffer[161][0]~q ;
wire \fsx|lineDataBuffer[129][0]~q ;
wire \fsx|Mux3~4_combout ;
wire \fsx|lineDataBuffer[225][0]~q ;
wire \fsx|lineDataBuffer[193][0]~feeder_combout ;
wire \fsx|lineDataBuffer[193][0]~q ;
wire \fsx|Mux3~5_combout ;
wire \fsx|lineDataBuffer[145][0]~q ;
wire \fsx|lineDataBuffer[177][0]~feeder_combout ;
wire \fsx|lineDataBuffer[177][0]~q ;
wire \fsx|Mux3~2_combout ;
wire \fsx|lineDataBuffer[241][0]~q ;
wire \fsx|lineDataBuffer[209][0]~feeder_combout ;
wire \fsx|lineDataBuffer[209][0]~q ;
wire \fsx|Mux3~3_combout ;
wire \fsx|Mux3~6_combout ;
wire \fsx|lineDataBuffer[153][0]~q ;
wire \fsx|lineDataBuffer[185][0]~feeder_combout ;
wire \fsx|lineDataBuffer[185][0]~q ;
wire \fsx|Mux3~7_combout ;
wire \fsx|lineDataBuffer[249][0]~q ;
wire \fsx|lineDataBuffer[217][0]~feeder_combout ;
wire \fsx|lineDataBuffer[217][0]~q ;
wire \fsx|Mux3~8_combout ;
wire \fsx|Mux3~9_combout ;
wire \fsx|Mux3~20_combout ;
wire \fsx|lineBuffer~9_combout ;
wire \fsx|lineBuffer~10_combout ;
wire \fsx|lineBuffer[89][5]~q ;
wire \fsx|lineBuffer[56][5]~q ;
wire \fsx|lineBuffer[57][5]~feeder_combout ;
wire \fsx|lineBuffer[57][5]~q ;
wire \fsx|vga_r[0]~31_combout ;
wire \fsx|vga_r[0]~32_combout ;
wire \fsx|lineBuffer[217][5]~feeder_combout ;
wire \fsx|lineBuffer[217][5]~q ;
wire \fsx|lineBuffer[216][5]~q ;
wire \fsx|lineBuffer[185][5]~q ;
wire \fsx|lineBuffer[184][5]~feeder_combout ;
wire \fsx|lineBuffer[184][5]~q ;
wire \fsx|vga_r[0]~38_combout ;
wire \fsx|vga_r[0]~39_combout ;
wire \fsx|lineBuffer[120][5]~q ;
wire \fsx|lineBuffer[121][5]~feeder_combout ;
wire \fsx|lineBuffer[121][5]~q ;
wire \fsx|vga_r[0]~33_combout ;
wire \fsx|lineBuffer[153][5]~q ;
wire \fsx|lineBuffer[152][5]~feeder_combout ;
wire \fsx|lineBuffer[152][5]~q ;
wire \fsx|vga_r[0]~34_combout ;
wire \fsx|lineBuffer[24][5]~feeder_combout ;
wire \fsx|lineBuffer[24][5]~q ;
wire \fsx|lineBuffer[25][5]~q ;
wire \fsx|lineBuffer[248][5]~q ;
wire \fsx|lineBuffer[249][5]~feeder_combout ;
wire \fsx|lineBuffer[249][5]~q ;
wire \fsx|vga_r[0]~35_combout ;
wire \fsx|vga_r[0]~36_combout ;
wire \fsx|vga_r[0]~37_combout ;
wire \fsx|vga_r[0]~40_combout ;
wire \fsx|lineBuffer[145][5]~q ;
wire \fsx|lineBuffer[209][5]~q ;
wire \fsx|lineBuffer[113][5]~q ;
wire \fsx|lineBuffer[177][5]~feeder_combout ;
wire \fsx|lineBuffer[177][5]~q ;
wire \fsx|vga_r[0]~7_combout ;
wire \fsx|vga_r[0]~8_combout ;
wire \fsx|lineBuffer[144][5]~feeder_combout ;
wire \fsx|lineBuffer[144][5]~q ;
wire \fsx|lineBuffer[208][5]~q ;
wire \fsx|lineBuffer[112][5]~q ;
wire \fsx|lineBuffer[176][5]~feeder_combout ;
wire \fsx|lineBuffer[176][5]~q ;
wire \fsx|vga_r[0]~0_combout ;
wire \fsx|vga_r[0]~1_combout ;
wire \fsx|lineBuffer[48][5]~feeder_combout ;
wire \fsx|lineBuffer[48][5]~q ;
wire \fsx|lineBuffer[240][5]~q ;
wire \fsx|vga_r[0]~4_combout ;
wire \fsx|lineBuffer[80][5]~q ;
wire \fsx|lineBuffer[16][5]~feeder_combout ;
wire \fsx|lineBuffer[16][5]~q ;
wire \fsx|vga_r[0]~5_combout ;
wire \fsx|lineBuffer[49][5]~feeder_combout ;
wire \fsx|lineBuffer[49][5]~q ;
wire \fsx|lineBuffer[241][5]~q ;
wire \fsx|vga_r[0]~2_combout ;
wire \fsx|lineBuffer[81][5]~q ;
wire \fsx|lineBuffer[17][5]~feeder_combout ;
wire \fsx|lineBuffer[17][5]~q ;
wire \fsx|vga_r[0]~3_combout ;
wire \fsx|vga_r[0]~6_combout ;
wire \fsx|vga_r[0]~9_combout ;
wire \fsx|lineBuffer[0][5]~feeder_combout ;
wire \fsx|lineBuffer[0][5]~q ;
wire \fsx|lineBuffer[1][5]~q ;
wire \fsx|lineBuffer[225][5]~feeder_combout ;
wire \fsx|lineBuffer[225][5]~q ;
wire \fsx|lineBuffer[224][5]~q ;
wire \fsx|vga_r[0]~24_combout ;
wire \fsx|vga_r[0]~25_combout ;
wire \fsx|lineBuffer[97][5]~feeder_combout ;
wire \fsx|lineBuffer[97][5]~q ;
wire \fsx|lineBuffer[96][5]~q ;
wire \fsx|vga_r[0]~22_combout ;
wire \fsx|lineBuffer[128][5]~feeder_combout ;
wire \fsx|lineBuffer[128][5]~q ;
wire \fsx|lineBuffer[129][5]~q ;
wire \fsx|vga_r[0]~23_combout ;
wire \fsx|vga_r[0]~26_combout ;
wire \fsx|lineBuffer[192][5]~feeder_combout ;
wire \fsx|lineBuffer[192][5]~q ;
wire \fsx|lineBuffer[193][5]~q ;
wire \fsx|lineBuffer[161][5]~feeder_combout ;
wire \fsx|lineBuffer[161][5]~q ;
wire \fsx|lineBuffer[160][5]~q ;
wire \fsx|vga_r[0]~27_combout ;
wire \fsx|vga_r[0]~28_combout ;
wire \fsx|lineBuffer[32][5]~q ;
wire \fsx|lineBuffer[33][5]~feeder_combout ;
wire \fsx|lineBuffer[33][5]~q ;
wire \fsx|vga_r[0]~20_combout ;
wire \fsx|lineBuffer[65][5]~q ;
wire \fsx|lineBuffer[64][5]~feeder_combout ;
wire \fsx|lineBuffer[64][5]~q ;
wire \fsx|vga_r[0]~21_combout ;
wire \fsx|vga_r[0]~29_combout ;
wire \fsx|lineBuffer[232][5]~q ;
wire \fsx|lineBuffer[104][5]~feeder_combout ;
wire \fsx|lineBuffer[104][5]~q ;
wire \fsx|vga_r[0]~14_combout ;
wire \fsx|lineBuffer[136][5]~q ;
wire \fsx|lineBuffer[8][5]~feeder_combout ;
wire \fsx|lineBuffer[8][5]~q ;
wire \fsx|vga_r[0]~15_combout ;
wire \fsx|lineBuffer[168][5]~feeder_combout ;
wire \fsx|lineBuffer[168][5]~q ;
wire \fsx|lineBuffer[40][5]~q ;
wire \fsx|vga_r[0]~12_combout ;
wire \fsx|lineBuffer[200][5]~q ;
wire \fsx|lineBuffer[72][5]~feeder_combout ;
wire \fsx|lineBuffer[72][5]~q ;
wire \fsx|vga_r[0]~13_combout ;
wire \fsx|vga_r[0]~16_combout ;
wire \fsx|lineBuffer[41][5]~q ;
wire \fsx|lineBuffer[169][5]~feeder_combout ;
wire \fsx|lineBuffer[169][5]~q ;
wire \fsx|vga_r[0]~17_combout ;
wire \fsx|lineBuffer[201][5]~q ;
wire \fsx|lineBuffer[73][5]~feeder_combout ;
wire \fsx|lineBuffer[73][5]~q ;
wire \fsx|vga_r[0]~18_combout ;
wire \fsx|lineBuffer[233][5]~q ;
wire \fsx|lineBuffer[105][5]~feeder_combout ;
wire \fsx|lineBuffer[105][5]~q ;
wire \fsx|vga_r[0]~10_combout ;
wire \fsx|lineBuffer[137][5]~q ;
wire \fsx|lineBuffer[9][5]~feeder_combout ;
wire \fsx|lineBuffer[9][5]~q ;
wire \fsx|vga_r[0]~11_combout ;
wire \fsx|vga_r[0]~19_combout ;
wire \fsx|vga_r[0]~30_combout ;
wire \fsx|vga_r[0]~41_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a26 ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \fsx|lineDataBuffer~12_combout ;
wire \fsx|lineDataBuffer[34][1]~q ;
wire \fsx|lineDataBuffer[50][1]~feeder_combout ;
wire \fsx|lineDataBuffer[50][1]~q ;
wire \fsx|Mux4~12_combout ;
wire \fsx|lineDataBuffer[58][1]~q ;
wire \fsx|lineDataBuffer[42][1]~feeder_combout ;
wire \fsx|lineDataBuffer[42][1]~q ;
wire \fsx|Mux4~13_combout ;
wire \fsx|lineDataBuffer[18][1]~feeder_combout ;
wire \fsx|lineDataBuffer[18][1]~q ;
wire \fsx|lineDataBuffer[26][1]~q ;
wire \fsx|lineDataBuffer[10][1]~feeder_combout ;
wire \fsx|lineDataBuffer[10][1]~q ;
wire \fsx|lineDataBuffer[2][1]~q ;
wire \fsx|Mux4~14_combout ;
wire \fsx|Mux4~15_combout ;
wire \fsx|Mux4~16_combout ;
wire \fsx|lineDataBuffer[82][1]~feeder_combout ;
wire \fsx|lineDataBuffer[82][1]~q ;
wire \fsx|lineDataBuffer[90][1]~q ;
wire \fsx|lineDataBuffer[66][1]~q ;
wire \fsx|lineDataBuffer[74][1]~feeder_combout ;
wire \fsx|lineDataBuffer[74][1]~q ;
wire \fsx|Mux4~10_combout ;
wire \fsx|Mux4~11_combout ;
wire \fsx|lineDataBuffer[98][1]~q ;
wire \fsx|lineDataBuffer[114][1]~feeder_combout ;
wire \fsx|lineDataBuffer[114][1]~q ;
wire \fsx|Mux4~17_combout ;
wire \fsx|lineDataBuffer[106][1]~q ;
wire \fsx|lineDataBuffer[122][1]~q ;
wire \fsx|Mux4~18_combout ;
wire \fsx|Mux4~19_combout ;
wire \fsx|lineDataBuffer[178][1]~feeder_combout ;
wire \fsx|lineDataBuffer[178][1]~q ;
wire \fsx|lineDataBuffer[242][1]~q ;
wire \fsx|lineDataBuffer[210][1]~feeder_combout ;
wire \fsx|lineDataBuffer[210][1]~q ;
wire \fsx|lineDataBuffer[146][1]~q ;
wire \fsx|Mux4~0_combout ;
wire \fsx|Mux4~1_combout ;
wire \fsx|lineDataBuffer[218][1]~feeder_combout ;
wire \fsx|lineDataBuffer[218][1]~q ;
wire \fsx|lineDataBuffer[154][1]~q ;
wire \fsx|lineDataBuffer[186][1]~feeder_combout ;
wire \fsx|lineDataBuffer[186][1]~q ;
wire \fsx|Mux4~7_combout ;
wire \fsx|lineDataBuffer[250][1]~q ;
wire \fsx|Mux4~8_combout ;
wire \fsx|lineDataBuffer[138][1]~q ;
wire \fsx|lineDataBuffer[170][1]~q ;
wire \fsx|Mux4~2_combout ;
wire \fsx|lineDataBuffer[234][1]~q ;
wire \fsx|lineDataBuffer[202][1]~feeder_combout ;
wire \fsx|lineDataBuffer[202][1]~q ;
wire \fsx|Mux4~3_combout ;
wire \fsx|lineDataBuffer[162][1]~q ;
wire \fsx|lineDataBuffer[226][1]~q ;
wire \fsx|lineDataBuffer[194][1]~feeder_combout ;
wire \fsx|lineDataBuffer[194][1]~q ;
wire \fsx|lineDataBuffer[130][1]~q ;
wire \fsx|Mux4~4_combout ;
wire \fsx|Mux4~5_combout ;
wire \fsx|Mux4~6_combout ;
wire \fsx|Mux4~9_combout ;
wire \fsx|Mux4~20_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a27 ;
wire \fsx|lineDataBuffer~13_combout ;
wire \fsx|lineDataBuffer[154][0]~q ;
wire \fsx|lineDataBuffer[218][0]~feeder_combout ;
wire \fsx|lineDataBuffer[218][0]~q ;
wire \fsx|Mux5~7_combout ;
wire \fsx|lineDataBuffer[250][0]~q ;
wire \fsx|lineDataBuffer[186][0]~feeder_combout ;
wire \fsx|lineDataBuffer[186][0]~q ;
wire \fsx|Mux5~8_combout ;
wire \fsx|lineDataBuffer[138][0]~q ;
wire \fsx|lineDataBuffer[202][0]~feeder_combout ;
wire \fsx|lineDataBuffer[202][0]~q ;
wire \fsx|Mux5~0_combout ;
wire \fsx|lineDataBuffer[234][0]~q ;
wire \fsx|lineDataBuffer[170][0]~feeder_combout ;
wire \fsx|lineDataBuffer[170][0]~q ;
wire \fsx|Mux5~1_combout ;
wire \fsx|lineDataBuffer[194][0]~feeder_combout ;
wire \fsx|lineDataBuffer[194][0]~q ;
wire \fsx|lineDataBuffer[226][0]~q ;
wire \fsx|lineDataBuffer[130][0]~q ;
wire \fsx|lineDataBuffer[162][0]~feeder_combout ;
wire \fsx|lineDataBuffer[162][0]~q ;
wire \fsx|Mux5~4_combout ;
wire \fsx|Mux5~5_combout ;
wire \fsx|lineDataBuffer[210][0]~feeder_combout ;
wire \fsx|lineDataBuffer[210][0]~q ;
wire \fsx|lineDataBuffer[242][0]~q ;
wire \fsx|lineDataBuffer[178][0]~feeder_combout ;
wire \fsx|lineDataBuffer[178][0]~q ;
wire \fsx|lineDataBuffer[146][0]~q ;
wire \fsx|Mux5~2_combout ;
wire \fsx|Mux5~3_combout ;
wire \fsx|Mux5~6_combout ;
wire \fsx|Mux5~9_combout ;
wire \fsx|lineDataBuffer[74][0]~feeder_combout ;
wire \fsx|lineDataBuffer[74][0]~q ;
wire \fsx|lineDataBuffer[90][0]~q ;
wire \fsx|lineDataBuffer[66][0]~q ;
wire \fsx|lineDataBuffer[82][0]~feeder_combout ;
wire \fsx|lineDataBuffer[82][0]~q ;
wire \fsx|Mux5~12_combout ;
wire \fsx|Mux5~13_combout ;
wire \fsx|lineDataBuffer[2][0]~q ;
wire \fsx|lineDataBuffer[18][0]~feeder_combout ;
wire \fsx|lineDataBuffer[18][0]~q ;
wire \fsx|Mux5~14_combout ;
wire \fsx|lineDataBuffer[26][0]~q ;
wire \fsx|lineDataBuffer[10][0]~feeder_combout ;
wire \fsx|lineDataBuffer[10][0]~q ;
wire \fsx|Mux5~15_combout ;
wire \fsx|Mux5~16_combout ;
wire \fsx|lineDataBuffer[98][0]~q ;
wire \fsx|lineDataBuffer[106][0]~q ;
wire \fsx|Mux5~17_combout ;
wire \fsx|lineDataBuffer[122][0]~feeder_combout ;
wire \fsx|lineDataBuffer[122][0]~q ;
wire \fsx|lineDataBuffer[114][0]~q ;
wire \fsx|Mux5~18_combout ;
wire \fsx|lineDataBuffer[50][0]~q ;
wire \fsx|lineDataBuffer[58][0]~q ;
wire \fsx|lineDataBuffer[34][0]~q ;
wire \fsx|lineDataBuffer[42][0]~feeder_combout ;
wire \fsx|lineDataBuffer[42][0]~q ;
wire \fsx|Mux5~10_combout ;
wire \fsx|Mux5~11_combout ;
wire \fsx|Mux5~19_combout ;
wire \fsx|Mux5~20_combout ;
wire \fsx|lineBuffer~49_combout ;
wire \fsx|lineBuffer~50_combout ;
wire \fsx|lineBuffer[90][5]~q ;
wire \fsx|lineBuffer[26][5]~q ;
wire \fsx|lineBuffer[18][5]~q ;
wire \fsx|lineBuffer[82][5]~feeder_combout ;
wire \fsx|lineBuffer[82][5]~q ;
wire \fsx|vga_r[0]~162_combout ;
wire \fsx|vga_r[0]~163_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a25 ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \fsx|lineDataBuffer~15_combout ;
wire \fsx|lineDataBuffer[155][0]~q ;
wire \fsx|lineDataBuffer[219][0]~feeder_combout ;
wire \fsx|lineDataBuffer[219][0]~q ;
wire \fsx|Mux7~7_combout ;
wire \fsx|lineDataBuffer[251][0]~q ;
wire \fsx|lineDataBuffer[187][0]~feeder_combout ;
wire \fsx|lineDataBuffer[187][0]~q ;
wire \fsx|Mux7~8_combout ;
wire \fsx|lineDataBuffer[179][0]~feeder_combout ;
wire \fsx|lineDataBuffer[179][0]~q ;
wire \fsx|lineDataBuffer[147][0]~q ;
wire \fsx|Mux7~2_combout ;
wire \fsx|lineDataBuffer[243][0]~q ;
wire \fsx|lineDataBuffer[211][0]~feeder_combout ;
wire \fsx|lineDataBuffer[211][0]~q ;
wire \fsx|Mux7~3_combout ;
wire \fsx|lineDataBuffer[195][0]~feeder_combout ;
wire \fsx|lineDataBuffer[195][0]~q ;
wire \fsx|lineDataBuffer[227][0]~q ;
wire \fsx|lineDataBuffer[131][0]~q ;
wire \fsx|lineDataBuffer[163][0]~feeder_combout ;
wire \fsx|lineDataBuffer[163][0]~q ;
wire \fsx|Mux7~4_combout ;
wire \fsx|Mux7~5_combout ;
wire \fsx|Mux7~6_combout ;
wire \fsx|lineDataBuffer[171][0]~feeder_combout ;
wire \fsx|lineDataBuffer[171][0]~q ;
wire \fsx|lineDataBuffer[139][0]~q ;
wire \fsx|lineDataBuffer[203][0]~feeder_combout ;
wire \fsx|lineDataBuffer[203][0]~q ;
wire \fsx|Mux7~0_combout ;
wire \fsx|lineDataBuffer[235][0]~q ;
wire \fsx|Mux7~1_combout ;
wire \fsx|Mux7~9_combout ;
wire \fsx|lineDataBuffer[19][0]~feeder_combout ;
wire \fsx|lineDataBuffer[19][0]~q ;
wire \fsx|lineDataBuffer[3][0]~q ;
wire \fsx|Mux7~14_combout ;
wire \fsx|lineDataBuffer[27][0]~q ;
wire \fsx|lineDataBuffer[11][0]~feeder_combout ;
wire \fsx|lineDataBuffer[11][0]~q ;
wire \fsx|Mux7~15_combout ;
wire \fsx|lineDataBuffer[75][0]~feeder_combout ;
wire \fsx|lineDataBuffer[75][0]~q ;
wire \fsx|lineDataBuffer[91][0]~q ;
wire \fsx|lineDataBuffer[67][0]~q ;
wire \fsx|lineDataBuffer[83][0]~feeder_combout ;
wire \fsx|lineDataBuffer[83][0]~q ;
wire \fsx|Mux7~12_combout ;
wire \fsx|Mux7~13_combout ;
wire \fsx|Mux7~16_combout ;
wire \fsx|lineDataBuffer[123][0]~q ;
wire \fsx|lineDataBuffer[99][0]~q ;
wire \fsx|lineDataBuffer[107][0]~feeder_combout ;
wire \fsx|lineDataBuffer[107][0]~q ;
wire \fsx|Mux7~17_combout ;
wire \fsx|lineDataBuffer[115][0]~q ;
wire \fsx|Mux7~18_combout ;
wire \fsx|lineDataBuffer[35][0]~q ;
wire \fsx|lineDataBuffer[43][0]~feeder_combout ;
wire \fsx|lineDataBuffer[43][0]~q ;
wire \fsx|Mux7~10_combout ;
wire \fsx|lineDataBuffer[59][0]~q ;
wire \fsx|lineDataBuffer[51][0]~feeder_combout ;
wire \fsx|lineDataBuffer[51][0]~q ;
wire \fsx|Mux7~11_combout ;
wire \fsx|Mux7~19_combout ;
wire \fsx|Mux7~20_combout ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a24 ;
wire \vram32|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \fsx|lineDataBuffer~14_combout ;
wire \fsx|lineDataBuffer[211][1]~q ;
wire \fsx|lineDataBuffer[147][1]~q ;
wire \fsx|Mux6~0_combout ;
wire \fsx|lineDataBuffer[243][1]~q ;
wire \fsx|lineDataBuffer[179][1]~feeder_combout ;
wire \fsx|lineDataBuffer[179][1]~q ;
wire \fsx|Mux6~1_combout ;
wire \fsx|lineDataBuffer[203][1]~feeder_combout ;
wire \fsx|lineDataBuffer[203][1]~q ;
wire \fsx|lineDataBuffer[139][1]~q ;
wire \fsx|lineDataBuffer[171][1]~q ;
wire \fsx|lineDataBuffer[235][1]~feeder_combout ;
wire \fsx|lineDataBuffer[235][1]~q ;
wire \fsx|Mux6~2_combout ;
wire \fsx|Mux6~3_combout ;
wire \fsx|lineDataBuffer[163][1]~q ;
wire \fsx|lineDataBuffer[227][1]~q ;
wire \fsx|lineDataBuffer[195][1]~feeder_combout ;
wire \fsx|lineDataBuffer[195][1]~q ;
wire \fsx|lineDataBuffer[131][1]~q ;
wire \fsx|Mux6~4_combout ;
wire \fsx|Mux6~5_combout ;
wire \fsx|Mux6~6_combout ;
wire \fsx|lineDataBuffer[155][1]~q ;
wire \fsx|lineDataBuffer[187][1]~feeder_combout ;
wire \fsx|lineDataBuffer[187][1]~q ;
wire \fsx|Mux6~7_combout ;
wire \fsx|lineDataBuffer[219][1]~feeder_combout ;
wire \fsx|lineDataBuffer[219][1]~q ;
wire \fsx|lineDataBuffer[251][1]~q ;
wire \fsx|Mux6~8_combout ;
wire \fsx|Mux6~9_combout ;
wire \fsx|lineDataBuffer[35][1]~q ;
wire \fsx|lineDataBuffer[51][1]~feeder_combout ;
wire \fsx|lineDataBuffer[51][1]~q ;
wire \fsx|Mux6~12_combout ;
wire \fsx|lineDataBuffer[59][1]~q ;
wire \fsx|lineDataBuffer[43][1]~feeder_combout ;
wire \fsx|lineDataBuffer[43][1]~q ;
wire \fsx|Mux6~13_combout ;
wire \fsx|lineDataBuffer[11][1]~feeder_combout ;
wire \fsx|lineDataBuffer[11][1]~q ;
wire \fsx|lineDataBuffer[3][1]~q ;
wire \fsx|Mux6~14_combout ;
wire \fsx|lineDataBuffer[27][1]~q ;
wire \fsx|lineDataBuffer[19][1]~feeder_combout ;
wire \fsx|lineDataBuffer[19][1]~q ;
wire \fsx|Mux6~15_combout ;
wire \fsx|Mux6~16_combout ;
wire \fsx|lineDataBuffer[99][1]~q ;
wire \fsx|lineDataBuffer[115][1]~feeder_combout ;
wire \fsx|lineDataBuffer[115][1]~q ;
wire \fsx|Mux6~17_combout ;
wire \fsx|lineDataBuffer[107][1]~q ;
wire \fsx|lineDataBuffer[123][1]~q ;
wire \fsx|Mux6~18_combout ;
wire \fsx|lineDataBuffer[67][1]~q ;
wire \fsx|lineDataBuffer[75][1]~feeder_combout ;
wire \fsx|lineDataBuffer[75][1]~q ;
wire \fsx|Mux6~10_combout ;
wire \fsx|lineDataBuffer[91][1]~q ;
wire \fsx|lineDataBuffer[83][1]~feeder_combout ;
wire \fsx|lineDataBuffer[83][1]~q ;
wire \fsx|Mux6~11_combout ;
wire \fsx|Mux6~19_combout ;
wire \fsx|Mux6~20_combout ;
wire \fsx|lineBuffer~51_combout ;
wire \fsx|lineBuffer~52_combout ;
wire \fsx|lineBuffer[27][5]~feeder_combout ;
wire \fsx|lineBuffer[27][5]~q ;
wire \fsx|lineBuffer[91][5]~q ;
wire \fsx|lineBuffer[83][5]~feeder_combout ;
wire \fsx|lineBuffer[83][5]~q ;
wire \fsx|lineBuffer[19][5]~q ;
wire \fsx|vga_r[0]~160_combout ;
wire \fsx|vga_r[0]~161_combout ;
wire \fsx|vga_r[0]~164_combout ;
wire \fsx|lineBuffer[146][5]~q ;
wire \fsx|lineBuffer[210][5]~feeder_combout ;
wire \fsx|lineBuffer[210][5]~q ;
wire \fsx|vga_r[0]~158_combout ;
wire \fsx|lineBuffer[218][5]~q ;
wire \fsx|lineBuffer[154][5]~feeder_combout ;
wire \fsx|lineBuffer[154][5]~q ;
wire \fsx|vga_r[0]~159_combout ;
wire \fsx|lineBuffer[147][5]~q ;
wire \fsx|lineBuffer[211][5]~feeder_combout ;
wire \fsx|lineBuffer[211][5]~q ;
wire \fsx|vga_r[0]~165_combout ;
wire \fsx|lineBuffer[155][5]~q ;
wire \fsx|lineBuffer[219][5]~q ;
wire \fsx|vga_r[0]~166_combout ;
wire \fsx|vga_r[0]~167_combout ;
wire \fsx|lineBuffer[251][5]~feeder_combout ;
wire \fsx|lineBuffer[251][5]~q ;
wire \fsx|lineBuffer[123][5]~q ;
wire \fsx|lineBuffer[243][5]~q ;
wire \fsx|lineBuffer[115][5]~feeder_combout ;
wire \fsx|lineBuffer[115][5]~q ;
wire \fsx|vga_r[0]~137_combout ;
wire \fsx|vga_r[0]~138_combout ;
wire \fsx|lineBuffer[179][5]~feeder_combout ;
wire \fsx|lineBuffer[179][5]~q ;
wire \fsx|lineBuffer[51][5]~q ;
wire \fsx|vga_r[0]~144_combout ;
wire \fsx|lineBuffer[187][5]~q ;
wire \fsx|lineBuffer[59][5]~feeder_combout ;
wire \fsx|lineBuffer[59][5]~q ;
wire \fsx|vga_r[0]~145_combout ;
wire \fsx|lineBuffer[250][5]~feeder_combout ;
wire \fsx|lineBuffer[250][5]~q ;
wire \fsx|lineBuffer[122][5]~q ;
wire \fsx|lineBuffer[242][5]~q ;
wire \fsx|lineBuffer[114][5]~feeder_combout ;
wire \fsx|lineBuffer[114][5]~q ;
wire \fsx|vga_r[0]~141_combout ;
wire \fsx|vga_r[0]~142_combout ;
wire \fsx|lineBuffer[178][5]~feeder_combout ;
wire \fsx|lineBuffer[178][5]~q ;
wire \fsx|lineBuffer[50][5]~q ;
wire \fsx|vga_r[0]~139_combout ;
wire \fsx|lineBuffer[186][5]~q ;
wire \fsx|lineBuffer[58][5]~feeder_combout ;
wire \fsx|lineBuffer[58][5]~q ;
wire \fsx|vga_r[0]~140_combout ;
wire \fsx|vga_r[0]~143_combout ;
wire \fsx|vga_r[0]~146_combout ;
wire \fsx|lineBuffer[163][5]~feeder_combout ;
wire \fsx|lineBuffer[163][5]~q ;
wire \fsx|lineBuffer[99][5]~q ;
wire \fsx|vga_r[0]~154_combout ;
wire \fsx|lineBuffer[171][5]~q ;
wire \fsx|lineBuffer[107][5]~feeder_combout ;
wire \fsx|lineBuffer[107][5]~q ;
wire \fsx|vga_r[0]~155_combout ;
wire \fsx|lineBuffer[226][5]~q ;
wire \fsx|lineBuffer[34][5]~feeder_combout ;
wire \fsx|lineBuffer[34][5]~q ;
wire \fsx|vga_r[0]~151_combout ;
wire \fsx|lineBuffer[42][5]~q ;
wire \fsx|lineBuffer[234][5]~feeder_combout ;
wire \fsx|lineBuffer[234][5]~q ;
wire \fsx|vga_r[0]~152_combout ;
wire \fsx|lineBuffer[227][5]~q ;
wire \fsx|lineBuffer[35][5]~feeder_combout ;
wire \fsx|lineBuffer[35][5]~q ;
wire \fsx|vga_r[0]~149_combout ;
wire \fsx|lineBuffer[43][5]~q ;
wire \fsx|lineBuffer[235][5]~feeder_combout ;
wire \fsx|lineBuffer[235][5]~q ;
wire \fsx|vga_r[0]~150_combout ;
wire \fsx|vga_r[0]~153_combout ;
wire \fsx|lineBuffer[162][5]~feeder_combout ;
wire \fsx|lineBuffer[162][5]~q ;
wire \fsx|lineBuffer[98][5]~q ;
wire \fsx|vga_r[0]~147_combout ;
wire \fsx|lineBuffer[170][5]~q ;
wire \fsx|lineBuffer[106][5]~feeder_combout ;
wire \fsx|lineBuffer[106][5]~q ;
wire \fsx|vga_r[0]~148_combout ;
wire \fsx|vga_r[0]~156_combout ;
wire \fsx|vga_r[0]~157_combout ;
wire \fsx|lineBuffer[194][5]~q ;
wire \fsx|lineBuffer[195][5]~feeder_combout ;
wire \fsx|lineBuffer[195][5]~q ;
wire \fsx|vga_r[0]~134_combout ;
wire \fsx|lineBuffer[203][5]~q ;
wire \fsx|lineBuffer[202][5]~feeder_combout ;
wire \fsx|lineBuffer[202][5]~q ;
wire \fsx|vga_r[0]~135_combout ;
wire \fsx|lineBuffer[10][5]~feeder_combout ;
wire \fsx|lineBuffer[10][5]~q ;
wire \fsx|lineBuffer[11][5]~q ;
wire \fsx|lineBuffer[2][5]~q ;
wire \fsx|lineBuffer[3][5]~feeder_combout ;
wire \fsx|lineBuffer[3][5]~q ;
wire \fsx|vga_r[0]~131_combout ;
wire \fsx|vga_r[0]~132_combout ;
wire \fsx|lineBuffer[138][5]~feeder_combout ;
wire \fsx|lineBuffer[138][5]~q ;
wire \fsx|lineBuffer[139][5]~q ;
wire \fsx|lineBuffer[131][5]~feeder_combout ;
wire \fsx|lineBuffer[131][5]~q ;
wire \fsx|lineBuffer[130][5]~q ;
wire \fsx|vga_r[0]~129_combout ;
wire \fsx|vga_r[0]~130_combout ;
wire \fsx|vga_r[0]~133_combout ;
wire \fsx|lineBuffer[66][5]~q ;
wire \fsx|lineBuffer[67][5]~feeder_combout ;
wire \fsx|lineBuffer[67][5]~q ;
wire \fsx|vga_r[0]~127_combout ;
wire \fsx|lineBuffer[75][5]~q ;
wire \fsx|lineBuffer[74][5]~feeder_combout ;
wire \fsx|lineBuffer[74][5]~q ;
wire \fsx|vga_r[0]~128_combout ;
wire \fsx|vga_r[0]~136_combout ;
wire \fsx|vga_r[0]~168_combout ;
wire \fsx|vga_r[0]~169_combout ;
wire \fsx|LessThan23~0_combout ;
wire \fsx|LessThan20~0_combout ;
wire \fsx|ondoubletile~1_combout ;
wire \fsx|ondoubletile~2_combout ;
wire \fsx|ondoubletile~3_combout ;
wire \fsx|vga_r[0]~170_combout ;
wire \fsx|lineBuffer~64_combout ;
wire \fsx|lineBuffer~65_combout ;
wire \fsx|lineBuffer[193][6]~140_combout ;
wire \fsx|lineBuffer[193][6]~q ;
wire \fsx|lineBuffer~79_combout ;
wire \fsx|lineBuffer~80_combout ;
wire \fsx|lineBuffer[125][6]~q ;
wire \fsx|lineBuffer[189][6]~feeder_combout ;
wire \fsx|lineBuffer[189][6]~q ;
wire \fsx|vga_r[5]~262_combout ;
wire \fsx|lineBuffer[129][6]~139_combout ;
wire \fsx|lineBuffer[129][6]~q ;
wire \fsx|vga_r[5]~263_combout ;
wire \fsx|lineBuffer~56_combout ;
wire \fsx|lineBuffer~57_combout ;
wire \fsx|lineBuffer[64][6]~138_combout ;
wire \fsx|lineBuffer[64][6]~q ;
wire \fsx|lineBuffer~83_combout ;
wire \fsx|lineBuffer~84_combout ;
wire \fsx|lineBuffer[60][6]~feeder_combout ;
wire \fsx|lineBuffer[60][6]~q ;
wire \fsx|lineBuffer[252][6]~q ;
wire \fsx|vga_r[5]~259_combout ;
wire \fsx|lineBuffer[0][6]~137_combout ;
wire \fsx|lineBuffer[0][6]~q ;
wire \fsx|vga_r[5]~260_combout ;
wire \fsx|lineBuffer[65][6]~136_combout ;
wire \fsx|lineBuffer[65][6]~q ;
wire \fsx|lineBuffer[61][6]~feeder_combout ;
wire \fsx|lineBuffer[61][6]~q ;
wire \fsx|lineBuffer[253][6]~q ;
wire \fsx|vga_r[5]~257_combout ;
wire \fsx|lineBuffer[1][6]~135_combout ;
wire \fsx|lineBuffer[1][6]~q ;
wire \fsx|vga_r[5]~258_combout ;
wire \fsx|vga_r[5]~261_combout ;
wire \fsx|lineBuffer[188][6]~feeder_combout ;
wire \fsx|lineBuffer[188][6]~q ;
wire \fsx|lineBuffer[124][6]~q ;
wire \fsx|vga_r[5]~255_combout ;
wire \fsx|lineBuffer[128][6]~133_combout ;
wire \fsx|lineBuffer[128][6]~q ;
wire \fsx|lineBuffer[192][6]~134_combout ;
wire \fsx|lineBuffer[192][6]~q ;
wire \fsx|vga_r[5]~256_combout ;
wire \fsx|vga_r[5]~264_combout ;
wire \fsx|lineBuffer[93][6]~feeder_combout ;
wire \fsx|lineBuffer[93][6]~q ;
wire \fsx|lineBuffer[221][6]~q ;
wire \fsx|vga_r[5]~275_combout ;
wire \fsx|lineBuffer[225][6]~149_combout ;
wire \fsx|lineBuffer[225][6]~q ;
wire \fsx|lineBuffer[97][6]~150_combout ;
wire \fsx|lineBuffer[97][6]~q ;
wire \fsx|vga_r[5]~276_combout ;
wire \fsx|lineBuffer[161][6]~156_combout ;
wire \fsx|lineBuffer[161][6]~q ;
wire \fsx|lineBuffer[29][6]~q ;
wire \fsx|lineBuffer[157][6]~feeder_combout ;
wire \fsx|lineBuffer[157][6]~q ;
wire \fsx|vga_r[5]~282_combout ;
wire \fsx|lineBuffer[33][6]~155_combout ;
wire \fsx|lineBuffer[33][6]~q ;
wire \fsx|vga_r[5]~283_combout ;
wire \fsx|lineBuffer[160][6]~152_combout ;
wire \fsx|lineBuffer[160][6]~q ;
wire \fsx|lineBuffer[32][6]~151_combout ;
wire \fsx|lineBuffer[32][6]~q ;
wire \fsx|lineBuffer[28][6]~q ;
wire \fsx|lineBuffer[156][6]~feeder_combout ;
wire \fsx|lineBuffer[156][6]~q ;
wire \fsx|vga_r[5]~277_combout ;
wire \fsx|vga_r[5]~278_combout ;
wire \fsx|lineBuffer[224][6]~153_combout ;
wire \fsx|lineBuffer[224][6]~q ;
wire \fsx|lineBuffer[96][6]~154_combout ;
wire \fsx|lineBuffer[96][6]~q ;
wire \fsx|lineBuffer[220][6]~q ;
wire \fsx|lineBuffer[92][6]~feeder_combout ;
wire \fsx|lineBuffer[92][6]~q ;
wire \fsx|vga_r[5]~279_combout ;
wire \fsx|vga_r[5]~280_combout ;
wire \fsx|vga_r[5]~281_combout ;
wire \fsx|vga_r[5]~284_combout ;
wire \fsx|lineBuffer~81_combout ;
wire \fsx|lineBuffer~82_combout ;
wire \fsx|lineBuffer[94][6]~q ;
wire \fsx|lineBuffer~77_combout ;
wire \fsx|lineBuffer~78_combout ;
wire \fsx|lineBuffer[95][6]~feeder_combout ;
wire \fsx|lineBuffer[95][6]~q ;
wire \fsx|vga_r[5]~267_combout ;
wire \fsx|lineBuffer~61_combout ;
wire \fsx|lineBuffer~62_combout ;
wire \fsx|lineBuffer[99][6]~144_combout ;
wire \fsx|lineBuffer[99][6]~q ;
wire \fsx|lineBuffer~53_combout ;
wire \fsx|lineBuffer~54_combout ;
wire \fsx|lineBuffer[98][6]~143_combout ;
wire \fsx|lineBuffer[98][6]~q ;
wire \fsx|vga_r[5]~268_combout ;
wire \fsx|lineBuffer[227][6]~146_combout ;
wire \fsx|lineBuffer[227][6]~q ;
wire \fsx|lineBuffer[226][6]~145_combout ;
wire \fsx|lineBuffer[226][6]~q ;
wire \fsx|lineBuffer[222][6]~q ;
wire \fsx|lineBuffer[223][6]~feeder_combout ;
wire \fsx|lineBuffer[223][6]~q ;
wire \fsx|vga_r[5]~269_combout ;
wire \fsx|vga_r[5]~270_combout ;
wire \fsx|vga_r[5]~271_combout ;
wire \fsx|lineBuffer[31][6]~feeder_combout ;
wire \fsx|lineBuffer[31][6]~q ;
wire \fsx|lineBuffer[30][6]~q ;
wire \fsx|vga_r[5]~265_combout ;
wire \fsx|lineBuffer[34][6]~141_combout ;
wire \fsx|lineBuffer[34][6]~q ;
wire \fsx|lineBuffer[35][6]~142_combout ;
wire \fsx|lineBuffer[35][6]~q ;
wire \fsx|vga_r[5]~266_combout ;
wire \fsx|lineBuffer[158][6]~q ;
wire \fsx|lineBuffer[159][6]~feeder_combout ;
wire \fsx|lineBuffer[159][6]~q ;
wire \fsx|vga_r[5]~272_combout ;
wire \fsx|lineBuffer[162][6]~147_combout ;
wire \fsx|lineBuffer[162][6]~q ;
wire \fsx|lineBuffer[163][6]~148_combout ;
wire \fsx|lineBuffer[163][6]~q ;
wire \fsx|vga_r[5]~273_combout ;
wire \fsx|vga_r[5]~274_combout ;
wire \fsx|vga_r[5]~285_combout ;
wire \fsx|lineBuffer[2][6]~161_combout ;
wire \fsx|lineBuffer[2][6]~q ;
wire \fsx|lineBuffer[130][6]~162_combout ;
wire \fsx|lineBuffer[130][6]~q ;
wire \fsx|lineBuffer[254][6]~q ;
wire \fsx|lineBuffer[126][6]~feeder_combout ;
wire \fsx|lineBuffer[126][6]~q ;
wire \fsx|vga_r[5]~290_combout ;
wire \fsx|vga_r[5]~291_combout ;
wire \fsx|lineBuffer[194][6]~160_combout ;
wire \fsx|lineBuffer[194][6]~q ;
wire \fsx|lineBuffer[66][6]~159_combout ;
wire \fsx|lineBuffer[66][6]~q ;
wire \fsx|lineBuffer[190][6]~feeder_combout ;
wire \fsx|lineBuffer[190][6]~q ;
wire \fsx|lineBuffer[62][6]~q ;
wire \fsx|vga_r[5]~288_combout ;
wire \fsx|vga_r[5]~289_combout ;
wire \fsx|vga_r[5]~292_combout ;
wire \fsx|lineBuffer[195][6]~164_combout ;
wire \fsx|lineBuffer[195][6]~q ;
wire \fsx|lineBuffer[191][6]~feeder_combout ;
wire \fsx|lineBuffer[191][6]~q ;
wire \fsx|lineBuffer[63][6]~q ;
wire \fsx|vga_r[5]~293_combout ;
wire \fsx|lineBuffer[67][6]~163_combout ;
wire \fsx|lineBuffer[67][6]~q ;
wire \fsx|vga_r[5]~294_combout ;
wire \fsx|lineBuffer[255][6]~q ;
wire \fsx|lineBuffer[127][6]~feeder_combout ;
wire \fsx|lineBuffer[127][6]~q ;
wire \fsx|vga_r[5]~286_combout ;
wire \fsx|lineBuffer[131][6]~158_combout ;
wire \fsx|lineBuffer[131][6]~q ;
wire \fsx|lineBuffer[3][6]~157_combout ;
wire \fsx|lineBuffer[3][6]~q ;
wire \fsx|vga_r[5]~287_combout ;
wire \fsx|vga_r[5]~295_combout ;
wire \fsx|vga_r[5]~296_combout ;
wire \fsx|lineBuffer[242][6]~113_combout ;
wire \fsx|lineBuffer[242][6]~q ;
wire \fsx|lineBuffer[114][6]~114_combout ;
wire \fsx|lineBuffer[114][6]~q ;
wire \fsx|lineBuffer[238][6]~q ;
wire \fsx|lineBuffer[110][6]~feeder_combout ;
wire \fsx|lineBuffer[110][6]~q ;
wire \fsx|vga_r[5]~227_combout ;
wire \fsx|vga_r[5]~228_combout ;
wire \fsx|lineBuffer[174][6]~feeder_combout ;
wire \fsx|lineBuffer[174][6]~q ;
wire \fsx|lineBuffer[46][6]~q ;
wire \fsx|vga_r[5]~225_combout ;
wire \fsx|lineBuffer[178][6]~112_combout ;
wire \fsx|lineBuffer[178][6]~q ;
wire \fsx|lineBuffer[50][6]~111_combout ;
wire \fsx|lineBuffer[50][6]~q ;
wire \fsx|vga_r[5]~226_combout ;
wire \fsx|vga_r[5]~229_combout ;
wire \fsx|lineBuffer[239][6]~q ;
wire \fsx|lineBuffer[111][6]~feeder_combout ;
wire \fsx|lineBuffer[111][6]~q ;
wire \fsx|vga_r[5]~223_combout ;
wire \fsx|lineBuffer[115][6]~110_combout ;
wire \fsx|lineBuffer[115][6]~q ;
wire \fsx|lineBuffer[243][6]~109_combout ;
wire \fsx|lineBuffer[243][6]~q ;
wire \fsx|vga_r[5]~224_combout ;
wire \fsx|lineBuffer[175][6]~feeder_combout ;
wire \fsx|lineBuffer[175][6]~q ;
wire \fsx|lineBuffer[47][6]~q ;
wire \fsx|vga_r[5]~230_combout ;
wire \fsx|lineBuffer[179][6]~116_combout ;
wire \fsx|lineBuffer[179][6]~q ;
wire \fsx|lineBuffer[51][6]~115_combout ;
wire \fsx|lineBuffer[51][6]~q ;
wire \fsx|vga_r[5]~231_combout ;
wire \fsx|vga_r[5]~232_combout ;
wire \fsx|lineBuffer[172][6]~feeder_combout ;
wire \fsx|lineBuffer[172][6]~q ;
wire \fsx|lineBuffer[108][6]~q ;
wire \fsx|vga_r[5]~233_combout ;
wire \fsx|lineBuffer[176][6]~118_combout ;
wire \fsx|lineBuffer[176][6]~q ;
wire \fsx|lineBuffer[112][6]~117_combout ;
wire \fsx|lineBuffer[112][6]~q ;
wire \fsx|vga_r[5]~234_combout ;
wire \fsx|lineBuffer[240][6]~121_combout ;
wire \fsx|lineBuffer[240][6]~q ;
wire \fsx|lineBuffer[236][6]~q ;
wire \fsx|lineBuffer[44][6]~feeder_combout ;
wire \fsx|lineBuffer[44][6]~q ;
wire \fsx|vga_r[5]~237_combout ;
wire \fsx|lineBuffer[48][6]~122_combout ;
wire \fsx|lineBuffer[48][6]~q ;
wire \fsx|vga_r[5]~238_combout ;
wire \fsx|lineBuffer[237][6]~q ;
wire \fsx|lineBuffer[45][6]~feeder_combout ;
wire \fsx|lineBuffer[45][6]~q ;
wire \fsx|vga_r[5]~235_combout ;
wire \fsx|lineBuffer[49][6]~120_combout ;
wire \fsx|lineBuffer[49][6]~q ;
wire \fsx|lineBuffer[241][6]~119_combout ;
wire \fsx|lineBuffer[241][6]~q ;
wire \fsx|vga_r[5]~236_combout ;
wire \fsx|vga_r[5]~239_combout ;
wire \fsx|lineBuffer[113][6]~123_combout ;
wire \fsx|lineBuffer[113][6]~q ;
wire \fsx|lineBuffer[177][6]~124_combout ;
wire \fsx|lineBuffer[177][6]~q ;
wire \fsx|lineBuffer[173][6]~feeder_combout ;
wire \fsx|lineBuffer[173][6]~q ;
wire \fsx|lineBuffer[109][6]~q ;
wire \fsx|vga_r[5]~240_combout ;
wire \fsx|vga_r[5]~241_combout ;
wire \fsx|vga_r[5]~242_combout ;
wire \fsx|vga_r[5]~243_combout ;
wire \fsx|lineBuffer[80][6]~101_combout ;
wire \fsx|lineBuffer[80][6]~q ;
wire \fsx|lineBuffer[81][6]~102_combout ;
wire \fsx|lineBuffer[81][6]~q ;
wire \fsx|lineBuffer[77][6]~feeder_combout ;
wire \fsx|lineBuffer[77][6]~q ;
wire \fsx|lineBuffer[76][6]~q ;
wire \fsx|vga_r[5]~213_combout ;
wire \fsx|vga_r[5]~214_combout ;
wire \fsx|lineBuffer[16][6]~105_combout ;
wire \fsx|lineBuffer[16][6]~q ;
wire \fsx|lineBuffer[12][6]~q ;
wire \fsx|lineBuffer[13][6]~feeder_combout ;
wire \fsx|lineBuffer[13][6]~q ;
wire \fsx|vga_r[5]~217_combout ;
wire \fsx|lineBuffer[17][6]~106_combout ;
wire \fsx|lineBuffer[17][6]~q ;
wire \fsx|vga_r[5]~218_combout ;
wire \fsx|lineBuffer[145][6]~104_combout ;
wire \fsx|lineBuffer[145][6]~q ;
wire \fsx|lineBuffer[140][6]~q ;
wire \fsx|lineBuffer[141][6]~feeder_combout ;
wire \fsx|lineBuffer[141][6]~q ;
wire \fsx|vga_r[5]~215_combout ;
wire \fsx|lineBuffer[144][6]~103_combout ;
wire \fsx|lineBuffer[144][6]~q ;
wire \fsx|vga_r[5]~216_combout ;
wire \fsx|vga_r[5]~219_combout ;
wire \fsx|lineBuffer[209][6]~108_combout ;
wire \fsx|lineBuffer[209][6]~q ;
wire \fsx|lineBuffer[204][6]~q ;
wire \fsx|lineBuffer[205][6]~feeder_combout ;
wire \fsx|lineBuffer[205][6]~q ;
wire \fsx|vga_r[5]~220_combout ;
wire \fsx|lineBuffer[208][6]~107_combout ;
wire \fsx|lineBuffer[208][6]~q ;
wire \fsx|vga_r[5]~221_combout ;
wire \fsx|vga_r[5]~222_combout ;
wire \fsx|lineBuffer[18][6]~129_combout ;
wire \fsx|lineBuffer[18][6]~q ;
wire \fsx|lineBuffer[14][6]~q ;
wire \fsx|lineBuffer[78][6]~feeder_combout ;
wire \fsx|lineBuffer[78][6]~q ;
wire \fsx|vga_r[5]~248_combout ;
wire \fsx|lineBuffer[82][6]~130_combout ;
wire \fsx|lineBuffer[82][6]~q ;
wire \fsx|vga_r[5]~249_combout ;
wire \fsx|lineBuffer[83][6]~128_combout ;
wire \fsx|lineBuffer[83][6]~q ;
wire \fsx|lineBuffer[79][6]~feeder_combout ;
wire \fsx|lineBuffer[79][6]~q ;
wire \fsx|lineBuffer[15][6]~q ;
wire \fsx|vga_r[5]~246_combout ;
wire \fsx|lineBuffer[19][6]~127_combout ;
wire \fsx|lineBuffer[19][6]~q ;
wire \fsx|vga_r[5]~247_combout ;
wire \fsx|vga_r[5]~250_combout ;
wire \fsx|lineBuffer[210][6]~126_combout ;
wire \fsx|lineBuffer[210][6]~q ;
wire \fsx|lineBuffer[146][6]~125_combout ;
wire \fsx|lineBuffer[146][6]~q ;
wire \fsx|lineBuffer[142][6]~q ;
wire \fsx|lineBuffer[206][6]~feeder_combout ;
wire \fsx|lineBuffer[206][6]~q ;
wire \fsx|vga_r[5]~244_combout ;
wire \fsx|vga_r[5]~245_combout ;
wire \fsx|lineBuffer[147][6]~131_combout ;
wire \fsx|lineBuffer[147][6]~q ;
wire \fsx|lineBuffer[211][6]~132_combout ;
wire \fsx|lineBuffer[211][6]~q ;
wire \fsx|lineBuffer[143][6]~q ;
wire \fsx|lineBuffer[207][6]~feeder_combout ;
wire \fsx|lineBuffer[207][6]~q ;
wire \fsx|vga_r[5]~251_combout ;
wire \fsx|vga_r[5]~252_combout ;
wire \fsx|vga_r[5]~253_combout ;
wire \fsx|vga_r[5]~254_combout ;
wire \fsx|vga_r[5]~297_combout ;
wire \fsx|lineBuffer[69][6]~q ;
wire \fsx|lineBuffer[197][6]~feeder_combout ;
wire \fsx|lineBuffer[197][6]~q ;
wire \fsx|vga_r[5]~188_combout ;
wire \fsx|lineBuffer[71][6]~feeder_combout ;
wire \fsx|lineBuffer[71][6]~q ;
wire \fsx|lineBuffer[199][6]~q ;
wire \fsx|vga_r[5]~189_combout ;
wire \fsx|lineBuffer[68][6]~q ;
wire \fsx|lineBuffer[196][6]~feeder_combout ;
wire \fsx|lineBuffer[196][6]~q ;
wire \fsx|vga_r[5]~183_combout ;
wire \fsx|lineBuffer[198][6]~q ;
wire \fsx|lineBuffer[70][6]~feeder_combout ;
wire \fsx|lineBuffer[70][6]~q ;
wire \fsx|vga_r[5]~184_combout ;
wire \fsx|lineBuffer[6][6]~feeder_combout ;
wire \fsx|lineBuffer[6][6]~q ;
wire \fsx|lineBuffer[134][6]~q ;
wire \fsx|lineBuffer[132][6]~feeder_combout ;
wire \fsx|lineBuffer[132][6]~q ;
wire \fsx|lineBuffer[4][6]~q ;
wire \fsx|vga_r[5]~185_combout ;
wire \fsx|vga_r[5]~186_combout ;
wire \fsx|vga_r[5]~187_combout ;
wire \fsx|lineBuffer[7][6]~feeder_combout ;
wire \fsx|lineBuffer[7][6]~q ;
wire \fsx|lineBuffer[135][6]~q ;
wire \fsx|lineBuffer[5][6]~q ;
wire \fsx|lineBuffer[133][6]~feeder_combout ;
wire \fsx|lineBuffer[133][6]~q ;
wire \fsx|vga_r[5]~181_combout ;
wire \fsx|vga_r[5]~182_combout ;
wire \fsx|vga_r[5]~190_combout ;
wire \fsx|lineBuffer[164][6]~q ;
wire \fsx|lineBuffer[165][6]~feeder_combout ;
wire \fsx|lineBuffer[165][6]~q ;
wire \fsx|vga_r[5]~198_combout ;
wire \fsx|lineBuffer[167][6]~q ;
wire \fsx|lineBuffer[166][6]~feeder_combout ;
wire \fsx|lineBuffer[166][6]~q ;
wire \fsx|vga_r[5]~199_combout ;
wire \fsx|lineBuffer[36][6]~q ;
wire \fsx|lineBuffer[37][6]~feeder_combout ;
wire \fsx|lineBuffer[37][6]~q ;
wire \fsx|vga_r[5]~191_combout ;
wire \fsx|lineBuffer[39][6]~q ;
wire \fsx|lineBuffer[38][6]~feeder_combout ;
wire \fsx|lineBuffer[38][6]~q ;
wire \fsx|vga_r[5]~192_combout ;
wire \fsx|lineBuffer[100][6]~q ;
wire \fsx|lineBuffer[101][6]~feeder_combout ;
wire \fsx|lineBuffer[101][6]~q ;
wire \fsx|vga_r[5]~193_combout ;
wire \fsx|lineBuffer[103][6]~q ;
wire \fsx|lineBuffer[102][6]~feeder_combout ;
wire \fsx|lineBuffer[102][6]~q ;
wire \fsx|vga_r[5]~194_combout ;
wire \fsx|lineBuffer[228][6]~q ;
wire \fsx|lineBuffer[229][6]~feeder_combout ;
wire \fsx|lineBuffer[229][6]~q ;
wire \fsx|vga_r[5]~195_combout ;
wire \fsx|lineBuffer[231][6]~q ;
wire \fsx|lineBuffer[230][6]~feeder_combout ;
wire \fsx|lineBuffer[230][6]~q ;
wire \fsx|vga_r[5]~196_combout ;
wire \fsx|vga_r[5]~197_combout ;
wire \fsx|vga_r[5]~200_combout ;
wire \fsx|vga_r[5]~201_combout ;
wire \fsx|lineBuffer[40][6]~70_combout ;
wire \fsx|lineBuffer[40][6]~q ;
wire \fsx|lineBuffer[232][6]~71_combout ;
wire \fsx|lineBuffer[232][6]~q ;
wire \fsx|vga_r[5]~175_combout ;
wire \fsx|lineBuffer[42][6]~72_combout ;
wire \fsx|lineBuffer[42][6]~q ;
wire \fsx|lineBuffer[234][6]~69_combout ;
wire \fsx|lineBuffer[234][6]~q ;
wire \fsx|vga_r[5]~176_combout ;
wire \fsx|lineBuffer[235][6]~63_combout ;
wire \fsx|lineBuffer[235][6]~q ;
wire \fsx|lineBuffer[43][6]~68_combout ;
wire \fsx|lineBuffer[43][6]~q ;
wire \fsx|lineBuffer[41][6]~66_combout ;
wire \fsx|lineBuffer[41][6]~q ;
wire \fsx|lineBuffer[233][6]~67_combout ;
wire \fsx|lineBuffer[233][6]~q ;
wire \fsx|vga_r[5]~173_combout ;
wire \fsx|vga_r[5]~174_combout ;
wire \fsx|vga_r[5]~177_combout ;
wire \fsx|lineBuffer[107][6]~73_combout ;
wire \fsx|lineBuffer[107][6]~q ;
wire \fsx|lineBuffer[171][6]~76_combout ;
wire \fsx|lineBuffer[171][6]~q ;
wire \fsx|lineBuffer[169][6]~74_combout ;
wire \fsx|lineBuffer[169][6]~q ;
wire \fsx|lineBuffer[105][6]~75_combout ;
wire \fsx|lineBuffer[105][6]~q ;
wire \fsx|vga_r[5]~178_combout ;
wire \fsx|vga_r[5]~179_combout ;
wire \fsx|lineBuffer[170][6]~60_combout ;
wire \fsx|lineBuffer[170][6]~q ;
wire \fsx|lineBuffer[168][6]~58_combout ;
wire \fsx|lineBuffer[168][6]~q ;
wire \fsx|lineBuffer[104][6]~59_combout ;
wire \fsx|lineBuffer[104][6]~q ;
wire \fsx|vga_r[5]~171_combout ;
wire \fsx|lineBuffer[106][6]~55_combout ;
wire \fsx|lineBuffer[106][6]~q ;
wire \fsx|vga_r[5]~172_combout ;
wire \fsx|vga_r[5]~180_combout ;
wire \fsx|lineBuffer[75][6]~88_combout ;
wire \fsx|lineBuffer[75][6]~q ;
wire \fsx|lineBuffer[72][6]~87_combout ;
wire \fsx|lineBuffer[72][6]~q ;
wire \fsx|lineBuffer[73][6]~86_combout ;
wire \fsx|lineBuffer[73][6]~q ;
wire \fsx|vga_r[5]~202_combout ;
wire \fsx|lineBuffer[74][6]~85_combout ;
wire \fsx|lineBuffer[74][6]~q ;
wire \fsx|vga_r[5]~203_combout ;
wire \fsx|lineBuffer[203][6]~100_combout ;
wire \fsx|lineBuffer[203][6]~q ;
wire \fsx|lineBuffer[202][6]~97_combout ;
wire \fsx|lineBuffer[202][6]~q ;
wire \fsx|lineBuffer[200][6]~99_combout ;
wire \fsx|lineBuffer[200][6]~q ;
wire \fsx|lineBuffer[201][6]~98_combout ;
wire \fsx|lineBuffer[201][6]~q ;
wire \fsx|vga_r[5]~209_combout ;
wire \fsx|vga_r[5]~210_combout ;
wire \fsx|lineBuffer[11][6]~96_combout ;
wire \fsx|lineBuffer[11][6]~q ;
wire \fsx|lineBuffer[9][6]~94_combout ;
wire \fsx|lineBuffer[9][6]~q ;
wire \fsx|lineBuffer[8][6]~95_combout ;
wire \fsx|lineBuffer[8][6]~q ;
wire \fsx|vga_r[5]~206_combout ;
wire \fsx|lineBuffer[10][6]~93_combout ;
wire \fsx|lineBuffer[10][6]~q ;
wire \fsx|vga_r[5]~207_combout ;
wire \fsx|lineBuffer[136][6]~91_combout ;
wire \fsx|lineBuffer[136][6]~q ;
wire \fsx|lineBuffer[137][6]~90_combout ;
wire \fsx|lineBuffer[137][6]~q ;
wire \fsx|vga_r[5]~204_combout ;
wire \fsx|lineBuffer[139][6]~92_combout ;
wire \fsx|lineBuffer[139][6]~q ;
wire \fsx|lineBuffer[138][6]~89_combout ;
wire \fsx|lineBuffer[138][6]~q ;
wire \fsx|vga_r[5]~205_combout ;
wire \fsx|vga_r[5]~208_combout ;
wire \fsx|vga_r[5]~211_combout ;
wire \fsx|vga_r[5]~212_combout ;
wire \fsx|lineBuffer[91][6]~193_combout ;
wire \fsx|lineBuffer[91][6]~q ;
wire \fsx|lineBuffer[219][6]~196_combout ;
wire \fsx|lineBuffer[219][6]~q ;
wire \fsx|lineBuffer[89][6]~195_combout ;
wire \fsx|lineBuffer[89][6]~q ;
wire \fsx|lineBuffer[217][6]~194_combout ;
wire \fsx|lineBuffer[217][6]~q ;
wire \fsx|vga_r[5]~336_combout ;
wire \fsx|vga_r[5]~337_combout ;
wire \fsx|lineBuffer[154][6]~192_combout ;
wire \fsx|lineBuffer[154][6]~q ;
wire \fsx|lineBuffer[24][6]~191_combout ;
wire \fsx|lineBuffer[24][6]~q ;
wire \fsx|lineBuffer[152][6]~190_combout ;
wire \fsx|lineBuffer[152][6]~q ;
wire \fsx|vga_r[5]~333_combout ;
wire \fsx|lineBuffer[26][6]~189_combout ;
wire \fsx|lineBuffer[26][6]~q ;
wire \fsx|vga_r[5]~334_combout ;
wire \fsx|lineBuffer[90][6]~185_combout ;
wire \fsx|lineBuffer[90][6]~q ;
wire \fsx|lineBuffer[218][6]~188_combout ;
wire \fsx|lineBuffer[218][6]~q ;
wire \fsx|lineBuffer[88][6]~187_combout ;
wire \fsx|lineBuffer[88][6]~q ;
wire \fsx|lineBuffer[216][6]~186_combout ;
wire \fsx|lineBuffer[216][6]~q ;
wire \fsx|vga_r[5]~331_combout ;
wire \fsx|vga_r[5]~332_combout ;
wire \fsx|vga_r[5]~335_combout ;
wire \fsx|lineBuffer[27][6]~181_combout ;
wire \fsx|lineBuffer[27][6]~q ;
wire \fsx|lineBuffer[155][6]~184_combout ;
wire \fsx|lineBuffer[155][6]~q ;
wire \fsx|lineBuffer[25][6]~183_combout ;
wire \fsx|lineBuffer[25][6]~q ;
wire \fsx|lineBuffer[153][6]~182_combout ;
wire \fsx|lineBuffer[153][6]~q ;
wire \fsx|vga_r[5]~329_combout ;
wire \fsx|vga_r[5]~330_combout ;
wire \fsx|vga_r[5]~338_combout ;
wire \fsx|lineBuffer[120][6]~171_combout ;
wire \fsx|lineBuffer[120][6]~q ;
wire \fsx|lineBuffer[121][6]~170_combout ;
wire \fsx|lineBuffer[121][6]~q ;
wire \fsx|vga_r[5]~300_combout ;
wire \fsx|lineBuffer[122][6]~169_combout ;
wire \fsx|lineBuffer[122][6]~q ;
wire \fsx|lineBuffer[123][6]~172_combout ;
wire \fsx|lineBuffer[123][6]~q ;
wire \fsx|vga_r[5]~301_combout ;
wire \fsx|lineBuffer[249][6]~174_combout ;
wire \fsx|lineBuffer[249][6]~q ;
wire \fsx|lineBuffer[248][6]~175_combout ;
wire \fsx|lineBuffer[248][6]~q ;
wire \fsx|vga_r[5]~302_combout ;
wire \fsx|lineBuffer[250][6]~173_combout ;
wire \fsx|lineBuffer[250][6]~q ;
wire \fsx|lineBuffer[251][6]~176_combout ;
wire \fsx|lineBuffer[251][6]~q ;
wire \fsx|vga_r[5]~303_combout ;
wire \fsx|vga_r[5]~304_combout ;
wire \fsx|lineBuffer[59][6]~168_combout ;
wire \fsx|lineBuffer[59][6]~q ;
wire \fsx|lineBuffer[58][6]~165_combout ;
wire \fsx|lineBuffer[58][6]~q ;
wire \fsx|lineBuffer[57][6]~166_combout ;
wire \fsx|lineBuffer[57][6]~q ;
wire \fsx|lineBuffer[56][6]~167_combout ;
wire \fsx|lineBuffer[56][6]~q ;
wire \fsx|vga_r[5]~298_combout ;
wire \fsx|vga_r[5]~299_combout ;
wire \fsx|lineBuffer[187][6]~180_combout ;
wire \fsx|lineBuffer[187][6]~q ;
wire \fsx|lineBuffer[186][6]~177_combout ;
wire \fsx|lineBuffer[186][6]~q ;
wire \fsx|lineBuffer[185][6]~178_combout ;
wire \fsx|lineBuffer[185][6]~q ;
wire \fsx|lineBuffer[184][6]~179_combout ;
wire \fsx|lineBuffer[184][6]~q ;
wire \fsx|vga_r[5]~305_combout ;
wire \fsx|vga_r[5]~306_combout ;
wire \fsx|vga_r[5]~307_combout ;
wire \fsx|lineBuffer[22][6]~feeder_combout ;
wire \fsx|lineBuffer[22][6]~q ;
wire \fsx|lineBuffer[86][6]~q ;
wire \fsx|lineBuffer[84][6]~feeder_combout ;
wire \fsx|lineBuffer[84][6]~q ;
wire \fsx|lineBuffer[20][6]~q ;
wire \fsx|vga_r[5]~312_combout ;
wire \fsx|vga_r[5]~313_combout ;
wire \fsx|lineBuffer[85][6]~feeder_combout ;
wire \fsx|lineBuffer[85][6]~q ;
wire \fsx|lineBuffer[21][6]~q ;
wire \fsx|vga_r[5]~310_combout ;
wire \fsx|lineBuffer[87][6]~q ;
wire \fsx|lineBuffer[23][6]~feeder_combout ;
wire \fsx|lineBuffer[23][6]~q ;
wire \fsx|vga_r[5]~311_combout ;
wire \fsx|vga_r[5]~314_combout ;
wire \fsx|lineBuffer[151][6]~feeder_combout ;
wire \fsx|lineBuffer[151][6]~q ;
wire \fsx|lineBuffer[215][6]~q ;
wire \fsx|lineBuffer[149][6]~q ;
wire \fsx|lineBuffer[213][6]~feeder_combout ;
wire \fsx|lineBuffer[213][6]~q ;
wire \fsx|vga_r[5]~315_combout ;
wire \fsx|vga_r[5]~316_combout ;
wire \fsx|lineBuffer[150][6]~feeder_combout ;
wire \fsx|lineBuffer[150][6]~q ;
wire \fsx|lineBuffer[214][6]~q ;
wire \fsx|lineBuffer[212][6]~feeder_combout ;
wire \fsx|lineBuffer[212][6]~q ;
wire \fsx|lineBuffer[148][6]~q ;
wire \fsx|vga_r[5]~308_combout ;
wire \fsx|vga_r[5]~309_combout ;
wire \fsx|vga_r[5]~317_combout ;
wire \fsx|lineBuffer[245][6]~q ;
wire \fsx|lineBuffer[117][6]~feeder_combout ;
wire \fsx|lineBuffer[117][6]~q ;
wire \fsx|vga_r[5]~318_combout ;
wire \fsx|lineBuffer[119][6]~q ;
wire \fsx|lineBuffer[247][6]~feeder_combout ;
wire \fsx|lineBuffer[247][6]~q ;
wire \fsx|vga_r[5]~319_combout ;
wire \fsx|lineBuffer[116][6]~q ;
wire \fsx|lineBuffer[244][6]~q ;
wire \fsx|vga_r[5]~322_combout ;
wire \fsx|lineBuffer[246][6]~q ;
wire \fsx|lineBuffer[118][6]~feeder_combout ;
wire \fsx|lineBuffer[118][6]~q ;
wire \fsx|vga_r[5]~323_combout ;
wire \fsx|lineBuffer[54][6]~feeder_combout ;
wire \fsx|lineBuffer[54][6]~q ;
wire \fsx|lineBuffer[182][6]~q ;
wire \fsx|lineBuffer[52][6]~q ;
wire \fsx|lineBuffer[180][6]~feeder_combout ;
wire \fsx|lineBuffer[180][6]~q ;
wire \fsx|vga_r[5]~320_combout ;
wire \fsx|vga_r[5]~321_combout ;
wire \fsx|vga_r[5]~324_combout ;
wire \fsx|lineBuffer[183][6]~q ;
wire \fsx|lineBuffer[55][6]~q ;
wire \fsx|lineBuffer[53][6]~feeder_combout ;
wire \fsx|lineBuffer[53][6]~q ;
wire \fsx|lineBuffer[181][6]~q ;
wire \fsx|vga_r[5]~325_combout ;
wire \fsx|vga_r[5]~326_combout ;
wire \fsx|vga_r[5]~327_combout ;
wire \fsx|vga_r[5]~328_combout ;
wire \fsx|vga_r[5]~339_combout ;
wire \fsx|vga_r[5]~340_combout ;
wire \fsx|vga_r[5]~341_combout ;
wire \fsx|lineBuffer~201_combout ;
wire \fsx|lineBuffer~202_combout ;
wire \fsx|lineBuffer[21][7]~feeder_combout ;
wire \fsx|lineBuffer[21][7]~q ;
wire \fsx|lineBuffer[149][7]~q ;
wire \fsx|lineBuffer[141][7]~feeder_combout ;
wire \fsx|lineBuffer[141][7]~q ;
wire \fsx|lineBuffer[13][7]~q ;
wire \fsx|vga_r[7]~352_combout ;
wire \fsx|vga_r[7]~353_combout ;
wire \fsx|lineBuffer[205][7]~feeder_combout ;
wire \fsx|lineBuffer[205][7]~q ;
wire \fsx|lineBuffer[77][7]~q ;
wire \fsx|vga_r[7]~359_combout ;
wire \fsx|lineBuffer[213][7]~q ;
wire \fsx|lineBuffer[85][7]~feeder_combout ;
wire \fsx|lineBuffer[85][7]~q ;
wire \fsx|vga_r[7]~360_combout ;
wire \fsx|lineBuffer~203_combout ;
wire \fsx|lineBuffer~204_combout ;
wire \fsx|lineBuffer[140][7]~feeder_combout ;
wire \fsx|lineBuffer[140][7]~q ;
wire \fsx|lineBuffer[12][7]~q ;
wire \fsx|vga_r[7]~356_combout ;
wire \fsx|lineBuffer[148][7]~q ;
wire \fsx|lineBuffer[20][7]~feeder_combout ;
wire \fsx|lineBuffer[20][7]~q ;
wire \fsx|vga_r[7]~357_combout ;
wire \fsx|lineBuffer[84][7]~feeder_combout ;
wire \fsx|lineBuffer[84][7]~q ;
wire \fsx|lineBuffer[212][7]~q ;
wire \fsx|lineBuffer[76][7]~q ;
wire \fsx|lineBuffer[204][7]~feeder_combout ;
wire \fsx|lineBuffer[204][7]~q ;
wire \fsx|vga_r[7]~354_combout ;
wire \fsx|vga_r[7]~355_combout ;
wire \fsx|vga_r[7]~358_combout ;
wire \fsx|vga_r[7]~361_combout ;
wire \fsx|lineBuffer[188][7]~feeder_combout ;
wire \fsx|lineBuffer[188][7]~q ;
wire \fsx|lineBuffer[124][7]~q ;
wire \fsx|vga_r[7]~362_combout ;
wire \fsx|lineBuffer[196][7]~q ;
wire \fsx|lineBuffer[132][7]~feeder_combout ;
wire \fsx|lineBuffer[132][7]~q ;
wire \fsx|vga_r[7]~363_combout ;
wire \fsx|lineBuffer[252][7]~q ;
wire \fsx|lineBuffer[60][7]~feeder_combout ;
wire \fsx|lineBuffer[60][7]~q ;
wire \fsx|vga_r[7]~366_combout ;
wire \fsx|lineBuffer[68][7]~q ;
wire \fsx|lineBuffer[4][7]~feeder_combout ;
wire \fsx|lineBuffer[4][7]~q ;
wire \fsx|vga_r[7]~367_combout ;
wire \fsx|lineBuffer[253][7]~q ;
wire \fsx|lineBuffer[61][7]~feeder_combout ;
wire \fsx|lineBuffer[61][7]~q ;
wire \fsx|vga_r[7]~364_combout ;
wire \fsx|lineBuffer[69][7]~q ;
wire \fsx|lineBuffer[5][7]~feeder_combout ;
wire \fsx|lineBuffer[5][7]~q ;
wire \fsx|vga_r[7]~365_combout ;
wire \fsx|vga_r[7]~368_combout ;
wire \fsx|lineBuffer[189][7]~feeder_combout ;
wire \fsx|lineBuffer[189][7]~q ;
wire \fsx|lineBuffer[125][7]~q ;
wire \fsx|vga_r[7]~369_combout ;
wire \fsx|lineBuffer[197][7]~q ;
wire \fsx|lineBuffer[133][7]~feeder_combout ;
wire \fsx|lineBuffer[133][7]~q ;
wire \fsx|vga_r[7]~370_combout ;
wire \fsx|vga_r[7]~371_combout ;
wire \fsx|vga_r[7]~372_combout ;
wire \fsx|lineBuffer~197_combout ;
wire \fsx|lineBuffer~198_combout ;
wire \fsx|lineBuffer[142][7]~q ;
wire \fsx|lineBuffer~199_combout ;
wire \fsx|lineBuffer~200_combout ;
wire \fsx|lineBuffer[143][7]~feeder_combout ;
wire \fsx|lineBuffer[143][7]~q ;
wire \fsx|vga_r[7]~373_combout ;
wire \fsx|lineBuffer[151][7]~q ;
wire \fsx|lineBuffer[150][7]~feeder_combout ;
wire \fsx|lineBuffer[150][7]~q ;
wire \fsx|vga_r[7]~374_combout ;
wire \fsx|lineBuffer[206][7]~q ;
wire \fsx|lineBuffer[207][7]~feeder_combout ;
wire \fsx|lineBuffer[207][7]~q ;
wire \fsx|vga_r[7]~380_combout ;
wire \fsx|lineBuffer[215][7]~q ;
wire \fsx|lineBuffer[214][7]~feeder_combout ;
wire \fsx|lineBuffer[214][7]~q ;
wire \fsx|vga_r[7]~381_combout ;
wire \fsx|lineBuffer[14][7]~q ;
wire \fsx|lineBuffer[15][7]~feeder_combout ;
wire \fsx|lineBuffer[15][7]~q ;
wire \fsx|vga_r[7]~377_combout ;
wire \fsx|lineBuffer[23][7]~q ;
wire \fsx|lineBuffer[22][7]~feeder_combout ;
wire \fsx|lineBuffer[22][7]~q ;
wire \fsx|vga_r[7]~378_combout ;
wire \fsx|lineBuffer[78][7]~q ;
wire \fsx|lineBuffer[79][7]~feeder_combout ;
wire \fsx|lineBuffer[79][7]~q ;
wire \fsx|vga_r[7]~375_combout ;
wire \fsx|lineBuffer[87][7]~q ;
wire \fsx|lineBuffer[86][7]~feeder_combout ;
wire \fsx|lineBuffer[86][7]~q ;
wire \fsx|vga_r[7]~376_combout ;
wire \fsx|vga_r[7]~379_combout ;
wire \fsx|vga_r[7]~382_combout ;
wire \fsx|lineBuffer[127][7]~q ;
wire \fsx|lineBuffer[191][7]~feeder_combout ;
wire \fsx|lineBuffer[191][7]~q ;
wire \fsx|vga_r[7]~349_combout ;
wire \fsx|lineBuffer[135][7]~feeder_combout ;
wire \fsx|lineBuffer[135][7]~q ;
wire \fsx|lineBuffer[199][7]~q ;
wire \fsx|vga_r[7]~350_combout ;
wire \fsx|lineBuffer[63][7]~feeder_combout ;
wire \fsx|lineBuffer[63][7]~q ;
wire \fsx|lineBuffer[255][7]~q ;
wire \fsx|vga_r[7]~344_combout ;
wire \fsx|lineBuffer[71][7]~q ;
wire \fsx|lineBuffer[7][7]~feeder_combout ;
wire \fsx|lineBuffer[7][7]~q ;
wire \fsx|vga_r[7]~345_combout ;
wire \fsx|lineBuffer[62][7]~feeder_combout ;
wire \fsx|lineBuffer[62][7]~q ;
wire \fsx|lineBuffer[254][7]~q ;
wire \fsx|vga_r[7]~346_combout ;
wire \fsx|lineBuffer[70][7]~q ;
wire \fsx|lineBuffer[6][7]~feeder_combout ;
wire \fsx|lineBuffer[6][7]~q ;
wire \fsx|vga_r[7]~347_combout ;
wire \fsx|vga_r[7]~348_combout ;
wire \fsx|lineBuffer[190][7]~feeder_combout ;
wire \fsx|lineBuffer[190][7]~q ;
wire \fsx|lineBuffer[126][7]~q ;
wire \fsx|vga_r[7]~342_combout ;
wire \fsx|lineBuffer[198][7]~q ;
wire \fsx|lineBuffer[134][7]~feeder_combout ;
wire \fsx|lineBuffer[134][7]~q ;
wire \fsx|vga_r[7]~343_combout ;
wire \fsx|vga_r[7]~351_combout ;
wire \fsx|vga_r[7]~383_combout ;
wire \fsx|lineBuffer~216_combout ;
wire \fsx|lineBuffer~217_combout ;
wire \fsx|lineBuffer[161][7]~227_combout ;
wire \fsx|lineBuffer[161][7]~q ;
wire \fsx|lineBuffer~213_combout ;
wire \fsx|lineBuffer~214_combout ;
wire \fsx|lineBuffer[163][7]~226_combout ;
wire \fsx|lineBuffer[163][7]~q ;
wire \fsx|vga_r[7]~391_combout ;
wire \fsx|lineBuffer[179][7]~228_combout ;
wire \fsx|lineBuffer[179][7]~q ;
wire \fsx|lineBuffer[177][7]~225_combout ;
wire \fsx|lineBuffer[177][7]~q ;
wire \fsx|vga_r[7]~392_combout ;
wire \fsx|lineBuffer~208_combout ;
wire \fsx|lineBuffer~209_combout ;
wire \fsx|lineBuffer[114][7]~224_combout ;
wire \fsx|lineBuffer[114][7]~q ;
wire \fsx|lineBuffer~205_combout ;
wire \fsx|lineBuffer~206_combout ;
wire \fsx|lineBuffer[96][7]~223_combout ;
wire \fsx|lineBuffer[96][7]~q ;
wire \fsx|lineBuffer[112][7]~222_combout ;
wire \fsx|lineBuffer[112][7]~q ;
wire \fsx|vga_r[7]~388_combout ;
wire \fsx|lineBuffer[98][7]~221_combout ;
wire \fsx|lineBuffer[98][7]~q ;
wire \fsx|vga_r[7]~389_combout ;
wire \fsx|lineBuffer[115][7]~220_combout ;
wire \fsx|lineBuffer[115][7]~q ;
wire \fsx|lineBuffer[97][7]~219_combout ;
wire \fsx|lineBuffer[97][7]~q ;
wire \fsx|lineBuffer[113][7]~218_combout ;
wire \fsx|lineBuffer[113][7]~q ;
wire \fsx|vga_r[7]~386_combout ;
wire \fsx|lineBuffer[99][7]~215_combout ;
wire \fsx|lineBuffer[99][7]~q ;
wire \fsx|vga_r[7]~387_combout ;
wire \fsx|vga_r[7]~390_combout ;
wire \fsx|lineBuffer[162][7]~210_combout ;
wire \fsx|lineBuffer[162][7]~q ;
wire \fsx|lineBuffer[160][7]~211_combout ;
wire \fsx|lineBuffer[160][7]~q ;
wire \fsx|vga_r[7]~384_combout ;
wire \fsx|lineBuffer[178][7]~212_combout ;
wire \fsx|lineBuffer[178][7]~q ;
wire \fsx|lineBuffer[176][7]~207_combout ;
wire \fsx|lineBuffer[176][7]~q ;
wire \fsx|vga_r[7]~385_combout ;
wire \fsx|vga_r[7]~393_combout ;
wire \fsx|lineBuffer[187][7]~276_combout ;
wire \fsx|lineBuffer[187][7]~q ;
wire \fsx|lineBuffer[185][7]~273_combout ;
wire \fsx|lineBuffer[185][7]~q ;
wire \fsx|lineBuffer[169][7]~275_combout ;
wire \fsx|lineBuffer[169][7]~q ;
wire \fsx|lineBuffer[171][7]~274_combout ;
wire \fsx|lineBuffer[171][7]~q ;
wire \fsx|vga_r[7]~422_combout ;
wire \fsx|vga_r[7]~423_combout ;
wire \fsx|lineBuffer[122][7]~272_combout ;
wire \fsx|lineBuffer[122][7]~q ;
wire \fsx|lineBuffer[120][7]~270_combout ;
wire \fsx|lineBuffer[120][7]~q ;
wire \fsx|lineBuffer[104][7]~271_combout ;
wire \fsx|lineBuffer[104][7]~q ;
wire \fsx|vga_r[7]~419_combout ;
wire \fsx|lineBuffer[106][7]~269_combout ;
wire \fsx|lineBuffer[106][7]~q ;
wire \fsx|vga_r[7]~420_combout ;
wire \fsx|lineBuffer[123][7]~268_combout ;
wire \fsx|lineBuffer[123][7]~q ;
wire \fsx|lineBuffer[105][7]~267_combout ;
wire \fsx|lineBuffer[105][7]~q ;
wire \fsx|lineBuffer[121][7]~266_combout ;
wire \fsx|lineBuffer[121][7]~q ;
wire \fsx|vga_r[7]~417_combout ;
wire \fsx|lineBuffer[107][7]~265_combout ;
wire \fsx|lineBuffer[107][7]~q ;
wire \fsx|vga_r[7]~418_combout ;
wire \fsx|vga_r[7]~421_combout ;
wire \fsx|lineBuffer[184][7]~261_combout ;
wire \fsx|lineBuffer[184][7]~q ;
wire \fsx|lineBuffer[186][7]~264_combout ;
wire \fsx|lineBuffer[186][7]~q ;
wire \fsx|lineBuffer[168][7]~263_combout ;
wire \fsx|lineBuffer[168][7]~q ;
wire \fsx|lineBuffer[170][7]~262_combout ;
wire \fsx|lineBuffer[170][7]~q ;
wire \fsx|vga_r[7]~415_combout ;
wire \fsx|vga_r[7]~416_combout ;
wire \fsx|vga_r[7]~424_combout ;
wire \fsx|lineBuffer[50][7]~248_combout ;
wire \fsx|lineBuffer[50][7]~q ;
wire \fsx|lineBuffer[48][7]~246_combout ;
wire \fsx|lineBuffer[48][7]~q ;
wire \fsx|lineBuffer[32][7]~247_combout ;
wire \fsx|lineBuffer[32][7]~q ;
wire \fsx|vga_r[7]~404_combout ;
wire \fsx|lineBuffer[34][7]~245_combout ;
wire \fsx|lineBuffer[34][7]~q ;
wire \fsx|vga_r[7]~405_combout ;
wire \fsx|lineBuffer[35][7]~257_combout ;
wire \fsx|lineBuffer[35][7]~q ;
wire \fsx|lineBuffer[49][7]~258_combout ;
wire \fsx|lineBuffer[49][7]~q ;
wire \fsx|lineBuffer[33][7]~259_combout ;
wire \fsx|lineBuffer[33][7]~q ;
wire \fsx|vga_r[7]~411_combout ;
wire \fsx|lineBuffer[51][7]~260_combout ;
wire \fsx|lineBuffer[51][7]~q ;
wire \fsx|vga_r[7]~412_combout ;
wire \fsx|lineBuffer[241][7]~250_combout ;
wire \fsx|lineBuffer[241][7]~q ;
wire \fsx|lineBuffer[225][7]~251_combout ;
wire \fsx|lineBuffer[225][7]~q ;
wire \fsx|vga_r[7]~406_combout ;
wire \fsx|lineBuffer[243][7]~252_combout ;
wire \fsx|lineBuffer[243][7]~q ;
wire \fsx|lineBuffer[227][7]~249_combout ;
wire \fsx|lineBuffer[227][7]~q ;
wire \fsx|vga_r[7]~407_combout ;
wire \fsx|lineBuffer[242][7]~256_combout ;
wire \fsx|lineBuffer[242][7]~q ;
wire \fsx|lineBuffer[224][7]~255_combout ;
wire \fsx|lineBuffer[224][7]~q ;
wire \fsx|lineBuffer[240][7]~254_combout ;
wire \fsx|lineBuffer[240][7]~q ;
wire \fsx|vga_r[7]~408_combout ;
wire \fsx|lineBuffer[226][7]~253_combout ;
wire \fsx|lineBuffer[226][7]~q ;
wire \fsx|vga_r[7]~409_combout ;
wire \fsx|vga_r[7]~410_combout ;
wire \fsx|vga_r[7]~413_combout ;
wire \fsx|lineBuffer[57][7]~241_combout ;
wire \fsx|lineBuffer[57][7]~q ;
wire \fsx|lineBuffer[59][7]~244_combout ;
wire \fsx|lineBuffer[59][7]~q ;
wire \fsx|lineBuffer[41][7]~243_combout ;
wire \fsx|lineBuffer[41][7]~q ;
wire \fsx|lineBuffer[43][7]~242_combout ;
wire \fsx|lineBuffer[43][7]~q ;
wire \fsx|vga_r[7]~401_combout ;
wire \fsx|vga_r[7]~402_combout ;
wire \fsx|lineBuffer[235][7]~233_combout ;
wire \fsx|lineBuffer[235][7]~q ;
wire \fsx|lineBuffer[233][7]~235_combout ;
wire \fsx|lineBuffer[233][7]~q ;
wire \fsx|lineBuffer[249][7]~234_combout ;
wire \fsx|lineBuffer[249][7]~q ;
wire \fsx|vga_r[7]~396_combout ;
wire \fsx|lineBuffer[251][7]~236_combout ;
wire \fsx|lineBuffer[251][7]~q ;
wire \fsx|vga_r[7]~397_combout ;
wire \fsx|lineBuffer[234][7]~237_combout ;
wire \fsx|lineBuffer[234][7]~q ;
wire \fsx|lineBuffer[250][7]~240_combout ;
wire \fsx|lineBuffer[250][7]~q ;
wire \fsx|lineBuffer[232][7]~239_combout ;
wire \fsx|lineBuffer[232][7]~q ;
wire \fsx|lineBuffer[248][7]~238_combout ;
wire \fsx|lineBuffer[248][7]~q ;
wire \fsx|vga_r[7]~398_combout ;
wire \fsx|vga_r[7]~399_combout ;
wire \fsx|vga_r[7]~400_combout ;
wire \fsx|lineBuffer[40][7]~231_combout ;
wire \fsx|lineBuffer[40][7]~q ;
wire \fsx|lineBuffer[42][7]~230_combout ;
wire \fsx|lineBuffer[42][7]~q ;
wire \fsx|vga_r[7]~394_combout ;
wire \fsx|lineBuffer[58][7]~232_combout ;
wire \fsx|lineBuffer[58][7]~q ;
wire \fsx|lineBuffer[56][7]~229_combout ;
wire \fsx|lineBuffer[56][7]~q ;
wire \fsx|vga_r[7]~395_combout ;
wire \fsx|vga_r[7]~403_combout ;
wire \fsx|vga_r[7]~414_combout ;
wire \fsx|vga_r[7]~425_combout ;
wire \fsx|lineBuffer[167][7]~feeder_combout ;
wire \fsx|lineBuffer[167][7]~q ;
wire \fsx|lineBuffer[159][7]~q ;
wire \fsx|vga_r[7]~464_combout ;
wire \fsx|lineBuffer[183][7]~feeder_combout ;
wire \fsx|lineBuffer[183][7]~q ;
wire \fsx|lineBuffer[175][7]~q ;
wire \fsx|vga_r[7]~465_combout ;
wire \fsx|lineBuffer[166][7]~feeder_combout ;
wire \fsx|lineBuffer[166][7]~q ;
wire \fsx|lineBuffer[158][7]~q ;
wire \fsx|vga_r[7]~457_combout ;
wire \fsx|lineBuffer[182][7]~q ;
wire \fsx|lineBuffer[174][7]~feeder_combout ;
wire \fsx|lineBuffer[174][7]~q ;
wire \fsx|vga_r[7]~458_combout ;
wire \fsx|lineBuffer[54][7]~feeder_combout ;
wire \fsx|lineBuffer[54][7]~q ;
wire \fsx|lineBuffer[46][7]~q ;
wire \fsx|lineBuffer[30][7]~q ;
wire \fsx|lineBuffer[38][7]~feeder_combout ;
wire \fsx|lineBuffer[38][7]~q ;
wire \fsx|vga_r[7]~461_combout ;
wire \fsx|vga_r[7]~462_combout ;
wire \fsx|lineBuffer[47][7]~feeder_combout ;
wire \fsx|lineBuffer[47][7]~q ;
wire \fsx|lineBuffer[55][7]~q ;
wire \fsx|lineBuffer[31][7]~q ;
wire \fsx|lineBuffer[39][7]~feeder_combout ;
wire \fsx|lineBuffer[39][7]~q ;
wire \fsx|vga_r[7]~459_combout ;
wire \fsx|vga_r[7]~460_combout ;
wire \fsx|vga_r[7]~463_combout ;
wire \fsx|vga_r[7]~466_combout ;
wire \fsx|lineBuffer[244][7]~feeder_combout ;
wire \fsx|lineBuffer[244][7]~q ;
wire \fsx|lineBuffer[236][7]~q ;
wire \fsx|lineBuffer[220][7]~q ;
wire \fsx|lineBuffer[228][7]~feeder_combout ;
wire \fsx|lineBuffer[228][7]~q ;
wire \fsx|vga_r[7]~450_combout ;
wire \fsx|vga_r[7]~451_combout ;
wire \fsx|lineBuffer[108][7]~feeder_combout ;
wire \fsx|lineBuffer[108][7]~q ;
wire \fsx|lineBuffer[116][7]~q ;
wire \fsx|lineBuffer[92][7]~q ;
wire \fsx|lineBuffer[100][7]~feeder_combout ;
wire \fsx|lineBuffer[100][7]~q ;
wire \fsx|vga_r[7]~448_combout ;
wire \fsx|vga_r[7]~449_combout ;
wire \fsx|vga_r[7]~452_combout ;
wire \fsx|lineBuffer[237][7]~feeder_combout ;
wire \fsx|lineBuffer[237][7]~q ;
wire \fsx|lineBuffer[245][7]~q ;
wire \fsx|lineBuffer[221][7]~q ;
wire \fsx|lineBuffer[229][7]~feeder_combout ;
wire \fsx|lineBuffer[229][7]~q ;
wire \fsx|vga_r[7]~446_combout ;
wire \fsx|vga_r[7]~447_combout ;
wire \fsx|lineBuffer[93][7]~q ;
wire \fsx|lineBuffer[101][7]~feeder_combout ;
wire \fsx|lineBuffer[101][7]~q ;
wire \fsx|vga_r[7]~453_combout ;
wire \fsx|lineBuffer[109][7]~q ;
wire \fsx|lineBuffer[117][7]~feeder_combout ;
wire \fsx|lineBuffer[117][7]~q ;
wire \fsx|vga_r[7]~454_combout ;
wire \fsx|vga_r[7]~455_combout ;
wire \fsx|lineBuffer[238][7]~feeder_combout ;
wire \fsx|lineBuffer[238][7]~q ;
wire \fsx|lineBuffer[246][7]~q ;
wire \fsx|lineBuffer[222][7]~q ;
wire \fsx|lineBuffer[230][7]~feeder_combout ;
wire \fsx|lineBuffer[230][7]~q ;
wire \fsx|vga_r[7]~440_combout ;
wire \fsx|vga_r[7]~441_combout ;
wire \fsx|lineBuffer[110][7]~feeder_combout ;
wire \fsx|lineBuffer[110][7]~q ;
wire \fsx|lineBuffer[118][7]~q ;
wire \fsx|lineBuffer[94][7]~q ;
wire \fsx|lineBuffer[102][7]~feeder_combout ;
wire \fsx|lineBuffer[102][7]~q ;
wire \fsx|vga_r[7]~438_combout ;
wire \fsx|vga_r[7]~439_combout ;
wire \fsx|vga_r[7]~442_combout ;
wire \fsx|lineBuffer[223][7]~q ;
wire \fsx|lineBuffer[231][7]~feeder_combout ;
wire \fsx|lineBuffer[231][7]~q ;
wire \fsx|vga_r[7]~436_combout ;
wire \fsx|lineBuffer[239][7]~feeder_combout ;
wire \fsx|lineBuffer[239][7]~q ;
wire \fsx|lineBuffer[247][7]~q ;
wire \fsx|vga_r[7]~437_combout ;
wire \fsx|lineBuffer[111][7]~feeder_combout ;
wire \fsx|lineBuffer[111][7]~q ;
wire \fsx|lineBuffer[119][7]~q ;
wire \fsx|lineBuffer[95][7]~q ;
wire \fsx|lineBuffer[103][7]~feeder_combout ;
wire \fsx|lineBuffer[103][7]~q ;
wire \fsx|vga_r[7]~443_combout ;
wire \fsx|vga_r[7]~444_combout ;
wire \fsx|vga_r[7]~445_combout ;
wire \fsx|vga_r[7]~456_combout ;
wire \fsx|lineBuffer[44][7]~feeder_combout ;
wire \fsx|lineBuffer[44][7]~q ;
wire \fsx|lineBuffer[52][7]~q ;
wire \fsx|lineBuffer[28][7]~q ;
wire \fsx|lineBuffer[36][7]~feeder_combout ;
wire \fsx|lineBuffer[36][7]~q ;
wire \fsx|vga_r[7]~430_combout ;
wire \fsx|vga_r[7]~431_combout ;
wire \fsx|lineBuffer[164][7]~feeder_combout ;
wire \fsx|lineBuffer[164][7]~q ;
wire \fsx|lineBuffer[156][7]~q ;
wire \fsx|vga_r[7]~428_combout ;
wire \fsx|lineBuffer[180][7]~q ;
wire \fsx|lineBuffer[172][7]~feeder_combout ;
wire \fsx|lineBuffer[172][7]~q ;
wire \fsx|vga_r[7]~429_combout ;
wire \fsx|vga_r[7]~432_combout ;
wire \fsx|lineBuffer[45][7]~feeder_combout ;
wire \fsx|lineBuffer[45][7]~q ;
wire \fsx|lineBuffer[53][7]~q ;
wire \fsx|lineBuffer[29][7]~q ;
wire \fsx|lineBuffer[37][7]~feeder_combout ;
wire \fsx|lineBuffer[37][7]~q ;
wire \fsx|vga_r[7]~426_combout ;
wire \fsx|vga_r[7]~427_combout ;
wire \fsx|lineBuffer[173][7]~feeder_combout ;
wire \fsx|lineBuffer[173][7]~q ;
wire \fsx|lineBuffer[165][7]~feeder_combout ;
wire \fsx|lineBuffer[165][7]~q ;
wire \fsx|lineBuffer[157][7]~q ;
wire \fsx|vga_r[7]~433_combout ;
wire \fsx|lineBuffer[181][7]~q ;
wire \fsx|vga_r[7]~434_combout ;
wire \fsx|vga_r[7]~435_combout ;
wire \fsx|vga_r[7]~467_combout ;
wire \fsx|vga_r[7]~468_combout ;
wire \fsx|lineBuffer[129][7]~323_combout ;
wire \fsx|lineBuffer[129][7]~q ;
wire \fsx|lineBuffer[131][7]~322_combout ;
wire \fsx|lineBuffer[131][7]~q ;
wire \fsx|vga_r[7]~496_combout ;
wire \fsx|lineBuffer[147][7]~324_combout ;
wire \fsx|lineBuffer[147][7]~q ;
wire \fsx|lineBuffer[145][7]~321_combout ;
wire \fsx|lineBuffer[145][7]~q ;
wire \fsx|vga_r[7]~497_combout ;
wire \fsx|lineBuffer[2][7]~317_combout ;
wire \fsx|lineBuffer[2][7]~q ;
wire \fsx|lineBuffer[18][7]~320_combout ;
wire \fsx|lineBuffer[18][7]~q ;
wire \fsx|lineBuffer[16][7]~318_combout ;
wire \fsx|lineBuffer[16][7]~q ;
wire \fsx|lineBuffer[0][7]~319_combout ;
wire \fsx|lineBuffer[0][7]~q ;
wire \fsx|vga_r[7]~493_combout ;
wire \fsx|vga_r[7]~494_combout ;
wire \fsx|lineBuffer[19][7]~316_combout ;
wire \fsx|lineBuffer[19][7]~q ;
wire \fsx|lineBuffer[17][7]~314_combout ;
wire \fsx|lineBuffer[17][7]~q ;
wire \fsx|lineBuffer[1][7]~315_combout ;
wire \fsx|lineBuffer[1][7]~q ;
wire \fsx|vga_r[7]~491_combout ;
wire \fsx|lineBuffer[3][7]~313_combout ;
wire \fsx|lineBuffer[3][7]~q ;
wire \fsx|vga_r[7]~492_combout ;
wire \fsx|vga_r[7]~495_combout ;
wire \fsx|lineBuffer[128][7]~311_combout ;
wire \fsx|lineBuffer[128][7]~q ;
wire \fsx|lineBuffer[130][7]~310_combout ;
wire \fsx|lineBuffer[130][7]~q ;
wire \fsx|vga_r[7]~489_combout ;
wire \fsx|lineBuffer[146][7]~312_combout ;
wire \fsx|lineBuffer[146][7]~q ;
wire \fsx|lineBuffer[144][7]~309_combout ;
wire \fsx|lineBuffer[144][7]~q ;
wire \fsx|vga_r[7]~490_combout ;
wire \fsx|vga_r[7]~498_combout ;
wire \fsx|lineBuffer[9][7]~295_combout ;
wire \fsx|lineBuffer[9][7]~q ;
wire \fsx|lineBuffer[25][7]~294_combout ;
wire \fsx|lineBuffer[25][7]~q ;
wire \fsx|vga_r[7]~479_combout ;
wire \fsx|lineBuffer[27][7]~296_combout ;
wire \fsx|lineBuffer[27][7]~q ;
wire \fsx|lineBuffer[11][7]~293_combout ;
wire \fsx|lineBuffer[11][7]~q ;
wire \fsx|vga_r[7]~480_combout ;
wire \fsx|lineBuffer[153][7]~305_combout ;
wire \fsx|lineBuffer[153][7]~q ;
wire \fsx|lineBuffer[155][7]~308_combout ;
wire \fsx|lineBuffer[155][7]~q ;
wire \fsx|lineBuffer[137][7]~307_combout ;
wire \fsx|lineBuffer[137][7]~q ;
wire \fsx|lineBuffer[139][7]~306_combout ;
wire \fsx|lineBuffer[139][7]~q ;
wire \fsx|vga_r[7]~486_combout ;
wire \fsx|vga_r[7]~487_combout ;
wire \fsx|lineBuffer[152][7]~297_combout ;
wire \fsx|lineBuffer[152][7]~q ;
wire \fsx|lineBuffer[154][7]~300_combout ;
wire \fsx|lineBuffer[154][7]~q ;
wire \fsx|lineBuffer[138][7]~298_combout ;
wire \fsx|lineBuffer[138][7]~q ;
wire \fsx|lineBuffer[136][7]~299_combout ;
wire \fsx|lineBuffer[136][7]~q ;
wire \fsx|vga_r[7]~481_combout ;
wire \fsx|vga_r[7]~482_combout ;
wire \fsx|lineBuffer[8][7]~303_combout ;
wire \fsx|lineBuffer[8][7]~q ;
wire \fsx|lineBuffer[24][7]~302_combout ;
wire \fsx|lineBuffer[24][7]~q ;
wire \fsx|vga_r[7]~483_combout ;
wire \fsx|lineBuffer[26][7]~304_combout ;
wire \fsx|lineBuffer[26][7]~q ;
wire \fsx|lineBuffer[10][7]~301_combout ;
wire \fsx|lineBuffer[10][7]~q ;
wire \fsx|vga_r[7]~484_combout ;
wire \fsx|vga_r[7]~485_combout ;
wire \fsx|vga_r[7]~488_combout ;
wire \fsx|vga_r[7]~499_combout ;
wire \fsx|lineBuffer[75][7]~329_combout ;
wire \fsx|lineBuffer[75][7]~q ;
wire \fsx|lineBuffer[73][7]~331_combout ;
wire \fsx|lineBuffer[73][7]~q ;
wire \fsx|lineBuffer[89][7]~330_combout ;
wire \fsx|lineBuffer[89][7]~q ;
wire \fsx|vga_r[7]~502_combout ;
wire \fsx|lineBuffer[91][7]~332_combout ;
wire \fsx|lineBuffer[91][7]~q ;
wire \fsx|vga_r[7]~503_combout ;
wire \fsx|lineBuffer[90][7]~336_combout ;
wire \fsx|lineBuffer[90][7]~q ;
wire \fsx|lineBuffer[72][7]~335_combout ;
wire \fsx|lineBuffer[72][7]~q ;
wire \fsx|lineBuffer[88][7]~334_combout ;
wire \fsx|lineBuffer[88][7]~q ;
wire \fsx|vga_r[7]~504_combout ;
wire \fsx|lineBuffer[74][7]~333_combout ;
wire \fsx|lineBuffer[74][7]~q ;
wire \fsx|vga_r[7]~505_combout ;
wire \fsx|vga_r[7]~506_combout ;
wire \fsx|lineBuffer[201][7]~339_combout ;
wire \fsx|lineBuffer[201][7]~q ;
wire \fsx|lineBuffer[203][7]~338_combout ;
wire \fsx|lineBuffer[203][7]~q ;
wire \fsx|vga_r[7]~507_combout ;
wire \fsx|lineBuffer[219][7]~340_combout ;
wire \fsx|lineBuffer[219][7]~q ;
wire \fsx|lineBuffer[217][7]~337_combout ;
wire \fsx|lineBuffer[217][7]~q ;
wire \fsx|vga_r[7]~508_combout ;
wire \fsx|lineBuffer[200][7]~327_combout ;
wire \fsx|lineBuffer[200][7]~q ;
wire \fsx|lineBuffer[202][7]~326_combout ;
wire \fsx|lineBuffer[202][7]~q ;
wire \fsx|vga_r[7]~500_combout ;
wire \fsx|lineBuffer[218][7]~328_combout ;
wire \fsx|lineBuffer[218][7]~q ;
wire \fsx|lineBuffer[216][7]~325_combout ;
wire \fsx|lineBuffer[216][7]~q ;
wire \fsx|vga_r[7]~501_combout ;
wire \fsx|vga_r[7]~509_combout ;
wire \fsx|lineBuffer[66][7]~285_combout ;
wire \fsx|lineBuffer[66][7]~q ;
wire \fsx|lineBuffer[82][7]~288_combout ;
wire \fsx|lineBuffer[82][7]~q ;
wire \fsx|lineBuffer[64][7]~287_combout ;
wire \fsx|lineBuffer[64][7]~q ;
wire \fsx|lineBuffer[80][7]~286_combout ;
wire \fsx|lineBuffer[80][7]~q ;
wire \fsx|vga_r[7]~473_combout ;
wire \fsx|vga_r[7]~474_combout ;
wire \fsx|lineBuffer[83][7]~284_combout ;
wire \fsx|lineBuffer[83][7]~q ;
wire \fsx|lineBuffer[65][7]~283_combout ;
wire \fsx|lineBuffer[65][7]~q ;
wire \fsx|lineBuffer[81][7]~282_combout ;
wire \fsx|lineBuffer[81][7]~q ;
wire \fsx|vga_r[7]~471_combout ;
wire \fsx|lineBuffer[67][7]~281_combout ;
wire \fsx|lineBuffer[67][7]~q ;
wire \fsx|vga_r[7]~472_combout ;
wire \fsx|vga_r[7]~475_combout ;
wire \fsx|lineBuffer[211][7]~292_combout ;
wire \fsx|lineBuffer[211][7]~q ;
wire \fsx|lineBuffer[209][7]~289_combout ;
wire \fsx|lineBuffer[209][7]~q ;
wire \fsx|lineBuffer[193][7]~291_combout ;
wire \fsx|lineBuffer[193][7]~q ;
wire \fsx|lineBuffer[195][7]~290_combout ;
wire \fsx|lineBuffer[195][7]~q ;
wire \fsx|vga_r[7]~476_combout ;
wire \fsx|vga_r[7]~477_combout ;
wire \fsx|lineBuffer[194][7]~278_combout ;
wire \fsx|lineBuffer[194][7]~q ;
wire \fsx|lineBuffer[192][7]~279_combout ;
wire \fsx|lineBuffer[192][7]~q ;
wire \fsx|vga_r[7]~469_combout ;
wire \fsx|lineBuffer[210][7]~280_combout ;
wire \fsx|lineBuffer[210][7]~q ;
wire \fsx|lineBuffer[208][7]~277_combout ;
wire \fsx|lineBuffer[208][7]~q ;
wire \fsx|vga_r[7]~470_combout ;
wire \fsx|vga_r[7]~478_combout ;
wire \fsx|vga_r[7]~510_combout ;
wire \fsx|vga_r[7]~511_combout ;
wire \fsx|vga_r[7]~512_combout ;
wire \fsx|lineBuffer~395_combout ;
wire \fsx|lineBuffer~396_combout ;
wire \fsx|lineBuffer[80][2]~444_combout ;
wire \fsx|lineBuffer[80][2]~q ;
wire \fsx|lineBuffer~393_combout ;
wire \fsx|lineBuffer~394_combout ;
wire \fsx|lineBuffer[44][2]~feeder_combout ;
wire \fsx|lineBuffer[44][2]~q ;
wire \fsx|lineBuffer[48][2]~443_combout ;
wire \fsx|lineBuffer[48][2]~q ;
wire \fsx|vga_g[0]~111_combout ;
wire \fsx|lineBuffer[76][2]~q ;
wire \fsx|vga_g[0]~112_combout ;
wire \fsx|lineBuffer[0][2]~442_combout ;
wire \fsx|lineBuffer[0][2]~q ;
wire \fsx|lineBuffer[252][2]~q ;
wire \fsx|lineBuffer[224][2]~441_combout ;
wire \fsx|lineBuffer[224][2]~q ;
wire \fsx|lineBuffer[220][2]~q ;
wire \fsx|vga_g[0]~108_combout ;
wire \fsx|vga_g[0]~109_combout ;
wire \fsx|lineBuffer[236][2]~q ;
wire \fsx|lineBuffer[240][2]~439_combout ;
wire \fsx|lineBuffer[240][2]~q ;
wire \fsx|vga_g[0]~106_combout ;
wire \fsx|lineBuffer[12][2]~q ;
wire \fsx|lineBuffer[16][2]~440_combout ;
wire \fsx|lineBuffer[16][2]~q ;
wire \fsx|vga_g[0]~107_combout ;
wire \fsx|vga_g[0]~110_combout ;
wire \fsx|lineBuffer[64][2]~438_combout ;
wire \fsx|lineBuffer[64][2]~q ;
wire \fsx|lineBuffer[60][2]~q ;
wire \fsx|lineBuffer[32][2]~437_combout ;
wire \fsx|lineBuffer[32][2]~q ;
wire \fsx|lineBuffer[28][2]~q ;
wire \fsx|vga_g[0]~104_combout ;
wire \fsx|vga_g[0]~105_combout ;
wire \fsx|vga_g[0]~113_combout ;
wire \fsx|lineBuffer[144][2]~432_combout ;
wire \fsx|lineBuffer[144][2]~q ;
wire \fsx|lineBuffer[140][2]~q ;
wire \fsx|lineBuffer[108][2]~q ;
wire \fsx|lineBuffer[112][2]~431_combout ;
wire \fsx|lineBuffer[112][2]~q ;
wire \fsx|vga_g[0]~96_combout ;
wire \fsx|vga_g[0]~97_combout ;
wire \fsx|lineBuffer[128][2]~434_combout ;
wire \fsx|lineBuffer[128][2]~q ;
wire \fsx|lineBuffer[124][2]~q ;
wire \fsx|lineBuffer[92][2]~q ;
wire \fsx|lineBuffer[96][2]~433_combout ;
wire \fsx|lineBuffer[96][2]~q ;
wire \fsx|vga_g[0]~98_combout ;
wire \fsx|vga_g[0]~99_combout ;
wire \fsx|vga_g[0]~100_combout ;
wire \fsx|lineBuffer[208][2]~436_combout ;
wire \fsx|lineBuffer[208][2]~q ;
wire \fsx|lineBuffer[204][2]~q ;
wire \fsx|lineBuffer[172][2]~q ;
wire \fsx|lineBuffer[176][2]~435_combout ;
wire \fsx|lineBuffer[176][2]~q ;
wire \fsx|vga_g[0]~101_combout ;
wire \fsx|vga_g[0]~102_combout ;
wire \fsx|lineBuffer[192][2]~430_combout ;
wire \fsx|lineBuffer[192][2]~q ;
wire \fsx|lineBuffer[156][2]~q ;
wire \fsx|lineBuffer[160][2]~429_combout ;
wire \fsx|lineBuffer[160][2]~q ;
wire \fsx|vga_g[0]~94_combout ;
wire \fsx|lineBuffer[188][2]~q ;
wire \fsx|vga_g[0]~95_combout ;
wire \fsx|vga_g[0]~103_combout ;
wire \fsx|vga_g[0]~114_combout ;
wire \fsx|lineBuffer~381_combout ;
wire \fsx|lineBuffer~382_combout ;
wire \fsx|lineBuffer[145][2]~448_combout ;
wire \fsx|lineBuffer[145][2]~q ;
wire \fsx|lineBuffer~384_combout ;
wire \fsx|lineBuffer~385_combout ;
wire \fsx|lineBuffer[141][2]~q ;
wire \fsx|lineBuffer[109][2]~q ;
wire \fsx|lineBuffer[113][2]~447_combout ;
wire \fsx|lineBuffer[113][2]~q ;
wire \fsx|vga_g[0]~117_combout ;
wire \fsx|vga_g[0]~118_combout ;
wire \fsx|lineBuffer[93][2]~q ;
wire \fsx|lineBuffer[97][2]~449_combout ;
wire \fsx|lineBuffer[97][2]~q ;
wire \fsx|vga_g[0]~119_combout ;
wire \fsx|lineBuffer[125][2]~q ;
wire \fsx|lineBuffer[129][2]~450_combout ;
wire \fsx|lineBuffer[129][2]~q ;
wire \fsx|vga_g[0]~120_combout ;
wire \fsx|vga_g[0]~121_combout ;
wire \fsx|lineBuffer[157][2]~q ;
wire \fsx|lineBuffer[161][2]~445_combout ;
wire \fsx|lineBuffer[161][2]~q ;
wire \fsx|vga_g[0]~115_combout ;
wire \fsx|lineBuffer[189][2]~q ;
wire \fsx|lineBuffer[193][2]~446_combout ;
wire \fsx|lineBuffer[193][2]~q ;
wire \fsx|vga_g[0]~116_combout ;
wire \fsx|lineBuffer[177][2]~451_combout ;
wire \fsx|lineBuffer[177][2]~q ;
wire \fsx|lineBuffer[173][2]~feeder_combout ;
wire \fsx|lineBuffer[173][2]~q ;
wire \fsx|vga_g[0]~122_combout ;
wire \fsx|lineBuffer[205][2]~q ;
wire \fsx|lineBuffer[209][2]~452_combout ;
wire \fsx|lineBuffer[209][2]~q ;
wire \fsx|vga_g[0]~123_combout ;
wire \fsx|vga_g[0]~124_combout ;
wire \fsx|lineBuffer[45][2]~q ;
wire \fsx|lineBuffer[49][2]~427_combout ;
wire \fsx|lineBuffer[49][2]~q ;
wire \fsx|vga_g[0]~91_combout ;
wire \fsx|lineBuffer[77][2]~q ;
wire \fsx|lineBuffer[81][2]~428_combout ;
wire \fsx|lineBuffer[81][2]~q ;
wire \fsx|vga_g[0]~92_combout ;
wire \fsx|lineBuffer[225][2]~425_combout ;
wire \fsx|lineBuffer[225][2]~q ;
wire \fsx|lineBuffer[221][2]~q ;
wire \fsx|vga_g[0]~88_combout ;
wire \fsx|lineBuffer[253][2]~q ;
wire \fsx|lineBuffer[1][2]~426_combout ;
wire \fsx|lineBuffer[1][2]~q ;
wire \fsx|vga_g[0]~89_combout ;
wire \fsx|lineBuffer[17][2]~424_combout ;
wire \fsx|lineBuffer[17][2]~q ;
wire \fsx|lineBuffer[13][2]~q ;
wire \fsx|lineBuffer[241][2]~423_combout ;
wire \fsx|lineBuffer[241][2]~q ;
wire \fsx|lineBuffer[237][2]~q ;
wire \fsx|vga_g[0]~86_combout ;
wire \fsx|vga_g[0]~87_combout ;
wire \fsx|vga_g[0]~90_combout ;
wire \fsx|lineBuffer[29][2]~q ;
wire \fsx|lineBuffer[33][2]~421_combout ;
wire \fsx|lineBuffer[33][2]~q ;
wire \fsx|vga_g[0]~84_combout ;
wire \fsx|lineBuffer[61][2]~q ;
wire \fsx|lineBuffer[65][2]~422_combout ;
wire \fsx|lineBuffer[65][2]~q ;
wire \fsx|vga_g[0]~85_combout ;
wire \fsx|vga_g[0]~93_combout ;
wire \fsx|vga_g[0]~125_combout ;
wire \fsx|lineBuffer[40][2]~405_combout ;
wire \fsx|lineBuffer[40][2]~q ;
wire \fsx|lineBuffer[72][2]~406_combout ;
wire \fsx|lineBuffer[72][2]~q ;
wire \fsx|lineBuffer[68][2]~feeder_combout ;
wire \fsx|lineBuffer[68][2]~q ;
wire \fsx|lineBuffer[36][2]~q ;
wire \fsx|vga_g[0]~62_combout ;
wire \fsx|vga_g[0]~63_combout ;
wire \fsx|lineBuffer[88][2]~412_combout ;
wire \fsx|lineBuffer[88][2]~q ;
wire \fsx|lineBuffer[84][2]~q ;
wire \fsx|lineBuffer[56][2]~411_combout ;
wire \fsx|lineBuffer[56][2]~q ;
wire \fsx|lineBuffer[52][2]~q ;
wire \fsx|vga_g[0]~69_combout ;
wire \fsx|vga_g[0]~70_combout ;
wire \fsx|lineBuffer[24][2]~408_combout ;
wire \fsx|lineBuffer[24][2]~q ;
wire \fsx|lineBuffer[20][2]~q ;
wire \fsx|lineBuffer[244][2]~q ;
wire \fsx|lineBuffer[248][2]~407_combout ;
wire \fsx|lineBuffer[248][2]~q ;
wire \fsx|vga_g[0]~64_combout ;
wire \fsx|vga_g[0]~65_combout ;
wire \fsx|lineBuffer[228][2]~q ;
wire \fsx|lineBuffer[4][2]~feeder_combout ;
wire \fsx|lineBuffer[4][2]~q ;
wire \fsx|vga_g[0]~66_combout ;
wire \fsx|lineBuffer[8][2]~410_combout ;
wire \fsx|lineBuffer[8][2]~q ;
wire \fsx|lineBuffer[232][2]~409_combout ;
wire \fsx|lineBuffer[232][2]~q ;
wire \fsx|vga_g[0]~67_combout ;
wire \fsx|vga_g[0]~68_combout ;
wire \fsx|vga_g[0]~71_combout ;
wire \fsx|lineBuffer[164][2]~q ;
wire \fsx|lineBuffer[196][2]~feeder_combout ;
wire \fsx|lineBuffer[196][2]~q ;
wire \fsx|vga_g[0]~54_combout ;
wire \fsx|lineBuffer[200][2]~400_combout ;
wire \fsx|lineBuffer[200][2]~q ;
wire \fsx|lineBuffer[168][2]~399_combout ;
wire \fsx|lineBuffer[168][2]~q ;
wire \fsx|vga_g[0]~55_combout ;
wire \fsx|lineBuffer[100][2]~q ;
wire \fsx|lineBuffer[132][2]~feeder_combout ;
wire \fsx|lineBuffer[132][2]~q ;
wire \fsx|vga_g[0]~56_combout ;
wire \fsx|lineBuffer[104][2]~401_combout ;
wire \fsx|lineBuffer[104][2]~q ;
wire \fsx|lineBuffer[136][2]~402_combout ;
wire \fsx|lineBuffer[136][2]~q ;
wire \fsx|vga_g[0]~57_combout ;
wire \fsx|vga_g[0]~58_combout ;
wire \fsx|lineBuffer[216][2]~404_combout ;
wire \fsx|lineBuffer[216][2]~q ;
wire \fsx|lineBuffer[212][2]~q ;
wire \fsx|lineBuffer[180][2]~q ;
wire \fsx|lineBuffer[184][2]~403_combout ;
wire \fsx|lineBuffer[184][2]~q ;
wire \fsx|vga_g[0]~59_combout ;
wire \fsx|vga_g[0]~60_combout ;
wire \fsx|lineBuffer[116][2]~q ;
wire \fsx|lineBuffer[120][2]~397_combout ;
wire \fsx|lineBuffer[120][2]~q ;
wire \fsx|vga_g[0]~52_combout ;
wire \fsx|lineBuffer[148][2]~q ;
wire \fsx|lineBuffer[152][2]~398_combout ;
wire \fsx|lineBuffer[152][2]~q ;
wire \fsx|vga_g[0]~53_combout ;
wire \fsx|vga_g[0]~61_combout ;
wire \fsx|vga_g[0]~72_combout ;
wire \fsx|lineBuffer[169][2]~413_combout ;
wire \fsx|lineBuffer[169][2]~q ;
wire \fsx|lineBuffer[165][2]~q ;
wire \fsx|lineBuffer[197][2]~feeder_combout ;
wire \fsx|lineBuffer[197][2]~q ;
wire \fsx|vga_g[0]~73_combout ;
wire \fsx|lineBuffer[201][2]~414_combout ;
wire \fsx|lineBuffer[201][2]~q ;
wire \fsx|vga_g[0]~74_combout ;
wire \fsx|lineBuffer[181][2]~q ;
wire \fsx|lineBuffer[185][2]~419_combout ;
wire \fsx|lineBuffer[185][2]~q ;
wire \fsx|vga_g[0]~80_combout ;
wire \fsx|lineBuffer[213][2]~q ;
wire \fsx|lineBuffer[217][2]~420_combout ;
wire \fsx|lineBuffer[217][2]~q ;
wire \fsx|vga_g[0]~81_combout ;
wire \fsx|lineBuffer[117][2]~q ;
wire \fsx|lineBuffer[121][2]~415_combout ;
wire \fsx|lineBuffer[121][2]~q ;
wire \fsx|vga_g[0]~75_combout ;
wire \fsx|lineBuffer[149][2]~q ;
wire \fsx|lineBuffer[153][2]~416_combout ;
wire \fsx|lineBuffer[153][2]~q ;
wire \fsx|vga_g[0]~76_combout ;
wire \fsx|lineBuffer[101][2]~q ;
wire \fsx|lineBuffer[133][2]~feeder_combout ;
wire \fsx|lineBuffer[133][2]~q ;
wire \fsx|vga_g[0]~77_combout ;
wire \fsx|lineBuffer[137][2]~418_combout ;
wire \fsx|lineBuffer[137][2]~q ;
wire \fsx|lineBuffer[105][2]~417_combout ;
wire \fsx|lineBuffer[105][2]~q ;
wire \fsx|vga_g[0]~78_combout ;
wire \fsx|vga_g[0]~79_combout ;
wire \fsx|vga_g[0]~82_combout ;
wire \fsx|lineBuffer[53][2]~q ;
wire \fsx|lineBuffer[57][2]~391_combout ;
wire \fsx|lineBuffer[57][2]~q ;
wire \fsx|vga_g[0]~49_combout ;
wire \fsx|lineBuffer[85][2]~q ;
wire \fsx|lineBuffer[89][2]~392_combout ;
wire \fsx|lineBuffer[89][2]~q ;
wire \fsx|vga_g[0]~50_combout ;
wire \fsx|lineBuffer[245][2]~q ;
wire \fsx|lineBuffer[249][2]~387_combout ;
wire \fsx|lineBuffer[249][2]~q ;
wire \fsx|vga_g[0]~44_combout ;
wire \fsx|lineBuffer[21][2]~q ;
wire \fsx|lineBuffer[25][2]~388_combout ;
wire \fsx|lineBuffer[25][2]~q ;
wire \fsx|vga_g[0]~45_combout ;
wire \fsx|lineBuffer[5][2]~feeder_combout ;
wire \fsx|lineBuffer[5][2]~q ;
wire \fsx|lineBuffer[229][2]~q ;
wire \fsx|vga_g[0]~46_combout ;
wire \fsx|lineBuffer[9][2]~390_combout ;
wire \fsx|lineBuffer[9][2]~q ;
wire \fsx|lineBuffer[233][2]~389_combout ;
wire \fsx|lineBuffer[233][2]~q ;
wire \fsx|vga_g[0]~47_combout ;
wire \fsx|vga_g[0]~48_combout ;
wire \fsx|lineBuffer[37][2]~q ;
wire \fsx|lineBuffer[69][2]~feeder_combout ;
wire \fsx|lineBuffer[69][2]~q ;
wire \fsx|vga_g[0]~42_combout ;
wire \fsx|lineBuffer[73][2]~386_combout ;
wire \fsx|lineBuffer[73][2]~q ;
wire \fsx|lineBuffer[41][2]~383_combout ;
wire \fsx|lineBuffer[41][2]~q ;
wire \fsx|vga_g[0]~43_combout ;
wire \fsx|vga_g[0]~51_combout ;
wire \fsx|vga_g[0]~83_combout ;
wire \fsx|vga_g[0]~126_combout ;
wire \fsx|lineBuffer~344_combout ;
wire \fsx|lineBuffer~345_combout ;
wire \fsx|lineBuffer[175][2]~q ;
wire \fsx|lineBuffer~341_combout ;
wire \fsx|lineBuffer~342_combout ;
wire \fsx|lineBuffer[179][2]~379_combout ;
wire \fsx|lineBuffer[179][2]~q ;
wire \fsx|vga_g[0]~38_combout ;
wire \fsx|lineBuffer[207][2]~q ;
wire \fsx|lineBuffer[211][2]~380_combout ;
wire \fsx|lineBuffer[211][2]~q ;
wire \fsx|vga_g[0]~39_combout ;
wire \fsx|lineBuffer~347_combout ;
wire \fsx|lineBuffer~348_combout ;
wire \fsx|lineBuffer[46][2]~q ;
wire \fsx|lineBuffer[78][2]~feeder_combout ;
wire \fsx|lineBuffer[78][2]~q ;
wire \fsx|vga_g[0]~35_combout ;
wire \fsx|lineBuffer~349_combout ;
wire \fsx|lineBuffer~350_combout ;
wire \fsx|lineBuffer[82][2]~378_combout ;
wire \fsx|lineBuffer[82][2]~q ;
wire \fsx|lineBuffer[50][2]~377_combout ;
wire \fsx|lineBuffer[50][2]~q ;
wire \fsx|vga_g[0]~36_combout ;
wire \fsx|lineBuffer[83][2]~376_combout ;
wire \fsx|lineBuffer[83][2]~q ;
wire \fsx|lineBuffer[47][2]~q ;
wire \fsx|lineBuffer[79][2]~feeder_combout ;
wire \fsx|lineBuffer[79][2]~q ;
wire \fsx|vga_g[0]~33_combout ;
wire \fsx|lineBuffer[51][2]~375_combout ;
wire \fsx|lineBuffer[51][2]~q ;
wire \fsx|vga_g[0]~34_combout ;
wire \fsx|vga_g[0]~37_combout ;
wire \fsx|lineBuffer[210][2]~374_combout ;
wire \fsx|lineBuffer[210][2]~q ;
wire \fsx|lineBuffer[206][2]~q ;
wire \fsx|lineBuffer[174][2]~q ;
wire \fsx|lineBuffer[178][2]~373_combout ;
wire \fsx|lineBuffer[178][2]~q ;
wire \fsx|vga_g[0]~31_combout ;
wire \fsx|vga_g[0]~32_combout ;
wire \fsx|vga_g[0]~40_combout ;
wire \fsx|lineBuffer[67][2]~346_combout ;
wire \fsx|lineBuffer[67][2]~q ;
wire \fsx|lineBuffer[63][2]~feeder_combout ;
wire \fsx|lineBuffer[63][2]~q ;
wire \fsx|lineBuffer[31][2]~q ;
wire \fsx|vga_g[0]~0_combout ;
wire \fsx|lineBuffer[35][2]~343_combout ;
wire \fsx|lineBuffer[35][2]~q ;
wire \fsx|vga_g[0]~1_combout ;
wire \fsx|lineBuffer[195][2]~356_combout ;
wire \fsx|lineBuffer[195][2]~q ;
wire \fsx|lineBuffer[191][2]~q ;
wire \fsx|lineBuffer[159][2]~q ;
wire \fsx|lineBuffer[163][2]~355_combout ;
wire \fsx|lineBuffer[163][2]~q ;
wire \fsx|vga_g[0]~7_combout ;
wire \fsx|vga_g[0]~8_combout ;
wire \fsx|lineBuffer[66][2]~354_combout ;
wire \fsx|lineBuffer[66][2]~q ;
wire \fsx|lineBuffer[62][2]~q ;
wire \fsx|lineBuffer[30][2]~q ;
wire \fsx|lineBuffer[34][2]~353_combout ;
wire \fsx|lineBuffer[34][2]~q ;
wire \fsx|vga_g[0]~4_combout ;
wire \fsx|vga_g[0]~5_combout ;
wire \fsx|lineBuffer[158][2]~q ;
wire \fsx|lineBuffer[162][2]~351_combout ;
wire \fsx|lineBuffer[162][2]~q ;
wire \fsx|vga_g[0]~2_combout ;
wire \fsx|lineBuffer[194][2]~352_combout ;
wire \fsx|lineBuffer[194][2]~q ;
wire \fsx|lineBuffer[190][2]~q ;
wire \fsx|vga_g[0]~3_combout ;
wire \fsx|vga_g[0]~6_combout ;
wire \fsx|vga_g[0]~9_combout ;
wire \fsx|lineBuffer[239][2]~q ;
wire \fsx|lineBuffer[243][2]~359_combout ;
wire \fsx|lineBuffer[243][2]~q ;
wire \fsx|vga_g[0]~12_combout ;
wire \fsx|lineBuffer[15][2]~q ;
wire \fsx|lineBuffer[19][2]~360_combout ;
wire \fsx|lineBuffer[19][2]~q ;
wire \fsx|vga_g[0]~13_combout ;
wire \fsx|lineBuffer[18][2]~362_combout ;
wire \fsx|lineBuffer[18][2]~q ;
wire \fsx|lineBuffer[14][2]~q ;
wire \fsx|lineBuffer[238][2]~q ;
wire \fsx|lineBuffer[242][2]~361_combout ;
wire \fsx|lineBuffer[242][2]~q ;
wire \fsx|vga_g[0]~14_combout ;
wire \fsx|vga_g[0]~15_combout ;
wire \fsx|vga_g[0]~16_combout ;
wire \fsx|lineBuffer[147][2]~364_combout ;
wire \fsx|lineBuffer[147][2]~q ;
wire \fsx|lineBuffer[143][2]~q ;
wire \fsx|lineBuffer[111][2]~q ;
wire \fsx|lineBuffer[115][2]~363_combout ;
wire \fsx|lineBuffer[115][2]~q ;
wire \fsx|vga_g[0]~17_combout ;
wire \fsx|vga_g[0]~18_combout ;
wire \fsx|lineBuffer[146][2]~358_combout ;
wire \fsx|lineBuffer[146][2]~q ;
wire \fsx|lineBuffer[142][2]~q ;
wire \fsx|lineBuffer[114][2]~357_combout ;
wire \fsx|lineBuffer[114][2]~q ;
wire \fsx|lineBuffer[110][2]~q ;
wire \fsx|vga_g[0]~10_combout ;
wire \fsx|vga_g[0]~11_combout ;
wire \fsx|vga_g[0]~19_combout ;
wire \fsx|lineBuffer[2][2]~370_combout ;
wire \fsx|lineBuffer[2][2]~q ;
wire \fsx|lineBuffer[254][2]~q ;
wire \fsx|lineBuffer[226][2]~369_combout ;
wire \fsx|lineBuffer[226][2]~q ;
wire \fsx|lineBuffer[222][2]~q ;
wire \fsx|vga_g[0]~24_combout ;
wire \fsx|vga_g[0]~25_combout ;
wire \fsx|lineBuffer[130][2]~368_combout ;
wire \fsx|lineBuffer[130][2]~q ;
wire \fsx|lineBuffer[126][2]~q ;
wire \fsx|lineBuffer[94][2]~q ;
wire \fsx|lineBuffer[98][2]~367_combout ;
wire \fsx|lineBuffer[98][2]~q ;
wire \fsx|vga_g[0]~22_combout ;
wire \fsx|vga_g[0]~23_combout ;
wire \fsx|vga_g[0]~26_combout ;
wire \fsx|lineBuffer[131][2]~372_combout ;
wire \fsx|lineBuffer[131][2]~q ;
wire \fsx|lineBuffer[127][2]~q ;
wire \fsx|lineBuffer[99][2]~371_combout ;
wire \fsx|lineBuffer[99][2]~q ;
wire \fsx|lineBuffer[95][2]~q ;
wire \fsx|vga_g[0]~27_combout ;
wire \fsx|vga_g[0]~28_combout ;
wire \fsx|lineBuffer[223][2]~q ;
wire \fsx|lineBuffer[227][2]~365_combout ;
wire \fsx|lineBuffer[227][2]~q ;
wire \fsx|vga_g[0]~20_combout ;
wire \fsx|lineBuffer[255][2]~q ;
wire \fsx|lineBuffer[3][2]~366_combout ;
wire \fsx|lineBuffer[3][2]~q ;
wire \fsx|vga_g[0]~21_combout ;
wire \fsx|vga_g[0]~29_combout ;
wire \fsx|vga_g[0]~30_combout ;
wire \fsx|vga_g[0]~41_combout ;
wire \fsx|lineBuffer[11][2]~470_combout ;
wire \fsx|lineBuffer[11][2]~q ;
wire \fsx|lineBuffer[235][2]~469_combout ;
wire \fsx|lineBuffer[235][2]~q ;
wire \fsx|lineBuffer[231][2]~q ;
wire \fsx|lineBuffer[7][2]~feeder_combout ;
wire \fsx|lineBuffer[7][2]~q ;
wire \fsx|vga_g[0]~147_combout ;
wire \fsx|vga_g[0]~148_combout ;
wire \fsx|lineBuffer[139][2]~476_combout ;
wire \fsx|lineBuffer[139][2]~q ;
wire \fsx|lineBuffer[135][2]~q ;
wire \fsx|lineBuffer[107][2]~475_combout ;
wire \fsx|lineBuffer[107][2]~q ;
wire \fsx|lineBuffer[103][2]~q ;
wire \fsx|vga_g[0]~154_combout ;
wire \fsx|vga_g[0]~155_combout ;
wire \fsx|lineBuffer[138][2]~472_combout ;
wire \fsx|lineBuffer[138][2]~q ;
wire \fsx|lineBuffer[134][2]~q ;
wire \fsx|lineBuffer[106][2]~471_combout ;
wire \fsx|lineBuffer[106][2]~q ;
wire \fsx|lineBuffer[102][2]~q ;
wire \fsx|vga_g[0]~149_combout ;
wire \fsx|vga_g[0]~150_combout ;
wire \fsx|lineBuffer[10][2]~474_combout ;
wire \fsx|lineBuffer[10][2]~q ;
wire \fsx|lineBuffer[234][2]~473_combout ;
wire \fsx|lineBuffer[234][2]~q ;
wire \fsx|lineBuffer[6][2]~feeder_combout ;
wire \fsx|lineBuffer[6][2]~q ;
wire \fsx|lineBuffer[230][2]~q ;
wire \fsx|vga_g[0]~151_combout ;
wire \fsx|vga_g[0]~152_combout ;
wire \fsx|vga_g[0]~153_combout ;
wire \fsx|vga_g[0]~156_combout ;
wire \fsx|lineBuffer[155][2]~468_combout ;
wire \fsx|lineBuffer[155][2]~q ;
wire \fsx|lineBuffer[151][2]~q ;
wire \fsx|lineBuffer[123][2]~467_combout ;
wire \fsx|lineBuffer[123][2]~q ;
wire \fsx|lineBuffer[119][2]~q ;
wire \fsx|vga_g[0]~144_combout ;
wire \fsx|vga_g[0]~145_combout ;
wire \fsx|lineBuffer[118][2]~q ;
wire \fsx|lineBuffer[122][2]~461_combout ;
wire \fsx|lineBuffer[122][2]~q ;
wire \fsx|vga_g[0]~137_combout ;
wire \fsx|lineBuffer[150][2]~q ;
wire \fsx|lineBuffer[154][2]~462_combout ;
wire \fsx|lineBuffer[154][2]~q ;
wire \fsx|vga_g[0]~138_combout ;
wire \fsx|lineBuffer[250][2]~465_combout ;
wire \fsx|lineBuffer[250][2]~q ;
wire \fsx|lineBuffer[26][2]~466_combout ;
wire \fsx|lineBuffer[26][2]~q ;
wire \fsx|lineBuffer[246][2]~q ;
wire \fsx|lineBuffer[22][2]~feeder_combout ;
wire \fsx|lineBuffer[22][2]~q ;
wire \fsx|vga_g[0]~141_combout ;
wire \fsx|vga_g[0]~142_combout ;
wire \fsx|lineBuffer[27][2]~464_combout ;
wire \fsx|lineBuffer[27][2]~q ;
wire \fsx|lineBuffer[251][2]~463_combout ;
wire \fsx|lineBuffer[251][2]~q ;
wire \fsx|lineBuffer[247][2]~q ;
wire \fsx|lineBuffer[23][2]~feeder_combout ;
wire \fsx|lineBuffer[23][2]~q ;
wire \fsx|vga_g[0]~139_combout ;
wire \fsx|vga_g[0]~140_combout ;
wire \fsx|vga_g[0]~143_combout ;
wire \fsx|vga_g[0]~146_combout ;
wire \fsx|vga_g[0]~157_combout ;
wire \fsx|lineBuffer[74][2]~458_combout ;
wire \fsx|lineBuffer[74][2]~q ;
wire \fsx|lineBuffer[42][2]~457_combout ;
wire \fsx|lineBuffer[42][2]~q ;
wire \fsx|lineBuffer[70][2]~feeder_combout ;
wire \fsx|lineBuffer[70][2]~q ;
wire \fsx|lineBuffer[38][2]~q ;
wire \fsx|vga_g[0]~131_combout ;
wire \fsx|vga_g[0]~132_combout ;
wire \fsx|lineBuffer[166][2]~q ;
wire \fsx|lineBuffer[170][2]~455_combout ;
wire \fsx|lineBuffer[170][2]~q ;
wire \fsx|vga_g[0]~129_combout ;
wire \fsx|lineBuffer[198][2]~q ;
wire \fsx|lineBuffer[202][2]~456_combout ;
wire \fsx|lineBuffer[202][2]~q ;
wire \fsx|vga_g[0]~130_combout ;
wire \fsx|vga_g[0]~133_combout ;
wire \fsx|lineBuffer[203][2]~460_combout ;
wire \fsx|lineBuffer[203][2]~q ;
wire \fsx|lineBuffer[199][2]~q ;
wire \fsx|lineBuffer[167][2]~q ;
wire \fsx|lineBuffer[171][2]~459_combout ;
wire \fsx|lineBuffer[171][2]~q ;
wire \fsx|vga_g[0]~134_combout ;
wire \fsx|vga_g[0]~135_combout ;
wire \fsx|lineBuffer[43][2]~453_combout ;
wire \fsx|lineBuffer[43][2]~q ;
wire \fsx|lineBuffer[71][2]~feeder_combout ;
wire \fsx|lineBuffer[71][2]~q ;
wire \fsx|lineBuffer[39][2]~q ;
wire \fsx|vga_g[0]~127_combout ;
wire \fsx|lineBuffer[75][2]~454_combout ;
wire \fsx|lineBuffer[75][2]~q ;
wire \fsx|vga_g[0]~128_combout ;
wire \fsx|vga_g[0]~136_combout ;
wire \fsx|lineBuffer[219][2]~484_combout ;
wire \fsx|lineBuffer[219][2]~q ;
wire \fsx|lineBuffer[215][2]~q ;
wire \fsx|lineBuffer[183][2]~q ;
wire \fsx|lineBuffer[187][2]~483_combout ;
wire \fsx|lineBuffer[187][2]~q ;
wire \fsx|vga_g[0]~165_combout ;
wire \fsx|vga_g[0]~166_combout ;
wire \fsx|lineBuffer[59][2]~479_combout ;
wire \fsx|lineBuffer[59][2]~q ;
wire \fsx|lineBuffer[91][2]~480_combout ;
wire \fsx|lineBuffer[91][2]~q ;
wire \fsx|lineBuffer[55][2]~q ;
wire \fsx|lineBuffer[87][2]~feeder_combout ;
wire \fsx|lineBuffer[87][2]~q ;
wire \fsx|vga_g[0]~160_combout ;
wire \fsx|vga_g[0]~161_combout ;
wire \fsx|lineBuffer[90][2]~482_combout ;
wire \fsx|lineBuffer[90][2]~q ;
wire \fsx|lineBuffer[86][2]~q ;
wire \fsx|lineBuffer[54][2]~feeder_combout ;
wire \fsx|lineBuffer[54][2]~q ;
wire \fsx|vga_g[0]~162_combout ;
wire \fsx|lineBuffer[58][2]~481_combout ;
wire \fsx|lineBuffer[58][2]~q ;
wire \fsx|vga_g[0]~163_combout ;
wire \fsx|vga_g[0]~164_combout ;
wire \fsx|lineBuffer[218][2]~478_combout ;
wire \fsx|lineBuffer[218][2]~q ;
wire \fsx|lineBuffer[214][2]~q ;
wire \fsx|lineBuffer[182][2]~q ;
wire \fsx|lineBuffer[186][2]~477_combout ;
wire \fsx|lineBuffer[186][2]~q ;
wire \fsx|vga_g[0]~158_combout ;
wire \fsx|vga_g[0]~159_combout ;
wire \fsx|vga_g[0]~167_combout ;
wire \fsx|vga_g[0]~168_combout ;
wire \fsx|vga_g[0]~169_combout ;
wire \fsx|vga_g[0]~170_combout ;
wire \fsx|lineBuffer~489_combout ;
wire \fsx|lineBuffer~490_combout ;
wire \fsx|lineBuffer[26][3]~618_combout ;
wire \fsx|lineBuffer[26][3]~q ;
wire \fsx|lineBuffer~492_combout ;
wire \fsx|lineBuffer~493_combout ;
wire \fsx|lineBuffer[24][3]~619_combout ;
wire \fsx|lineBuffer[24][3]~q ;
wire \fsx|vga_g[5]~325_combout ;
wire \fsx|lineBuffer[88][3]~617_combout ;
wire \fsx|lineBuffer[88][3]~q ;
wire \fsx|lineBuffer[90][3]~620_combout ;
wire \fsx|lineBuffer[90][3]~q ;
wire \fsx|vga_g[5]~326_combout ;
wire \fsx|lineBuffer~499_combout ;
wire \fsx|lineBuffer~500_combout ;
wire \fsx|lineBuffer[84][3]~feeder_combout ;
wire \fsx|lineBuffer[84][3]~q ;
wire \fsx|lineBuffer~497_combout ;
wire \fsx|lineBuffer~498_combout ;
wire \fsx|lineBuffer[86][3]~q ;
wire \fsx|lineBuffer[22][3]~feeder_combout ;
wire \fsx|lineBuffer[22][3]~q ;
wire \fsx|lineBuffer[20][3]~q ;
wire \fsx|vga_g[5]~320_combout ;
wire \fsx|vga_g[5]~321_combout ;
wire \fsx|lineBuffer[78][3]~feeder_combout ;
wire \fsx|lineBuffer[78][3]~q ;
wire \fsx|lineBuffer[76][3]~q ;
wire \fsx|lineBuffer[12][3]~feeder_combout ;
wire \fsx|lineBuffer[12][3]~q ;
wire \fsx|lineBuffer[14][3]~q ;
wire \fsx|vga_g[5]~322_combout ;
wire \fsx|vga_g[5]~323_combout ;
wire \fsx|vga_g[5]~324_combout ;
wire \fsx|lineBuffer[80][3]~613_combout ;
wire \fsx|lineBuffer[80][3]~q ;
wire \fsx|lineBuffer[82][3]~616_combout ;
wire \fsx|lineBuffer[82][3]~q ;
wire \fsx|lineBuffer[16][3]~615_combout ;
wire \fsx|lineBuffer[16][3]~q ;
wire \fsx|lineBuffer[18][3]~614_combout ;
wire \fsx|lineBuffer[18][3]~q ;
wire \fsx|vga_g[5]~318_combout ;
wire \fsx|vga_g[5]~319_combout ;
wire \fsx|vga_g[5]~327_combout ;
wire \fsx|lineBuffer[218][3]~612_combout ;
wire \fsx|lineBuffer[218][3]~q ;
wire \fsx|lineBuffer[214][3]~q ;
wire \fsx|lineBuffer[150][3]~q ;
wire \fsx|lineBuffer[154][3]~611_combout ;
wire \fsx|lineBuffer[154][3]~q ;
wire \fsx|vga_g[5]~315_combout ;
wire \fsx|vga_g[5]~316_combout ;
wire \fsx|lineBuffer[146][3]~605_combout ;
wire \fsx|lineBuffer[146][3]~q ;
wire \fsx|lineBuffer[142][3]~q ;
wire \fsx|vga_g[5]~308_combout ;
wire \fsx|lineBuffer[206][3]~q ;
wire \fsx|lineBuffer[210][3]~606_combout ;
wire \fsx|lineBuffer[210][3]~q ;
wire \fsx|vga_g[5]~309_combout ;
wire \fsx|lineBuffer[152][3]~607_combout ;
wire \fsx|lineBuffer[152][3]~q ;
wire \fsx|lineBuffer[148][3]~q ;
wire \fsx|vga_g[5]~310_combout ;
wire \fsx|lineBuffer[216][3]~608_combout ;
wire \fsx|lineBuffer[216][3]~q ;
wire \fsx|lineBuffer[212][3]~q ;
wire \fsx|vga_g[5]~311_combout ;
wire \fsx|lineBuffer[208][3]~610_combout ;
wire \fsx|lineBuffer[208][3]~q ;
wire \fsx|lineBuffer[144][3]~609_combout ;
wire \fsx|lineBuffer[144][3]~q ;
wire \fsx|lineBuffer[140][3]~q ;
wire \fsx|vga_g[5]~312_combout ;
wire \fsx|lineBuffer[204][3]~q ;
wire \fsx|vga_g[5]~313_combout ;
wire \fsx|vga_g[5]~314_combout ;
wire \fsx|vga_g[5]~317_combout ;
wire \fsx|vga_g[5]~328_combout ;
wire \fsx|lineBuffer~504_combout ;
wire \fsx|lineBuffer~505_combout ;
wire \fsx|lineBuffer[217][3]~625_combout ;
wire \fsx|lineBuffer[217][3]~q ;
wire \fsx|lineBuffer~501_combout ;
wire \fsx|lineBuffer~502_combout ;
wire \fsx|lineBuffer[219][3]~628_combout ;
wire \fsx|lineBuffer[219][3]~q ;
wire \fsx|lineBuffer[153][3]~627_combout ;
wire \fsx|lineBuffer[153][3]~q ;
wire \fsx|lineBuffer[155][3]~626_combout ;
wire \fsx|lineBuffer[155][3]~q ;
wire \fsx|vga_g[5]~336_combout ;
wire \fsx|vga_g[5]~337_combout ;
wire \fsx|lineBuffer~485_combout ;
wire \fsx|lineBuffer~486_combout ;
wire \fsx|lineBuffer[207][3]~feeder_combout ;
wire \fsx|lineBuffer[207][3]~q ;
wire \fsx|lineBuffer~487_combout ;
wire \fsx|lineBuffer~488_combout ;
wire \fsx|lineBuffer[205][3]~q ;
wire \fsx|lineBuffer[143][3]~q ;
wire \fsx|lineBuffer[141][3]~feeder_combout ;
wire \fsx|lineBuffer[141][3]~q ;
wire \fsx|vga_g[5]~333_combout ;
wire \fsx|vga_g[5]~334_combout ;
wire \fsx|lineBuffer[149][3]~q ;
wire \fsx|lineBuffer[151][3]~feeder_combout ;
wire \fsx|lineBuffer[151][3]~q ;
wire \fsx|vga_g[5]~331_combout ;
wire \fsx|lineBuffer[215][3]~q ;
wire \fsx|lineBuffer[213][3]~feeder_combout ;
wire \fsx|lineBuffer[213][3]~q ;
wire \fsx|vga_g[5]~332_combout ;
wire \fsx|vga_g[5]~335_combout ;
wire \fsx|lineBuffer[209][3]~621_combout ;
wire \fsx|lineBuffer[209][3]~q ;
wire \fsx|lineBuffer[211][3]~624_combout ;
wire \fsx|lineBuffer[211][3]~q ;
wire \fsx|lineBuffer[145][3]~623_combout ;
wire \fsx|lineBuffer[145][3]~q ;
wire \fsx|lineBuffer[147][3]~622_combout ;
wire \fsx|lineBuffer[147][3]~q ;
wire \fsx|vga_g[5]~329_combout ;
wire \fsx|vga_g[5]~330_combout ;
wire \fsx|vga_g[5]~338_combout ;
wire \fsx|lineBuffer[91][3]~604_combout ;
wire \fsx|lineBuffer[91][3]~q ;
wire \fsx|lineBuffer[83][3]~601_combout ;
wire \fsx|lineBuffer[83][3]~q ;
wire \fsx|lineBuffer[19][3]~603_combout ;
wire \fsx|lineBuffer[19][3]~q ;
wire \fsx|lineBuffer[27][3]~602_combout ;
wire \fsx|lineBuffer[27][3]~q ;
wire \fsx|vga_g[5]~305_combout ;
wire \fsx|vga_g[5]~306_combout ;
wire \fsx|lineBuffer[13][3]~q ;
wire \fsx|lineBuffer[21][3]~feeder_combout ;
wire \fsx|lineBuffer[21][3]~q ;
wire \fsx|vga_g[5]~302_combout ;
wire \fsx|lineBuffer[85][3]~q ;
wire \fsx|lineBuffer[77][3]~feeder_combout ;
wire \fsx|lineBuffer[77][3]~q ;
wire \fsx|vga_g[5]~303_combout ;
wire \fsx|lineBuffer[79][3]~feeder_combout ;
wire \fsx|lineBuffer[79][3]~q ;
wire \fsx|lineBuffer[87][3]~q ;
wire \fsx|lineBuffer[15][3]~q ;
wire \fsx|lineBuffer[23][3]~feeder_combout ;
wire \fsx|lineBuffer[23][3]~q ;
wire \fsx|vga_g[5]~300_combout ;
wire \fsx|vga_g[5]~301_combout ;
wire \fsx|vga_g[5]~304_combout ;
wire \fsx|lineBuffer[81][3]~597_combout ;
wire \fsx|lineBuffer[81][3]~q ;
wire \fsx|lineBuffer[17][3]~599_combout ;
wire \fsx|lineBuffer[17][3]~q ;
wire \fsx|lineBuffer[25][3]~598_combout ;
wire \fsx|lineBuffer[25][3]~q ;
wire \fsx|vga_g[5]~298_combout ;
wire \fsx|lineBuffer[89][3]~600_combout ;
wire \fsx|lineBuffer[89][3]~q ;
wire \fsx|vga_g[5]~299_combout ;
wire \fsx|vga_g[5]~307_combout ;
wire \fsx|vga_g[5]~339_combout ;
wire \fsx|lineBuffer[125][3]~q ;
wire \fsx|lineBuffer[133][3]~feeder_combout ;
wire \fsx|lineBuffer[133][3]~q ;
wire \fsx|vga_g[5]~171_combout ;
wire \fsx|lineBuffer[135][3]~q ;
wire \fsx|lineBuffer[127][3]~feeder_combout ;
wire \fsx|lineBuffer[127][3]~q ;
wire \fsx|vga_g[5]~172_combout ;
wire \fsx|lineBuffer[139][3]~508_combout ;
wire \fsx|lineBuffer[139][3]~q ;
wire \fsx|lineBuffer[129][3]~507_combout ;
wire \fsx|lineBuffer[129][3]~q ;
wire \fsx|lineBuffer[137][3]~506_combout ;
wire \fsx|lineBuffer[137][3]~q ;
wire \fsx|vga_g[5]~178_combout ;
wire \fsx|lineBuffer[131][3]~503_combout ;
wire \fsx|lineBuffer[131][3]~q ;
wire \fsx|vga_g[5]~179_combout ;
wire \fsx|lineBuffer[124][3]~q ;
wire \fsx|lineBuffer[132][3]~feeder_combout ;
wire \fsx|lineBuffer[132][3]~q ;
wire \fsx|vga_g[5]~175_combout ;
wire \fsx|lineBuffer[126][3]~feeder_combout ;
wire \fsx|lineBuffer[126][3]~q ;
wire \fsx|lineBuffer[134][3]~q ;
wire \fsx|vga_g[5]~176_combout ;
wire \fsx|lineBuffer[138][3]~496_combout ;
wire \fsx|lineBuffer[138][3]~q ;
wire \fsx|lineBuffer[128][3]~495_combout ;
wire \fsx|lineBuffer[128][3]~q ;
wire \fsx|lineBuffer[136][3]~494_combout ;
wire \fsx|lineBuffer[136][3]~q ;
wire \fsx|vga_g[5]~173_combout ;
wire \fsx|lineBuffer[130][3]~491_combout ;
wire \fsx|lineBuffer[130][3]~q ;
wire \fsx|vga_g[5]~174_combout ;
wire \fsx|vga_g[5]~177_combout ;
wire \fsx|vga_g[5]~180_combout ;
wire \fsx|lineBuffer[65][3]~509_combout ;
wire \fsx|lineBuffer[65][3]~q ;
wire \fsx|lineBuffer[73][3]~510_combout ;
wire \fsx|lineBuffer[73][3]~q ;
wire \fsx|lineBuffer[61][3]~q ;
wire \fsx|lineBuffer[69][3]~feeder_combout ;
wire \fsx|lineBuffer[69][3]~q ;
wire \fsx|vga_g[5]~181_combout ;
wire \fsx|vga_g[5]~182_combout ;
wire \fsx|lineBuffer[64][3]~513_combout ;
wire \fsx|lineBuffer[64][3]~q ;
wire \fsx|lineBuffer[72][3]~514_combout ;
wire \fsx|lineBuffer[72][3]~q ;
wire \fsx|lineBuffer[68][3]~feeder_combout ;
wire \fsx|lineBuffer[68][3]~q ;
wire \fsx|lineBuffer[60][3]~q ;
wire \fsx|vga_g[5]~185_combout ;
wire \fsx|vga_g[5]~186_combout ;
wire \fsx|lineBuffer[74][3]~512_combout ;
wire \fsx|lineBuffer[74][3]~q ;
wire \fsx|lineBuffer[66][3]~511_combout ;
wire \fsx|lineBuffer[66][3]~q ;
wire \fsx|lineBuffer[70][3]~feeder_combout ;
wire \fsx|lineBuffer[70][3]~q ;
wire \fsx|lineBuffer[62][3]~q ;
wire \fsx|vga_g[5]~183_combout ;
wire \fsx|vga_g[5]~184_combout ;
wire \fsx|vga_g[5]~187_combout ;
wire \fsx|lineBuffer[75][3]~516_combout ;
wire \fsx|lineBuffer[75][3]~q ;
wire \fsx|lineBuffer[67][3]~515_combout ;
wire \fsx|lineBuffer[67][3]~q ;
wire \fsx|lineBuffer[63][3]~q ;
wire \fsx|lineBuffer[71][3]~feeder_combout ;
wire \fsx|lineBuffer[71][3]~q ;
wire \fsx|vga_g[5]~188_combout ;
wire \fsx|vga_g[5]~189_combout ;
wire \fsx|vga_g[5]~190_combout ;
wire \fsx|lineBuffer[4][3]~feeder_combout ;
wire \fsx|lineBuffer[4][3]~q ;
wire \fsx|lineBuffer[252][3]~q ;
wire \fsx|vga_g[5]~195_combout ;
wire \fsx|lineBuffer[5][3]~q ;
wire \fsx|lineBuffer[253][3]~feeder_combout ;
wire \fsx|lineBuffer[253][3]~q ;
wire \fsx|vga_g[5]~196_combout ;
wire \fsx|lineBuffer[254][3]~q ;
wire \fsx|lineBuffer[6][3]~feeder_combout ;
wire \fsx|lineBuffer[6][3]~q ;
wire \fsx|vga_g[5]~193_combout ;
wire \fsx|lineBuffer[7][3]~q ;
wire \fsx|lineBuffer[255][3]~feeder_combout ;
wire \fsx|lineBuffer[255][3]~q ;
wire \fsx|vga_g[5]~194_combout ;
wire \fsx|vga_g[5]~197_combout ;
wire \fsx|lineBuffer[0][3]~519_combout ;
wire \fsx|lineBuffer[0][3]~q ;
wire \fsx|lineBuffer[8][3]~518_combout ;
wire \fsx|lineBuffer[8][3]~q ;
wire \fsx|vga_g[5]~191_combout ;
wire \fsx|lineBuffer[1][3]~517_combout ;
wire \fsx|lineBuffer[1][3]~q ;
wire \fsx|lineBuffer[9][3]~520_combout ;
wire \fsx|lineBuffer[9][3]~q ;
wire \fsx|vga_g[5]~192_combout ;
wire \fsx|lineBuffer[11][3]~524_combout ;
wire \fsx|lineBuffer[11][3]~q ;
wire \fsx|lineBuffer[3][3]~521_combout ;
wire \fsx|lineBuffer[3][3]~q ;
wire \fsx|lineBuffer[2][3]~523_combout ;
wire \fsx|lineBuffer[2][3]~q ;
wire \fsx|lineBuffer[10][3]~522_combout ;
wire \fsx|lineBuffer[10][3]~q ;
wire \fsx|vga_g[5]~198_combout ;
wire \fsx|vga_g[5]~199_combout ;
wire \fsx|vga_g[5]~200_combout ;
wire \fsx|vga_g[5]~201_combout ;
wire \fsx|lineBuffer[190][3]~q ;
wire \fsx|lineBuffer[194][3]~525_combout ;
wire \fsx|lineBuffer[194][3]~q ;
wire \fsx|vga_g[5]~202_combout ;
wire \fsx|lineBuffer[195][3]~526_combout ;
wire \fsx|lineBuffer[195][3]~q ;
wire \fsx|lineBuffer[191][3]~q ;
wire \fsx|vga_g[5]~203_combout ;
wire \fsx|lineBuffer[201][3]~528_combout ;
wire \fsx|lineBuffer[201][3]~q ;
wire \fsx|lineBuffer[197][3]~q ;
wire \fsx|lineBuffer[196][3]~q ;
wire \fsx|lineBuffer[200][3]~527_combout ;
wire \fsx|lineBuffer[200][3]~q ;
wire \fsx|vga_g[5]~204_combout ;
wire \fsx|vga_g[5]~205_combout ;
wire \fsx|lineBuffer[193][3]~530_combout ;
wire \fsx|lineBuffer[193][3]~q ;
wire \fsx|lineBuffer[189][3]~q ;
wire \fsx|lineBuffer[188][3]~q ;
wire \fsx|lineBuffer[192][3]~529_combout ;
wire \fsx|lineBuffer[192][3]~q ;
wire \fsx|vga_g[5]~206_combout ;
wire \fsx|vga_g[5]~207_combout ;
wire \fsx|vga_g[5]~208_combout ;
wire \fsx|lineBuffer[203][3]~532_combout ;
wire \fsx|lineBuffer[203][3]~q ;
wire \fsx|lineBuffer[199][3]~q ;
wire \fsx|lineBuffer[198][3]~q ;
wire \fsx|lineBuffer[202][3]~531_combout ;
wire \fsx|lineBuffer[202][3]~q ;
wire \fsx|vga_g[5]~209_combout ;
wire \fsx|vga_g[5]~210_combout ;
wire \fsx|vga_g[5]~211_combout ;
wire \fsx|vga_g[5]~212_combout ;
wire \fsx|lineBuffer[106][3]~576_combout ;
wire \fsx|lineBuffer[106][3]~q ;
wire \fsx|lineBuffer[98][3]~574_combout ;
wire \fsx|lineBuffer[98][3]~q ;
wire \fsx|lineBuffer[96][3]~575_combout ;
wire \fsx|lineBuffer[96][3]~q ;
wire \fsx|vga_g[5]~267_combout ;
wire \fsx|lineBuffer[104][3]~573_combout ;
wire \fsx|lineBuffer[104][3]~q ;
wire \fsx|vga_g[5]~268_combout ;
wire \fsx|lineBuffer[92][3]~q ;
wire \fsx|lineBuffer[94][3]~feeder_combout ;
wire \fsx|lineBuffer[94][3]~q ;
wire \fsx|vga_g[5]~269_combout ;
wire \fsx|lineBuffer[102][3]~q ;
wire \fsx|lineBuffer[100][3]~feeder_combout ;
wire \fsx|lineBuffer[100][3]~q ;
wire \fsx|vga_g[5]~270_combout ;
wire \fsx|vga_g[5]~271_combout ;
wire \fsx|lineBuffer[170][3]~580_combout ;
wire \fsx|lineBuffer[170][3]~q ;
wire \fsx|lineBuffer[168][3]~577_combout ;
wire \fsx|lineBuffer[168][3]~q ;
wire \fsx|lineBuffer[162][3]~578_combout ;
wire \fsx|lineBuffer[162][3]~q ;
wire \fsx|lineBuffer[160][3]~579_combout ;
wire \fsx|lineBuffer[160][3]~q ;
wire \fsx|vga_g[5]~272_combout ;
wire \fsx|vga_g[5]~273_combout ;
wire \fsx|lineBuffer[156][3]~q ;
wire \fsx|lineBuffer[158][3]~feeder_combout ;
wire \fsx|lineBuffer[158][3]~q ;
wire \fsx|vga_g[5]~265_combout ;
wire \fsx|lineBuffer[166][3]~q ;
wire \fsx|lineBuffer[164][3]~feeder_combout ;
wire \fsx|lineBuffer[164][3]~q ;
wire \fsx|vga_g[5]~266_combout ;
wire \fsx|vga_g[5]~274_combout ;
wire \fsx|lineBuffer[30][3]~feeder_combout ;
wire \fsx|lineBuffer[30][3]~q ;
wire \fsx|lineBuffer[28][3]~q ;
wire \fsx|vga_g[5]~275_combout ;
wire \fsx|lineBuffer[38][3]~q ;
wire \fsx|lineBuffer[36][3]~feeder_combout ;
wire \fsx|lineBuffer[36][3]~q ;
wire \fsx|vga_g[5]~276_combout ;
wire \fsx|lineBuffer[40][3]~585_combout ;
wire \fsx|lineBuffer[40][3]~q ;
wire \fsx|lineBuffer[42][3]~588_combout ;
wire \fsx|lineBuffer[42][3]~q ;
wire \fsx|lineBuffer[32][3]~587_combout ;
wire \fsx|lineBuffer[32][3]~q ;
wire \fsx|lineBuffer[34][3]~586_combout ;
wire \fsx|lineBuffer[34][3]~q ;
wire \fsx|vga_g[5]~282_combout ;
wire \fsx|vga_g[5]~283_combout ;
wire \fsx|lineBuffer[220][3]~q ;
wire \fsx|lineBuffer[222][3]~feeder_combout ;
wire \fsx|lineBuffer[222][3]~q ;
wire \fsx|vga_g[5]~279_combout ;
wire \fsx|lineBuffer[230][3]~q ;
wire \fsx|lineBuffer[228][3]~feeder_combout ;
wire \fsx|lineBuffer[228][3]~q ;
wire \fsx|vga_g[5]~280_combout ;
wire \fsx|lineBuffer[224][3]~583_combout ;
wire \fsx|lineBuffer[224][3]~q ;
wire \fsx|lineBuffer[226][3]~582_combout ;
wire \fsx|lineBuffer[226][3]~q ;
wire \fsx|vga_g[5]~277_combout ;
wire \fsx|lineBuffer[234][3]~584_combout ;
wire \fsx|lineBuffer[234][3]~q ;
wire \fsx|lineBuffer[232][3]~581_combout ;
wire \fsx|lineBuffer[232][3]~q ;
wire \fsx|vga_g[5]~278_combout ;
wire \fsx|vga_g[5]~281_combout ;
wire \fsx|vga_g[5]~284_combout ;
wire \fsx|vga_g[5]~285_combout ;
wire \fsx|lineBuffer[41][3]~569_combout ;
wire \fsx|lineBuffer[41][3]~q ;
wire \fsx|lineBuffer[43][3]~572_combout ;
wire \fsx|lineBuffer[43][3]~q ;
wire \fsx|lineBuffer[33][3]~571_combout ;
wire \fsx|lineBuffer[33][3]~q ;
wire \fsx|lineBuffer[35][3]~570_combout ;
wire \fsx|lineBuffer[35][3]~q ;
wire \fsx|vga_g[5]~262_combout ;
wire \fsx|vga_g[5]~263_combout ;
wire \fsx|lineBuffer[29][3]~q ;
wire \fsx|lineBuffer[31][3]~feeder_combout ;
wire \fsx|lineBuffer[31][3]~q ;
wire \fsx|vga_g[5]~255_combout ;
wire \fsx|lineBuffer[39][3]~q ;
wire \fsx|lineBuffer[37][3]~feeder_combout ;
wire \fsx|lineBuffer[37][3]~q ;
wire \fsx|vga_g[5]~256_combout ;
wire \fsx|lineBuffer[221][3]~q ;
wire \fsx|lineBuffer[223][3]~feeder_combout ;
wire \fsx|lineBuffer[223][3]~q ;
wire \fsx|vga_g[5]~259_combout ;
wire \fsx|lineBuffer[231][3]~q ;
wire \fsx|lineBuffer[229][3]~feeder_combout ;
wire \fsx|lineBuffer[229][3]~q ;
wire \fsx|vga_g[5]~260_combout ;
wire \fsx|lineBuffer[225][3]~567_combout ;
wire \fsx|lineBuffer[225][3]~q ;
wire \fsx|lineBuffer[227][3]~566_combout ;
wire \fsx|lineBuffer[227][3]~q ;
wire \fsx|vga_g[5]~257_combout ;
wire \fsx|lineBuffer[235][3]~568_combout ;
wire \fsx|lineBuffer[235][3]~q ;
wire \fsx|lineBuffer[233][3]~565_combout ;
wire \fsx|lineBuffer[233][3]~q ;
wire \fsx|vga_g[5]~258_combout ;
wire \fsx|vga_g[5]~261_combout ;
wire \fsx|vga_g[5]~264_combout ;
wire \fsx|lineBuffer[157][3]~q ;
wire \fsx|lineBuffer[165][3]~feeder_combout ;
wire \fsx|lineBuffer[165][3]~q ;
wire \fsx|vga_g[5]~286_combout ;
wire \fsx|lineBuffer[167][3]~q ;
wire \fsx|lineBuffer[159][3]~feeder_combout ;
wire \fsx|lineBuffer[159][3]~q ;
wire \fsx|vga_g[5]~287_combout ;
wire \fsx|lineBuffer[163][3]~594_combout ;
wire \fsx|lineBuffer[163][3]~q ;
wire \fsx|lineBuffer[161][3]~595_combout ;
wire \fsx|lineBuffer[161][3]~q ;
wire \fsx|vga_g[5]~293_combout ;
wire \fsx|lineBuffer[171][3]~596_combout ;
wire \fsx|lineBuffer[171][3]~q ;
wire \fsx|lineBuffer[169][3]~593_combout ;
wire \fsx|lineBuffer[169][3]~q ;
wire \fsx|vga_g[5]~294_combout ;
wire \fsx|lineBuffer[95][3]~feeder_combout ;
wire \fsx|lineBuffer[95][3]~q ;
wire \fsx|lineBuffer[103][3]~q ;
wire \fsx|lineBuffer[101][3]~feeder_combout ;
wire \fsx|lineBuffer[101][3]~q ;
wire \fsx|lineBuffer[93][3]~q ;
wire \fsx|vga_g[5]~290_combout ;
wire \fsx|vga_g[5]~291_combout ;
wire \fsx|lineBuffer[99][3]~590_combout ;
wire \fsx|lineBuffer[99][3]~q ;
wire \fsx|lineBuffer[97][3]~591_combout ;
wire \fsx|lineBuffer[97][3]~q ;
wire \fsx|vga_g[5]~288_combout ;
wire \fsx|lineBuffer[107][3]~592_combout ;
wire \fsx|lineBuffer[107][3]~q ;
wire \fsx|lineBuffer[105][3]~589_combout ;
wire \fsx|lineBuffer[105][3]~q ;
wire \fsx|vga_g[5]~289_combout ;
wire \fsx|vga_g[5]~292_combout ;
wire \fsx|vga_g[5]~295_combout ;
wire \fsx|vga_g[5]~296_combout ;
wire \fsx|lineBuffer[181][3]~feeder_combout ;
wire \fsx|lineBuffer[181][3]~q ;
wire \fsx|lineBuffer[173][3]~q ;
wire \fsx|vga_g[5]~244_combout ;
wire \fsx|lineBuffer[183][3]~q ;
wire \fsx|lineBuffer[175][3]~feeder_combout ;
wire \fsx|lineBuffer[175][3]~q ;
wire \fsx|vga_g[5]~245_combout ;
wire \fsx|lineBuffer[185][3]~561_combout ;
wire \fsx|lineBuffer[185][3]~q ;
wire \fsx|lineBuffer[177][3]~563_combout ;
wire \fsx|lineBuffer[177][3]~q ;
wire \fsx|lineBuffer[179][3]~562_combout ;
wire \fsx|lineBuffer[179][3]~q ;
wire \fsx|vga_g[5]~251_combout ;
wire \fsx|lineBuffer[187][3]~564_combout ;
wire \fsx|lineBuffer[187][3]~q ;
wire \fsx|vga_g[5]~252_combout ;
wire \fsx|lineBuffer[47][3]~feeder_combout ;
wire \fsx|lineBuffer[47][3]~q ;
wire \fsx|lineBuffer[55][3]~q ;
wire \fsx|lineBuffer[45][3]~q ;
wire \fsx|lineBuffer[53][3]~feeder_combout ;
wire \fsx|lineBuffer[53][3]~q ;
wire \fsx|vga_g[5]~248_combout ;
wire \fsx|vga_g[5]~249_combout ;
wire \fsx|lineBuffer[49][3]~559_combout ;
wire \fsx|lineBuffer[49][3]~q ;
wire \fsx|lineBuffer[51][3]~558_combout ;
wire \fsx|lineBuffer[51][3]~q ;
wire \fsx|vga_g[5]~246_combout ;
wire \fsx|lineBuffer[57][3]~557_combout ;
wire \fsx|lineBuffer[57][3]~q ;
wire \fsx|lineBuffer[59][3]~560_combout ;
wire \fsx|lineBuffer[59][3]~q ;
wire \fsx|vga_g[5]~247_combout ;
wire \fsx|vga_g[5]~250_combout ;
wire \fsx|vga_g[5]~253_combout ;
wire \fsx|lineBuffer[122][3]~556_combout ;
wire \fsx|lineBuffer[122][3]~q ;
wire \fsx|lineBuffer[112][3]~555_combout ;
wire \fsx|lineBuffer[112][3]~q ;
wire \fsx|lineBuffer[114][3]~554_combout ;
wire \fsx|lineBuffer[114][3]~q ;
wire \fsx|vga_g[5]~240_combout ;
wire \fsx|lineBuffer[120][3]~553_combout ;
wire \fsx|lineBuffer[120][3]~q ;
wire \fsx|vga_g[5]~241_combout ;
wire \fsx|lineBuffer[108][3]~q ;
wire \fsx|lineBuffer[116][3]~feeder_combout ;
wire \fsx|lineBuffer[116][3]~q ;
wire \fsx|vga_g[5]~233_combout ;
wire \fsx|lineBuffer[118][3]~q ;
wire \fsx|lineBuffer[110][3]~feeder_combout ;
wire \fsx|lineBuffer[110][3]~q ;
wire \fsx|vga_g[5]~234_combout ;
wire \fsx|lineBuffer[240][3]~551_combout ;
wire \fsx|lineBuffer[240][3]~q ;
wire \fsx|lineBuffer[242][3]~550_combout ;
wire \fsx|lineBuffer[242][3]~q ;
wire \fsx|vga_g[5]~235_combout ;
wire \fsx|lineBuffer[248][3]~549_combout ;
wire \fsx|lineBuffer[248][3]~q ;
wire \fsx|lineBuffer[250][3]~552_combout ;
wire \fsx|lineBuffer[250][3]~q ;
wire \fsx|vga_g[5]~236_combout ;
wire \fsx|lineBuffer[238][3]~feeder_combout ;
wire \fsx|lineBuffer[238][3]~q ;
wire \fsx|lineBuffer[246][3]~q ;
wire \fsx|lineBuffer[236][3]~q ;
wire \fsx|lineBuffer[244][3]~feeder_combout ;
wire \fsx|lineBuffer[244][3]~q ;
wire \fsx|vga_g[5]~237_combout ;
wire \fsx|vga_g[5]~238_combout ;
wire \fsx|vga_g[5]~239_combout ;
wire \fsx|vga_g[5]~242_combout ;
wire \fsx|lineBuffer[44][3]~q ;
wire \fsx|lineBuffer[52][3]~feeder_combout ;
wire \fsx|lineBuffer[52][3]~q ;
wire \fsx|vga_g[5]~227_combout ;
wire \fsx|lineBuffer[54][3]~q ;
wire \fsx|lineBuffer[46][3]~feeder_combout ;
wire \fsx|lineBuffer[46][3]~q ;
wire \fsx|vga_g[5]~228_combout ;
wire \fsx|lineBuffer[56][3]~541_combout ;
wire \fsx|lineBuffer[56][3]~q ;
wire \fsx|lineBuffer[58][3]~544_combout ;
wire \fsx|lineBuffer[58][3]~q ;
wire \fsx|lineBuffer[48][3]~543_combout ;
wire \fsx|lineBuffer[48][3]~q ;
wire \fsx|lineBuffer[50][3]~542_combout ;
wire \fsx|lineBuffer[50][3]~q ;
wire \fsx|vga_g[5]~225_combout ;
wire \fsx|vga_g[5]~226_combout ;
wire \fsx|vga_g[5]~229_combout ;
wire \fsx|lineBuffer[176][3]~547_combout ;
wire \fsx|lineBuffer[176][3]~q ;
wire \fsx|lineBuffer[178][3]~546_combout ;
wire \fsx|lineBuffer[178][3]~q ;
wire \fsx|vga_g[5]~230_combout ;
wire \fsx|lineBuffer[184][3]~545_combout ;
wire \fsx|lineBuffer[184][3]~q ;
wire \fsx|lineBuffer[186][3]~548_combout ;
wire \fsx|lineBuffer[186][3]~q ;
wire \fsx|vga_g[5]~231_combout ;
wire \fsx|lineBuffer[174][3]~feeder_combout ;
wire \fsx|lineBuffer[174][3]~q ;
wire \fsx|lineBuffer[182][3]~q ;
wire \fsx|lineBuffer[180][3]~feeder_combout ;
wire \fsx|lineBuffer[180][3]~q ;
wire \fsx|lineBuffer[172][3]~q ;
wire \fsx|vga_g[5]~223_combout ;
wire \fsx|vga_g[5]~224_combout ;
wire \fsx|vga_g[5]~232_combout ;
wire \fsx|vga_g[5]~243_combout ;
wire \fsx|lineBuffer[115][3]~538_combout ;
wire \fsx|lineBuffer[115][3]~q ;
wire \fsx|lineBuffer[113][3]~539_combout ;
wire \fsx|lineBuffer[113][3]~q ;
wire \fsx|vga_g[5]~220_combout ;
wire \fsx|lineBuffer[123][3]~540_combout ;
wire \fsx|lineBuffer[123][3]~q ;
wire \fsx|lineBuffer[121][3]~537_combout ;
wire \fsx|lineBuffer[121][3]~q ;
wire \fsx|vga_g[5]~221_combout ;
wire \fsx|lineBuffer[111][3]~feeder_combout ;
wire \fsx|lineBuffer[111][3]~q ;
wire \fsx|lineBuffer[119][3]~q ;
wire \fsx|lineBuffer[109][3]~q ;
wire \fsx|lineBuffer[117][3]~q ;
wire \fsx|vga_g[5]~213_combout ;
wire \fsx|vga_g[5]~214_combout ;
wire \fsx|lineBuffer[243][3]~534_combout ;
wire \fsx|lineBuffer[243][3]~q ;
wire \fsx|lineBuffer[241][3]~535_combout ;
wire \fsx|lineBuffer[241][3]~q ;
wire \fsx|vga_g[5]~215_combout ;
wire \fsx|lineBuffer[251][3]~536_combout ;
wire \fsx|lineBuffer[251][3]~q ;
wire \fsx|lineBuffer[249][3]~533_combout ;
wire \fsx|lineBuffer[249][3]~q ;
wire \fsx|vga_g[5]~216_combout ;
wire \fsx|lineBuffer[237][3]~q ;
wire \fsx|lineBuffer[245][3]~feeder_combout ;
wire \fsx|lineBuffer[245][3]~q ;
wire \fsx|vga_g[5]~217_combout ;
wire \fsx|lineBuffer[247][3]~q ;
wire \fsx|lineBuffer[239][3]~feeder_combout ;
wire \fsx|lineBuffer[239][3]~q ;
wire \fsx|vga_g[5]~218_combout ;
wire \fsx|vga_g[5]~219_combout ;
wire \fsx|vga_g[5]~222_combout ;
wire \fsx|vga_g[5]~254_combout ;
wire \fsx|vga_g[5]~297_combout ;
wire \fsx|vga_g[5]~340_combout ;
wire \fsx|vga_g[5]~341_combout ;
wire \fsx|lineBuffer~699_combout ;
wire \fsx|lineBuffer~700_combout ;
wire \fsx|lineBuffer[198][4]~feeder_combout ;
wire \fsx|lineBuffer[198][4]~q ;
wire \fsx|lineBuffer[166][4]~q ;
wire \fsx|vga_g[7]~417_combout ;
wire \fsx|lineBuffer[214][4]~q ;
wire \fsx|lineBuffer[182][4]~feeder_combout ;
wire \fsx|lineBuffer[182][4]~q ;
wire \fsx|vga_g[7]~418_combout ;
wire \fsx|lineBuffer[206][4]~feeder_combout ;
wire \fsx|lineBuffer[206][4]~q ;
wire \fsx|lineBuffer[174][4]~q ;
wire \fsx|lineBuffer[158][4]~q ;
wire \fsx|lineBuffer[190][4]~feeder_combout ;
wire \fsx|lineBuffer[190][4]~q ;
wire \fsx|vga_g[7]~419_combout ;
wire \fsx|vga_g[7]~420_combout ;
wire \fsx|vga_g[7]~421_combout ;
wire \fsx|lineBuffer~697_combout ;
wire \fsx|lineBuffer~698_combout ;
wire \fsx|lineBuffer[215][4]~feeder_combout ;
wire \fsx|lineBuffer[215][4]~q ;
wire \fsx|lineBuffer[183][4]~feeder_combout ;
wire \fsx|lineBuffer[183][4]~q ;
wire \fsx|lineBuffer[167][4]~q ;
wire \fsx|vga_g[7]~422_combout ;
wire \fsx|lineBuffer[199][4]~q ;
wire \fsx|vga_g[7]~423_combout ;
wire \fsx|lineBuffer[191][4]~feeder_combout ;
wire \fsx|lineBuffer[191][4]~q ;
wire \fsx|lineBuffer[207][4]~q ;
wire \fsx|lineBuffer[159][4]~q ;
wire \fsx|lineBuffer[175][4]~feeder_combout ;
wire \fsx|lineBuffer[175][4]~q ;
wire \fsx|vga_g[7]~415_combout ;
wire \fsx|vga_g[7]~416_combout ;
wire \fsx|vga_g[7]~424_combout ;
wire \fsx|lineBuffer[127][4]~feeder_combout ;
wire \fsx|lineBuffer[127][4]~q ;
wire \fsx|lineBuffer[143][4]~q ;
wire \fsx|lineBuffer[95][4]~q ;
wire \fsx|lineBuffer[111][4]~feeder_combout ;
wire \fsx|lineBuffer[111][4]~q ;
wire \fsx|vga_g[7]~384_combout ;
wire \fsx|vga_g[7]~385_combout ;
wire \fsx|lineBuffer[103][4]~q ;
wire \fsx|lineBuffer[119][4]~feeder_combout ;
wire \fsx|lineBuffer[119][4]~q ;
wire \fsx|vga_g[7]~391_combout ;
wire \fsx|lineBuffer[151][4]~q ;
wire \fsx|lineBuffer[135][4]~feeder_combout ;
wire \fsx|lineBuffer[135][4]~q ;
wire \fsx|vga_g[7]~392_combout ;
wire \fsx|lineBuffer[102][4]~q ;
wire \fsx|lineBuffer[134][4]~feeder_combout ;
wire \fsx|lineBuffer[134][4]~q ;
wire \fsx|vga_g[7]~386_combout ;
wire \fsx|lineBuffer[150][4]~q ;
wire \fsx|lineBuffer[118][4]~feeder_combout ;
wire \fsx|lineBuffer[118][4]~q ;
wire \fsx|vga_g[7]~387_combout ;
wire \fsx|lineBuffer[110][4]~feeder_combout ;
wire \fsx|lineBuffer[110][4]~q ;
wire \fsx|lineBuffer[142][4]~q ;
wire \fsx|lineBuffer[126][4]~feeder_combout ;
wire \fsx|lineBuffer[126][4]~q ;
wire \fsx|lineBuffer[94][4]~q ;
wire \fsx|vga_g[7]~388_combout ;
wire \fsx|vga_g[7]~389_combout ;
wire \fsx|vga_g[7]~390_combout ;
wire \fsx|vga_g[7]~393_combout ;
wire \fsx|lineBuffer[7][4]~feeder_combout ;
wire \fsx|lineBuffer[7][4]~q ;
wire \fsx|lineBuffer[23][4]~q ;
wire \fsx|lineBuffer[231][4]~q ;
wire \fsx|lineBuffer[247][4]~feeder_combout ;
wire \fsx|lineBuffer[247][4]~q ;
wire \fsx|vga_g[7]~411_combout ;
wire \fsx|vga_g[7]~412_combout ;
wire \fsx|lineBuffer[255][4]~feeder_combout ;
wire \fsx|lineBuffer[255][4]~q ;
wire \fsx|lineBuffer[15][4]~q ;
wire \fsx|lineBuffer[223][4]~q ;
wire \fsx|lineBuffer[239][4]~feeder_combout ;
wire \fsx|lineBuffer[239][4]~q ;
wire \fsx|vga_g[7]~404_combout ;
wire \fsx|vga_g[7]~405_combout ;
wire \fsx|lineBuffer[238][4]~feeder_combout ;
wire \fsx|lineBuffer[238][4]~q ;
wire \fsx|lineBuffer[14][4]~q ;
wire \fsx|lineBuffer[222][4]~q ;
wire \fsx|lineBuffer[254][4]~feeder_combout ;
wire \fsx|lineBuffer[254][4]~q ;
wire \fsx|vga_g[7]~408_combout ;
wire \fsx|vga_g[7]~409_combout ;
wire \fsx|lineBuffer[246][4]~feeder_combout ;
wire \fsx|lineBuffer[246][4]~q ;
wire \fsx|lineBuffer[22][4]~q ;
wire \fsx|lineBuffer[230][4]~q ;
wire \fsx|lineBuffer[6][4]~feeder_combout ;
wire \fsx|lineBuffer[6][4]~q ;
wire \fsx|vga_g[7]~406_combout ;
wire \fsx|vga_g[7]~407_combout ;
wire \fsx|vga_g[7]~410_combout ;
wire \fsx|vga_g[7]~413_combout ;
wire \fsx|lineBuffer[46][4]~feeder_combout ;
wire \fsx|lineBuffer[46][4]~q ;
wire \fsx|lineBuffer[78][4]~q ;
wire \fsx|lineBuffer[62][4]~feeder_combout ;
wire \fsx|lineBuffer[62][4]~q ;
wire \fsx|lineBuffer[30][4]~q ;
wire \fsx|vga_g[7]~398_combout ;
wire \fsx|vga_g[7]~399_combout ;
wire \fsx|lineBuffer[54][4]~feeder_combout ;
wire \fsx|lineBuffer[54][4]~q ;
wire \fsx|lineBuffer[86][4]~q ;
wire \fsx|lineBuffer[70][4]~feeder_combout ;
wire \fsx|lineBuffer[70][4]~q ;
wire \fsx|lineBuffer[38][4]~q ;
wire \fsx|vga_g[7]~396_combout ;
wire \fsx|vga_g[7]~397_combout ;
wire \fsx|vga_g[7]~400_combout ;
wire \fsx|lineBuffer[71][4]~feeder_combout ;
wire \fsx|lineBuffer[71][4]~q ;
wire \fsx|lineBuffer[87][4]~q ;
wire \fsx|lineBuffer[55][4]~feeder_combout ;
wire \fsx|lineBuffer[55][4]~q ;
wire \fsx|lineBuffer[39][4]~q ;
wire \fsx|vga_g[7]~401_combout ;
wire \fsx|vga_g[7]~402_combout ;
wire \fsx|lineBuffer[63][4]~feeder_combout ;
wire \fsx|lineBuffer[63][4]~q ;
wire \fsx|lineBuffer[31][4]~q ;
wire \fsx|lineBuffer[47][4]~feeder_combout ;
wire \fsx|lineBuffer[47][4]~q ;
wire \fsx|vga_g[7]~394_combout ;
wire \fsx|lineBuffer[79][4]~q ;
wire \fsx|vga_g[7]~395_combout ;
wire \fsx|vga_g[7]~403_combout ;
wire \fsx|vga_g[7]~414_combout ;
wire \fsx|vga_g[7]~425_combout ;
wire \fsx|lineBuffer~701_combout ;
wire \fsx|lineBuffer~702_combout ;
wire \fsx|lineBuffer[213][4]~feeder_combout ;
wire \fsx|lineBuffer[213][4]~q ;
wire \fsx|lineBuffer[197][4]~q ;
wire \fsx|lineBuffer[181][4]~feeder_combout ;
wire \fsx|lineBuffer[181][4]~q ;
wire \fsx|lineBuffer[165][4]~q ;
wire \fsx|vga_g[7]~464_combout ;
wire \fsx|vga_g[7]~465_combout ;
wire \fsx|lineBuffer[45][4]~feeder_combout ;
wire \fsx|lineBuffer[45][4]~q ;
wire \fsx|lineBuffer[77][4]~q ;
wire \fsx|lineBuffer[61][4]~feeder_combout ;
wire \fsx|lineBuffer[61][4]~q ;
wire \fsx|lineBuffer[29][4]~q ;
wire \fsx|vga_g[7]~461_combout ;
wire \fsx|vga_g[7]~462_combout ;
wire \fsx|lineBuffer[53][4]~feeder_combout ;
wire \fsx|lineBuffer[53][4]~q ;
wire \fsx|lineBuffer[85][4]~q ;
wire \fsx|lineBuffer[69][4]~feeder_combout ;
wire \fsx|lineBuffer[69][4]~q ;
wire \fsx|lineBuffer[37][4]~q ;
wire \fsx|vga_g[7]~459_combout ;
wire \fsx|vga_g[7]~460_combout ;
wire \fsx|vga_g[7]~463_combout ;
wire \fsx|lineBuffer[157][4]~q ;
wire \fsx|lineBuffer[173][4]~feeder_combout ;
wire \fsx|lineBuffer[173][4]~q ;
wire \fsx|vga_g[7]~457_combout ;
wire \fsx|lineBuffer[205][4]~q ;
wire \fsx|lineBuffer[189][4]~feeder_combout ;
wire \fsx|lineBuffer[189][4]~q ;
wire \fsx|vga_g[7]~458_combout ;
wire \fsx|vga_g[7]~466_combout ;
wire \fsx|lineBuffer~703_combout ;
wire \fsx|lineBuffer~704_combout ;
wire \fsx|lineBuffer[100][4]~q ;
wire \fsx|lineBuffer[132][4]~feeder_combout ;
wire \fsx|lineBuffer[132][4]~q ;
wire \fsx|vga_g[7]~453_combout ;
wire \fsx|lineBuffer[116][4]~q ;
wire \fsx|lineBuffer[148][4]~feeder_combout ;
wire \fsx|lineBuffer[148][4]~q ;
wire \fsx|vga_g[7]~454_combout ;
wire \fsx|lineBuffer[244][4]~feeder_combout ;
wire \fsx|lineBuffer[244][4]~q ;
wire \fsx|lineBuffer[20][4]~q ;
wire \fsx|lineBuffer[228][4]~q ;
wire \fsx|lineBuffer[4][4]~feeder_combout ;
wire \fsx|lineBuffer[4][4]~q ;
wire \fsx|vga_g[7]~448_combout ;
wire \fsx|vga_g[7]~449_combout ;
wire \fsx|lineBuffer[252][4]~feeder_combout ;
wire \fsx|lineBuffer[252][4]~q ;
wire \fsx|lineBuffer[220][4]~q ;
wire \fsx|vga_g[7]~450_combout ;
wire \fsx|lineBuffer[12][4]~q ;
wire \fsx|lineBuffer[236][4]~feeder_combout ;
wire \fsx|lineBuffer[236][4]~q ;
wire \fsx|vga_g[7]~451_combout ;
wire \fsx|vga_g[7]~452_combout ;
wire \fsx|lineBuffer[92][4]~q ;
wire \fsx|lineBuffer[124][4]~feeder_combout ;
wire \fsx|lineBuffer[124][4]~q ;
wire \fsx|vga_g[7]~446_combout ;
wire \fsx|lineBuffer[140][4]~q ;
wire \fsx|lineBuffer[108][4]~feeder_combout ;
wire \fsx|lineBuffer[108][4]~q ;
wire \fsx|vga_g[7]~447_combout ;
wire \fsx|vga_g[7]~455_combout ;
wire \fsx|lineBuffer[188][4]~feeder_combout ;
wire \fsx|lineBuffer[188][4]~q ;
wire \fsx|lineBuffer[204][4]~q ;
wire \fsx|lineBuffer[156][4]~q ;
wire \fsx|lineBuffer[172][4]~feeder_combout ;
wire \fsx|lineBuffer[172][4]~q ;
wire \fsx|vga_g[7]~436_combout ;
wire \fsx|vga_g[7]~437_combout ;
wire \fsx|lineBuffer[164][4]~q ;
wire \fsx|lineBuffer[180][4]~feeder_combout ;
wire \fsx|lineBuffer[180][4]~q ;
wire \fsx|vga_g[7]~443_combout ;
wire \fsx|lineBuffer[212][4]~q ;
wire \fsx|lineBuffer[196][4]~feeder_combout ;
wire \fsx|lineBuffer[196][4]~q ;
wire \fsx|vga_g[7]~444_combout ;
wire \fsx|lineBuffer[52][4]~feeder_combout ;
wire \fsx|lineBuffer[52][4]~q ;
wire \fsx|lineBuffer[84][4]~q ;
wire \fsx|lineBuffer[36][4]~q ;
wire \fsx|lineBuffer[68][4]~feeder_combout ;
wire \fsx|lineBuffer[68][4]~q ;
wire \fsx|vga_g[7]~438_combout ;
wire \fsx|vga_g[7]~439_combout ;
wire \fsx|lineBuffer[44][4]~feeder_combout ;
wire \fsx|lineBuffer[44][4]~q ;
wire \fsx|lineBuffer[76][4]~q ;
wire \fsx|lineBuffer[60][4]~feeder_combout ;
wire \fsx|lineBuffer[60][4]~q ;
wire \fsx|lineBuffer[28][4]~q ;
wire \fsx|vga_g[7]~440_combout ;
wire \fsx|vga_g[7]~441_combout ;
wire \fsx|vga_g[7]~442_combout ;
wire \fsx|vga_g[7]~445_combout ;
wire \fsx|vga_g[7]~456_combout ;
wire \fsx|lineBuffer[101][4]~q ;
wire \fsx|lineBuffer[133][4]~feeder_combout ;
wire \fsx|lineBuffer[133][4]~q ;
wire \fsx|vga_g[7]~433_combout ;
wire \fsx|lineBuffer[149][4]~q ;
wire \fsx|lineBuffer[117][4]~feeder_combout ;
wire \fsx|lineBuffer[117][4]~q ;
wire \fsx|vga_g[7]~434_combout ;
wire \fsx|lineBuffer[245][4]~feeder_combout ;
wire \fsx|lineBuffer[245][4]~q ;
wire \fsx|lineBuffer[21][4]~q ;
wire \fsx|lineBuffer[229][4]~q ;
wire \fsx|lineBuffer[5][4]~feeder_combout ;
wire \fsx|lineBuffer[5][4]~q ;
wire \fsx|vga_g[7]~428_combout ;
wire \fsx|vga_g[7]~429_combout ;
wire \fsx|lineBuffer[221][4]~q ;
wire \fsx|lineBuffer[253][4]~feeder_combout ;
wire \fsx|lineBuffer[253][4]~q ;
wire \fsx|vga_g[7]~430_combout ;
wire \fsx|lineBuffer[13][4]~q ;
wire \fsx|lineBuffer[237][4]~feeder_combout ;
wire \fsx|lineBuffer[237][4]~q ;
wire \fsx|vga_g[7]~431_combout ;
wire \fsx|vga_g[7]~432_combout ;
wire \fsx|lineBuffer[93][4]~q ;
wire \fsx|lineBuffer[125][4]~feeder_combout ;
wire \fsx|lineBuffer[125][4]~q ;
wire \fsx|vga_g[7]~426_combout ;
wire \fsx|lineBuffer[141][4]~q ;
wire \fsx|lineBuffer[109][4]~feeder_combout ;
wire \fsx|lineBuffer[109][4]~q ;
wire \fsx|vga_g[7]~427_combout ;
wire \fsx|vga_g[7]~435_combout ;
wire \fsx|vga_g[7]~467_combout ;
wire \fsx|vga_g[7]~468_combout ;
wire \fsx|lineBuffer~708_combout ;
wire \fsx|lineBuffer~709_combout ;
wire \fsx|lineBuffer[11][4]~710_combout ;
wire \fsx|lineBuffer[11][4]~q ;
wire \fsx|lineBuffer~705_combout ;
wire \fsx|lineBuffer~706_combout ;
wire \fsx|lineBuffer[10][4]~711_combout ;
wire \fsx|lineBuffer[10][4]~q ;
wire \fsx|vga_g[7]~469_combout ;
wire \fsx|lineBuffer[139][4]~712_combout ;
wire \fsx|lineBuffer[139][4]~q ;
wire \fsx|lineBuffer[138][4]~707_combout ;
wire \fsx|lineBuffer[138][4]~q ;
wire \fsx|vga_g[7]~470_combout ;
wire \fsx|lineBuffer[155][4]~724_combout ;
wire \fsx|lineBuffer[155][4]~q ;
wire \fsx|lineBuffer[27][4]~722_combout ;
wire \fsx|lineBuffer[27][4]~q ;
wire \fsx|lineBuffer[26][4]~723_combout ;
wire \fsx|lineBuffer[26][4]~q ;
wire \fsx|vga_g[7]~476_combout ;
wire \fsx|lineBuffer[154][4]~721_combout ;
wire \fsx|lineBuffer[154][4]~q ;
wire \fsx|vga_g[7]~477_combout ;
wire \fsx|lineBuffer[107][4]~720_combout ;
wire \fsx|lineBuffer[107][4]~q ;
wire \fsx|lineBuffer[235][4]~718_combout ;
wire \fsx|lineBuffer[235][4]~q ;
wire \fsx|lineBuffer[234][4]~719_combout ;
wire \fsx|lineBuffer[234][4]~q ;
wire \fsx|vga_g[7]~473_combout ;
wire \fsx|lineBuffer[106][4]~717_combout ;
wire \fsx|lineBuffer[106][4]~q ;
wire \fsx|vga_g[7]~474_combout ;
wire \fsx|lineBuffer[123][4]~716_combout ;
wire \fsx|lineBuffer[123][4]~q ;
wire \fsx|lineBuffer[251][4]~714_combout ;
wire \fsx|lineBuffer[251][4]~q ;
wire \fsx|lineBuffer[250][4]~715_combout ;
wire \fsx|lineBuffer[250][4]~q ;
wire \fsx|vga_g[7]~471_combout ;
wire \fsx|lineBuffer[122][4]~713_combout ;
wire \fsx|lineBuffer[122][4]~q ;
wire \fsx|vga_g[7]~472_combout ;
wire \fsx|vga_g[7]~475_combout ;
wire \fsx|vga_g[7]~478_combout ;
wire \fsx|lineBuffer[178][4]~729_combout ;
wire \fsx|lineBuffer[178][4]~q ;
wire \fsx|lineBuffer[179][4]~732_combout ;
wire \fsx|lineBuffer[179][4]~q ;
wire \fsx|lineBuffer[51][4]~730_combout ;
wire \fsx|lineBuffer[51][4]~q ;
wire \fsx|lineBuffer[50][4]~731_combout ;
wire \fsx|lineBuffer[50][4]~q ;
wire \fsx|vga_g[7]~481_combout ;
wire \fsx|vga_g[7]~482_combout ;
wire \fsx|lineBuffer[163][4]~736_combout ;
wire \fsx|lineBuffer[163][4]~q ;
wire \fsx|lineBuffer[35][4]~734_combout ;
wire \fsx|lineBuffer[35][4]~q ;
wire \fsx|lineBuffer[34][4]~735_combout ;
wire \fsx|lineBuffer[34][4]~q ;
wire \fsx|vga_g[7]~483_combout ;
wire \fsx|lineBuffer[162][4]~733_combout ;
wire \fsx|lineBuffer[162][4]~q ;
wire \fsx|vga_g[7]~484_combout ;
wire \fsx|vga_g[7]~485_combout ;
wire \fsx|lineBuffer[194][4]~725_combout ;
wire \fsx|lineBuffer[194][4]~q ;
wire \fsx|lineBuffer[195][4]~728_combout ;
wire \fsx|lineBuffer[195][4]~q ;
wire \fsx|lineBuffer[67][4]~726_combout ;
wire \fsx|lineBuffer[67][4]~q ;
wire \fsx|lineBuffer[66][4]~727_combout ;
wire \fsx|lineBuffer[66][4]~q ;
wire \fsx|vga_g[7]~479_combout ;
wire \fsx|vga_g[7]~480_combout ;
wire \fsx|lineBuffer[210][4]~737_combout ;
wire \fsx|lineBuffer[210][4]~q ;
wire \fsx|lineBuffer[211][4]~740_combout ;
wire \fsx|lineBuffer[211][4]~q ;
wire \fsx|lineBuffer[82][4]~739_combout ;
wire \fsx|lineBuffer[82][4]~q ;
wire \fsx|lineBuffer[83][4]~738_combout ;
wire \fsx|lineBuffer[83][4]~q ;
wire \fsx|vga_g[7]~486_combout ;
wire \fsx|vga_g[7]~487_combout ;
wire \fsx|vga_g[7]~488_combout ;
wire \fsx|lineBuffer[147][4]~756_combout ;
wire \fsx|lineBuffer[147][4]~q ;
wire \fsx|lineBuffer[19][4]~754_combout ;
wire \fsx|lineBuffer[19][4]~q ;
wire \fsx|lineBuffer[18][4]~755_combout ;
wire \fsx|lineBuffer[18][4]~q ;
wire \fsx|vga_g[7]~496_combout ;
wire \fsx|lineBuffer[146][4]~753_combout ;
wire \fsx|lineBuffer[146][4]~q ;
wire \fsx|vga_g[7]~497_combout ;
wire \fsx|lineBuffer[2][4]~743_combout ;
wire \fsx|lineBuffer[2][4]~q ;
wire \fsx|lineBuffer[3][4]~742_combout ;
wire \fsx|lineBuffer[3][4]~q ;
wire \fsx|vga_g[7]~489_combout ;
wire \fsx|lineBuffer[131][4]~744_combout ;
wire \fsx|lineBuffer[131][4]~q ;
wire \fsx|lineBuffer[130][4]~741_combout ;
wire \fsx|lineBuffer[130][4]~q ;
wire \fsx|vga_g[7]~490_combout ;
wire \fsx|lineBuffer[115][4]~748_combout ;
wire \fsx|lineBuffer[115][4]~q ;
wire \fsx|lineBuffer[114][4]~745_combout ;
wire \fsx|lineBuffer[114][4]~q ;
wire \fsx|lineBuffer[242][4]~747_combout ;
wire \fsx|lineBuffer[242][4]~q ;
wire \fsx|lineBuffer[243][4]~746_combout ;
wire \fsx|lineBuffer[243][4]~q ;
wire \fsx|vga_g[7]~491_combout ;
wire \fsx|vga_g[7]~492_combout ;
wire \fsx|lineBuffer[226][4]~751_combout ;
wire \fsx|lineBuffer[226][4]~q ;
wire \fsx|lineBuffer[227][4]~750_combout ;
wire \fsx|lineBuffer[227][4]~q ;
wire \fsx|vga_g[7]~493_combout ;
wire \fsx|lineBuffer[99][4]~752_combout ;
wire \fsx|lineBuffer[99][4]~q ;
wire \fsx|lineBuffer[98][4]~749_combout ;
wire \fsx|lineBuffer[98][4]~q ;
wire \fsx|vga_g[7]~494_combout ;
wire \fsx|vga_g[7]~495_combout ;
wire \fsx|vga_g[7]~498_combout ;
wire \fsx|vga_g[7]~499_combout ;
wire \fsx|lineBuffer[218][4]~769_combout ;
wire \fsx|lineBuffer[218][4]~q ;
wire \fsx|lineBuffer[219][4]~772_combout ;
wire \fsx|lineBuffer[219][4]~q ;
wire \fsx|lineBuffer[90][4]~771_combout ;
wire \fsx|lineBuffer[90][4]~q ;
wire \fsx|lineBuffer[91][4]~770_combout ;
wire \fsx|lineBuffer[91][4]~q ;
wire \fsx|vga_g[7]~507_combout ;
wire \fsx|vga_g[7]~508_combout ;
wire \fsx|lineBuffer[203][4]~764_combout ;
wire \fsx|lineBuffer[203][4]~q ;
wire \fsx|lineBuffer[202][4]~761_combout ;
wire \fsx|lineBuffer[202][4]~q ;
wire \fsx|lineBuffer[74][4]~763_combout ;
wire \fsx|lineBuffer[74][4]~q ;
wire \fsx|lineBuffer[75][4]~762_combout ;
wire \fsx|lineBuffer[75][4]~q ;
wire \fsx|vga_g[7]~502_combout ;
wire \fsx|vga_g[7]~503_combout ;
wire \fsx|lineBuffer[171][4]~768_combout ;
wire \fsx|lineBuffer[171][4]~q ;
wire \fsx|lineBuffer[170][4]~766_combout ;
wire \fsx|lineBuffer[170][4]~q ;
wire \fsx|lineBuffer[42][4]~767_combout ;
wire \fsx|lineBuffer[42][4]~q ;
wire \fsx|vga_g[7]~504_combout ;
wire \fsx|lineBuffer[43][4]~765_combout ;
wire \fsx|lineBuffer[43][4]~q ;
wire \fsx|vga_g[7]~505_combout ;
wire \fsx|vga_g[7]~506_combout ;
wire \fsx|lineBuffer[59][4]~757_combout ;
wire \fsx|lineBuffer[59][4]~q ;
wire \fsx|lineBuffer[58][4]~759_combout ;
wire \fsx|lineBuffer[58][4]~q ;
wire \fsx|lineBuffer[186][4]~758_combout ;
wire \fsx|lineBuffer[186][4]~q ;
wire \fsx|vga_g[7]~500_combout ;
wire \fsx|lineBuffer[187][4]~760_combout ;
wire \fsx|lineBuffer[187][4]~q ;
wire \fsx|vga_g[7]~501_combout ;
wire \fsx|vga_g[7]~509_combout ;
wire \fsx|vga_g[7]~510_combout ;
wire \fsx|lineBuffer~647_combout ;
wire \fsx|lineBuffer~648_combout ;
wire \fsx|lineBuffer[240][4]~673_combout ;
wire \fsx|lineBuffer[240][4]~q ;
wire \fsx|lineBuffer[16][4]~676_combout ;
wire \fsx|lineBuffer[16][4]~q ;
wire \fsx|lineBuffer[224][4]~675_combout ;
wire \fsx|lineBuffer[224][4]~q ;
wire \fsx|lineBuffer[0][4]~674_combout ;
wire \fsx|lineBuffer[0][4]~q ;
wire \fsx|vga_g[7]~366_combout ;
wire \fsx|vga_g[7]~367_combout ;
wire \fsx|lineBuffer[24][4]~672_combout ;
wire \fsx|lineBuffer[24][4]~q ;
wire \fsx|lineBuffer[8][4]~670_combout ;
wire \fsx|lineBuffer[8][4]~q ;
wire \fsx|lineBuffer[232][4]~671_combout ;
wire \fsx|lineBuffer[232][4]~q ;
wire \fsx|vga_g[7]~364_combout ;
wire \fsx|lineBuffer[248][4]~669_combout ;
wire \fsx|lineBuffer[248][4]~q ;
wire \fsx|vga_g[7]~365_combout ;
wire \fsx|vga_g[7]~368_combout ;
wire \fsx|lineBuffer[72][4]~677_combout ;
wire \fsx|lineBuffer[72][4]~q ;
wire \fsx|lineBuffer[40][4]~679_combout ;
wire \fsx|lineBuffer[40][4]~q ;
wire \fsx|lineBuffer[56][4]~678_combout ;
wire \fsx|lineBuffer[56][4]~q ;
wire \fsx|vga_g[7]~369_combout ;
wire \fsx|lineBuffer[88][4]~680_combout ;
wire \fsx|lineBuffer[88][4]~q ;
wire \fsx|vga_g[7]~370_combout ;
wire \fsx|lineBuffer[64][4]~665_combout ;
wire \fsx|lineBuffer[64][4]~q ;
wire \fsx|lineBuffer[80][4]~668_combout ;
wire \fsx|lineBuffer[80][4]~q ;
wire \fsx|lineBuffer[32][4]~667_combout ;
wire \fsx|lineBuffer[32][4]~q ;
wire \fsx|lineBuffer[48][4]~666_combout ;
wire \fsx|lineBuffer[48][4]~q ;
wire \fsx|vga_g[7]~362_combout ;
wire \fsx|vga_g[7]~363_combout ;
wire \fsx|vga_g[7]~371_combout ;
wire \fsx|lineBuffer[192][4]~649_combout ;
wire \fsx|lineBuffer[192][4]~q ;
wire \fsx|lineBuffer[208][4]~652_combout ;
wire \fsx|lineBuffer[208][4]~q ;
wire \fsx|lineBuffer[160][4]~651_combout ;
wire \fsx|lineBuffer[160][4]~q ;
wire \fsx|lineBuffer[176][4]~650_combout ;
wire \fsx|lineBuffer[176][4]~q ;
wire \fsx|vga_g[7]~352_combout ;
wire \fsx|vga_g[7]~353_combout ;
wire \fsx|lineBuffer[120][4]~653_combout ;
wire \fsx|lineBuffer[120][4]~q ;
wire \fsx|lineBuffer[152][4]~656_combout ;
wire \fsx|lineBuffer[152][4]~q ;
wire \fsx|lineBuffer[104][4]~655_combout ;
wire \fsx|lineBuffer[104][4]~q ;
wire \fsx|lineBuffer[136][4]~654_combout ;
wire \fsx|lineBuffer[136][4]~q ;
wire \fsx|vga_g[7]~354_combout ;
wire \fsx|vga_g[7]~355_combout ;
wire \fsx|lineBuffer[144][4]~660_combout ;
wire \fsx|lineBuffer[144][4]~q ;
wire \fsx|lineBuffer[96][4]~659_combout ;
wire \fsx|lineBuffer[96][4]~q ;
wire \fsx|lineBuffer[128][4]~658_combout ;
wire \fsx|lineBuffer[128][4]~q ;
wire \fsx|vga_g[7]~356_combout ;
wire \fsx|lineBuffer[112][4]~657_combout ;
wire \fsx|lineBuffer[112][4]~q ;
wire \fsx|vga_g[7]~357_combout ;
wire \fsx|vga_g[7]~358_combout ;
wire \fsx|lineBuffer[168][4]~663_combout ;
wire \fsx|lineBuffer[168][4]~q ;
wire \fsx|lineBuffer[184][4]~662_combout ;
wire \fsx|lineBuffer[184][4]~q ;
wire \fsx|vga_g[7]~359_combout ;
wire \fsx|lineBuffer[216][4]~664_combout ;
wire \fsx|lineBuffer[216][4]~q ;
wire \fsx|lineBuffer[200][4]~661_combout ;
wire \fsx|lineBuffer[200][4]~q ;
wire \fsx|vga_g[7]~360_combout ;
wire \fsx|vga_g[7]~361_combout ;
wire \fsx|vga_g[7]~372_combout ;
wire \fsx|lineBuffer~629_combout ;
wire \fsx|lineBuffer~630_combout ;
wire \fsx|lineBuffer[161][4]~689_combout ;
wire \fsx|lineBuffer[161][4]~q ;
wire \fsx|lineBuffer[97][4]~691_combout ;
wire \fsx|lineBuffer[97][4]~q ;
wire \fsx|lineBuffer[113][4]~690_combout ;
wire \fsx|lineBuffer[113][4]~q ;
wire \fsx|vga_g[7]~377_combout ;
wire \fsx|lineBuffer[177][4]~692_combout ;
wire \fsx|lineBuffer[177][4]~q ;
wire \fsx|vga_g[7]~378_combout ;
wire \fsx|lineBuffer[129][4]~687_combout ;
wire \fsx|lineBuffer[129][4]~q ;
wire \fsx|lineBuffer[145][4]~686_combout ;
wire \fsx|lineBuffer[145][4]~q ;
wire \fsx|vga_g[7]~375_combout ;
wire \fsx|lineBuffer[193][4]~685_combout ;
wire \fsx|lineBuffer[193][4]~q ;
wire \fsx|lineBuffer[209][4]~688_combout ;
wire \fsx|lineBuffer[209][4]~q ;
wire \fsx|vga_g[7]~376_combout ;
wire \fsx|vga_g[7]~379_combout ;
wire \fsx|lineBuffer[105][4]~683_combout ;
wire \fsx|lineBuffer[105][4]~q ;
wire \fsx|lineBuffer[121][4]~682_combout ;
wire \fsx|lineBuffer[121][4]~q ;
wire \fsx|vga_g[7]~373_combout ;
wire \fsx|lineBuffer[185][4]~684_combout ;
wire \fsx|lineBuffer[185][4]~q ;
wire \fsx|lineBuffer[169][4]~681_combout ;
wire \fsx|lineBuffer[169][4]~q ;
wire \fsx|vga_g[7]~374_combout ;
wire \fsx|lineBuffer[137][4]~695_combout ;
wire \fsx|lineBuffer[137][4]~q ;
wire \fsx|lineBuffer[153][4]~694_combout ;
wire \fsx|lineBuffer[153][4]~q ;
wire \fsx|vga_g[7]~380_combout ;
wire \fsx|lineBuffer[217][4]~696_combout ;
wire \fsx|lineBuffer[217][4]~q ;
wire \fsx|lineBuffer[201][4]~693_combout ;
wire \fsx|lineBuffer[201][4]~q ;
wire \fsx|vga_g[7]~381_combout ;
wire \fsx|vga_g[7]~382_combout ;
wire \fsx|lineBuffer[33][4]~633_combout ;
wire \fsx|lineBuffer[33][4]~q ;
wire \fsx|lineBuffer[49][4]~632_combout ;
wire \fsx|lineBuffer[49][4]~q ;
wire \fsx|vga_g[7]~342_combout ;
wire \fsx|lineBuffer[81][4]~634_combout ;
wire \fsx|lineBuffer[81][4]~q ;
wire \fsx|lineBuffer[65][4]~631_combout ;
wire \fsx|lineBuffer[65][4]~q ;
wire \fsx|vga_g[7]~343_combout ;
wire \fsx|lineBuffer[1][4]~640_combout ;
wire \fsx|lineBuffer[1][4]~q ;
wire \fsx|lineBuffer[225][4]~641_combout ;
wire \fsx|lineBuffer[225][4]~q ;
wire \fsx|vga_g[7]~346_combout ;
wire \fsx|lineBuffer[17][4]~642_combout ;
wire \fsx|lineBuffer[17][4]~q ;
wire \fsx|lineBuffer[241][4]~639_combout ;
wire \fsx|lineBuffer[241][4]~q ;
wire \fsx|vga_g[7]~347_combout ;
wire \fsx|lineBuffer[9][4]~636_combout ;
wire \fsx|lineBuffer[9][4]~q ;
wire \fsx|lineBuffer[233][4]~637_combout ;
wire \fsx|lineBuffer[233][4]~q ;
wire \fsx|vga_g[7]~344_combout ;
wire \fsx|lineBuffer[25][4]~638_combout ;
wire \fsx|lineBuffer[25][4]~q ;
wire \fsx|lineBuffer[249][4]~635_combout ;
wire \fsx|lineBuffer[249][4]~q ;
wire \fsx|vga_g[7]~345_combout ;
wire \fsx|vga_g[7]~348_combout ;
wire \fsx|lineBuffer[89][4]~646_combout ;
wire \fsx|lineBuffer[89][4]~q ;
wire \fsx|lineBuffer[73][4]~643_combout ;
wire \fsx|lineBuffer[73][4]~q ;
wire \fsx|lineBuffer[41][4]~645_combout ;
wire \fsx|lineBuffer[41][4]~q ;
wire \fsx|lineBuffer[57][4]~644_combout ;
wire \fsx|lineBuffer[57][4]~q ;
wire \fsx|vga_g[7]~349_combout ;
wire \fsx|vga_g[7]~350_combout ;
wire \fsx|vga_g[7]~351_combout ;
wire \fsx|vga_g[7]~383_combout ;
wire \fsx|vga_g[7]~511_combout ;
wire \fsx|vga_g[7]~512_combout ;
wire \fsx|lineBuffer~799_combout ;
wire \fsx|lineBuffer~800_combout ;
wire \fsx|lineBuffer[14][0]~q ;
wire \fsx|lineBuffer~792_combout ;
wire \fsx|lineBuffer~793_combout ;
wire \fsx|lineBuffer[18][0]~843_combout ;
wire \fsx|lineBuffer[18][0]~q ;
wire \fsx|vga_b[0]~69_combout ;
wire \fsx|lineBuffer~773_combout ;
wire \fsx|lineBuffer~774_combout ;
wire \fsx|lineBuffer[15][0]~q ;
wire \fsx|lineBuffer~775_combout ;
wire \fsx|lineBuffer~776_combout ;
wire \fsx|lineBuffer[19][0]~844_combout ;
wire \fsx|lineBuffer[19][0]~q ;
wire \fsx|vga_b[0]~70_combout ;
wire \fsx|lineBuffer[242][0]~837_combout ;
wire \fsx|lineBuffer[242][0]~q ;
wire \fsx|lineBuffer[238][0]~q ;
wire \fsx|vga_b[0]~62_combout ;
wire \fsx|lineBuffer[239][0]~q ;
wire \fsx|lineBuffer[243][0]~838_combout ;
wire \fsx|lineBuffer[243][0]~q ;
wire \fsx|vga_b[0]~63_combout ;
wire \fsx|lineBuffer~797_combout ;
wire \fsx|lineBuffer~798_combout ;
wire \fsx|lineBuffer[12][0]~q ;
wire \fsx|lineBuffer~789_combout ;
wire \fsx|lineBuffer~790_combout ;
wire \fsx|lineBuffer[16][0]~839_combout ;
wire \fsx|lineBuffer[16][0]~q ;
wire \fsx|vga_b[0]~64_combout ;
wire \fsx|lineBuffer~779_combout ;
wire \fsx|lineBuffer~780_combout ;
wire \fsx|lineBuffer[13][0]~q ;
wire \fsx|lineBuffer~781_combout ;
wire \fsx|lineBuffer~782_combout ;
wire \fsx|lineBuffer[17][0]~840_combout ;
wire \fsx|lineBuffer[17][0]~q ;
wire \fsx|vga_b[0]~65_combout ;
wire \fsx|lineBuffer[241][0]~842_combout ;
wire \fsx|lineBuffer[241][0]~q ;
wire \fsx|lineBuffer[237][0]~q ;
wire \fsx|lineBuffer[240][0]~841_combout ;
wire \fsx|lineBuffer[240][0]~q ;
wire \fsx|lineBuffer[236][0]~q ;
wire \fsx|vga_b[0]~66_combout ;
wire \fsx|vga_b[0]~67_combout ;
wire \fsx|vga_b[0]~68_combout ;
wire \fsx|vga_b[0]~71_combout ;
wire \fsx|lineBuffer[49][0]~829_combout ;
wire \fsx|lineBuffer[49][0]~q ;
wire \fsx|lineBuffer[48][0]~831_combout ;
wire \fsx|lineBuffer[48][0]~q ;
wire \fsx|lineBuffer[50][0]~830_combout ;
wire \fsx|lineBuffer[50][0]~q ;
wire \fsx|vga_b[0]~52_combout ;
wire \fsx|lineBuffer[51][0]~832_combout ;
wire \fsx|lineBuffer[51][0]~q ;
wire \fsx|vga_b[0]~53_combout ;
wire \fsx|lineBuffer[46][0]~feeder_combout ;
wire \fsx|lineBuffer[46][0]~q ;
wire \fsx|lineBuffer[44][0]~q ;
wire \fsx|vga_b[0]~56_combout ;
wire \fsx|lineBuffer[47][0]~q ;
wire \fsx|lineBuffer[45][0]~feeder_combout ;
wire \fsx|lineBuffer[45][0]~q ;
wire \fsx|vga_b[0]~57_combout ;
wire \fsx|lineBuffer[76][0]~q ;
wire \fsx|lineBuffer[78][0]~feeder_combout ;
wire \fsx|lineBuffer[78][0]~q ;
wire \fsx|vga_b[0]~54_combout ;
wire \fsx|lineBuffer[79][0]~q ;
wire \fsx|lineBuffer[77][0]~feeder_combout ;
wire \fsx|lineBuffer[77][0]~q ;
wire \fsx|vga_b[0]~55_combout ;
wire \fsx|vga_b[0]~58_combout ;
wire \fsx|lineBuffer[82][0]~834_combout ;
wire \fsx|lineBuffer[82][0]~q ;
wire \fsx|lineBuffer[80][0]~835_combout ;
wire \fsx|lineBuffer[80][0]~q ;
wire \fsx|vga_b[0]~59_combout ;
wire \fsx|lineBuffer[83][0]~836_combout ;
wire \fsx|lineBuffer[83][0]~q ;
wire \fsx|lineBuffer[81][0]~833_combout ;
wire \fsx|lineBuffer[81][0]~q ;
wire \fsx|vga_b[0]~60_combout ;
wire \fsx|vga_b[0]~61_combout ;
wire \fsx|vga_b[0]~72_combout ;
wire \fsx|lineBuffer[176][0]~847_combout ;
wire \fsx|lineBuffer[176][0]~q ;
wire \fsx|lineBuffer[208][0]~846_combout ;
wire \fsx|lineBuffer[208][0]~q ;
wire \fsx|vga_b[0]~73_combout ;
wire \fsx|lineBuffer[209][0]~848_combout ;
wire \fsx|lineBuffer[209][0]~q ;
wire \fsx|lineBuffer[177][0]~845_combout ;
wire \fsx|lineBuffer[177][0]~q ;
wire \fsx|vga_b[0]~74_combout ;
wire \fsx|lineBuffer[175][0]~feeder_combout ;
wire \fsx|lineBuffer[175][0]~q ;
wire \fsx|lineBuffer[207][0]~q ;
wire \fsx|lineBuffer[206][0]~feeder_combout ;
wire \fsx|lineBuffer[206][0]~q ;
wire \fsx|lineBuffer[174][0]~q ;
wire \fsx|vga_b[0]~75_combout ;
wire \fsx|vga_b[0]~76_combout ;
wire \fsx|lineBuffer[172][0]~q ;
wire \fsx|lineBuffer[204][0]~feeder_combout ;
wire \fsx|lineBuffer[204][0]~q ;
wire \fsx|vga_b[0]~77_combout ;
wire \fsx|lineBuffer[173][0]~feeder_combout ;
wire \fsx|lineBuffer[173][0]~q ;
wire \fsx|lineBuffer[205][0]~q ;
wire \fsx|vga_b[0]~78_combout ;
wire \fsx|vga_b[0]~79_combout ;
wire \fsx|lineBuffer[211][0]~852_combout ;
wire \fsx|lineBuffer[211][0]~q ;
wire \fsx|lineBuffer[178][0]~851_combout ;
wire \fsx|lineBuffer[178][0]~q ;
wire \fsx|lineBuffer[210][0]~850_combout ;
wire \fsx|lineBuffer[210][0]~q ;
wire \fsx|vga_b[0]~80_combout ;
wire \fsx|lineBuffer[179][0]~849_combout ;
wire \fsx|lineBuffer[179][0]~q ;
wire \fsx|vga_b[0]~81_combout ;
wire \fsx|vga_b[0]~82_combout ;
wire \fsx|lineBuffer[110][0]~q ;
wire \fsx|lineBuffer[114][0]~821_combout ;
wire \fsx|lineBuffer[114][0]~q ;
wire \fsx|vga_b[0]~42_combout ;
wire \fsx|lineBuffer[111][0]~q ;
wire \fsx|lineBuffer[115][0]~822_combout ;
wire \fsx|lineBuffer[115][0]~q ;
wire \fsx|vga_b[0]~43_combout ;
wire \fsx|lineBuffer[108][0]~q ;
wire \fsx|lineBuffer[112][0]~825_combout ;
wire \fsx|lineBuffer[112][0]~q ;
wire \fsx|vga_b[0]~46_combout ;
wire \fsx|lineBuffer[109][0]~q ;
wire \fsx|lineBuffer[113][0]~826_combout ;
wire \fsx|lineBuffer[113][0]~q ;
wire \fsx|vga_b[0]~47_combout ;
wire \fsx|lineBuffer[145][0]~824_combout ;
wire \fsx|lineBuffer[145][0]~q ;
wire \fsx|lineBuffer[141][0]~q ;
wire \fsx|lineBuffer[144][0]~823_combout ;
wire \fsx|lineBuffer[144][0]~q ;
wire \fsx|lineBuffer[140][0]~q ;
wire \fsx|vga_b[0]~44_combout ;
wire \fsx|vga_b[0]~45_combout ;
wire \fsx|vga_b[0]~48_combout ;
wire \fsx|lineBuffer[146][0]~827_combout ;
wire \fsx|lineBuffer[146][0]~q ;
wire \fsx|lineBuffer[142][0]~q ;
wire \fsx|vga_b[0]~49_combout ;
wire \fsx|lineBuffer[143][0]~q ;
wire \fsx|lineBuffer[147][0]~828_combout ;
wire \fsx|lineBuffer[147][0]~q ;
wire \fsx|vga_b[0]~50_combout ;
wire \fsx|vga_b[0]~51_combout ;
wire \fsx|vga_b[0]~83_combout ;
wire \fsx|lineBuffer[194][0]~860_combout ;
wire \fsx|lineBuffer[194][0]~q ;
wire \fsx|lineBuffer[190][0]~q ;
wire \fsx|lineBuffer[130][0]~859_combout ;
wire \fsx|lineBuffer[130][0]~q ;
wire \fsx|lineBuffer[126][0]~q ;
wire \fsx|vga_b[0]~91_combout ;
wire \fsx|vga_b[0]~92_combout ;
wire \fsx|lineBuffer[160][0]~858_combout ;
wire \fsx|lineBuffer[160][0]~q ;
wire \fsx|lineBuffer[96][0]~857_combout ;
wire \fsx|lineBuffer[96][0]~q ;
wire \fsx|lineBuffer[156][0]~feeder_combout ;
wire \fsx|lineBuffer[156][0]~q ;
wire \fsx|lineBuffer[92][0]~q ;
wire \fsx|vga_b[0]~88_combout ;
wire \fsx|vga_b[0]~89_combout ;
wire \fsx|lineBuffer[128][0]~855_combout ;
wire \fsx|lineBuffer[128][0]~q ;
wire \fsx|lineBuffer[124][0]~q ;
wire \fsx|lineBuffer[188][0]~feeder_combout ;
wire \fsx|lineBuffer[188][0]~q ;
wire \fsx|vga_b[0]~86_combout ;
wire \fsx|lineBuffer[192][0]~856_combout ;
wire \fsx|lineBuffer[192][0]~q ;
wire \fsx|vga_b[0]~87_combout ;
wire \fsx|vga_b[0]~90_combout ;
wire \fsx|lineBuffer[162][0]~854_combout ;
wire \fsx|lineBuffer[162][0]~q ;
wire \fsx|lineBuffer[158][0]~q ;
wire \fsx|lineBuffer[94][0]~q ;
wire \fsx|lineBuffer[98][0]~853_combout ;
wire \fsx|lineBuffer[98][0]~q ;
wire \fsx|vga_b[0]~84_combout ;
wire \fsx|vga_b[0]~85_combout ;
wire \fsx|vga_b[0]~93_combout ;
wire \fsx|lineBuffer[33][0]~861_combout ;
wire \fsx|lineBuffer[33][0]~q ;
wire \fsx|lineBuffer[31][0]~feeder_combout ;
wire \fsx|lineBuffer[31][0]~q ;
wire \fsx|lineBuffer[29][0]~q ;
wire \fsx|vga_b[0]~94_combout ;
wire \fsx|lineBuffer[35][0]~862_combout ;
wire \fsx|lineBuffer[35][0]~q ;
wire \fsx|vga_b[0]~95_combout ;
wire \fsx|lineBuffer[67][0]~868_combout ;
wire \fsx|lineBuffer[67][0]~q ;
wire \fsx|lineBuffer[61][0]~q ;
wire \fsx|lineBuffer[63][0]~feeder_combout ;
wire \fsx|lineBuffer[63][0]~q ;
wire \fsx|vga_b[0]~101_combout ;
wire \fsx|lineBuffer[65][0]~867_combout ;
wire \fsx|lineBuffer[65][0]~q ;
wire \fsx|vga_b[0]~102_combout ;
wire \fsx|lineBuffer[221][0]~q ;
wire \fsx|lineBuffer[223][0]~feeder_combout ;
wire \fsx|lineBuffer[223][0]~q ;
wire \fsx|vga_b[0]~98_combout ;
wire \fsx|lineBuffer[225][0]~865_combout ;
wire \fsx|lineBuffer[225][0]~q ;
wire \fsx|lineBuffer[227][0]~866_combout ;
wire \fsx|lineBuffer[227][0]~q ;
wire \fsx|vga_b[0]~99_combout ;
wire \fsx|lineBuffer[3][0]~864_combout ;
wire \fsx|lineBuffer[3][0]~q ;
wire \fsx|lineBuffer[253][0]~q ;
wire \fsx|lineBuffer[255][0]~feeder_combout ;
wire \fsx|lineBuffer[255][0]~q ;
wire \fsx|vga_b[0]~96_combout ;
wire \fsx|lineBuffer[1][0]~863_combout ;
wire \fsx|lineBuffer[1][0]~q ;
wire \fsx|vga_b[0]~97_combout ;
wire \fsx|vga_b[0]~100_combout ;
wire \fsx|vga_b[0]~103_combout ;
wire \fsx|lineBuffer[224][0]~873_combout ;
wire \fsx|lineBuffer[224][0]~q ;
wire \fsx|lineBuffer[220][0]~q ;
wire \fsx|lineBuffer[222][0]~feeder_combout ;
wire \fsx|lineBuffer[222][0]~q ;
wire \fsx|vga_b[0]~108_combout ;
wire \fsx|lineBuffer[226][0]~874_combout ;
wire \fsx|lineBuffer[226][0]~q ;
wire \fsx|vga_b[0]~109_combout ;
wire \fsx|lineBuffer[2][0]~872_combout ;
wire \fsx|lineBuffer[2][0]~q ;
wire \fsx|lineBuffer[252][0]~q ;
wire \fsx|lineBuffer[254][0]~feeder_combout ;
wire \fsx|lineBuffer[254][0]~q ;
wire \fsx|vga_b[0]~106_combout ;
wire \fsx|lineBuffer[0][0]~871_combout ;
wire \fsx|lineBuffer[0][0]~q ;
wire \fsx|vga_b[0]~107_combout ;
wire \fsx|vga_b[0]~110_combout ;
wire \fsx|lineBuffer[64][0]~875_combout ;
wire \fsx|lineBuffer[64][0]~q ;
wire \fsx|lineBuffer[60][0]~q ;
wire \fsx|lineBuffer[62][0]~feeder_combout ;
wire \fsx|lineBuffer[62][0]~q ;
wire \fsx|vga_b[0]~111_combout ;
wire \fsx|lineBuffer[66][0]~876_combout ;
wire \fsx|lineBuffer[66][0]~q ;
wire \fsx|vga_b[0]~112_combout ;
wire \fsx|lineBuffer[32][0]~869_combout ;
wire \fsx|lineBuffer[32][0]~q ;
wire \fsx|lineBuffer[30][0]~feeder_combout ;
wire \fsx|lineBuffer[30][0]~q ;
wire \fsx|lineBuffer[28][0]~q ;
wire \fsx|vga_b[0]~104_combout ;
wire \fsx|lineBuffer[34][0]~870_combout ;
wire \fsx|lineBuffer[34][0]~q ;
wire \fsx|vga_b[0]~105_combout ;
wire \fsx|vga_b[0]~113_combout ;
wire \fsx|vga_b[0]~114_combout ;
wire \fsx|lineBuffer[131][0]~882_combout ;
wire \fsx|lineBuffer[131][0]~q ;
wire \fsx|lineBuffer[129][0]~883_combout ;
wire \fsx|lineBuffer[129][0]~q ;
wire \fsx|vga_b[0]~122_combout ;
wire \fsx|lineBuffer[193][0]~881_combout ;
wire \fsx|lineBuffer[193][0]~q ;
wire \fsx|lineBuffer[195][0]~884_combout ;
wire \fsx|lineBuffer[195][0]~q ;
wire \fsx|vga_b[0]~123_combout ;
wire \fsx|lineBuffer[127][0]~feeder_combout ;
wire \fsx|lineBuffer[127][0]~q ;
wire \fsx|lineBuffer[125][0]~q ;
wire \fsx|vga_b[0]~117_combout ;
wire \fsx|lineBuffer[191][0]~q ;
wire \fsx|lineBuffer[189][0]~feeder_combout ;
wire \fsx|lineBuffer[189][0]~q ;
wire \fsx|vga_b[0]~118_combout ;
wire \fsx|lineBuffer[93][0]~q ;
wire \fsx|lineBuffer[95][0]~feeder_combout ;
wire \fsx|lineBuffer[95][0]~q ;
wire \fsx|vga_b[0]~119_combout ;
wire \fsx|lineBuffer[159][0]~q ;
wire \fsx|lineBuffer[157][0]~feeder_combout ;
wire \fsx|lineBuffer[157][0]~q ;
wire \fsx|vga_b[0]~120_combout ;
wire \fsx|vga_b[0]~121_combout ;
wire \fsx|lineBuffer[163][0]~880_combout ;
wire \fsx|lineBuffer[163][0]~q ;
wire \fsx|lineBuffer[97][0]~879_combout ;
wire \fsx|lineBuffer[97][0]~q ;
wire \fsx|lineBuffer[161][0]~878_combout ;
wire \fsx|lineBuffer[161][0]~q ;
wire \fsx|vga_b[0]~115_combout ;
wire \fsx|lineBuffer[99][0]~877_combout ;
wire \fsx|lineBuffer[99][0]~q ;
wire \fsx|vga_b[0]~116_combout ;
wire \fsx|vga_b[0]~124_combout ;
wire \fsx|vga_b[0]~125_combout ;
wire \fsx|vga_b[0]~126_combout ;
wire \fsx|lineBuffer[7][0]~q ;
wire \fsx|lineBuffer[11][0]~787_combout ;
wire \fsx|lineBuffer[11][0]~q ;
wire \fsx|vga_b[0]~7_combout ;
wire \fsx|lineBuffer[135][0]~q ;
wire \fsx|lineBuffer[139][0]~788_combout ;
wire \fsx|lineBuffer[139][0]~q ;
wire \fsx|vga_b[0]~8_combout ;
wire \fsx|lineBuffer[235][0]~777_combout ;
wire \fsx|lineBuffer[235][0]~q ;
wire \fsx|lineBuffer[231][0]~q ;
wire \fsx|vga_b[0]~0_combout ;
wire \fsx|lineBuffer[103][0]~q ;
wire \fsx|lineBuffer[107][0]~778_combout ;
wire \fsx|lineBuffer[107][0]~q ;
wire \fsx|vga_b[0]~1_combout ;
wire \fsx|lineBuffer[137][0]~784_combout ;
wire \fsx|lineBuffer[137][0]~q ;
wire \fsx|lineBuffer[133][0]~q ;
wire \fsx|lineBuffer[9][0]~783_combout ;
wire \fsx|lineBuffer[9][0]~q ;
wire \fsx|lineBuffer[5][0]~q ;
wire \fsx|vga_b[0]~2_combout ;
wire \fsx|vga_b[0]~3_combout ;
wire \fsx|lineBuffer[105][0]~786_combout ;
wire \fsx|lineBuffer[105][0]~q ;
wire \fsx|lineBuffer[101][0]~q ;
wire \fsx|lineBuffer[229][0]~q ;
wire \fsx|lineBuffer[233][0]~785_combout ;
wire \fsx|lineBuffer[233][0]~q ;
wire \fsx|vga_b[0]~4_combout ;
wire \fsx|vga_b[0]~5_combout ;
wire \fsx|vga_b[0]~6_combout ;
wire \fsx|vga_b[0]~9_combout ;
wire \fsx|lineBuffer[40][0]~795_combout ;
wire \fsx|lineBuffer[40][0]~q ;
wire \fsx|lineBuffer[42][0]~794_combout ;
wire \fsx|lineBuffer[42][0]~q ;
wire \fsx|vga_b[0]~10_combout ;
wire \fsx|lineBuffer[170][0]~796_combout ;
wire \fsx|lineBuffer[170][0]~q ;
wire \fsx|lineBuffer[168][0]~791_combout ;
wire \fsx|lineBuffer[168][0]~q ;
wire \fsx|vga_b[0]~11_combout ;
wire \fsx|lineBuffer[36][0]~q ;
wire \fsx|lineBuffer[38][0]~feeder_combout ;
wire \fsx|lineBuffer[38][0]~q ;
wire \fsx|vga_b[0]~14_combout ;
wire \fsx|lineBuffer[166][0]~q ;
wire \fsx|lineBuffer[164][0]~feeder_combout ;
wire \fsx|lineBuffer[164][0]~q ;
wire \fsx|vga_b[0]~15_combout ;
wire \fsx|lineBuffer[68][0]~q ;
wire \fsx|lineBuffer[70][0]~feeder_combout ;
wire \fsx|lineBuffer[70][0]~q ;
wire \fsx|vga_b[0]~12_combout ;
wire \fsx|lineBuffer[198][0]~q ;
wire \fsx|lineBuffer[196][0]~feeder_combout ;
wire \fsx|lineBuffer[196][0]~q ;
wire \fsx|vga_b[0]~13_combout ;
wire \fsx|vga_b[0]~16_combout ;
wire \fsx|lineBuffer[202][0]~804_combout ;
wire \fsx|lineBuffer[202][0]~q ;
wire \fsx|lineBuffer[72][0]~803_combout ;
wire \fsx|lineBuffer[72][0]~q ;
wire \fsx|lineBuffer[74][0]~802_combout ;
wire \fsx|lineBuffer[74][0]~q ;
wire \fsx|vga_b[0]~17_combout ;
wire \fsx|lineBuffer[200][0]~801_combout ;
wire \fsx|lineBuffer[200][0]~q ;
wire \fsx|vga_b[0]~18_combout ;
wire \fsx|vga_b[0]~19_combout ;
wire \fsx|lineBuffer[232][0]~807_combout ;
wire \fsx|lineBuffer[232][0]~q ;
wire \fsx|lineBuffer[8][0]~806_combout ;
wire \fsx|lineBuffer[8][0]~q ;
wire \fsx|vga_b[0]~20_combout ;
wire \fsx|lineBuffer[104][0]~805_combout ;
wire \fsx|lineBuffer[104][0]~q ;
wire \fsx|lineBuffer[136][0]~808_combout ;
wire \fsx|lineBuffer[136][0]~q ;
wire \fsx|vga_b[0]~21_combout ;
wire \fsx|lineBuffer[106][0]~809_combout ;
wire \fsx|lineBuffer[106][0]~q ;
wire \fsx|lineBuffer[234][0]~811_combout ;
wire \fsx|lineBuffer[234][0]~q ;
wire \fsx|lineBuffer[10][0]~810_combout ;
wire \fsx|lineBuffer[10][0]~q ;
wire \fsx|vga_b[0]~27_combout ;
wire \fsx|lineBuffer[138][0]~812_combout ;
wire \fsx|lineBuffer[138][0]~q ;
wire \fsx|vga_b[0]~28_combout ;
wire \fsx|lineBuffer[4][0]~feeder_combout ;
wire \fsx|lineBuffer[4][0]~q ;
wire \fsx|lineBuffer[228][0]~q ;
wire \fsx|vga_b[0]~24_combout ;
wire \fsx|lineBuffer[132][0]~q ;
wire \fsx|lineBuffer[100][0]~feeder_combout ;
wire \fsx|lineBuffer[100][0]~q ;
wire \fsx|vga_b[0]~25_combout ;
wire \fsx|lineBuffer[102][0]~feeder_combout ;
wire \fsx|lineBuffer[102][0]~q ;
wire \fsx|lineBuffer[134][0]~q ;
wire \fsx|lineBuffer[6][0]~feeder_combout ;
wire \fsx|lineBuffer[6][0]~q ;
wire \fsx|lineBuffer[230][0]~q ;
wire \fsx|vga_b[0]~22_combout ;
wire \fsx|vga_b[0]~23_combout ;
wire \fsx|vga_b[0]~26_combout ;
wire \fsx|vga_b[0]~29_combout ;
wire \fsx|vga_b[0]~30_combout ;
wire \fsx|lineBuffer[165][0]~feeder_combout ;
wire \fsx|lineBuffer[165][0]~q ;
wire \fsx|lineBuffer[197][0]~q ;
wire \fsx|lineBuffer[37][0]~q ;
wire \fsx|lineBuffer[69][0]~feeder_combout ;
wire \fsx|lineBuffer[69][0]~q ;
wire \fsx|vga_b[0]~35_combout ;
wire \fsx|vga_b[0]~36_combout ;
wire \fsx|lineBuffer[167][0]~feeder_combout ;
wire \fsx|lineBuffer[167][0]~q ;
wire \fsx|lineBuffer[199][0]~q ;
wire \fsx|lineBuffer[39][0]~q ;
wire \fsx|lineBuffer[71][0]~feeder_combout ;
wire \fsx|lineBuffer[71][0]~q ;
wire \fsx|vga_b[0]~33_combout ;
wire \fsx|vga_b[0]~34_combout ;
wire \fsx|vga_b[0]~37_combout ;
wire \fsx|lineBuffer[203][0]~820_combout ;
wire \fsx|lineBuffer[203][0]~q ;
wire \fsx|lineBuffer[75][0]~818_combout ;
wire \fsx|lineBuffer[75][0]~q ;
wire \fsx|lineBuffer[43][0]~819_combout ;
wire \fsx|lineBuffer[43][0]~q ;
wire \fsx|vga_b[0]~38_combout ;
wire \fsx|lineBuffer[171][0]~817_combout ;
wire \fsx|lineBuffer[171][0]~q ;
wire \fsx|vga_b[0]~39_combout ;
wire \fsx|lineBuffer[169][0]~813_combout ;
wire \fsx|lineBuffer[169][0]~q ;
wire \fsx|lineBuffer[73][0]~814_combout ;
wire \fsx|lineBuffer[73][0]~q ;
wire \fsx|lineBuffer[41][0]~815_combout ;
wire \fsx|lineBuffer[41][0]~q ;
wire \fsx|vga_b[0]~31_combout ;
wire \fsx|lineBuffer[201][0]~816_combout ;
wire \fsx|lineBuffer[201][0]~q ;
wire \fsx|vga_b[0]~32_combout ;
wire \fsx|vga_b[0]~40_combout ;
wire \fsx|vga_b[0]~41_combout ;
wire \fsx|lineBuffer[246][0]~q ;
wire \fsx|lineBuffer[118][0]~feeder_combout ;
wire \fsx|lineBuffer[118][0]~q ;
wire \fsx|vga_b[0]~147_combout ;
wire \fsx|lineBuffer[54][0]~q ;
wire \fsx|lineBuffer[182][0]~feeder_combout ;
wire \fsx|lineBuffer[182][0]~q ;
wire \fsx|vga_b[0]~148_combout ;
wire \fsx|lineBuffer[244][0]~q ;
wire \fsx|lineBuffer[116][0]~feeder_combout ;
wire \fsx|lineBuffer[116][0]~q ;
wire \fsx|vga_b[0]~151_combout ;
wire \fsx|lineBuffer[52][0]~q ;
wire \fsx|lineBuffer[180][0]~feeder_combout ;
wire \fsx|lineBuffer[180][0]~q ;
wire \fsx|vga_b[0]~152_combout ;
wire \fsx|lineBuffer[56][0]~901_combout ;
wire \fsx|lineBuffer[56][0]~q ;
wire \fsx|lineBuffer[184][0]~904_combout ;
wire \fsx|lineBuffer[184][0]~q ;
wire \fsx|lineBuffer[248][0]~903_combout ;
wire \fsx|lineBuffer[248][0]~q ;
wire \fsx|lineBuffer[120][0]~902_combout ;
wire \fsx|lineBuffer[120][0]~q ;
wire \fsx|vga_b[0]~149_combout ;
wire \fsx|vga_b[0]~150_combout ;
wire \fsx|vga_b[0]~153_combout ;
wire \fsx|lineBuffer[250][0]~907_combout ;
wire \fsx|lineBuffer[250][0]~q ;
wire \fsx|lineBuffer[122][0]~906_combout ;
wire \fsx|lineBuffer[122][0]~q ;
wire \fsx|vga_b[0]~154_combout ;
wire \fsx|lineBuffer[186][0]~908_combout ;
wire \fsx|lineBuffer[186][0]~q ;
wire \fsx|lineBuffer[58][0]~905_combout ;
wire \fsx|lineBuffer[58][0]~q ;
wire \fsx|vga_b[0]~155_combout ;
wire \fsx|vga_b[0]~156_combout ;
wire \fsx|lineBuffer[185][0]~896_combout ;
wire \fsx|lineBuffer[185][0]~q ;
wire \fsx|lineBuffer[121][0]~894_combout ;
wire \fsx|lineBuffer[121][0]~q ;
wire \fsx|lineBuffer[249][0]~895_combout ;
wire \fsx|lineBuffer[249][0]~q ;
wire \fsx|vga_b[0]~137_combout ;
wire \fsx|lineBuffer[57][0]~893_combout ;
wire \fsx|lineBuffer[57][0]~q ;
wire \fsx|vga_b[0]~138_combout ;
wire \fsx|lineBuffer[123][0]~898_combout ;
wire \fsx|lineBuffer[123][0]~q ;
wire \fsx|lineBuffer[251][0]~899_combout ;
wire \fsx|lineBuffer[251][0]~q ;
wire \fsx|vga_b[0]~144_combout ;
wire \fsx|lineBuffer[187][0]~900_combout ;
wire \fsx|lineBuffer[187][0]~q ;
wire \fsx|lineBuffer[59][0]~897_combout ;
wire \fsx|lineBuffer[59][0]~q ;
wire \fsx|vga_b[0]~145_combout ;
wire \fsx|lineBuffer[55][0]~feeder_combout ;
wire \fsx|lineBuffer[55][0]~q ;
wire \fsx|lineBuffer[183][0]~q ;
wire \fsx|lineBuffer[247][0]~q ;
wire \fsx|lineBuffer[119][0]~feeder_combout ;
wire \fsx|lineBuffer[119][0]~q ;
wire \fsx|vga_b[0]~139_combout ;
wire \fsx|vga_b[0]~140_combout ;
wire \fsx|lineBuffer[53][0]~feeder_combout ;
wire \fsx|lineBuffer[53][0]~q ;
wire \fsx|lineBuffer[181][0]~q ;
wire \fsx|lineBuffer[245][0]~q ;
wire \fsx|lineBuffer[117][0]~feeder_combout ;
wire \fsx|lineBuffer[117][0]~q ;
wire \fsx|vga_b[0]~141_combout ;
wire \fsx|vga_b[0]~142_combout ;
wire \fsx|vga_b[0]~143_combout ;
wire \fsx|vga_b[0]~146_combout ;
wire \fsx|vga_b[0]~157_combout ;
wire \fsx|lineBuffer[87][0]~feeder_combout ;
wire \fsx|lineBuffer[87][0]~q ;
wire \fsx|lineBuffer[23][0]~q ;
wire \fsx|lineBuffer[85][0]~q ;
wire \fsx|lineBuffer[21][0]~feeder_combout ;
wire \fsx|lineBuffer[21][0]~q ;
wire \fsx|vga_b[0]~162_combout ;
wire \fsx|vga_b[0]~163_combout ;
wire \fsx|lineBuffer[151][0]~feeder_combout ;
wire \fsx|lineBuffer[151][0]~q ;
wire \fsx|lineBuffer[149][0]~q ;
wire \fsx|vga_b[0]~160_combout ;
wire \fsx|lineBuffer[213][0]~feeder_combout ;
wire \fsx|lineBuffer[213][0]~q ;
wire \fsx|lineBuffer[215][0]~q ;
wire \fsx|vga_b[0]~161_combout ;
wire \fsx|vga_b[0]~164_combout ;
wire \fsx|lineBuffer[219][0]~916_combout ;
wire \fsx|lineBuffer[219][0]~q ;
wire \fsx|lineBuffer[155][0]~913_combout ;
wire \fsx|lineBuffer[155][0]~q ;
wire \fsx|lineBuffer[217][0]~914_combout ;
wire \fsx|lineBuffer[217][0]~q ;
wire \fsx|lineBuffer[153][0]~915_combout ;
wire \fsx|lineBuffer[153][0]~q ;
wire \fsx|vga_b[0]~165_combout ;
wire \fsx|vga_b[0]~166_combout ;
wire \fsx|lineBuffer[89][0]~910_combout ;
wire \fsx|lineBuffer[89][0]~q ;
wire \fsx|lineBuffer[25][0]~911_combout ;
wire \fsx|lineBuffer[25][0]~q ;
wire \fsx|vga_b[0]~158_combout ;
wire \fsx|lineBuffer[91][0]~912_combout ;
wire \fsx|lineBuffer[91][0]~q ;
wire \fsx|lineBuffer[27][0]~909_combout ;
wire \fsx|lineBuffer[27][0]~q ;
wire \fsx|vga_b[0]~159_combout ;
wire \fsx|vga_b[0]~167_combout ;
wire \fsx|lineBuffer[22][0]~q ;
wire \fsx|lineBuffer[150][0]~feeder_combout ;
wire \fsx|lineBuffer[150][0]~q ;
wire \fsx|vga_b[0]~127_combout ;
wire \fsx|lineBuffer[214][0]~q ;
wire \fsx|lineBuffer[86][0]~feeder_combout ;
wire \fsx|lineBuffer[86][0]~q ;
wire \fsx|vga_b[0]~128_combout ;
wire \fsx|lineBuffer[216][0]~888_combout ;
wire \fsx|lineBuffer[216][0]~q ;
wire \fsx|lineBuffer[24][0]~887_combout ;
wire \fsx|lineBuffer[24][0]~q ;
wire \fsx|lineBuffer[152][0]~886_combout ;
wire \fsx|lineBuffer[152][0]~q ;
wire \fsx|vga_b[0]~129_combout ;
wire \fsx|lineBuffer[88][0]~885_combout ;
wire \fsx|lineBuffer[88][0]~q ;
wire \fsx|vga_b[0]~130_combout ;
wire \fsx|lineBuffer[84][0]~feeder_combout ;
wire \fsx|lineBuffer[84][0]~q ;
wire \fsx|lineBuffer[212][0]~q ;
wire \fsx|lineBuffer[148][0]~feeder_combout ;
wire \fsx|lineBuffer[148][0]~q ;
wire \fsx|lineBuffer[20][0]~q ;
wire \fsx|vga_b[0]~131_combout ;
wire \fsx|vga_b[0]~132_combout ;
wire \fsx|vga_b[0]~133_combout ;
wire \fsx|lineBuffer[218][0]~892_combout ;
wire \fsx|lineBuffer[218][0]~q ;
wire \fsx|lineBuffer[26][0]~891_combout ;
wire \fsx|lineBuffer[26][0]~q ;
wire \fsx|lineBuffer[90][0]~890_combout ;
wire \fsx|lineBuffer[90][0]~q ;
wire \fsx|vga_b[0]~134_combout ;
wire \fsx|lineBuffer[154][0]~889_combout ;
wire \fsx|lineBuffer[154][0]~q ;
wire \fsx|vga_b[0]~135_combout ;
wire \fsx|vga_b[0]~136_combout ;
wire \fsx|vga_b[0]~168_combout ;
wire \fsx|vga_b[0]~169_combout ;
wire \fsx|vga_b[0]~170_combout ;
wire \fsx|lineBuffer~931_combout ;
wire \fsx|lineBuffer~932_combout ;
wire \fsx|lineBuffer[91][1]~1012_combout ;
wire \fsx|lineBuffer[91][1]~q ;
wire \fsx|lineBuffer~945_combout ;
wire \fsx|lineBuffer~946_combout ;
wire \fsx|lineBuffer[90][1]~1010_combout ;
wire \fsx|lineBuffer[90][1]~q ;
wire \fsx|lineBuffer[26][1]~1011_combout ;
wire \fsx|lineBuffer[26][1]~q ;
wire \fsx|vga_b[6]~305_combout ;
wire \fsx|lineBuffer[27][1]~1009_combout ;
wire \fsx|lineBuffer[27][1]~q ;
wire \fsx|vga_b[6]~306_combout ;
wire \fsx|lineBuffer[10][1]~1003_combout ;
wire \fsx|lineBuffer[10][1]~q ;
wire \fsx|lineBuffer[74][1]~1002_combout ;
wire \fsx|lineBuffer[74][1]~q ;
wire \fsx|vga_b[6]~300_combout ;
wire \fsx|lineBuffer[11][1]~1001_combout ;
wire \fsx|lineBuffer[11][1]~q ;
wire \fsx|lineBuffer[75][1]~1004_combout ;
wire \fsx|lineBuffer[75][1]~q ;
wire \fsx|vga_b[6]~301_combout ;
wire \fsx|lineBuffer[67][1]~1008_combout ;
wire \fsx|lineBuffer[67][1]~q ;
wire \fsx|lineBuffer[2][1]~1007_combout ;
wire \fsx|lineBuffer[2][1]~q ;
wire \fsx|lineBuffer[66][1]~1006_combout ;
wire \fsx|lineBuffer[66][1]~q ;
wire \fsx|vga_b[6]~302_combout ;
wire \fsx|lineBuffer[3][1]~1005_combout ;
wire \fsx|lineBuffer[3][1]~q ;
wire \fsx|vga_b[6]~303_combout ;
wire \fsx|vga_b[6]~304_combout ;
wire \fsx|lineBuffer[83][1]~1000_combout ;
wire \fsx|lineBuffer[83][1]~q ;
wire \fsx|lineBuffer[18][1]~999_combout ;
wire \fsx|lineBuffer[18][1]~q ;
wire \fsx|lineBuffer[82][1]~998_combout ;
wire \fsx|lineBuffer[82][1]~q ;
wire \fsx|vga_b[6]~298_combout ;
wire \fsx|lineBuffer[19][1]~997_combout ;
wire \fsx|lineBuffer[19][1]~q ;
wire \fsx|vga_b[6]~299_combout ;
wire \fsx|vga_b[6]~307_combout ;
wire \fsx|lineBuffer[139][1]~1049_combout ;
wire \fsx|lineBuffer[139][1]~q ;
wire \fsx|lineBuffer[154][1]~1050_combout ;
wire \fsx|lineBuffer[154][1]~q ;
wire \fsx|lineBuffer[138][1]~1051_combout ;
wire \fsx|lineBuffer[138][1]~q ;
wire \fsx|vga_b[6]~331_combout ;
wire \fsx|lineBuffer[155][1]~1052_combout ;
wire \fsx|lineBuffer[155][1]~q ;
wire \fsx|vga_b[6]~332_combout ;
wire \fsx|lineBuffer[130][1]~1055_combout ;
wire \fsx|lineBuffer[130][1]~q ;
wire \fsx|lineBuffer[146][1]~1054_combout ;
wire \fsx|lineBuffer[146][1]~q ;
wire \fsx|vga_b[6]~333_combout ;
wire \fsx|lineBuffer[147][1]~1056_combout ;
wire \fsx|lineBuffer[147][1]~q ;
wire \fsx|lineBuffer[131][1]~1053_combout ;
wire \fsx|lineBuffer[131][1]~q ;
wire \fsx|vga_b[6]~334_combout ;
wire \fsx|vga_b[6]~335_combout ;
wire \fsx|lineBuffer[203][1]~1057_combout ;
wire \fsx|lineBuffer[203][1]~q ;
wire \fsx|lineBuffer[219][1]~1060_combout ;
wire \fsx|lineBuffer[219][1]~q ;
wire \fsx|lineBuffer[218][1]~1058_combout ;
wire \fsx|lineBuffer[218][1]~q ;
wire \fsx|lineBuffer[202][1]~1059_combout ;
wire \fsx|lineBuffer[202][1]~q ;
wire \fsx|vga_b[6]~336_combout ;
wire \fsx|vga_b[6]~337_combout ;
wire \fsx|lineBuffer[211][1]~1048_combout ;
wire \fsx|lineBuffer[211][1]~q ;
wire \fsx|lineBuffer[195][1]~1045_combout ;
wire \fsx|lineBuffer[195][1]~q ;
wire \fsx|lineBuffer[194][1]~1047_combout ;
wire \fsx|lineBuffer[194][1]~q ;
wire \fsx|lineBuffer[210][1]~1046_combout ;
wire \fsx|lineBuffer[210][1]~q ;
wire \fsx|vga_b[6]~329_combout ;
wire \fsx|vga_b[6]~330_combout ;
wire \fsx|vga_b[6]~338_combout ;
wire \fsx|lineBuffer~951_combout ;
wire \fsx|lineBuffer~952_combout ;
wire \fsx|lineBuffer[208][1]~1014_combout ;
wire \fsx|lineBuffer[208][1]~q ;
wire \fsx|lineBuffer[144][1]~1015_combout ;
wire \fsx|lineBuffer[144][1]~q ;
wire \fsx|vga_b[6]~308_combout ;
wire \fsx|lineBuffer~925_combout ;
wire \fsx|lineBuffer~926_combout ;
wire \fsx|lineBuffer[209][1]~1016_combout ;
wire \fsx|lineBuffer[209][1]~q ;
wire \fsx|lineBuffer[145][1]~1013_combout ;
wire \fsx|lineBuffer[145][1]~q ;
wire \fsx|vga_b[6]~309_combout ;
wire \fsx|lineBuffer[152][1]~1027_combout ;
wire \fsx|lineBuffer[152][1]~q ;
wire \fsx|lineBuffer[216][1]~1026_combout ;
wire \fsx|lineBuffer[216][1]~q ;
wire \fsx|vga_b[6]~315_combout ;
wire \fsx|lineBuffer[153][1]~1025_combout ;
wire \fsx|lineBuffer[153][1]~q ;
wire \fsx|lineBuffer[217][1]~1028_combout ;
wire \fsx|lineBuffer[217][1]~q ;
wire \fsx|vga_b[6]~316_combout ;
wire \fsx|lineBuffer[201][1]~1020_combout ;
wire \fsx|lineBuffer[201][1]~q ;
wire \fsx|lineBuffer[136][1]~1019_combout ;
wire \fsx|lineBuffer[136][1]~q ;
wire \fsx|lineBuffer[200][1]~1018_combout ;
wire \fsx|lineBuffer[200][1]~q ;
wire \fsx|vga_b[6]~310_combout ;
wire \fsx|lineBuffer[137][1]~1017_combout ;
wire \fsx|lineBuffer[137][1]~q ;
wire \fsx|vga_b[6]~311_combout ;
wire \fsx|lineBuffer[129][1]~1021_combout ;
wire \fsx|lineBuffer[129][1]~q ;
wire \fsx|lineBuffer[193][1]~1024_combout ;
wire \fsx|lineBuffer[193][1]~q ;
wire \fsx|lineBuffer[128][1]~1023_combout ;
wire \fsx|lineBuffer[128][1]~q ;
wire \fsx|lineBuffer[192][1]~1022_combout ;
wire \fsx|lineBuffer[192][1]~q ;
wire \fsx|vga_b[6]~312_combout ;
wire \fsx|vga_b[6]~313_combout ;
wire \fsx|vga_b[6]~314_combout ;
wire \fsx|vga_b[6]~317_combout ;
wire \fsx|lineBuffer[25][1]~1041_combout ;
wire \fsx|lineBuffer[25][1]~q ;
wire \fsx|lineBuffer[89][1]~1044_combout ;
wire \fsx|lineBuffer[89][1]~q ;
wire \fsx|lineBuffer[88][1]~1042_combout ;
wire \fsx|lineBuffer[88][1]~q ;
wire \fsx|lineBuffer[24][1]~1043_combout ;
wire \fsx|lineBuffer[24][1]~q ;
wire \fsx|vga_b[6]~325_combout ;
wire \fsx|vga_b[6]~326_combout ;
wire \fsx|lineBuffer[81][1]~1032_combout ;
wire \fsx|lineBuffer[81][1]~q ;
wire \fsx|lineBuffer[17][1]~1029_combout ;
wire \fsx|lineBuffer[17][1]~q ;
wire \fsx|lineBuffer[80][1]~1030_combout ;
wire \fsx|lineBuffer[80][1]~q ;
wire \fsx|lineBuffer[16][1]~1031_combout ;
wire \fsx|lineBuffer[16][1]~q ;
wire \fsx|vga_b[6]~318_combout ;
wire \fsx|vga_b[6]~319_combout ;
wire \fsx|lineBuffer[64][1]~1038_combout ;
wire \fsx|lineBuffer[64][1]~q ;
wire \fsx|lineBuffer[0][1]~1039_combout ;
wire \fsx|lineBuffer[0][1]~q ;
wire \fsx|vga_b[6]~322_combout ;
wire \fsx|lineBuffer[1][1]~1037_combout ;
wire \fsx|lineBuffer[1][1]~q ;
wire \fsx|lineBuffer[65][1]~1040_combout ;
wire \fsx|lineBuffer[65][1]~q ;
wire \fsx|vga_b[6]~323_combout ;
wire \fsx|lineBuffer[9][1]~1033_combout ;
wire \fsx|lineBuffer[9][1]~q ;
wire \fsx|lineBuffer[73][1]~1036_combout ;
wire \fsx|lineBuffer[73][1]~q ;
wire \fsx|lineBuffer[72][1]~1034_combout ;
wire \fsx|lineBuffer[72][1]~q ;
wire \fsx|lineBuffer[8][1]~1035_combout ;
wire \fsx|lineBuffer[8][1]~q ;
wire \fsx|vga_b[6]~320_combout ;
wire \fsx|vga_b[6]~321_combout ;
wire \fsx|vga_b[6]~324_combout ;
wire \fsx|vga_b[6]~327_combout ;
wire \fsx|vga_b[6]~328_combout ;
wire \fsx|vga_b[6]~339_combout ;
wire \fsx|lineBuffer[105][1]~989_combout ;
wire \fsx|lineBuffer[105][1]~q ;
wire \fsx|lineBuffer[161][1]~990_combout ;
wire \fsx|lineBuffer[161][1]~q ;
wire \fsx|lineBuffer[97][1]~991_combout ;
wire \fsx|lineBuffer[97][1]~q ;
wire \fsx|vga_b[6]~248_combout ;
wire \fsx|lineBuffer[169][1]~992_combout ;
wire \fsx|lineBuffer[169][1]~q ;
wire \fsx|vga_b[6]~249_combout ;
wire \fsx|lineBuffer[185][1]~988_combout ;
wire \fsx|lineBuffer[185][1]~q ;
wire \fsx|lineBuffer[177][1]~986_combout ;
wire \fsx|lineBuffer[177][1]~q ;
wire \fsx|lineBuffer[113][1]~987_combout ;
wire \fsx|lineBuffer[113][1]~q ;
wire \fsx|vga_b[6]~246_combout ;
wire \fsx|lineBuffer[121][1]~985_combout ;
wire \fsx|lineBuffer[121][1]~q ;
wire \fsx|vga_b[6]~247_combout ;
wire \fsx|vga_b[6]~250_combout ;
wire \fsx|lineBuffer[107][1]~982_combout ;
wire \fsx|lineBuffer[107][1]~q ;
wire \fsx|lineBuffer[99][1]~983_combout ;
wire \fsx|lineBuffer[99][1]~q ;
wire \fsx|vga_b[6]~244_combout ;
wire \fsx|lineBuffer[171][1]~984_combout ;
wire \fsx|lineBuffer[171][1]~q ;
wire \fsx|lineBuffer[163][1]~981_combout ;
wire \fsx|lineBuffer[163][1]~q ;
wire \fsx|vga_b[6]~245_combout ;
wire \fsx|lineBuffer[115][1]~995_combout ;
wire \fsx|lineBuffer[115][1]~q ;
wire \fsx|lineBuffer[179][1]~994_combout ;
wire \fsx|lineBuffer[179][1]~q ;
wire \fsx|vga_b[6]~251_combout ;
wire \fsx|lineBuffer[187][1]~996_combout ;
wire \fsx|lineBuffer[187][1]~q ;
wire \fsx|lineBuffer[123][1]~993_combout ;
wire \fsx|lineBuffer[123][1]~q ;
wire \fsx|vga_b[6]~252_combout ;
wire \fsx|vga_b[6]~253_combout ;
wire \fsx|lineBuffer[43][1]~942_combout ;
wire \fsx|lineBuffer[43][1]~q ;
wire \fsx|lineBuffer[35][1]~943_combout ;
wire \fsx|lineBuffer[35][1]~q ;
wire \fsx|vga_b[6]~220_combout ;
wire \fsx|lineBuffer[51][1]~941_combout ;
wire \fsx|lineBuffer[51][1]~q ;
wire \fsx|lineBuffer[59][1]~944_combout ;
wire \fsx|lineBuffer[59][1]~q ;
wire \fsx|vga_b[6]~221_combout ;
wire \fsx|lineBuffer[235][1]~933_combout ;
wire \fsx|lineBuffer[235][1]~q ;
wire \fsx|lineBuffer[243][1]~934_combout ;
wire \fsx|lineBuffer[243][1]~q ;
wire \fsx|lineBuffer[227][1]~935_combout ;
wire \fsx|lineBuffer[227][1]~q ;
wire \fsx|vga_b[6]~215_combout ;
wire \fsx|lineBuffer[251][1]~936_combout ;
wire \fsx|lineBuffer[251][1]~q ;
wire \fsx|vga_b[6]~216_combout ;
wire \fsx|lineBuffer[249][1]~940_combout ;
wire \fsx|lineBuffer[249][1]~q ;
wire \fsx|lineBuffer[233][1]~937_combout ;
wire \fsx|lineBuffer[233][1]~q ;
wire \fsx|lineBuffer[241][1]~938_combout ;
wire \fsx|lineBuffer[241][1]~q ;
wire \fsx|lineBuffer[225][1]~939_combout ;
wire \fsx|lineBuffer[225][1]~q ;
wire \fsx|vga_b[6]~217_combout ;
wire \fsx|vga_b[6]~218_combout ;
wire \fsx|vga_b[6]~219_combout ;
wire \fsx|lineBuffer[33][1]~929_combout ;
wire \fsx|lineBuffer[33][1]~q ;
wire \fsx|lineBuffer[41][1]~928_combout ;
wire \fsx|lineBuffer[41][1]~q ;
wire \fsx|vga_b[6]~213_combout ;
wire \fsx|lineBuffer[57][1]~930_combout ;
wire \fsx|lineBuffer[57][1]~q ;
wire \fsx|lineBuffer[49][1]~927_combout ;
wire \fsx|lineBuffer[49][1]~q ;
wire \fsx|vga_b[6]~214_combout ;
wire \fsx|vga_b[6]~222_combout ;
wire \fsx|lineBuffer[50][1]~977_combout ;
wire \fsx|lineBuffer[50][1]~q ;
wire \fsx|lineBuffer[34][1]~979_combout ;
wire \fsx|lineBuffer[34][1]~q ;
wire \fsx|lineBuffer[42][1]~978_combout ;
wire \fsx|lineBuffer[42][1]~q ;
wire \fsx|vga_b[6]~240_combout ;
wire \fsx|lineBuffer[58][1]~980_combout ;
wire \fsx|lineBuffer[58][1]~q ;
wire \fsx|vga_b[6]~241_combout ;
wire \fsx|lineBuffer[226][1]~971_combout ;
wire \fsx|lineBuffer[226][1]~q ;
wire \fsx|lineBuffer[242][1]~970_combout ;
wire \fsx|lineBuffer[242][1]~q ;
wire \fsx|vga_b[6]~235_combout ;
wire \fsx|lineBuffer[250][1]~972_combout ;
wire \fsx|lineBuffer[250][1]~q ;
wire \fsx|lineBuffer[234][1]~969_combout ;
wire \fsx|lineBuffer[234][1]~q ;
wire \fsx|vga_b[6]~236_combout ;
wire \fsx|lineBuffer[248][1]~976_combout ;
wire \fsx|lineBuffer[248][1]~q ;
wire \fsx|lineBuffer[224][1]~975_combout ;
wire \fsx|lineBuffer[224][1]~q ;
wire \fsx|lineBuffer[240][1]~974_combout ;
wire \fsx|lineBuffer[240][1]~q ;
wire \fsx|vga_b[6]~237_combout ;
wire \fsx|lineBuffer[232][1]~973_combout ;
wire \fsx|lineBuffer[232][1]~q ;
wire \fsx|vga_b[6]~238_combout ;
wire \fsx|vga_b[6]~239_combout ;
wire \fsx|lineBuffer[32][1]~967_combout ;
wire \fsx|lineBuffer[32][1]~q ;
wire \fsx|lineBuffer[40][1]~966_combout ;
wire \fsx|lineBuffer[40][1]~q ;
wire \fsx|vga_b[6]~233_combout ;
wire \fsx|lineBuffer[48][1]~965_combout ;
wire \fsx|lineBuffer[48][1]~q ;
wire \fsx|lineBuffer[56][1]~968_combout ;
wire \fsx|lineBuffer[56][1]~q ;
wire \fsx|vga_b[6]~234_combout ;
wire \fsx|vga_b[6]~242_combout ;
wire \fsx|lineBuffer[160][1]~957_combout ;
wire \fsx|lineBuffer[160][1]~q ;
wire \fsx|lineBuffer[176][1]~960_combout ;
wire \fsx|lineBuffer[176][1]~q ;
wire \fsx|lineBuffer[112][1]~958_combout ;
wire \fsx|lineBuffer[112][1]~q ;
wire \fsx|lineBuffer[96][1]~959_combout ;
wire \fsx|lineBuffer[96][1]~q ;
wire \fsx|vga_b[6]~227_combout ;
wire \fsx|vga_b[6]~228_combout ;
wire \fsx|lineBuffer[120][1]~954_combout ;
wire \fsx|lineBuffer[120][1]~q ;
wire \fsx|lineBuffer[104][1]~955_combout ;
wire \fsx|lineBuffer[104][1]~q ;
wire \fsx|vga_b[6]~225_combout ;
wire \fsx|lineBuffer[184][1]~956_combout ;
wire \fsx|lineBuffer[184][1]~q ;
wire \fsx|lineBuffer[168][1]~953_combout ;
wire \fsx|lineBuffer[168][1]~q ;
wire \fsx|vga_b[6]~226_combout ;
wire \fsx|vga_b[6]~229_combout ;
wire \fsx|lineBuffer[186][1]~964_combout ;
wire \fsx|lineBuffer[186][1]~q ;
wire \fsx|lineBuffer[106][1]~963_combout ;
wire \fsx|lineBuffer[106][1]~q ;
wire \fsx|lineBuffer[122][1]~962_combout ;
wire \fsx|lineBuffer[122][1]~q ;
wire \fsx|vga_b[6]~230_combout ;
wire \fsx|lineBuffer[170][1]~961_combout ;
wire \fsx|lineBuffer[170][1]~q ;
wire \fsx|vga_b[6]~231_combout ;
wire \fsx|lineBuffer[162][1]~947_combout ;
wire \fsx|lineBuffer[162][1]~q ;
wire \fsx|lineBuffer[178][1]~950_combout ;
wire \fsx|lineBuffer[178][1]~q ;
wire \fsx|lineBuffer[98][1]~949_combout ;
wire \fsx|lineBuffer[98][1]~q ;
wire \fsx|lineBuffer[114][1]~948_combout ;
wire \fsx|lineBuffer[114][1]~q ;
wire \fsx|vga_b[6]~223_combout ;
wire \fsx|vga_b[6]~224_combout ;
wire \fsx|vga_b[6]~232_combout ;
wire \fsx|vga_b[6]~243_combout ;
wire \fsx|vga_b[6]~254_combout ;
wire \fsx|lineBuffer~923_combout ;
wire \fsx|lineBuffer~924_combout ;
wire \fsx|lineBuffer[228][1]~feeder_combout ;
wire \fsx|lineBuffer[228][1]~q ;
wire \fsx|lineBuffer[244][1]~q ;
wire \fsx|lineBuffer[236][1]~feeder_combout ;
wire \fsx|lineBuffer[236][1]~q ;
wire \fsx|lineBuffer[220][1]~q ;
wire \fsx|vga_b[6]~279_combout ;
wire \fsx|vga_b[6]~280_combout ;
wire \fsx|lineBuffer~921_combout ;
wire \fsx|lineBuffer~922_combout ;
wire \fsx|lineBuffer[222][1]~q ;
wire \fsx|lineBuffer[238][1]~feeder_combout ;
wire \fsx|lineBuffer[238][1]~q ;
wire \fsx|vga_b[6]~277_combout ;
wire \fsx|lineBuffer[246][1]~q ;
wire \fsx|lineBuffer[230][1]~feeder_combout ;
wire \fsx|lineBuffer[230][1]~q ;
wire \fsx|vga_b[6]~278_combout ;
wire \fsx|vga_b[6]~281_combout ;
wire \fsx|lineBuffer~919_combout ;
wire \fsx|lineBuffer~920_combout ;
wire \fsx|lineBuffer[221][1]~q ;
wire \fsx|lineBuffer[237][1]~feeder_combout ;
wire \fsx|lineBuffer[237][1]~q ;
wire \fsx|vga_b[6]~275_combout ;
wire \fsx|lineBuffer[245][1]~q ;
wire \fsx|lineBuffer[229][1]~feeder_combout ;
wire \fsx|lineBuffer[229][1]~q ;
wire \fsx|vga_b[6]~276_combout ;
wire \fsx|lineBuffer~917_combout ;
wire \fsx|lineBuffer~918_combout ;
wire \fsx|lineBuffer[231][1]~feeder_combout ;
wire \fsx|lineBuffer[231][1]~q ;
wire \fsx|lineBuffer[247][1]~q ;
wire \fsx|lineBuffer[223][1]~q ;
wire \fsx|lineBuffer[239][1]~feeder_combout ;
wire \fsx|lineBuffer[239][1]~q ;
wire \fsx|vga_b[6]~282_combout ;
wire \fsx|vga_b[6]~283_combout ;
wire \fsx|vga_b[6]~284_combout ;
wire \fsx|lineBuffer[29][1]~q ;
wire \fsx|lineBuffer[45][1]~feeder_combout ;
wire \fsx|lineBuffer[45][1]~q ;
wire \fsx|vga_b[6]~265_combout ;
wire \fsx|lineBuffer[53][1]~q ;
wire \fsx|lineBuffer[37][1]~feeder_combout ;
wire \fsx|lineBuffer[37][1]~q ;
wire \fsx|vga_b[6]~266_combout ;
wire \fsx|lineBuffer[39][1]~feeder_combout ;
wire \fsx|lineBuffer[39][1]~q ;
wire \fsx|lineBuffer[55][1]~q ;
wire \fsx|lineBuffer[31][1]~q ;
wire \fsx|lineBuffer[47][1]~feeder_combout ;
wire \fsx|lineBuffer[47][1]~q ;
wire \fsx|vga_b[6]~272_combout ;
wire \fsx|vga_b[6]~273_combout ;
wire \fsx|lineBuffer[28][1]~q ;
wire \fsx|lineBuffer[44][1]~feeder_combout ;
wire \fsx|lineBuffer[44][1]~q ;
wire \fsx|vga_b[6]~269_combout ;
wire \fsx|lineBuffer[52][1]~q ;
wire \fsx|lineBuffer[36][1]~feeder_combout ;
wire \fsx|lineBuffer[36][1]~q ;
wire \fsx|vga_b[6]~270_combout ;
wire \fsx|lineBuffer[30][1]~q ;
wire \fsx|lineBuffer[46][1]~feeder_combout ;
wire \fsx|lineBuffer[46][1]~q ;
wire \fsx|vga_b[6]~267_combout ;
wire \fsx|lineBuffer[54][1]~q ;
wire \fsx|lineBuffer[38][1]~feeder_combout ;
wire \fsx|lineBuffer[38][1]~q ;
wire \fsx|vga_b[6]~268_combout ;
wire \fsx|vga_b[6]~271_combout ;
wire \fsx|vga_b[6]~274_combout ;
wire \fsx|vga_b[6]~285_combout ;
wire \fsx|lineBuffer[172][1]~feeder_combout ;
wire \fsx|lineBuffer[172][1]~q ;
wire \fsx|lineBuffer[156][1]~q ;
wire \fsx|vga_b[6]~290_combout ;
wire \fsx|lineBuffer[164][1]~q ;
wire \fsx|lineBuffer[180][1]~feeder_combout ;
wire \fsx|lineBuffer[180][1]~q ;
wire \fsx|vga_b[6]~291_combout ;
wire \fsx|lineBuffer[182][1]~feeder_combout ;
wire \fsx|lineBuffer[182][1]~q ;
wire \fsx|lineBuffer[166][1]~q ;
wire \fsx|lineBuffer[174][1]~feeder_combout ;
wire \fsx|lineBuffer[174][1]~q ;
wire \fsx|lineBuffer[158][1]~q ;
wire \fsx|vga_b[6]~288_combout ;
wire \fsx|vga_b[6]~289_combout ;
wire \fsx|vga_b[6]~292_combout ;
wire \fsx|lineBuffer[183][1]~q ;
wire \fsx|lineBuffer[175][1]~q ;
wire \fsx|lineBuffer[167][1]~feeder_combout ;
wire \fsx|lineBuffer[167][1]~q ;
wire \fsx|lineBuffer[159][1]~q ;
wire \fsx|vga_b[6]~293_combout ;
wire \fsx|vga_b[6]~294_combout ;
wire \fsx|lineBuffer[157][1]~q ;
wire \fsx|lineBuffer[165][1]~feeder_combout ;
wire \fsx|lineBuffer[165][1]~q ;
wire \fsx|vga_b[6]~286_combout ;
wire \fsx|lineBuffer[173][1]~q ;
wire \fsx|lineBuffer[181][1]~feeder_combout ;
wire \fsx|lineBuffer[181][1]~q ;
wire \fsx|vga_b[6]~287_combout ;
wire \fsx|vga_b[6]~295_combout ;
wire \fsx|lineBuffer[95][1]~q ;
wire \fsx|lineBuffer[111][1]~feeder_combout ;
wire \fsx|lineBuffer[111][1]~q ;
wire \fsx|vga_b[6]~262_combout ;
wire \fsx|lineBuffer[119][1]~q ;
wire \fsx|lineBuffer[103][1]~feeder_combout ;
wire \fsx|lineBuffer[103][1]~q ;
wire \fsx|vga_b[6]~263_combout ;
wire \fsx|lineBuffer[100][1]~feeder_combout ;
wire \fsx|lineBuffer[100][1]~q ;
wire \fsx|lineBuffer[116][1]~q ;
wire \fsx|lineBuffer[92][1]~q ;
wire \fsx|lineBuffer[108][1]~feeder_combout ;
wire \fsx|lineBuffer[108][1]~q ;
wire \fsx|vga_b[6]~259_combout ;
wire \fsx|vga_b[6]~260_combout ;
wire \fsx|lineBuffer[102][1]~feeder_combout ;
wire \fsx|lineBuffer[102][1]~q ;
wire \fsx|lineBuffer[118][1]~q ;
wire \fsx|lineBuffer[110][1]~feeder_combout ;
wire \fsx|lineBuffer[110][1]~q ;
wire \fsx|lineBuffer[94][1]~q ;
wire \fsx|vga_b[6]~257_combout ;
wire \fsx|vga_b[6]~258_combout ;
wire \fsx|vga_b[6]~261_combout ;
wire \fsx|lineBuffer[101][1]~feeder_combout ;
wire \fsx|lineBuffer[101][1]~q ;
wire \fsx|lineBuffer[117][1]~q ;
wire \fsx|lineBuffer[109][1]~feeder_combout ;
wire \fsx|lineBuffer[109][1]~q ;
wire \fsx|lineBuffer[93][1]~q ;
wire \fsx|vga_b[6]~255_combout ;
wire \fsx|vga_b[6]~256_combout ;
wire \fsx|vga_b[6]~264_combout ;
wire \fsx|vga_b[6]~296_combout ;
wire \fsx|vga_b[6]~297_combout ;
wire \fsx|lineBuffer[70][1]~q ;
wire \fsx|lineBuffer[86][1]~feeder_combout ;
wire \fsx|lineBuffer[86][1]~q ;
wire \fsx|vga_b[6]~188_combout ;
wire \fsx|lineBuffer[214][1]~q ;
wire \fsx|lineBuffer[198][1]~feeder_combout ;
wire \fsx|lineBuffer[198][1]~q ;
wire \fsx|vga_b[6]~189_combout ;
wire \fsx|lineBuffer[188][1]~feeder_combout ;
wire \fsx|lineBuffer[188][1]~q ;
wire \fsx|lineBuffer[204][1]~q ;
wire \fsx|lineBuffer[60][1]~q ;
wire \fsx|lineBuffer[76][1]~feeder_combout ;
wire \fsx|lineBuffer[76][1]~q ;
wire \fsx|vga_b[6]~185_combout ;
wire \fsx|vga_b[6]~186_combout ;
wire \fsx|lineBuffer[68][1]~q ;
wire \fsx|lineBuffer[84][1]~feeder_combout ;
wire \fsx|lineBuffer[84][1]~q ;
wire \fsx|vga_b[6]~183_combout ;
wire \fsx|lineBuffer[212][1]~q ;
wire \fsx|lineBuffer[196][1]~feeder_combout ;
wire \fsx|lineBuffer[196][1]~q ;
wire \fsx|vga_b[6]~184_combout ;
wire \fsx|vga_b[6]~187_combout ;
wire \fsx|lineBuffer[62][1]~q ;
wire \fsx|lineBuffer[78][1]~feeder_combout ;
wire \fsx|lineBuffer[78][1]~q ;
wire \fsx|vga_b[6]~181_combout ;
wire \fsx|lineBuffer[206][1]~q ;
wire \fsx|lineBuffer[190][1]~feeder_combout ;
wire \fsx|lineBuffer[190][1]~q ;
wire \fsx|vga_b[6]~182_combout ;
wire \fsx|vga_b[6]~190_combout ;
wire \fsx|lineBuffer[14][1]~feeder_combout ;
wire \fsx|lineBuffer[14][1]~q ;
wire \fsx|lineBuffer[254][1]~q ;
wire \fsx|vga_b[6]~191_combout ;
wire \fsx|lineBuffer[126][1]~feeder_combout ;
wire \fsx|lineBuffer[126][1]~q ;
wire \fsx|lineBuffer[142][1]~q ;
wire \fsx|vga_b[6]~192_combout ;
wire \fsx|lineBuffer[252][1]~q ;
wire \fsx|lineBuffer[12][1]~feeder_combout ;
wire \fsx|lineBuffer[12][1]~q ;
wire \fsx|vga_b[6]~195_combout ;
wire \fsx|lineBuffer[124][1]~feeder_combout ;
wire \fsx|lineBuffer[124][1]~q ;
wire \fsx|lineBuffer[140][1]~q ;
wire \fsx|vga_b[6]~196_combout ;
wire \fsx|lineBuffer[132][1]~feeder_combout ;
wire \fsx|lineBuffer[132][1]~q ;
wire \fsx|lineBuffer[148][1]~q ;
wire \fsx|lineBuffer[4][1]~q ;
wire \fsx|lineBuffer[20][1]~feeder_combout ;
wire \fsx|lineBuffer[20][1]~q ;
wire \fsx|vga_b[6]~193_combout ;
wire \fsx|vga_b[6]~194_combout ;
wire \fsx|vga_b[6]~197_combout ;
wire \fsx|lineBuffer[6][1]~q ;
wire \fsx|lineBuffer[22][1]~feeder_combout ;
wire \fsx|lineBuffer[22][1]~q ;
wire \fsx|vga_b[6]~198_combout ;
wire \fsx|lineBuffer[150][1]~q ;
wire \fsx|lineBuffer[134][1]~feeder_combout ;
wire \fsx|lineBuffer[134][1]~q ;
wire \fsx|vga_b[6]~199_combout ;
wire \fsx|vga_b[6]~200_combout ;
wire \fsx|vga_b[6]~201_combout ;
wire \fsx|lineBuffer[207][1]~feeder_combout ;
wire \fsx|lineBuffer[207][1]~q ;
wire \fsx|lineBuffer[79][1]~q ;
wire \fsx|vga_b[6]~209_combout ;
wire \fsx|lineBuffer[215][1]~q ;
wire \fsx|lineBuffer[87][1]~feeder_combout ;
wire \fsx|lineBuffer[87][1]~q ;
wire \fsx|vga_b[6]~210_combout ;
wire \fsx|lineBuffer[61][1]~q ;
wire \fsx|lineBuffer[69][1]~feeder_combout ;
wire \fsx|lineBuffer[69][1]~q ;
wire \fsx|vga_b[6]~206_combout ;
wire \fsx|lineBuffer[197][1]~q ;
wire \fsx|lineBuffer[189][1]~feeder_combout ;
wire \fsx|lineBuffer[189][1]~q ;
wire \fsx|vga_b[6]~207_combout ;
wire \fsx|lineBuffer[77][1]~q ;
wire \fsx|lineBuffer[85][1]~feeder_combout ;
wire \fsx|lineBuffer[85][1]~q ;
wire \fsx|vga_b[6]~204_combout ;
wire \fsx|lineBuffer[205][1]~feeder_combout ;
wire \fsx|lineBuffer[205][1]~q ;
wire \fsx|lineBuffer[213][1]~q ;
wire \fsx|vga_b[6]~205_combout ;
wire \fsx|vga_b[6]~208_combout ;
wire \fsx|lineBuffer[191][1]~feeder_combout ;
wire \fsx|lineBuffer[191][1]~q ;
wire \fsx|lineBuffer[199][1]~q ;
wire \fsx|lineBuffer[71][1]~feeder_combout ;
wire \fsx|lineBuffer[71][1]~q ;
wire \fsx|lineBuffer[63][1]~q ;
wire \fsx|vga_b[6]~202_combout ;
wire \fsx|vga_b[6]~203_combout ;
wire \fsx|vga_b[6]~211_combout ;
wire \fsx|lineBuffer[143][1]~feeder_combout ;
wire \fsx|lineBuffer[143][1]~q ;
wire \fsx|lineBuffer[15][1]~q ;
wire \fsx|lineBuffer[23][1]~feeder_combout ;
wire \fsx|lineBuffer[23][1]~q ;
wire \fsx|vga_b[6]~178_combout ;
wire \fsx|lineBuffer[151][1]~q ;
wire \fsx|vga_b[6]~179_combout ;
wire \fsx|lineBuffer[125][1]~feeder_combout ;
wire \fsx|lineBuffer[125][1]~q ;
wire \fsx|lineBuffer[133][1]~q ;
wire \fsx|lineBuffer[5][1]~feeder_combout ;
wire \fsx|lineBuffer[5][1]~q ;
wire \fsx|lineBuffer[253][1]~q ;
wire \fsx|vga_b[6]~175_combout ;
wire \fsx|vga_b[6]~176_combout ;
wire \fsx|lineBuffer[141][1]~feeder_combout ;
wire \fsx|lineBuffer[141][1]~q ;
wire \fsx|lineBuffer[21][1]~feeder_combout ;
wire \fsx|lineBuffer[21][1]~q ;
wire \fsx|lineBuffer[13][1]~q ;
wire \fsx|vga_b[6]~173_combout ;
wire \fsx|lineBuffer[149][1]~q ;
wire \fsx|vga_b[6]~174_combout ;
wire \fsx|vga_b[6]~177_combout ;
wire \fsx|lineBuffer[127][1]~feeder_combout ;
wire \fsx|lineBuffer[127][1]~q ;
wire \fsx|lineBuffer[135][1]~q ;
wire \fsx|lineBuffer[7][1]~feeder_combout ;
wire \fsx|lineBuffer[7][1]~q ;
wire \fsx|lineBuffer[255][1]~q ;
wire \fsx|vga_b[6]~171_combout ;
wire \fsx|vga_b[6]~172_combout ;
wire \fsx|vga_b[6]~180_combout ;
wire \fsx|vga_b[6]~212_combout ;
wire \fsx|vga_b[6]~340_combout ;
wire \fsx|vga_b[6]~341_combout ;
wire [1:0] \fsx|stateCounter ;
wire [11:0] \fsx|displayGen|v_count ;
wire [11:0] \fsx|displayGen|h_count ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [3:0] \vram32|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [3:0] \vram32|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [3:0] \vram32|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [3:0] \vram32|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [3:0] \vram32|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [3:0] \vram32|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [3:0] \vram32|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \vram32|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [3:0] \vram8|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \vram8|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \vram32|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a13  = \vram32|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a21  = \vram32|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a29  = \vram32|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];

assign \vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \vram32|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a14  = \vram32|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a22  = \vram32|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a30  = \vram32|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];

assign \vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout  = \vram32|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a15  = \vram32|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a23  = \vram32|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a31  = \vram32|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];

assign \vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \vram32|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a10  = \vram32|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a18  = \vram32|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a26  = \vram32|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];

assign \vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \vram32|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a11  = \vram32|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a19  = \vram32|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a27  = \vram32|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];

assign \vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \vram32|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a12  = \vram32|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a20  = \vram32|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a28  = \vram32|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];

assign \vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \vram32|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a8  = \vram32|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a16  = \vram32|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a24  = \vram32|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \vram32|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a9  = \vram32|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a17  = \vram32|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \vram32|ram_rtl_0|auto_generated|ram_block1a25  = \vram32|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];

assign \vram8|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \vram8|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vram8|ram_rtl_0|auto_generated|ram_block1a1  = \vram8|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vram8|ram_rtl_0|auto_generated|ram_block1a2  = \vram8|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vram8|ram_rtl_0|auto_generated|ram_block1a3  = \vram8|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \vram8|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \vram8|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \vram8|ram_rtl_0|auto_generated|ram_block1a5  = \vram8|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \vram8|ram_rtl_0|auto_generated|ram_block1a6  = \vram8|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \vram8|ram_rtl_0|auto_generated|ram_block1a7  = \vram8|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];

// Location: IOOBUF_X14_Y29_N23
cycloneive_io_obuf \vga_clk~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \vga_hs~output (
	.i(\fsx|displayGen|o_hs~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hs),
	.obar());
// synopsys translate_off
defparam \vga_hs~output .bus_hold = "false";
defparam \vga_hs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \vga_vs~output (
	.i(\fsx|displayGen|o_vs~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vs),
	.obar());
// synopsys translate_off
defparam \vga_vs~output .bus_hold = "false";
defparam \vga_vs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \vga_r[0]~output (
	.i(\fsx|vga_r[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[0]),
	.obar());
// synopsys translate_off
defparam \vga_r[0]~output .bus_hold = "false";
defparam \vga_r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \vga_r[1]~output (
	.i(\fsx|vga_r[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[1]),
	.obar());
// synopsys translate_off
defparam \vga_r[1]~output .bus_hold = "false";
defparam \vga_r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \vga_r[2]~output (
	.i(\fsx|vga_r[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[2]),
	.obar());
// synopsys translate_off
defparam \vga_r[2]~output .bus_hold = "false";
defparam \vga_r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \vga_r[3]~output (
	.i(\fsx|vga_r[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[3]),
	.obar());
// synopsys translate_off
defparam \vga_r[3]~output .bus_hold = "false";
defparam \vga_r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cycloneive_io_obuf \vga_r[4]~output (
	.i(\fsx|vga_r[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[4]),
	.obar());
// synopsys translate_off
defparam \vga_r[4]~output .bus_hold = "false";
defparam \vga_r[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \vga_r[5]~output (
	.i(\fsx|vga_r[5]~341_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[5]),
	.obar());
// synopsys translate_off
defparam \vga_r[5]~output .bus_hold = "false";
defparam \vga_r[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \vga_r[6]~output (
	.i(\fsx|vga_r[5]~341_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[6]),
	.obar());
// synopsys translate_off
defparam \vga_r[6]~output .bus_hold = "false";
defparam \vga_r[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \vga_r[7]~output (
	.i(\fsx|vga_r[7]~512_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[7]),
	.obar());
// synopsys translate_off
defparam \vga_r[7]~output .bus_hold = "false";
defparam \vga_r[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \vga_g[0]~output (
	.i(\fsx|vga_g[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[0]),
	.obar());
// synopsys translate_off
defparam \vga_g[0]~output .bus_hold = "false";
defparam \vga_g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \vga_g[1]~output (
	.i(\fsx|vga_g[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[1]),
	.obar());
// synopsys translate_off
defparam \vga_g[1]~output .bus_hold = "false";
defparam \vga_g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \vga_g[2]~output (
	.i(\fsx|vga_g[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[2]),
	.obar());
// synopsys translate_off
defparam \vga_g[2]~output .bus_hold = "false";
defparam \vga_g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \vga_g[3]~output (
	.i(\fsx|vga_g[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[3]),
	.obar());
// synopsys translate_off
defparam \vga_g[3]~output .bus_hold = "false";
defparam \vga_g[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \vga_g[4]~output (
	.i(\fsx|vga_g[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[4]),
	.obar());
// synopsys translate_off
defparam \vga_g[4]~output .bus_hold = "false";
defparam \vga_g[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \vga_g[5]~output (
	.i(\fsx|vga_g[5]~341_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[5]),
	.obar());
// synopsys translate_off
defparam \vga_g[5]~output .bus_hold = "false";
defparam \vga_g[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \vga_g[6]~output (
	.i(\fsx|vga_g[5]~341_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[6]),
	.obar());
// synopsys translate_off
defparam \vga_g[6]~output .bus_hold = "false";
defparam \vga_g[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneive_io_obuf \vga_g[7]~output (
	.i(\fsx|vga_g[7]~512_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[7]),
	.obar());
// synopsys translate_off
defparam \vga_g[7]~output .bus_hold = "false";
defparam \vga_g[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf \vga_b[0]~output (
	.i(\fsx|vga_b[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[0]),
	.obar());
// synopsys translate_off
defparam \vga_b[0]~output .bus_hold = "false";
defparam \vga_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \vga_b[1]~output (
	.i(\fsx|vga_b[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[1]),
	.obar());
// synopsys translate_off
defparam \vga_b[1]~output .bus_hold = "false";
defparam \vga_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N9
cycloneive_io_obuf \vga_b[2]~output (
	.i(\fsx|vga_b[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[2]),
	.obar());
// synopsys translate_off
defparam \vga_b[2]~output .bus_hold = "false";
defparam \vga_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cycloneive_io_obuf \vga_b[3]~output (
	.i(\fsx|vga_b[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[3]),
	.obar());
// synopsys translate_off
defparam \vga_b[3]~output .bus_hold = "false";
defparam \vga_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneive_io_obuf \vga_b[4]~output (
	.i(\fsx|vga_b[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[4]),
	.obar());
// synopsys translate_off
defparam \vga_b[4]~output .bus_hold = "false";
defparam \vga_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \vga_b[5]~output (
	.i(\fsx|vga_b[0]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[5]),
	.obar());
// synopsys translate_off
defparam \vga_b[5]~output .bus_hold = "false";
defparam \vga_b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneive_io_obuf \vga_b[6]~output (
	.i(\fsx|vga_b[6]~341_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[6]),
	.obar());
// synopsys translate_off
defparam \vga_b[6]~output .bus_hold = "false";
defparam \vga_b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneive_io_obuf \vga_b[7]~output (
	.i(\fsx|vga_b[6]~341_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[7]),
	.obar());
// synopsys translate_off
defparam \vga_b[7]~output .bus_hold = "false";
defparam \vga_b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \vga_blk~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blk),
	.obar());
// synopsys translate_off
defparam \vga_blk~output .bus_hold = "false";
defparam \vga_blk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock1";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \fsx|stateCounter[0]~0 (
// Equation(s):
// \fsx|stateCounter[0]~0_combout  = !\fsx|stateCounter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|stateCounter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|stateCounter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|stateCounter[0]~0 .lut_mask = 16'h0F0F;
defparam \fsx|stateCounter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \fsx|stateCounter[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|stateCounter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|stateCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|stateCounter[0] .is_wysiwyg = "true";
defparam \fsx|stateCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \fsx|displayGen|Add3~0 (
// Equation(s):
// \fsx|displayGen|Add3~0_combout  = (\fsx|stateCounter [0] & (\fsx|displayGen|h_count [1] $ (VCC))) # (!\fsx|stateCounter [0] & (\fsx|displayGen|h_count [1] & VCC))
// \fsx|displayGen|Add3~1  = CARRY((\fsx|stateCounter [0] & \fsx|displayGen|h_count [1]))

	.dataa(\fsx|stateCounter [0]),
	.datab(\fsx|displayGen|h_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fsx|displayGen|Add3~0_combout ),
	.cout(\fsx|displayGen|Add3~1 ));
// synopsys translate_off
defparam \fsx|displayGen|Add3~0 .lut_mask = 16'h6688;
defparam \fsx|displayGen|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \fsx|displayGen|h_count[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|h_count[1] .is_wysiwyg = "true";
defparam \fsx|displayGen|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \fsx|displayGen|Add3~2 (
// Equation(s):
// \fsx|displayGen|Add3~2_combout  = (\fsx|displayGen|h_count [2] & (!\fsx|displayGen|Add3~1 )) # (!\fsx|displayGen|h_count [2] & ((\fsx|displayGen|Add3~1 ) # (GND)))
// \fsx|displayGen|Add3~3  = CARRY((!\fsx|displayGen|Add3~1 ) # (!\fsx|displayGen|h_count [2]))

	.dataa(\fsx|displayGen|h_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add3~1 ),
	.combout(\fsx|displayGen|Add3~2_combout ),
	.cout(\fsx|displayGen|Add3~3 ));
// synopsys translate_off
defparam \fsx|displayGen|Add3~2 .lut_mask = 16'h5A5F;
defparam \fsx|displayGen|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \fsx|displayGen|h_count[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|h_count[2] .is_wysiwyg = "true";
defparam \fsx|displayGen|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \fsx|displayGen|Add3~4 (
// Equation(s):
// \fsx|displayGen|Add3~4_combout  = (\fsx|displayGen|h_count [3] & (\fsx|displayGen|Add3~3  $ (GND))) # (!\fsx|displayGen|h_count [3] & (!\fsx|displayGen|Add3~3  & VCC))
// \fsx|displayGen|Add3~5  = CARRY((\fsx|displayGen|h_count [3] & !\fsx|displayGen|Add3~3 ))

	.dataa(\fsx|displayGen|h_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add3~3 ),
	.combout(\fsx|displayGen|Add3~4_combout ),
	.cout(\fsx|displayGen|Add3~5 ));
// synopsys translate_off
defparam \fsx|displayGen|Add3~4 .lut_mask = 16'hA50A;
defparam \fsx|displayGen|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \fsx|displayGen|h_count[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|h_count[3] .is_wysiwyg = "true";
defparam \fsx|displayGen|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \fsx|displayGen|Add3~6 (
// Equation(s):
// \fsx|displayGen|Add3~6_combout  = (\fsx|displayGen|h_count [4] & (!\fsx|displayGen|Add3~5 )) # (!\fsx|displayGen|h_count [4] & ((\fsx|displayGen|Add3~5 ) # (GND)))
// \fsx|displayGen|Add3~7  = CARRY((!\fsx|displayGen|Add3~5 ) # (!\fsx|displayGen|h_count [4]))

	.dataa(gnd),
	.datab(\fsx|displayGen|h_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add3~5 ),
	.combout(\fsx|displayGen|Add3~6_combout ),
	.cout(\fsx|displayGen|Add3~7 ));
// synopsys translate_off
defparam \fsx|displayGen|Add3~6 .lut_mask = 16'h3C3F;
defparam \fsx|displayGen|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N15
dffeas \fsx|displayGen|h_count[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|h_count[4] .is_wysiwyg = "true";
defparam \fsx|displayGen|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \fsx|displayGen|Add3~8 (
// Equation(s):
// \fsx|displayGen|Add3~8_combout  = (\fsx|displayGen|h_count [5] & (\fsx|displayGen|Add3~7  $ (GND))) # (!\fsx|displayGen|h_count [5] & (!\fsx|displayGen|Add3~7  & VCC))
// \fsx|displayGen|Add3~9  = CARRY((\fsx|displayGen|h_count [5] & !\fsx|displayGen|Add3~7 ))

	.dataa(\fsx|displayGen|h_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add3~7 ),
	.combout(\fsx|displayGen|Add3~8_combout ),
	.cout(\fsx|displayGen|Add3~9 ));
// synopsys translate_off
defparam \fsx|displayGen|Add3~8 .lut_mask = 16'hA50A;
defparam \fsx|displayGen|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \fsx|displayGen|Add3~10 (
// Equation(s):
// \fsx|displayGen|Add3~10_combout  = (\fsx|displayGen|h_count [6] & (!\fsx|displayGen|Add3~9 )) # (!\fsx|displayGen|h_count [6] & ((\fsx|displayGen|Add3~9 ) # (GND)))
// \fsx|displayGen|Add3~11  = CARRY((!\fsx|displayGen|Add3~9 ) # (!\fsx|displayGen|h_count [6]))

	.dataa(gnd),
	.datab(\fsx|displayGen|h_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add3~9 ),
	.combout(\fsx|displayGen|Add3~10_combout ),
	.cout(\fsx|displayGen|Add3~11 ));
// synopsys translate_off
defparam \fsx|displayGen|Add3~10 .lut_mask = 16'h3C3F;
defparam \fsx|displayGen|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \fsx|displayGen|h_count[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|h_count[6] .is_wysiwyg = "true";
defparam \fsx|displayGen|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \fsx|displayGen|Add3~12 (
// Equation(s):
// \fsx|displayGen|Add3~12_combout  = (\fsx|displayGen|h_count [7] & (\fsx|displayGen|Add3~11  $ (GND))) # (!\fsx|displayGen|h_count [7] & (!\fsx|displayGen|Add3~11  & VCC))
// \fsx|displayGen|Add3~13  = CARRY((\fsx|displayGen|h_count [7] & !\fsx|displayGen|Add3~11 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|h_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add3~11 ),
	.combout(\fsx|displayGen|Add3~12_combout ),
	.cout(\fsx|displayGen|Add3~13 ));
// synopsys translate_off
defparam \fsx|displayGen|Add3~12 .lut_mask = 16'hC30C;
defparam \fsx|displayGen|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \fsx|displayGen|h_count[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|h_count[7] .is_wysiwyg = "true";
defparam \fsx|displayGen|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \fsx|displayGen|Add3~14 (
// Equation(s):
// \fsx|displayGen|Add3~14_combout  = (\fsx|displayGen|h_count [8] & (!\fsx|displayGen|Add3~13 )) # (!\fsx|displayGen|h_count [8] & ((\fsx|displayGen|Add3~13 ) # (GND)))
// \fsx|displayGen|Add3~15  = CARRY((!\fsx|displayGen|Add3~13 ) # (!\fsx|displayGen|h_count [8]))

	.dataa(gnd),
	.datab(\fsx|displayGen|h_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add3~13 ),
	.combout(\fsx|displayGen|Add3~14_combout ),
	.cout(\fsx|displayGen|Add3~15 ));
// synopsys translate_off
defparam \fsx|displayGen|Add3~14 .lut_mask = 16'h3C3F;
defparam \fsx|displayGen|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \fsx|displayGen|h_count~1 (
// Equation(s):
// \fsx|displayGen|h_count~1_combout  = (!\fsx|displayGen|Equal2~3_combout  & \fsx|displayGen|Add3~14_combout )

	.dataa(gnd),
	.datab(\fsx|displayGen|Equal2~3_combout ),
	.datac(gnd),
	.datad(\fsx|displayGen|Add3~14_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|h_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|h_count~1 .lut_mask = 16'h3300;
defparam \fsx|displayGen|h_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \fsx|displayGen|h_count[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|h_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|h_count[8] .is_wysiwyg = "true";
defparam \fsx|displayGen|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \fsx|displayGen|Add3~16 (
// Equation(s):
// \fsx|displayGen|Add3~16_combout  = (\fsx|displayGen|h_count [9] & (\fsx|displayGen|Add3~15  $ (GND))) # (!\fsx|displayGen|h_count [9] & (!\fsx|displayGen|Add3~15  & VCC))
// \fsx|displayGen|Add3~17  = CARRY((\fsx|displayGen|h_count [9] & !\fsx|displayGen|Add3~15 ))

	.dataa(\fsx|displayGen|h_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add3~15 ),
	.combout(\fsx|displayGen|Add3~16_combout ),
	.cout(\fsx|displayGen|Add3~17 ));
// synopsys translate_off
defparam \fsx|displayGen|Add3~16 .lut_mask = 16'hA50A;
defparam \fsx|displayGen|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \fsx|displayGen|h_count~0 (
// Equation(s):
// \fsx|displayGen|h_count~0_combout  = (!\fsx|displayGen|Equal2~3_combout  & \fsx|displayGen|Add3~16_combout )

	.dataa(gnd),
	.datab(\fsx|displayGen|Equal2~3_combout ),
	.datac(gnd),
	.datad(\fsx|displayGen|Add3~16_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|h_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|h_count~0 .lut_mask = 16'h3300;
defparam \fsx|displayGen|h_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \fsx|displayGen|h_count[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|h_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|h_count[9] .is_wysiwyg = "true";
defparam \fsx|displayGen|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \fsx|displayGen|Equal2~1 (
// Equation(s):
// \fsx|displayGen|Equal2~1_combout  = (!\fsx|displayGen|h_count [5] & (\fsx|displayGen|h_count [8] & (\fsx|displayGen|h_count [9] & !\fsx|displayGen|h_count [6])))

	.dataa(\fsx|displayGen|h_count [5]),
	.datab(\fsx|displayGen|h_count [8]),
	.datac(\fsx|displayGen|h_count [9]),
	.datad(\fsx|displayGen|h_count [6]),
	.cin(gnd),
	.combout(\fsx|displayGen|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|Equal2~1 .lut_mask = 16'h0040;
defparam \fsx|displayGen|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \fsx|displayGen|Add3~18 (
// Equation(s):
// \fsx|displayGen|Add3~18_combout  = (\fsx|displayGen|h_count [10] & (!\fsx|displayGen|Add3~17 )) # (!\fsx|displayGen|h_count [10] & ((\fsx|displayGen|Add3~17 ) # (GND)))
// \fsx|displayGen|Add3~19  = CARRY((!\fsx|displayGen|Add3~17 ) # (!\fsx|displayGen|h_count [10]))

	.dataa(\fsx|displayGen|h_count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add3~17 ),
	.combout(\fsx|displayGen|Add3~18_combout ),
	.cout(\fsx|displayGen|Add3~19 ));
// synopsys translate_off
defparam \fsx|displayGen|Add3~18 .lut_mask = 16'h5A5F;
defparam \fsx|displayGen|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \fsx|displayGen|h_count[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add3~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|h_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|h_count[10] .is_wysiwyg = "true";
defparam \fsx|displayGen|h_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \fsx|displayGen|Add3~20 (
// Equation(s):
// \fsx|displayGen|Add3~20_combout  = \fsx|displayGen|Add3~19  $ (!\fsx|displayGen|h_count [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|displayGen|h_count [11]),
	.cin(\fsx|displayGen|Add3~19 ),
	.combout(\fsx|displayGen|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|Add3~20 .lut_mask = 16'hF00F;
defparam \fsx|displayGen|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \fsx|displayGen|h_count[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|h_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|h_count[11] .is_wysiwyg = "true";
defparam \fsx|displayGen|h_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \fsx|displayGen|Equal2~0 (
// Equation(s):
// \fsx|displayGen|Equal2~0_combout  = (!\fsx|displayGen|h_count [11] & (!\fsx|displayGen|h_count [10] & !\fsx|displayGen|h_count [7]))

	.dataa(gnd),
	.datab(\fsx|displayGen|h_count [11]),
	.datac(\fsx|displayGen|h_count [10]),
	.datad(\fsx|displayGen|h_count [7]),
	.cin(gnd),
	.combout(\fsx|displayGen|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|Equal2~0 .lut_mask = 16'h0003;
defparam \fsx|displayGen|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \fsx|displayGen|Equal2~2 (
// Equation(s):
// \fsx|displayGen|Equal2~2_combout  = (\fsx|displayGen|h_count [3] & (\fsx|displayGen|h_count [4] & (\fsx|displayGen|h_count [1] & \fsx|displayGen|h_count [2])))

	.dataa(\fsx|displayGen|h_count [3]),
	.datab(\fsx|displayGen|h_count [4]),
	.datac(\fsx|displayGen|h_count [1]),
	.datad(\fsx|displayGen|h_count [2]),
	.cin(gnd),
	.combout(\fsx|displayGen|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|Equal2~2 .lut_mask = 16'h8000;
defparam \fsx|displayGen|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \fsx|displayGen|Equal2~3 (
// Equation(s):
// \fsx|displayGen|Equal2~3_combout  = (\fsx|stateCounter [0] & (\fsx|displayGen|Equal2~1_combout  & (\fsx|displayGen|Equal2~0_combout  & \fsx|displayGen|Equal2~2_combout )))

	.dataa(\fsx|stateCounter [0]),
	.datab(\fsx|displayGen|Equal2~1_combout ),
	.datac(\fsx|displayGen|Equal2~0_combout ),
	.datad(\fsx|displayGen|Equal2~2_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|Equal2~3 .lut_mask = 16'h8000;
defparam \fsx|displayGen|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \fsx|displayGen|h_count~2 (
// Equation(s):
// \fsx|displayGen|h_count~2_combout  = (!\fsx|displayGen|Equal2~3_combout  & \fsx|displayGen|Add3~8_combout )

	.dataa(gnd),
	.datab(\fsx|displayGen|Equal2~3_combout ),
	.datac(gnd),
	.datad(\fsx|displayGen|Add3~8_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|h_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|h_count~2 .lut_mask = 16'h3300;
defparam \fsx|displayGen|h_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \fsx|displayGen|h_count[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|h_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|h_count[5] .is_wysiwyg = "true";
defparam \fsx|displayGen|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \fsx|displayGen|o_hs~0 (
// Equation(s):
// \fsx|displayGen|o_hs~0_combout  = (\fsx|displayGen|h_count [5] & ((!\fsx|displayGen|h_count [6]) # (!\fsx|displayGen|h_count [4]))) # (!\fsx|displayGen|h_count [5] & ((\fsx|displayGen|h_count [4]) # (\fsx|displayGen|h_count [6])))

	.dataa(\fsx|displayGen|h_count [5]),
	.datab(gnd),
	.datac(\fsx|displayGen|h_count [4]),
	.datad(\fsx|displayGen|h_count [6]),
	.cin(gnd),
	.combout(\fsx|displayGen|o_hs~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_hs~0 .lut_mask = 16'h5FFA;
defparam \fsx|displayGen|o_hs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \fsx|displayGen|o_hs~1 (
// Equation(s):
// \fsx|displayGen|o_hs~1_combout  = ((\fsx|displayGen|h_count [9]) # ((\fsx|displayGen|h_count [8]) # (!\fsx|displayGen|Equal2~0_combout ))) # (!\fsx|displayGen|o_hs~0_combout )

	.dataa(\fsx|displayGen|o_hs~0_combout ),
	.datab(\fsx|displayGen|h_count [9]),
	.datac(\fsx|displayGen|Equal2~0_combout ),
	.datad(\fsx|displayGen|h_count [8]),
	.cin(gnd),
	.combout(\fsx|displayGen|o_hs~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_hs~1 .lut_mask = 16'hFFDF;
defparam \fsx|displayGen|o_hs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \fsx|displayGen|Add2~0 (
// Equation(s):
// \fsx|displayGen|Add2~0_combout  = \fsx|displayGen|v_count [0] $ (VCC)
// \fsx|displayGen|Add2~1  = CARRY(\fsx|displayGen|v_count [0])

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fsx|displayGen|Add2~0_combout ),
	.cout(\fsx|displayGen|Add2~1 ));
// synopsys translate_off
defparam \fsx|displayGen|Add2~0 .lut_mask = 16'h33CC;
defparam \fsx|displayGen|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N5
dffeas \fsx|displayGen|v_count[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|displayGen|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|v_count[0] .is_wysiwyg = "true";
defparam \fsx|displayGen|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \fsx|displayGen|Add2~2 (
// Equation(s):
// \fsx|displayGen|Add2~2_combout  = (\fsx|displayGen|v_count [1] & (!\fsx|displayGen|Add2~1 )) # (!\fsx|displayGen|v_count [1] & ((\fsx|displayGen|Add2~1 ) # (GND)))
// \fsx|displayGen|Add2~3  = CARRY((!\fsx|displayGen|Add2~1 ) # (!\fsx|displayGen|v_count [1]))

	.dataa(\fsx|displayGen|v_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add2~1 ),
	.combout(\fsx|displayGen|Add2~2_combout ),
	.cout(\fsx|displayGen|Add2~3 ));
// synopsys translate_off
defparam \fsx|displayGen|Add2~2 .lut_mask = 16'h5A5F;
defparam \fsx|displayGen|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \fsx|displayGen|v_count[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|displayGen|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|v_count[1] .is_wysiwyg = "true";
defparam \fsx|displayGen|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \fsx|displayGen|Add2~4 (
// Equation(s):
// \fsx|displayGen|Add2~4_combout  = (\fsx|displayGen|v_count [2] & (\fsx|displayGen|Add2~3  $ (GND))) # (!\fsx|displayGen|v_count [2] & (!\fsx|displayGen|Add2~3  & VCC))
// \fsx|displayGen|Add2~5  = CARRY((\fsx|displayGen|v_count [2] & !\fsx|displayGen|Add2~3 ))

	.dataa(\fsx|displayGen|v_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add2~3 ),
	.combout(\fsx|displayGen|Add2~4_combout ),
	.cout(\fsx|displayGen|Add2~5 ));
// synopsys translate_off
defparam \fsx|displayGen|Add2~4 .lut_mask = 16'hA50A;
defparam \fsx|displayGen|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \fsx|displayGen|Add2~10 (
// Equation(s):
// \fsx|displayGen|Add2~10_combout  = (\fsx|displayGen|v_count [5] & (!\fsx|displayGen|Add2~9 )) # (!\fsx|displayGen|v_count [5] & ((\fsx|displayGen|Add2~9 ) # (GND)))
// \fsx|displayGen|Add2~11  = CARRY((!\fsx|displayGen|Add2~9 ) # (!\fsx|displayGen|v_count [5]))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add2~9 ),
	.combout(\fsx|displayGen|Add2~10_combout ),
	.cout(\fsx|displayGen|Add2~11 ));
// synopsys translate_off
defparam \fsx|displayGen|Add2~10 .lut_mask = 16'h3C3F;
defparam \fsx|displayGen|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \fsx|displayGen|Add2~12 (
// Equation(s):
// \fsx|displayGen|Add2~12_combout  = (\fsx|displayGen|v_count [6] & (\fsx|displayGen|Add2~11  $ (GND))) # (!\fsx|displayGen|v_count [6] & (!\fsx|displayGen|Add2~11  & VCC))
// \fsx|displayGen|Add2~13  = CARRY((\fsx|displayGen|v_count [6] & !\fsx|displayGen|Add2~11 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add2~11 ),
	.combout(\fsx|displayGen|Add2~12_combout ),
	.cout(\fsx|displayGen|Add2~13 ));
// synopsys translate_off
defparam \fsx|displayGen|Add2~12 .lut_mask = 16'hC30C;
defparam \fsx|displayGen|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \fsx|displayGen|v_count[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|displayGen|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|v_count[6] .is_wysiwyg = "true";
defparam \fsx|displayGen|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \fsx|displayGen|Add2~14 (
// Equation(s):
// \fsx|displayGen|Add2~14_combout  = (\fsx|displayGen|v_count [7] & (!\fsx|displayGen|Add2~13 )) # (!\fsx|displayGen|v_count [7] & ((\fsx|displayGen|Add2~13 ) # (GND)))
// \fsx|displayGen|Add2~15  = CARRY((!\fsx|displayGen|Add2~13 ) # (!\fsx|displayGen|v_count [7]))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add2~13 ),
	.combout(\fsx|displayGen|Add2~14_combout ),
	.cout(\fsx|displayGen|Add2~15 ));
// synopsys translate_off
defparam \fsx|displayGen|Add2~14 .lut_mask = 16'h3C3F;
defparam \fsx|displayGen|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N19
dffeas \fsx|displayGen|v_count[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|displayGen|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|v_count[7] .is_wysiwyg = "true";
defparam \fsx|displayGen|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \fsx|displayGen|Add2~16 (
// Equation(s):
// \fsx|displayGen|Add2~16_combout  = (\fsx|displayGen|v_count [8] & (\fsx|displayGen|Add2~15  $ (GND))) # (!\fsx|displayGen|v_count [8] & (!\fsx|displayGen|Add2~15  & VCC))
// \fsx|displayGen|Add2~17  = CARRY((\fsx|displayGen|v_count [8] & !\fsx|displayGen|Add2~15 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add2~15 ),
	.combout(\fsx|displayGen|Add2~16_combout ),
	.cout(\fsx|displayGen|Add2~17 ));
// synopsys translate_off
defparam \fsx|displayGen|Add2~16 .lut_mask = 16'hC30C;
defparam \fsx|displayGen|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \fsx|displayGen|v_count[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|displayGen|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|v_count[8] .is_wysiwyg = "true";
defparam \fsx|displayGen|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \fsx|displayGen|Add2~18 (
// Equation(s):
// \fsx|displayGen|Add2~18_combout  = (\fsx|displayGen|v_count [9] & (!\fsx|displayGen|Add2~17 )) # (!\fsx|displayGen|v_count [9] & ((\fsx|displayGen|Add2~17 ) # (GND)))
// \fsx|displayGen|Add2~19  = CARRY((!\fsx|displayGen|Add2~17 ) # (!\fsx|displayGen|v_count [9]))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add2~17 ),
	.combout(\fsx|displayGen|Add2~18_combout ),
	.cout(\fsx|displayGen|Add2~19 ));
// synopsys translate_off
defparam \fsx|displayGen|Add2~18 .lut_mask = 16'h3C3F;
defparam \fsx|displayGen|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \fsx|displayGen|v_count~0 (
// Equation(s):
// \fsx|displayGen|v_count~0_combout  = (\fsx|displayGen|Add2~18_combout  & !\fsx|displayGen|Equal3~2_combout )

	.dataa(gnd),
	.datab(\fsx|displayGen|Add2~18_combout ),
	.datac(gnd),
	.datad(\fsx|displayGen|Equal3~2_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|v_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|v_count~0 .lut_mask = 16'h00CC;
defparam \fsx|displayGen|v_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \fsx|displayGen|v_count[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|v_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|displayGen|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|v_count[9] .is_wysiwyg = "true";
defparam \fsx|displayGen|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \fsx|displayGen|Equal3~1 (
// Equation(s):
// \fsx|displayGen|Equal3~1_combout  = (\fsx|displayGen|v_count [1] & (!\fsx|displayGen|v_count [2] & (\fsx|displayGen|v_count [0] & \fsx|displayGen|v_count [9])))

	.dataa(\fsx|displayGen|v_count [1]),
	.datab(\fsx|displayGen|v_count [2]),
	.datac(\fsx|displayGen|v_count [0]),
	.datad(\fsx|displayGen|v_count [9]),
	.cin(gnd),
	.combout(\fsx|displayGen|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|Equal3~1 .lut_mask = 16'h2000;
defparam \fsx|displayGen|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \fsx|displayGen|LessThan6~0 (
// Equation(s):
// \fsx|displayGen|LessThan6~0_combout  = (!\fsx|displayGen|v_count [7] & (!\fsx|displayGen|v_count [6] & !\fsx|displayGen|v_count [8]))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [7]),
	.datac(\fsx|displayGen|v_count [6]),
	.datad(\fsx|displayGen|v_count [8]),
	.cin(gnd),
	.combout(\fsx|displayGen|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|LessThan6~0 .lut_mask = 16'h0003;
defparam \fsx|displayGen|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \fsx|displayGen|Add2~20 (
// Equation(s):
// \fsx|displayGen|Add2~20_combout  = (\fsx|displayGen|v_count [10] & (\fsx|displayGen|Add2~19  $ (GND))) # (!\fsx|displayGen|v_count [10] & (!\fsx|displayGen|Add2~19  & VCC))
// \fsx|displayGen|Add2~21  = CARRY((\fsx|displayGen|v_count [10] & !\fsx|displayGen|Add2~19 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add2~19 ),
	.combout(\fsx|displayGen|Add2~20_combout ),
	.cout(\fsx|displayGen|Add2~21 ));
// synopsys translate_off
defparam \fsx|displayGen|Add2~20 .lut_mask = 16'hC30C;
defparam \fsx|displayGen|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \fsx|displayGen|v_count[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|displayGen|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|v_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|v_count[10] .is_wysiwyg = "true";
defparam \fsx|displayGen|v_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \fsx|displayGen|Add2~22 (
// Equation(s):
// \fsx|displayGen|Add2~22_combout  = \fsx|displayGen|v_count [11] $ (\fsx|displayGen|Add2~21 )

	.dataa(\fsx|displayGen|v_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fsx|displayGen|Add2~21 ),
	.combout(\fsx|displayGen|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|Add2~22 .lut_mask = 16'h5A5A;
defparam \fsx|displayGen|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \fsx|displayGen|v_count[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|displayGen|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|v_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|v_count[11] .is_wysiwyg = "true";
defparam \fsx|displayGen|v_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \fsx|displayGen|Equal3~0 (
// Equation(s):
// \fsx|displayGen|Equal3~0_combout  = (!\fsx|displayGen|v_count [11] & (!\fsx|displayGen|v_count [10] & (!\fsx|displayGen|v_count [4] & \fsx|displayGen|v_count [3])))

	.dataa(\fsx|displayGen|v_count [11]),
	.datab(\fsx|displayGen|v_count [10]),
	.datac(\fsx|displayGen|v_count [4]),
	.datad(\fsx|displayGen|v_count [3]),
	.cin(gnd),
	.combout(\fsx|displayGen|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|Equal3~0 .lut_mask = 16'h0100;
defparam \fsx|displayGen|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \fsx|displayGen|Equal3~2 (
// Equation(s):
// \fsx|displayGen|Equal3~2_combout  = (!\fsx|displayGen|v_count [5] & (\fsx|displayGen|Equal3~1_combout  & (\fsx|displayGen|LessThan6~0_combout  & \fsx|displayGen|Equal3~0_combout )))

	.dataa(\fsx|displayGen|v_count [5]),
	.datab(\fsx|displayGen|Equal3~1_combout ),
	.datac(\fsx|displayGen|LessThan6~0_combout ),
	.datad(\fsx|displayGen|Equal3~0_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|Equal3~2 .lut_mask = 16'h4000;
defparam \fsx|displayGen|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \fsx|displayGen|v_count~1 (
// Equation(s):
// \fsx|displayGen|v_count~1_combout  = (\fsx|displayGen|Add2~4_combout  & !\fsx|displayGen|Equal3~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|displayGen|Add2~4_combout ),
	.datad(\fsx|displayGen|Equal3~2_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|v_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|v_count~1 .lut_mask = 16'h00F0;
defparam \fsx|displayGen|v_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N3
dffeas \fsx|displayGen|v_count[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|v_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|displayGen|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|v_count[2] .is_wysiwyg = "true";
defparam \fsx|displayGen|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \fsx|displayGen|Add2~6 (
// Equation(s):
// \fsx|displayGen|Add2~6_combout  = (\fsx|displayGen|v_count [3] & (!\fsx|displayGen|Add2~5 )) # (!\fsx|displayGen|v_count [3] & ((\fsx|displayGen|Add2~5 ) # (GND)))
// \fsx|displayGen|Add2~7  = CARRY((!\fsx|displayGen|Add2~5 ) # (!\fsx|displayGen|v_count [3]))

	.dataa(\fsx|displayGen|v_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add2~5 ),
	.combout(\fsx|displayGen|Add2~6_combout ),
	.cout(\fsx|displayGen|Add2~7 ));
// synopsys translate_off
defparam \fsx|displayGen|Add2~6 .lut_mask = 16'h5A5F;
defparam \fsx|displayGen|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \fsx|displayGen|v_count~2 (
// Equation(s):
// \fsx|displayGen|v_count~2_combout  = (\fsx|displayGen|Add2~6_combout  & !\fsx|displayGen|Equal3~2_combout )

	.dataa(\fsx|displayGen|Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|displayGen|Equal3~2_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|v_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|v_count~2 .lut_mask = 16'h00AA;
defparam \fsx|displayGen|v_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N7
dffeas \fsx|displayGen|v_count[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|v_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|displayGen|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|v_count[3] .is_wysiwyg = "true";
defparam \fsx|displayGen|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \fsx|displayGen|Add2~8 (
// Equation(s):
// \fsx|displayGen|Add2~8_combout  = (\fsx|displayGen|v_count [4] & (\fsx|displayGen|Add2~7  $ (GND))) # (!\fsx|displayGen|v_count [4] & (!\fsx|displayGen|Add2~7  & VCC))
// \fsx|displayGen|Add2~9  = CARRY((\fsx|displayGen|v_count [4] & !\fsx|displayGen|Add2~7 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add2~7 ),
	.combout(\fsx|displayGen|Add2~8_combout ),
	.cout(\fsx|displayGen|Add2~9 ));
// synopsys translate_off
defparam \fsx|displayGen|Add2~8 .lut_mask = 16'hC30C;
defparam \fsx|displayGen|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \fsx|displayGen|v_count[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|displayGen|Add2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|displayGen|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|v_count[4] .is_wysiwyg = "true";
defparam \fsx|displayGen|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \fsx|displayGen|v_count[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|displayGen|Add2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|displayGen|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|displayGen|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|displayGen|v_count[5] .is_wysiwyg = "true";
defparam \fsx|displayGen|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \fsx|displayGen|o_vs~0 (
// Equation(s):
// \fsx|displayGen|o_vs~0_combout  = (\fsx|displayGen|v_count [9]) # ((\fsx|displayGen|v_count [1] & ((\fsx|displayGen|v_count [2]) # (!\fsx|displayGen|v_count [0]))) # (!\fsx|displayGen|v_count [1] & ((\fsx|displayGen|v_count [0]) # 
// (!\fsx|displayGen|v_count [2]))))

	.dataa(\fsx|displayGen|v_count [1]),
	.datab(\fsx|displayGen|v_count [2]),
	.datac(\fsx|displayGen|v_count [0]),
	.datad(\fsx|displayGen|v_count [9]),
	.cin(gnd),
	.combout(\fsx|displayGen|o_vs~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_vs~0 .lut_mask = 16'hFFDB;
defparam \fsx|displayGen|o_vs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \fsx|displayGen|o_vs~1 (
// Equation(s):
// \fsx|displayGen|o_vs~1_combout  = (\fsx|displayGen|v_count [5]) # (((\fsx|displayGen|o_vs~0_combout ) # (!\fsx|displayGen|LessThan6~0_combout )) # (!\fsx|displayGen|Equal3~0_combout ))

	.dataa(\fsx|displayGen|v_count [5]),
	.datab(\fsx|displayGen|Equal3~0_combout ),
	.datac(\fsx|displayGen|LessThan6~0_combout ),
	.datad(\fsx|displayGen|o_vs~0_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|o_vs~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_vs~1 .lut_mask = 16'hFFBF;
defparam \fsx|displayGen|o_vs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \fsx|displayGen|LessThan6~1 (
// Equation(s):
// \fsx|displayGen|LessThan6~1_combout  = (\fsx|displayGen|v_count [5] & ((\fsx|displayGen|v_count [4]) # ((\fsx|displayGen|v_count [2] & \fsx|displayGen|v_count [3]))))

	.dataa(\fsx|displayGen|v_count [4]),
	.datab(\fsx|displayGen|v_count [2]),
	.datac(\fsx|displayGen|v_count [3]),
	.datad(\fsx|displayGen|v_count [5]),
	.cin(gnd),
	.combout(\fsx|displayGen|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|LessThan6~1 .lut_mask = 16'hEA00;
defparam \fsx|displayGen|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \fsx|displayGen|LessThan6~2 (
// Equation(s):
// \fsx|displayGen|LessThan6~2_combout  = (\fsx|displayGen|v_count [9]) # ((\fsx|displayGen|LessThan6~1_combout ) # (!\fsx|displayGen|LessThan6~0_combout ))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [9]),
	.datac(\fsx|displayGen|LessThan6~0_combout ),
	.datad(\fsx|displayGen|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|LessThan6~2 .lut_mask = 16'hFFCF;
defparam \fsx|displayGen|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \fsx|displayGen|o_h~0 (
// Equation(s):
// \fsx|displayGen|o_h~0_combout  = (((!\fsx|displayGen|h_count [7] & !\fsx|displayGen|h_count [6])) # (!\fsx|displayGen|h_count [8])) # (!\fsx|displayGen|h_count [9])

	.dataa(\fsx|displayGen|h_count [9]),
	.datab(\fsx|displayGen|h_count [8]),
	.datac(\fsx|displayGen|h_count [7]),
	.datad(\fsx|displayGen|h_count [6]),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h~0 .lut_mask = 16'h777F;
defparam \fsx|displayGen|o_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \fsx|displayGen|o_h~1 (
// Equation(s):
// \fsx|displayGen|o_h~1_combout  = ((!\fsx|displayGen|v_count [8] & ((!\fsx|displayGen|v_count [3]) # (!\fsx|displayGen|v_count [2])))) # (!\fsx|displayGen|v_count [9])

	.dataa(\fsx|displayGen|v_count [2]),
	.datab(\fsx|displayGen|v_count [9]),
	.datac(\fsx|displayGen|v_count [3]),
	.datad(\fsx|displayGen|v_count [8]),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h~1 .lut_mask = 16'h337F;
defparam \fsx|displayGen|o_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \fsx|displayGen|o_h~2 (
// Equation(s):
// \fsx|displayGen|o_h~2_combout  = ((!\fsx|displayGen|v_count [6] & (!\fsx|displayGen|v_count [5] & !\fsx|displayGen|v_count [7]))) # (!\fsx|displayGen|v_count [9])

	.dataa(\fsx|displayGen|v_count [6]),
	.datab(\fsx|displayGen|v_count [9]),
	.datac(\fsx|displayGen|v_count [5]),
	.datad(\fsx|displayGen|v_count [7]),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h~2 .lut_mask = 16'h3337;
defparam \fsx|displayGen|o_h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \fsx|displayGen|o_h~3 (
// Equation(s):
// \fsx|displayGen|o_h~3_combout  = (!\fsx|displayGen|h_count [10] & (!\fsx|displayGen|h_count [11] & ((!\fsx|displayGen|v_count [9]) # (!\fsx|displayGen|v_count [4]))))

	.dataa(\fsx|displayGen|v_count [4]),
	.datab(\fsx|displayGen|v_count [9]),
	.datac(\fsx|displayGen|h_count [10]),
	.datad(\fsx|displayGen|h_count [11]),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h~3 .lut_mask = 16'h0007;
defparam \fsx|displayGen|o_h~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \fsx|displayGen|o_h~4 (
// Equation(s):
// \fsx|displayGen|o_h~4_combout  = (\fsx|displayGen|o_h~0_combout  & (\fsx|displayGen|o_h~1_combout  & (\fsx|displayGen|o_h~2_combout  & \fsx|displayGen|o_h~3_combout )))

	.dataa(\fsx|displayGen|o_h~0_combout ),
	.datab(\fsx|displayGen|o_h~1_combout ),
	.datac(\fsx|displayGen|o_h~2_combout ),
	.datad(\fsx|displayGen|o_h~3_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h~4 .lut_mask = 16'h8000;
defparam \fsx|displayGen|o_h~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \fsx|displayGen|LessThan5~0 (
// Equation(s):
// \fsx|displayGen|LessThan5~0_combout  = (\fsx|displayGen|h_count [5] & (\fsx|displayGen|h_count [9] & \fsx|displayGen|h_count [8]))

	.dataa(\fsx|displayGen|h_count [5]),
	.datab(\fsx|displayGen|h_count [9]),
	.datac(gnd),
	.datad(\fsx|displayGen|h_count [8]),
	.cin(gnd),
	.combout(\fsx|displayGen|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|LessThan5~0 .lut_mask = 16'h8800;
defparam \fsx|displayGen|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \fsx|displayGen|o_h~5 (
// Equation(s):
// \fsx|displayGen|o_h~5_combout  = (!\fsx|displayGen|v_count [11] & (!\fsx|displayGen|LessThan5~0_combout  & !\fsx|displayGen|v_count [10]))

	.dataa(\fsx|displayGen|v_count [11]),
	.datab(gnd),
	.datac(\fsx|displayGen|LessThan5~0_combout ),
	.datad(\fsx|displayGen|v_count [10]),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h~5 .lut_mask = 16'h0005;
defparam \fsx|displayGen|o_h~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \fsx|displayGen|LessThan4~0 (
// Equation(s):
// \fsx|displayGen|LessThan4~0_combout  = (\fsx|displayGen|h_count [7] & ((\fsx|displayGen|h_count [5]) # (\fsx|displayGen|h_count [6])))

	.dataa(\fsx|displayGen|h_count [5]),
	.datab(gnd),
	.datac(\fsx|displayGen|h_count [7]),
	.datad(\fsx|displayGen|h_count [6]),
	.cin(gnd),
	.combout(\fsx|displayGen|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|LessThan4~0 .lut_mask = 16'hF0A0;
defparam \fsx|displayGen|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \fsx|displayGen|LessThan4~1 (
// Equation(s):
// \fsx|displayGen|LessThan4~1_combout  = (\fsx|displayGen|LessThan4~0_combout ) # ((\fsx|displayGen|h_count [9]) # (\fsx|displayGen|h_count [8]))

	.dataa(\fsx|displayGen|LessThan4~0_combout ),
	.datab(\fsx|displayGen|h_count [9]),
	.datac(gnd),
	.datad(\fsx|displayGen|h_count [8]),
	.cin(gnd),
	.combout(\fsx|displayGen|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|LessThan4~1 .lut_mask = 16'hFFEE;
defparam \fsx|displayGen|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \fsx|displayGen|o_h~6 (
// Equation(s):
// \fsx|displayGen|o_h~6_combout  = (\fsx|displayGen|LessThan6~2_combout  & (\fsx|displayGen|o_h~4_combout  & (\fsx|displayGen|o_h~5_combout  & \fsx|displayGen|LessThan4~1_combout )))

	.dataa(\fsx|displayGen|LessThan6~2_combout ),
	.datab(\fsx|displayGen|o_h~4_combout ),
	.datac(\fsx|displayGen|o_h~5_combout ),
	.datad(\fsx|displayGen|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h~6 .lut_mask = 16'h8000;
defparam \fsx|displayGen|o_h~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \fsx|displayGen|o_h[3]~13 (
// Equation(s):
// \fsx|displayGen|o_h[3]~13_combout  = (\fsx|displayGen|h_count [3] & \fsx|displayGen|o_h~6_combout )

	.dataa(\fsx|displayGen|h_count [3]),
	.datab(gnd),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h[3]~13 .lut_mask = 16'hA0A0;
defparam \fsx|displayGen|o_h[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
cycloneive_lcell_comb \fsx|displayGen|o_h[2]~14 (
// Equation(s):
// \fsx|displayGen|o_h[2]~14_combout  = (\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|h_count [2])

	.dataa(gnd),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(gnd),
	.datad(\fsx|displayGen|h_count [2]),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h[2]~14 .lut_mask = 16'hCC00;
defparam \fsx|displayGen|o_h[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \fsx|displayGen|o_h[1]~10 (
// Equation(s):
// \fsx|displayGen|o_h[1]~10_combout  = (\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|h_count [1])

	.dataa(gnd),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(\fsx|displayGen|h_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h[1]~10 .lut_mask = 16'hC0C0;
defparam \fsx|displayGen|o_h[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \fsx|displayGen|Add0~0 (
// Equation(s):
// \fsx|displayGen|Add0~0_combout  = \fsx|displayGen|h_count [5] $ (VCC)
// \fsx|displayGen|Add0~1  = CARRY(\fsx|displayGen|h_count [5])

	.dataa(\fsx|displayGen|h_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fsx|displayGen|Add0~0_combout ),
	.cout(\fsx|displayGen|Add0~1 ));
// synopsys translate_off
defparam \fsx|displayGen|Add0~0 .lut_mask = 16'h55AA;
defparam \fsx|displayGen|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \fsx|displayGen|o_h[5]~11 (
// Equation(s):
// \fsx|displayGen|o_h[5]~11_combout  = (\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~0_combout )

	.dataa(gnd),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(\fsx|displayGen|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h[5]~11 .lut_mask = 16'hC0C0;
defparam \fsx|displayGen|o_h[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \fsx|displayGen|Add0~2 (
// Equation(s):
// \fsx|displayGen|Add0~2_combout  = (\fsx|displayGen|h_count [6] & (\fsx|displayGen|Add0~1  & VCC)) # (!\fsx|displayGen|h_count [6] & (!\fsx|displayGen|Add0~1 ))
// \fsx|displayGen|Add0~3  = CARRY((!\fsx|displayGen|h_count [6] & !\fsx|displayGen|Add0~1 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|h_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add0~1 ),
	.combout(\fsx|displayGen|Add0~2_combout ),
	.cout(\fsx|displayGen|Add0~3 ));
// synopsys translate_off
defparam \fsx|displayGen|Add0~2 .lut_mask = 16'hC303;
defparam \fsx|displayGen|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \fsx|displayGen|Add0~4 (
// Equation(s):
// \fsx|displayGen|Add0~4_combout  = (\fsx|displayGen|h_count [7] & (\fsx|displayGen|Add0~3  $ (GND))) # (!\fsx|displayGen|h_count [7] & (!\fsx|displayGen|Add0~3  & VCC))
// \fsx|displayGen|Add0~5  = CARRY((\fsx|displayGen|h_count [7] & !\fsx|displayGen|Add0~3 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|h_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add0~3 ),
	.combout(\fsx|displayGen|Add0~4_combout ),
	.cout(\fsx|displayGen|Add0~5 ));
// synopsys translate_off
defparam \fsx|displayGen|Add0~4 .lut_mask = 16'hC30C;
defparam \fsx|displayGen|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \fsx|displayGen|Add0~6 (
// Equation(s):
// \fsx|displayGen|Add0~6_combout  = (\fsx|displayGen|h_count [8] & (\fsx|displayGen|Add0~5  & VCC)) # (!\fsx|displayGen|h_count [8] & (!\fsx|displayGen|Add0~5 ))
// \fsx|displayGen|Add0~7  = CARRY((!\fsx|displayGen|h_count [8] & !\fsx|displayGen|Add0~5 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|h_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add0~5 ),
	.combout(\fsx|displayGen|Add0~6_combout ),
	.cout(\fsx|displayGen|Add0~7 ));
// synopsys translate_off
defparam \fsx|displayGen|Add0~6 .lut_mask = 16'hC303;
defparam \fsx|displayGen|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \fsx|displayGen|Add0~8 (
// Equation(s):
// \fsx|displayGen|Add0~8_combout  = (\fsx|displayGen|h_count [9] & ((GND) # (!\fsx|displayGen|Add0~7 ))) # (!\fsx|displayGen|h_count [9] & (\fsx|displayGen|Add0~7  $ (GND)))
// \fsx|displayGen|Add0~9  = CARRY((\fsx|displayGen|h_count [9]) # (!\fsx|displayGen|Add0~7 ))

	.dataa(\fsx|displayGen|h_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add0~7 ),
	.combout(\fsx|displayGen|Add0~8_combout ),
	.cout(\fsx|displayGen|Add0~9 ));
// synopsys translate_off
defparam \fsx|displayGen|Add0~8 .lut_mask = 16'h5AAF;
defparam \fsx|displayGen|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \fsx|displayGen|Add0~10 (
// Equation(s):
// \fsx|displayGen|Add0~10_combout  = (\fsx|displayGen|h_count [10] & (\fsx|displayGen|Add0~9  & VCC)) # (!\fsx|displayGen|h_count [10] & (!\fsx|displayGen|Add0~9 ))
// \fsx|displayGen|Add0~11  = CARRY((!\fsx|displayGen|h_count [10] & !\fsx|displayGen|Add0~9 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|h_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add0~9 ),
	.combout(\fsx|displayGen|Add0~10_combout ),
	.cout(\fsx|displayGen|Add0~11 ));
// synopsys translate_off
defparam \fsx|displayGen|Add0~10 .lut_mask = 16'hC303;
defparam \fsx|displayGen|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \fsx|displayGen|Add0~12 (
// Equation(s):
// \fsx|displayGen|Add0~12_combout  = \fsx|displayGen|h_count [11] $ (\fsx|displayGen|Add0~11 )

	.dataa(\fsx|displayGen|h_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fsx|displayGen|Add0~11 ),
	.combout(\fsx|displayGen|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|Add0~12 .lut_mask = 16'h5A5A;
defparam \fsx|displayGen|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \fsx|Decoder7~76 (
// Equation(s):
// \fsx|Decoder7~76_combout  = (\fsx|displayGen|o_h~6_combout  & (!\fsx|displayGen|Add0~4_combout  & !\fsx|displayGen|Add0~6_combout ))

	.dataa(gnd),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(\fsx|displayGen|Add0~4_combout ),
	.datad(\fsx|displayGen|Add0~6_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~76_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~76 .lut_mask = 16'h000C;
defparam \fsx|Decoder7~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \fsx|Decoder7~77 (
// Equation(s):
// \fsx|Decoder7~77_combout  = (!\fsx|displayGen|Add0~12_combout  & (!\fsx|displayGen|Add0~8_combout  & (!\fsx|displayGen|Add0~10_combout  & \fsx|Decoder7~76_combout )))

	.dataa(\fsx|displayGen|Add0~12_combout ),
	.datab(\fsx|displayGen|Add0~8_combout ),
	.datac(\fsx|displayGen|Add0~10_combout ),
	.datad(\fsx|Decoder7~76_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~77_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~77 .lut_mask = 16'h0100;
defparam \fsx|Decoder7~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \fsx|displayGen|Add1~0 (
// Equation(s):
// \fsx|displayGen|Add1~0_combout  = \fsx|displayGen|v_count [2] $ (VCC)
// \fsx|displayGen|Add1~1  = CARRY(\fsx|displayGen|v_count [2])

	.dataa(\fsx|displayGen|v_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fsx|displayGen|Add1~0_combout ),
	.cout(\fsx|displayGen|Add1~1 ));
// synopsys translate_off
defparam \fsx|displayGen|Add1~0 .lut_mask = 16'h55AA;
defparam \fsx|displayGen|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \fsx|displayGen|Add1~2 (
// Equation(s):
// \fsx|displayGen|Add1~2_combout  = (\fsx|displayGen|v_count [3] & (!\fsx|displayGen|Add1~1 )) # (!\fsx|displayGen|v_count [3] & ((\fsx|displayGen|Add1~1 ) # (GND)))
// \fsx|displayGen|Add1~3  = CARRY((!\fsx|displayGen|Add1~1 ) # (!\fsx|displayGen|v_count [3]))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add1~1 ),
	.combout(\fsx|displayGen|Add1~2_combout ),
	.cout(\fsx|displayGen|Add1~3 ));
// synopsys translate_off
defparam \fsx|displayGen|Add1~2 .lut_mask = 16'h3C3F;
defparam \fsx|displayGen|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \fsx|displayGen|Add1~4 (
// Equation(s):
// \fsx|displayGen|Add1~4_combout  = (\fsx|displayGen|v_count [4] & ((GND) # (!\fsx|displayGen|Add1~3 ))) # (!\fsx|displayGen|v_count [4] & (\fsx|displayGen|Add1~3  $ (GND)))
// \fsx|displayGen|Add1~5  = CARRY((\fsx|displayGen|v_count [4]) # (!\fsx|displayGen|Add1~3 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add1~3 ),
	.combout(\fsx|displayGen|Add1~4_combout ),
	.cout(\fsx|displayGen|Add1~5 ));
// synopsys translate_off
defparam \fsx|displayGen|Add1~4 .lut_mask = 16'h3CCF;
defparam \fsx|displayGen|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \fsx|LessThan22~2 (
// Equation(s):
// \fsx|LessThan22~2_combout  = (((!\fsx|displayGen|v_count [1] & !\fsx|displayGen|Add1~0_combout )) # (!\fsx|displayGen|Add1~2_combout )) # (!\fsx|displayGen|Add1~4_combout )

	.dataa(\fsx|displayGen|Add1~4_combout ),
	.datab(\fsx|displayGen|v_count [1]),
	.datac(\fsx|displayGen|Add1~0_combout ),
	.datad(\fsx|displayGen|Add1~2_combout ),
	.cin(gnd),
	.combout(\fsx|LessThan22~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|LessThan22~2 .lut_mask = 16'h57FF;
defparam \fsx|LessThan22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \fsx|displayGen|Add1~6 (
// Equation(s):
// \fsx|displayGen|Add1~6_combout  = (\fsx|displayGen|v_count [5] & (!\fsx|displayGen|Add1~5 )) # (!\fsx|displayGen|v_count [5] & ((\fsx|displayGen|Add1~5 ) # (GND)))
// \fsx|displayGen|Add1~7  = CARRY((!\fsx|displayGen|Add1~5 ) # (!\fsx|displayGen|v_count [5]))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add1~5 ),
	.combout(\fsx|displayGen|Add1~6_combout ),
	.cout(\fsx|displayGen|Add1~7 ));
// synopsys translate_off
defparam \fsx|displayGen|Add1~6 .lut_mask = 16'h3C3F;
defparam \fsx|displayGen|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \fsx|displayGen|Add1~8 (
// Equation(s):
// \fsx|displayGen|Add1~8_combout  = (\fsx|displayGen|v_count [6] & ((GND) # (!\fsx|displayGen|Add1~7 ))) # (!\fsx|displayGen|v_count [6] & (\fsx|displayGen|Add1~7  $ (GND)))
// \fsx|displayGen|Add1~9  = CARRY((\fsx|displayGen|v_count [6]) # (!\fsx|displayGen|Add1~7 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add1~7 ),
	.combout(\fsx|displayGen|Add1~8_combout ),
	.cout(\fsx|displayGen|Add1~9 ));
// synopsys translate_off
defparam \fsx|displayGen|Add1~8 .lut_mask = 16'h3CCF;
defparam \fsx|displayGen|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \fsx|displayGen|Add1~10 (
// Equation(s):
// \fsx|displayGen|Add1~10_combout  = (\fsx|displayGen|v_count [7] & (\fsx|displayGen|Add1~9  & VCC)) # (!\fsx|displayGen|v_count [7] & (!\fsx|displayGen|Add1~9 ))
// \fsx|displayGen|Add1~11  = CARRY((!\fsx|displayGen|v_count [7] & !\fsx|displayGen|Add1~9 ))

	.dataa(\fsx|displayGen|v_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add1~9 ),
	.combout(\fsx|displayGen|Add1~10_combout ),
	.cout(\fsx|displayGen|Add1~11 ));
// synopsys translate_off
defparam \fsx|displayGen|Add1~10 .lut_mask = 16'hA505;
defparam \fsx|displayGen|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \fsx|displayGen|Add1~12 (
// Equation(s):
// \fsx|displayGen|Add1~12_combout  = (\fsx|displayGen|v_count [8] & ((GND) # (!\fsx|displayGen|Add1~11 ))) # (!\fsx|displayGen|v_count [8] & (\fsx|displayGen|Add1~11  $ (GND)))
// \fsx|displayGen|Add1~13  = CARRY((\fsx|displayGen|v_count [8]) # (!\fsx|displayGen|Add1~11 ))

	.dataa(\fsx|displayGen|v_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add1~11 ),
	.combout(\fsx|displayGen|Add1~12_combout ),
	.cout(\fsx|displayGen|Add1~13 ));
// synopsys translate_off
defparam \fsx|displayGen|Add1~12 .lut_mask = 16'h5AAF;
defparam \fsx|displayGen|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \fsx|displayGen|Add1~14 (
// Equation(s):
// \fsx|displayGen|Add1~14_combout  = (\fsx|displayGen|v_count [9] & (\fsx|displayGen|Add1~13  & VCC)) # (!\fsx|displayGen|v_count [9] & (!\fsx|displayGen|Add1~13 ))
// \fsx|displayGen|Add1~15  = CARRY((!\fsx|displayGen|v_count [9] & !\fsx|displayGen|Add1~13 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add1~13 ),
	.combout(\fsx|displayGen|Add1~14_combout ),
	.cout(\fsx|displayGen|Add1~15 ));
// synopsys translate_off
defparam \fsx|displayGen|Add1~14 .lut_mask = 16'hC303;
defparam \fsx|displayGen|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \fsx|displayGen|Add1~16 (
// Equation(s):
// \fsx|displayGen|Add1~16_combout  = (\fsx|displayGen|v_count [10] & ((GND) # (!\fsx|displayGen|Add1~15 ))) # (!\fsx|displayGen|v_count [10] & (\fsx|displayGen|Add1~15  $ (GND)))
// \fsx|displayGen|Add1~17  = CARRY((\fsx|displayGen|v_count [10]) # (!\fsx|displayGen|Add1~15 ))

	.dataa(gnd),
	.datab(\fsx|displayGen|v_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|displayGen|Add1~15 ),
	.combout(\fsx|displayGen|Add1~16_combout ),
	.cout(\fsx|displayGen|Add1~17 ));
// synopsys translate_off
defparam \fsx|displayGen|Add1~16 .lut_mask = 16'h3CCF;
defparam \fsx|displayGen|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \fsx|displayGen|Add1~18 (
// Equation(s):
// \fsx|displayGen|Add1~18_combout  = \fsx|displayGen|v_count [11] $ (!\fsx|displayGen|Add1~17 )

	.dataa(\fsx|displayGen|v_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fsx|displayGen|Add1~17 ),
	.combout(\fsx|displayGen|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|Add1~18 .lut_mask = 16'hA5A5;
defparam \fsx|displayGen|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \fsx|LessThan22~0 (
// Equation(s):
// \fsx|LessThan22~0_combout  = (\fsx|displayGen|Add1~12_combout ) # ((\fsx|displayGen|Add1~8_combout ) # (\fsx|displayGen|Add1~10_combout ))

	.dataa(gnd),
	.datab(\fsx|displayGen|Add1~12_combout ),
	.datac(\fsx|displayGen|Add1~8_combout ),
	.datad(\fsx|displayGen|Add1~10_combout ),
	.cin(gnd),
	.combout(\fsx|LessThan22~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|LessThan22~0 .lut_mask = 16'hFFFC;
defparam \fsx|LessThan22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \fsx|LessThan22~1 (
// Equation(s):
// \fsx|LessThan22~1_combout  = (\fsx|displayGen|Add1~18_combout ) # ((\fsx|LessThan22~0_combout ) # ((\fsx|displayGen|Add1~14_combout ) # (\fsx|displayGen|Add1~16_combout )))

	.dataa(\fsx|displayGen|Add1~18_combout ),
	.datab(\fsx|LessThan22~0_combout ),
	.datac(\fsx|displayGen|Add1~14_combout ),
	.datad(\fsx|displayGen|Add1~16_combout ),
	.cin(gnd),
	.combout(\fsx|LessThan22~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|LessThan22~1 .lut_mask = 16'hFFFE;
defparam \fsx|LessThan22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
cycloneive_lcell_comb \fsx|LessThan22~3 (
// Equation(s):
// \fsx|LessThan22~3_combout  = (\fsx|displayGen|o_h~6_combout  & (((\fsx|LessThan22~1_combout ) # (\fsx|displayGen|Add1~6_combout )) # (!\fsx|LessThan22~2_combout )))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|LessThan22~2_combout ),
	.datac(\fsx|LessThan22~1_combout ),
	.datad(\fsx|displayGen|Add1~6_combout ),
	.cin(gnd),
	.combout(\fsx|LessThan22~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|LessThan22~3 .lut_mask = 16'hAAA2;
defparam \fsx|LessThan22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
cycloneive_lcell_comb \fsx|vram8_addr[0]~0 (
// Equation(s):
// \fsx|vram8_addr[0]~0_combout  = (\fsx|Decoder7~77_combout  & (\fsx|displayGen|o_h~6_combout  & (\fsx|LessThan22~3_combout  & \fsx|displayGen|h_count [2])))

	.dataa(\fsx|Decoder7~77_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(\fsx|LessThan22~3_combout ),
	.datad(\fsx|displayGen|h_count [2]),
	.cin(gnd),
	.combout(\fsx|vram8_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram8_addr[0]~0 .lut_mask = 16'h8000;
defparam \fsx|vram8_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \fsx|vram8_addr[1]~1 (
// Equation(s):
// \fsx|vram8_addr[1]~1_combout  = (\fsx|displayGen|h_count [3] & (\fsx|Decoder7~77_combout  & (\fsx|displayGen|o_h~6_combout  & \fsx|LessThan22~3_combout )))

	.dataa(\fsx|displayGen|h_count [3]),
	.datab(\fsx|Decoder7~77_combout ),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(\fsx|LessThan22~3_combout ),
	.cin(gnd),
	.combout(\fsx|vram8_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram8_addr[1]~1 .lut_mask = 16'h8000;
defparam \fsx|vram8_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
cycloneive_lcell_comb \fsx|vram8_addr[2]~2 (
// Equation(s):
// \fsx|vram8_addr[2]~2_combout  = (\fsx|displayGen|o_h~6_combout  & (\fsx|displayGen|h_count [4] & (\fsx|Decoder7~77_combout  & \fsx|LessThan22~3_combout )))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|h_count [4]),
	.datac(\fsx|Decoder7~77_combout ),
	.datad(\fsx|LessThan22~3_combout ),
	.cin(gnd),
	.combout(\fsx|vram8_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram8_addr[2]~2 .lut_mask = 16'h8000;
defparam \fsx|vram8_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \fsx|vram8_addr[3]~3 (
// Equation(s):
// \fsx|vram8_addr[3]~3_combout  = (\fsx|displayGen|o_h~6_combout  & (\fsx|displayGen|Add0~0_combout  & (\fsx|Decoder7~77_combout  & \fsx|LessThan22~3_combout )))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|Add0~0_combout ),
	.datac(\fsx|Decoder7~77_combout ),
	.datad(\fsx|LessThan22~3_combout ),
	.cin(gnd),
	.combout(\fsx|vram8_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram8_addr[3]~3 .lut_mask = 16'h8000;
defparam \fsx|vram8_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \fsx|vram8_addr[4]~4 (
// Equation(s):
// \fsx|vram8_addr[4]~4_combout  = (\fsx|displayGen|o_h~6_combout  & (\fsx|LessThan22~3_combout  & (\fsx|Decoder7~77_combout  & \fsx|displayGen|Add0~2_combout )))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|LessThan22~3_combout ),
	.datac(\fsx|Decoder7~77_combout ),
	.datad(\fsx|displayGen|Add0~2_combout ),
	.cin(gnd),
	.combout(\fsx|vram8_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram8_addr[4]~4 .lut_mask = 16'h8000;
defparam \fsx|vram8_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \fsx|Add5~0 (
// Equation(s):
// \fsx|Add5~0_combout  = (((\fsx|displayGen|v_count [1] & \fsx|displayGen|o_h~6_combout )))
// \fsx|Add5~1  = CARRY((\fsx|displayGen|v_count [1] & \fsx|displayGen|o_h~6_combout ))

	.dataa(\fsx|displayGen|v_count [1]),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fsx|Add5~0_combout ),
	.cout(\fsx|Add5~1 ));
// synopsys translate_off
defparam \fsx|Add5~0 .lut_mask = 16'h7788;
defparam \fsx|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \fsx|Add5~2 (
// Equation(s):
// \fsx|Add5~2_combout  = (\fsx|displayGen|Add1~0_combout  & ((\fsx|displayGen|o_h~6_combout  & (\fsx|Add5~1  & VCC)) # (!\fsx|displayGen|o_h~6_combout  & (!\fsx|Add5~1 )))) # (!\fsx|displayGen|Add1~0_combout  & (((!\fsx|Add5~1 ))))
// \fsx|Add5~3  = CARRY((!\fsx|Add5~1  & ((!\fsx|displayGen|o_h~6_combout ) # (!\fsx|displayGen|Add1~0_combout ))))

	.dataa(\fsx|displayGen|Add1~0_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add5~1 ),
	.combout(\fsx|Add5~2_combout ),
	.cout(\fsx|Add5~3 ));
// synopsys translate_off
defparam \fsx|Add5~2 .lut_mask = 16'h8707;
defparam \fsx|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \fsx|Add5~4 (
// Equation(s):
// \fsx|Add5~4_combout  = (\fsx|Add5~3  & (\fsx|displayGen|Add1~2_combout  & (\fsx|displayGen|o_h~6_combout  & VCC))) # (!\fsx|Add5~3  & ((((\fsx|displayGen|Add1~2_combout  & \fsx|displayGen|o_h~6_combout )))))
// \fsx|Add5~5  = CARRY((\fsx|displayGen|Add1~2_combout  & (\fsx|displayGen|o_h~6_combout  & !\fsx|Add5~3 )))

	.dataa(\fsx|displayGen|Add1~2_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add5~3 ),
	.combout(\fsx|Add5~4_combout ),
	.cout(\fsx|Add5~5 ));
// synopsys translate_off
defparam \fsx|Add5~4 .lut_mask = 16'h8708;
defparam \fsx|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \fsx|Add5~6 (
// Equation(s):
// \fsx|Add5~6_combout  = (\fsx|Add5~5  & (((!\fsx|displayGen|o_h~6_combout )) # (!\fsx|displayGen|Add1~4_combout ))) # (!\fsx|Add5~5  & (((\fsx|displayGen|Add1~4_combout  & \fsx|displayGen|o_h~6_combout )) # (GND)))
// \fsx|Add5~7  = CARRY(((!\fsx|Add5~5 ) # (!\fsx|displayGen|o_h~6_combout )) # (!\fsx|displayGen|Add1~4_combout ))

	.dataa(\fsx|displayGen|Add1~4_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add5~5 ),
	.combout(\fsx|Add5~6_combout ),
	.cout(\fsx|Add5~7 ));
// synopsys translate_off
defparam \fsx|Add5~6 .lut_mask = 16'h787F;
defparam \fsx|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \fsx|displayGen|o_h[7]~8 (
// Equation(s):
// \fsx|displayGen|o_h[7]~8_combout  = (\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~4_combout )

	.dataa(gnd),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(\fsx|displayGen|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h[7]~8 .lut_mask = 16'hC0C0;
defparam \fsx|displayGen|o_h[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \fsx|Add1~0 (
// Equation(s):
// \fsx|Add1~0_combout  = (\fsx|Add5~6_combout  & (\fsx|displayGen|o_h[7]~8_combout  $ (VCC))) # (!\fsx|Add5~6_combout  & (\fsx|displayGen|o_h[7]~8_combout  & VCC))
// \fsx|Add1~1  = CARRY((\fsx|Add5~6_combout  & \fsx|displayGen|o_h[7]~8_combout ))

	.dataa(\fsx|Add5~6_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fsx|Add1~0_combout ),
	.cout(\fsx|Add1~1 ));
// synopsys translate_off
defparam \fsx|Add1~0 .lut_mask = 16'h6688;
defparam \fsx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
cycloneive_lcell_comb \fsx|LessThan22~4 (
// Equation(s):
// \fsx|LessThan22~4_combout  = (!\fsx|displayGen|Add1~6_combout  & ((\fsx|LessThan22~2_combout ) # (!\fsx|displayGen|o_h~6_combout )))

	.dataa(gnd),
	.datab(\fsx|LessThan22~2_combout ),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(\fsx|displayGen|Add1~6_combout ),
	.cin(gnd),
	.combout(\fsx|LessThan22~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|LessThan22~4 .lut_mask = 16'h00CF;
defparam \fsx|LessThan22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
cycloneive_lcell_comb \fsx|vram32_addr~2 (
// Equation(s):
// \fsx|vram32_addr~2_combout  = (\fsx|displayGen|o_h~6_combout  & (\fsx|Decoder7~77_combout  & ((\fsx|LessThan22~1_combout ) # (!\fsx|LessThan22~4_combout ))))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|Decoder7~77_combout ),
	.datac(\fsx|LessThan22~1_combout ),
	.datad(\fsx|LessThan22~4_combout ),
	.cin(gnd),
	.combout(\fsx|vram32_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr~2 .lut_mask = 16'h8088;
defparam \fsx|vram32_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \fsx|Add1~2 (
// Equation(s):
// \fsx|Add1~2_combout  = (\fsx|Add1~0_combout  & \fsx|vram32_addr~2_combout )

	.dataa(gnd),
	.datab(\fsx|Add1~0_combout ),
	.datac(\fsx|vram32_addr~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~2 .lut_mask = 16'hC0C0;
defparam \fsx|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
cycloneive_lcell_comb \fsx|displayGen|o_h[8]~9 (
// Equation(s):
// \fsx|displayGen|o_h[8]~9_combout  = (\fsx|displayGen|Add0~6_combout  & \fsx|displayGen|o_h~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|displayGen|Add0~6_combout ),
	.datad(\fsx|displayGen|o_h~6_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h[8]~9 .lut_mask = 16'hF000;
defparam \fsx|displayGen|o_h[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \fsx|Add5~8 (
// Equation(s):
// \fsx|Add5~8_combout  = (\fsx|Add5~7  & ((((\fsx|displayGen|Add1~6_combout  & \fsx|displayGen|o_h~6_combout ))))) # (!\fsx|Add5~7  & (((\fsx|displayGen|Add1~6_combout  & \fsx|displayGen|o_h~6_combout )) # (GND)))
// \fsx|Add5~9  = CARRY(((\fsx|displayGen|Add1~6_combout  & \fsx|displayGen|o_h~6_combout )) # (!\fsx|Add5~7 ))

	.dataa(\fsx|displayGen|Add1~6_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add5~7 ),
	.combout(\fsx|Add5~8_combout ),
	.cout(\fsx|Add5~9 ));
// synopsys translate_off
defparam \fsx|Add5~8 .lut_mask = 16'h788F;
defparam \fsx|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \fsx|Add1~3 (
// Equation(s):
// \fsx|Add1~3_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|Add5~8_combout  & (\fsx|Add1~1  & VCC)) # (!\fsx|Add5~8_combout  & (!\fsx|Add1~1 )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|Add5~8_combout  & (!\fsx|Add1~1 )) # 
// (!\fsx|Add5~8_combout  & ((\fsx|Add1~1 ) # (GND)))))
// \fsx|Add1~4  = CARRY((\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|Add5~8_combout  & !\fsx|Add1~1 )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((!\fsx|Add1~1 ) # (!\fsx|Add5~8_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add1~1 ),
	.combout(\fsx|Add1~3_combout ),
	.cout(\fsx|Add1~4 ));
// synopsys translate_off
defparam \fsx|Add1~3 .lut_mask = 16'h9617;
defparam \fsx|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \fsx|Add1~5 (
// Equation(s):
// \fsx|Add1~5_combout  = (\fsx|Add1~3_combout  & \fsx|vram32_addr~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|Add1~3_combout ),
	.datad(\fsx|vram32_addr~2_combout ),
	.cin(gnd),
	.combout(\fsx|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~5 .lut_mask = 16'hF000;
defparam \fsx|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \fsx|Add5~10 (
// Equation(s):
// \fsx|Add5~10_combout  = (\fsx|displayGen|Add1~8_combout  & ((\fsx|displayGen|o_h~6_combout  & (\fsx|Add5~9  & VCC)) # (!\fsx|displayGen|o_h~6_combout  & (!\fsx|Add5~9 )))) # (!\fsx|displayGen|Add1~8_combout  & (((!\fsx|Add5~9 ))))
// \fsx|Add5~11  = CARRY((!\fsx|Add5~9  & ((!\fsx|displayGen|o_h~6_combout ) # (!\fsx|displayGen|Add1~8_combout ))))

	.dataa(\fsx|displayGen|Add1~8_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add5~9 ),
	.combout(\fsx|Add5~10_combout ),
	.cout(\fsx|Add5~11 ));
// synopsys translate_off
defparam \fsx|Add5~10 .lut_mask = 16'h8707;
defparam \fsx|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
cycloneive_lcell_comb \fsx|vram32_addr~3 (
// Equation(s):
// \fsx|vram32_addr~3_combout  = \fsx|stateCounter [1] $ (\fsx|stateCounter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|stateCounter [1]),
	.datad(\fsx|stateCounter [0]),
	.cin(gnd),
	.combout(\fsx|vram32_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr~3 .lut_mask = 16'h0FF0;
defparam \fsx|vram32_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N13
dffeas \fsx|stateCounter[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|vram32_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|stateCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|stateCounter[1] .is_wysiwyg = "true";
defparam \fsx|stateCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
cycloneive_lcell_comb \fsx|Add1~6 (
// Equation(s):
// \fsx|Add1~6_combout  = (\fsx|stateCounter [1]) # ((!\fsx|LessThan22~1_combout  & \fsx|LessThan22~4_combout ))

	.dataa(\fsx|stateCounter [1]),
	.datab(gnd),
	.datac(\fsx|LessThan22~1_combout ),
	.datad(\fsx|LessThan22~4_combout ),
	.cin(gnd),
	.combout(\fsx|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~6 .lut_mask = 16'hAFAA;
defparam \fsx|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
cycloneive_lcell_comb \fsx|Add1~7 (
// Equation(s):
// \fsx|Add1~7_combout  = (\fsx|displayGen|o_h~6_combout  & ((\fsx|displayGen|Add0~8_combout ) # ((\fsx|Decoder7~77_combout  & !\fsx|Add1~6_combout ))))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|Decoder7~77_combout ),
	.datac(\fsx|Add1~6_combout ),
	.datad(\fsx|displayGen|Add0~8_combout ),
	.cin(gnd),
	.combout(\fsx|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~7 .lut_mask = 16'hAA08;
defparam \fsx|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \fsx|Add1~8 (
// Equation(s):
// \fsx|Add1~8_combout  = ((\fsx|Add5~10_combout  $ (\fsx|Add1~7_combout  $ (\fsx|Add1~4 )))) # (GND)
// \fsx|Add1~9  = CARRY((\fsx|Add5~10_combout  & ((!\fsx|Add1~4 ) # (!\fsx|Add1~7_combout ))) # (!\fsx|Add5~10_combout  & (!\fsx|Add1~7_combout  & !\fsx|Add1~4 )))

	.dataa(\fsx|Add5~10_combout ),
	.datab(\fsx|Add1~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add1~4 ),
	.combout(\fsx|Add1~8_combout ),
	.cout(\fsx|Add1~9 ));
// synopsys translate_off
defparam \fsx|Add1~8 .lut_mask = 16'h962B;
defparam \fsx|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \fsx|Add1~10 (
// Equation(s):
// \fsx|Add1~10_combout  = (\fsx|Add1~8_combout  & \fsx|vram32_addr~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|Add1~8_combout ),
	.datad(\fsx|vram32_addr~2_combout ),
	.cin(gnd),
	.combout(\fsx|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~10 .lut_mask = 16'hF000;
defparam \fsx|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
cycloneive_lcell_comb \fsx|Add1~11 (
// Equation(s):
// \fsx|Add1~11_combout  = (!\fsx|displayGen|Add1~6_combout  & (!\fsx|LessThan22~1_combout  & \fsx|LessThan22~2_combout ))

	.dataa(\fsx|displayGen|Add1~6_combout ),
	.datab(\fsx|LessThan22~1_combout ),
	.datac(\fsx|LessThan22~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~11 .lut_mask = 16'h1010;
defparam \fsx|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
cycloneive_lcell_comb \fsx|Add1~12 (
// Equation(s):
// \fsx|Add1~12_combout  = (!\fsx|Add1~11_combout  & (\fsx|Decoder7~77_combout  & !\fsx|stateCounter [1]))

	.dataa(\fsx|Add1~11_combout ),
	.datab(gnd),
	.datac(\fsx|Decoder7~77_combout ),
	.datad(\fsx|stateCounter [1]),
	.cin(gnd),
	.combout(\fsx|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~12 .lut_mask = 16'h0050;
defparam \fsx|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
cycloneive_lcell_comb \fsx|Add1~13 (
// Equation(s):
// \fsx|Add1~13_combout  = (\fsx|displayGen|o_h~6_combout  & ((\fsx|Add1~12_combout ) # (\fsx|displayGen|Add0~8_combout  $ (\fsx|displayGen|Add0~10_combout ))))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|Add1~12_combout ),
	.datac(\fsx|displayGen|Add0~8_combout ),
	.datad(\fsx|displayGen|Add0~10_combout ),
	.cin(gnd),
	.combout(\fsx|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~13 .lut_mask = 16'h8AA8;
defparam \fsx|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \fsx|Add5~12 (
// Equation(s):
// \fsx|Add5~12_combout  = (\fsx|Add5~11  & ((((\fsx|displayGen|Add1~10_combout  & \fsx|displayGen|o_h~6_combout ))))) # (!\fsx|Add5~11  & (((\fsx|displayGen|Add1~10_combout  & \fsx|displayGen|o_h~6_combout )) # (GND)))
// \fsx|Add5~13  = CARRY(((\fsx|displayGen|Add1~10_combout  & \fsx|displayGen|o_h~6_combout )) # (!\fsx|Add5~11 ))

	.dataa(\fsx|displayGen|Add1~10_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add5~11 ),
	.combout(\fsx|Add5~12_combout ),
	.cout(\fsx|Add5~13 ));
// synopsys translate_off
defparam \fsx|Add5~12 .lut_mask = 16'h788F;
defparam \fsx|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \fsx|Add1~14 (
// Equation(s):
// \fsx|Add1~14_combout  = (\fsx|Add1~13_combout  & ((\fsx|Add5~12_combout  & (!\fsx|Add1~9 )) # (!\fsx|Add5~12_combout  & ((\fsx|Add1~9 ) # (GND))))) # (!\fsx|Add1~13_combout  & ((\fsx|Add5~12_combout  & (\fsx|Add1~9  & VCC)) # (!\fsx|Add5~12_combout  & 
// (!\fsx|Add1~9 ))))
// \fsx|Add1~15  = CARRY((\fsx|Add1~13_combout  & ((!\fsx|Add1~9 ) # (!\fsx|Add5~12_combout ))) # (!\fsx|Add1~13_combout  & (!\fsx|Add5~12_combout  & !\fsx|Add1~9 )))

	.dataa(\fsx|Add1~13_combout ),
	.datab(\fsx|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add1~9 ),
	.combout(\fsx|Add1~14_combout ),
	.cout(\fsx|Add1~15 ));
// synopsys translate_off
defparam \fsx|Add1~14 .lut_mask = 16'h692B;
defparam \fsx|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \fsx|Add1~16 (
// Equation(s):
// \fsx|Add1~16_combout  = (\fsx|Add1~14_combout  & \fsx|vram32_addr~2_combout )

	.dataa(gnd),
	.datab(\fsx|Add1~14_combout ),
	.datac(gnd),
	.datad(\fsx|vram32_addr~2_combout ),
	.cin(gnd),
	.combout(\fsx|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~16 .lut_mask = 16'hCC00;
defparam \fsx|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \fsx|Add1~17 (
// Equation(s):
// \fsx|Add1~17_combout  = \fsx|displayGen|Add0~12_combout  $ (((\fsx|displayGen|Add0~10_combout ) # (\fsx|displayGen|Add0~8_combout )))

	.dataa(\fsx|displayGen|Add0~12_combout ),
	.datab(gnd),
	.datac(\fsx|displayGen|Add0~10_combout ),
	.datad(\fsx|displayGen|Add0~8_combout ),
	.cin(gnd),
	.combout(\fsx|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~17 .lut_mask = 16'h555A;
defparam \fsx|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
cycloneive_lcell_comb \fsx|Add1~18 (
// Equation(s):
// \fsx|Add1~18_combout  = (\fsx|stateCounter [1]) # ((!\fsx|displayGen|Add1~6_combout  & (!\fsx|LessThan22~1_combout  & \fsx|LessThan22~2_combout )))

	.dataa(\fsx|displayGen|Add1~6_combout ),
	.datab(\fsx|LessThan22~1_combout ),
	.datac(\fsx|LessThan22~2_combout ),
	.datad(\fsx|stateCounter [1]),
	.cin(gnd),
	.combout(\fsx|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~18 .lut_mask = 16'hFF10;
defparam \fsx|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
cycloneive_lcell_comb \fsx|Add1~19 (
// Equation(s):
// \fsx|Add1~19_combout  = (\fsx|displayGen|o_h~6_combout  & ((\fsx|Add1~17_combout ) # ((\fsx|Decoder7~77_combout  & !\fsx|Add1~18_combout ))))

	.dataa(\fsx|Add1~17_combout ),
	.datab(\fsx|Decoder7~77_combout ),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(\fsx|Add1~18_combout ),
	.cin(gnd),
	.combout(\fsx|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~19 .lut_mask = 16'hA0E0;
defparam \fsx|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \fsx|Add5~14 (
// Equation(s):
// \fsx|Add5~14_combout  = (\fsx|displayGen|Add1~12_combout  & ((\fsx|displayGen|o_h~6_combout  & (\fsx|Add5~13  & VCC)) # (!\fsx|displayGen|o_h~6_combout  & (!\fsx|Add5~13 )))) # (!\fsx|displayGen|Add1~12_combout  & (((!\fsx|Add5~13 ))))
// \fsx|Add5~15  = CARRY((!\fsx|Add5~13  & ((!\fsx|displayGen|o_h~6_combout ) # (!\fsx|displayGen|Add1~12_combout ))))

	.dataa(\fsx|displayGen|Add1~12_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add5~13 ),
	.combout(\fsx|Add5~14_combout ),
	.cout(\fsx|Add5~15 ));
// synopsys translate_off
defparam \fsx|Add5~14 .lut_mask = 16'h8707;
defparam \fsx|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \fsx|Add1~20 (
// Equation(s):
// \fsx|Add1~20_combout  = ((\fsx|Add1~19_combout  $ (\fsx|Add5~14_combout  $ (\fsx|Add1~15 )))) # (GND)
// \fsx|Add1~21  = CARRY((\fsx|Add1~19_combout  & (\fsx|Add5~14_combout  & !\fsx|Add1~15 )) # (!\fsx|Add1~19_combout  & ((\fsx|Add5~14_combout ) # (!\fsx|Add1~15 ))))

	.dataa(\fsx|Add1~19_combout ),
	.datab(\fsx|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add1~15 ),
	.combout(\fsx|Add1~20_combout ),
	.cout(\fsx|Add1~21 ));
// synopsys translate_off
defparam \fsx|Add1~20 .lut_mask = 16'h964D;
defparam \fsx|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \fsx|Add1~22 (
// Equation(s):
// \fsx|Add1~22_combout  = (\fsx|Add1~20_combout  & \fsx|vram32_addr~2_combout )

	.dataa(gnd),
	.datab(\fsx|Add1~20_combout ),
	.datac(gnd),
	.datad(\fsx|vram32_addr~2_combout ),
	.cin(gnd),
	.combout(\fsx|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~22 .lut_mask = 16'hCC00;
defparam \fsx|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \fsx|Add5~16 (
// Equation(s):
// \fsx|Add5~16_combout  = \fsx|Add5~15  $ (((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add1~14_combout )))

	.dataa(gnd),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(gnd),
	.datad(\fsx|displayGen|Add1~14_combout ),
	.cin(\fsx|Add5~15 ),
	.combout(\fsx|Add5~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add5~16 .lut_mask = 16'h3CF0;
defparam \fsx|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \fsx|LessThan0~0 (
// Equation(s):
// \fsx|LessThan0~0_combout  = (!\fsx|displayGen|Add0~12_combout  & (!\fsx|displayGen|Add0~10_combout  & !\fsx|displayGen|Add0~8_combout ))

	.dataa(\fsx|displayGen|Add0~12_combout ),
	.datab(gnd),
	.datac(\fsx|displayGen|Add0~10_combout ),
	.datad(\fsx|displayGen|Add0~8_combout ),
	.cin(gnd),
	.combout(\fsx|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|LessThan0~0 .lut_mask = 16'h0005;
defparam \fsx|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
cycloneive_lcell_comb \fsx|Add1~23 (
// Equation(s):
// \fsx|Add1~23_combout  = (!\fsx|LessThan0~0_combout  & (\fsx|displayGen|o_h~6_combout  & ((\fsx|stateCounter [1]) # (!\fsx|vram32_addr~2_combout ))))

	.dataa(\fsx|stateCounter [1]),
	.datab(\fsx|LessThan0~0_combout ),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(\fsx|vram32_addr~2_combout ),
	.cin(gnd),
	.combout(\fsx|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~23 .lut_mask = 16'h2030;
defparam \fsx|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \fsx|Add1~24 (
// Equation(s):
// \fsx|Add1~24_combout  = \fsx|Add5~16_combout  $ (\fsx|Add1~21  $ (\fsx|Add1~23_combout ))

	.dataa(gnd),
	.datab(\fsx|Add5~16_combout ),
	.datac(gnd),
	.datad(\fsx|Add1~23_combout ),
	.cin(\fsx|Add1~21 ),
	.combout(\fsx|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~24 .lut_mask = 16'hC33C;
defparam \fsx|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \fsx|Add1~26 (
// Equation(s):
// \fsx|Add1~26_combout  = (\fsx|Add1~24_combout  & \fsx|vram32_addr~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|Add1~24_combout ),
	.datad(\fsx|vram32_addr~2_combout ),
	.cin(gnd),
	.combout(\fsx|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add1~26 .lut_mask = 16'hF000;
defparam \fsx|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y12_N0
cycloneive_ram_block \vram8|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\fsx|Add1~26_combout ,\fsx|Add1~22_combout ,\fsx|Add1~16_combout ,\fsx|Add1~10_combout ,\fsx|Add1~5_combout ,\fsx|Add1~2_combout ,\fsx|vram8_addr[4]~4_combout ,\fsx|vram8_addr[3]~3_combout ,\fsx|vram8_addr[2]~2_combout ,\fsx|vram8_addr[1]~1_combout ,
\fsx|vram8_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram8|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/FPGC4.ram0_VRAM_a77519e3.hdl.mif";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VRAM:vram8|altsyncram:ram_rtl_0|altsyncram_md61:auto_generated|ALTSYNCRAM";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1792;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210;
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \fsx|vram32_addr[0]~4 (
// Equation(s):
// \fsx|vram32_addr[0]~4_combout  = (\fsx|vram32_addr~2_combout  & ((\fsx|vram32_addr~3_combout  & ((\fsx|Add5~2_combout ))) # (!\fsx|vram32_addr~3_combout  & (\vram8|ram_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram8|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\fsx|Add5~2_combout ),
	.datac(\fsx|vram32_addr~3_combout ),
	.datad(\fsx|vram32_addr~2_combout ),
	.cin(gnd),
	.combout(\fsx|vram32_addr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr[0]~4 .lut_mask = 16'hCA00;
defparam \fsx|vram32_addr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \fsx|vram32_addr[1]~5 (
// Equation(s):
// \fsx|vram32_addr[1]~5_combout  = (\fsx|vram32_addr~2_combout  & ((\fsx|vram32_addr~3_combout  & ((\fsx|Add5~4_combout ))) # (!\fsx|vram32_addr~3_combout  & (\vram8|ram_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\vram8|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\fsx|vram32_addr~3_combout ),
	.datac(\fsx|Add5~4_combout ),
	.datad(\fsx|vram32_addr~2_combout ),
	.cin(gnd),
	.combout(\fsx|vram32_addr[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr[1]~5 .lut_mask = 16'hE200;
defparam \fsx|vram32_addr[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \fsx|vram32_addr[2]~6 (
// Equation(s):
// \fsx|vram32_addr[2]~6_combout  = (\fsx|vram32_addr~2_combout  & ((\fsx|vram32_addr~3_combout  & ((\vram8|ram_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\fsx|vram32_addr~3_combout  & (\vram8|ram_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\vram8|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\fsx|vram32_addr~3_combout ),
	.datac(\vram8|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\fsx|vram32_addr~2_combout ),
	.cin(gnd),
	.combout(\fsx|vram32_addr[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr[2]~6 .lut_mask = 16'hE200;
defparam \fsx|vram32_addr[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \fsx|vram32_addr[3]~7 (
// Equation(s):
// \fsx|vram32_addr[3]~7_combout  = (\fsx|vram32_addr~2_combout  & ((\fsx|vram32_addr~3_combout  & (\vram8|ram_rtl_0|auto_generated|ram_block1a1 )) # (!\fsx|vram32_addr~3_combout  & ((\vram8|ram_rtl_0|auto_generated|ram_block1a3 )))))

	.dataa(\vram8|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\fsx|vram32_addr~3_combout ),
	.datac(\vram8|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\fsx|vram32_addr~2_combout ),
	.cin(gnd),
	.combout(\fsx|vram32_addr[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr[3]~7 .lut_mask = 16'hB800;
defparam \fsx|vram32_addr[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \fsx|vram32_addr[4]~8 (
// Equation(s):
// \fsx|vram32_addr[4]~8_combout  = (\vram8|ram_rtl_0|auto_generated|ram_block1a2  & (\fsx|LessThan22~3_combout  & (\fsx|vram32_addr~3_combout  & \fsx|Decoder7~77_combout )))

	.dataa(\vram8|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\fsx|LessThan22~3_combout ),
	.datac(\fsx|vram32_addr~3_combout ),
	.datad(\fsx|Decoder7~77_combout ),
	.cin(gnd),
	.combout(\fsx|vram32_addr[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr[4]~8 .lut_mask = 16'h8000;
defparam \fsx|vram32_addr[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \fsx|vram32_addr[5]~9 (
// Equation(s):
// \fsx|vram32_addr[5]~9_combout  = (\vram8|ram_rtl_0|auto_generated|ram_block1a3  & (\fsx|LessThan22~3_combout  & (\fsx|vram32_addr~3_combout  & \fsx|Decoder7~77_combout )))

	.dataa(\vram8|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\fsx|LessThan22~3_combout ),
	.datac(\fsx|vram32_addr~3_combout ),
	.datad(\fsx|Decoder7~77_combout ),
	.cin(gnd),
	.combout(\fsx|vram32_addr[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr[5]~9 .lut_mask = 16'h8000;
defparam \fsx|vram32_addr[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y13_N0
cycloneive_ram_block \vram8|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\fsx|Add1~26_combout ,\fsx|Add1~22_combout ,\fsx|Add1~16_combout ,\fsx|Add1~10_combout ,\fsx|Add1~5_combout ,\fsx|Add1~2_combout ,\fsx|vram8_addr[4]~4_combout ,\fsx|vram8_addr[3]~3_combout ,\fsx|vram8_addr[2]~2_combout ,\fsx|vram8_addr[1]~1_combout ,
\fsx|vram8_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram8|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/FPGC4.ram0_VRAM_a77519e3.hdl.mif";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VRAM:vram8|altsyncram:ram_rtl_0|altsyncram_md61:auto_generated|ALTSYNCRAM";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1792;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000077777777777777776666666666666666555555555555555544444444444444443333333333333333222222222222222211111111111111110000000000000000FFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAA9999999999999999888888888888888877777777777777776666666666666666555555555555555544444444444444443333333333333333222222222222222211111111111111110000000000000000;
defparam \vram8|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAA9999999999999999888888888888888877777777777777776666666666666666555555555555555544444444444444443333333333333333222222222222222211111111111111110000000000000000FFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAA9999999999999999888888888888888877777777777777776666666666666666555555555555555544444444444444443333333333333333222222222222222211111111111111110000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \fsx|vram32_addr[6]~10 (
// Equation(s):
// \fsx|vram32_addr[6]~10_combout  = (\vram8|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & (\fsx|vram32_addr~3_combout  & (\fsx|LessThan22~3_combout  & \fsx|Decoder7~77_combout )))

	.dataa(\vram8|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\fsx|vram32_addr~3_combout ),
	.datac(\fsx|LessThan22~3_combout ),
	.datad(\fsx|Decoder7~77_combout ),
	.cin(gnd),
	.combout(\fsx|vram32_addr[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr[6]~10 .lut_mask = 16'h8000;
defparam \fsx|vram32_addr[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \fsx|vram32_addr[7]~11 (
// Equation(s):
// \fsx|vram32_addr[7]~11_combout  = (\fsx|Decoder7~77_combout  & (\fsx|LessThan22~3_combout  & (\fsx|vram32_addr~3_combout  & \vram8|ram_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\fsx|Decoder7~77_combout ),
	.datab(\fsx|LessThan22~3_combout ),
	.datac(\fsx|vram32_addr~3_combout ),
	.datad(\vram8|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\fsx|vram32_addr[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr[7]~11 .lut_mask = 16'h8000;
defparam \fsx|vram32_addr[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \fsx|vram32_addr[8]~12 (
// Equation(s):
// \fsx|vram32_addr[8]~12_combout  = (\vram8|ram_rtl_0|auto_generated|ram_block1a6  & (\fsx|LessThan22~3_combout  & (\fsx|vram32_addr~3_combout  & \fsx|Decoder7~77_combout )))

	.dataa(\vram8|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\fsx|LessThan22~3_combout ),
	.datac(\fsx|vram32_addr~3_combout ),
	.datad(\fsx|Decoder7~77_combout ),
	.cin(gnd),
	.combout(\fsx|vram32_addr[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr[8]~12 .lut_mask = 16'h8000;
defparam \fsx|vram32_addr[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \fsx|vram32_addr[9]~13 (
// Equation(s):
// \fsx|vram32_addr[9]~13_combout  = (\vram8|ram_rtl_0|auto_generated|ram_block1a7  & (\fsx|LessThan22~3_combout  & (\fsx|vram32_addr~3_combout  & \fsx|Decoder7~77_combout )))

	.dataa(\vram8|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\fsx|LessThan22~3_combout ),
	.datac(\fsx|vram32_addr~3_combout ),
	.datad(\fsx|Decoder7~77_combout ),
	.cin(gnd),
	.combout(\fsx|vram32_addr[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr[9]~13 .lut_mask = 16'h8000;
defparam \fsx|vram32_addr[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
cycloneive_lcell_comb \fsx|vram32_addr[10]~14 (
// Equation(s):
// \fsx|vram32_addr[10]~14_combout  = (\fsx|LessThan22~3_combout  & (\fsx|Decoder7~77_combout  & (\fsx|stateCounter [0] $ (!\fsx|stateCounter [1]))))

	.dataa(\fsx|stateCounter [0]),
	.datab(\fsx|LessThan22~3_combout ),
	.datac(\fsx|Decoder7~77_combout ),
	.datad(\fsx|stateCounter [1]),
	.cin(gnd),
	.combout(\fsx|vram32_addr[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vram32_addr[10]~14 .lut_mask = 16'h8040;
defparam \fsx|vram32_addr[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y13_N0
cycloneive_ram_block \vram32|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\fsx|vram32_addr[10]~14_combout ,\fsx|vram32_addr[9]~13_combout ,\fsx|vram32_addr[8]~12_combout ,\fsx|vram32_addr[7]~11_combout ,\fsx|vram32_addr[6]~10_combout ,\fsx|vram32_addr[5]~9_combout ,\fsx|vram32_addr[4]~8_combout ,\fsx|vram32_addr[3]~7_combout ,
\fsx|vram32_addr[2]~6_combout ,\fsx|vram32_addr[1]~5_combout ,\fsx|vram32_addr[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram32|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/FPGC4.ram0_VRAM_d714c68.hdl.mif";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VRAM:vram32|altsyncram:ram_rtl_0|altsyncram_4d61:auto_generated|ALTSYNCRAM";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1152;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h0000055008280CFB5F550000000000C30FC30030A2000004C080C808C0C00333CFFB0AA2ABE50BE08F34CFF30FF33EBC00C3AFF38AE0CB8FCFF38AE3AEE2CBF000FF5555AAAAFF00FFFF040008000CC05D5555000440044004555D000CC00C550CC05DC50CC055455DC00CC555400445555504400C000C0004000C000C000400080008800C550CD55DD055555DD508805D005D55088008000000BBBBCCCC00000FC30CF00000C7EBD3FB05300A308B2003C303D7CFFCCF22CF318F218080CF94A014FFEB03BFCBE30BE08FFC0D786F33CF32CF3B8F228F238F2BCFF7CFD0CAE4CF20CFFC8088400F808C8EB88EBC4E7E4AA0CF90CF98CF9C475E8EB4CF3368BB;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'hCF30000F801800004024C3C06FF0C3F0CFF00EF0CFF001C089E08EF05FF0AFF08FB0CFB0CFF08008CBFAE7548080CFFA6FF08AA38EB0CF758BB0CFBAD3F70000300000F08008050A8AAAC34F80EFC3CFCFFF0EFFCFFF800D838BCFFF4EFB8AFF0FF3CFFFCFFFCBAACFEF8F558008CFFF4FA78AAECAAE8FFB4BA7CFFFCFF28EFF004B801803C008A02000000084FB8FEB004F8FA2879E4DF5874BCB4BC002CFFF0A0500000030200000300773800808A0008ACF33C3C306A3CFFF00CF0082000004F30F700DF10BA008B004700D0000C13DC1CF00EC3600AECCFF43C105710AB28D72EBEEA244C4F7EF75B41E4BE1FBEF04100F300F330CF00CFFFBBF344C0000;
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \fsx|Add4~0 (
// Equation(s):
// \fsx|Add4~0_combout  = (((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|h_count [2])))
// \fsx|Add4~1  = CARRY((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|h_count [2]))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|h_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fsx|Add4~0_combout ),
	.cout(\fsx|Add4~1 ));
// synopsys translate_off
defparam \fsx|Add4~0 .lut_mask = 16'h7788;
defparam \fsx|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \fsx|Add4~2 (
// Equation(s):
// \fsx|Add4~2_combout  = (\fsx|displayGen|o_h~6_combout  & ((\fsx|displayGen|h_count [3] & (\fsx|Add4~1  & VCC)) # (!\fsx|displayGen|h_count [3] & (!\fsx|Add4~1 )))) # (!\fsx|displayGen|o_h~6_combout  & (((!\fsx|Add4~1 ))))
// \fsx|Add4~3  = CARRY((!\fsx|Add4~1  & ((!\fsx|displayGen|h_count [3]) # (!\fsx|displayGen|o_h~6_combout ))))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|h_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add4~1 ),
	.combout(\fsx|Add4~2_combout ),
	.cout(\fsx|Add4~3 ));
// synopsys translate_off
defparam \fsx|Add4~2 .lut_mask = 16'h8707;
defparam \fsx|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \fsx|Add4~4 (
// Equation(s):
// \fsx|Add4~4_combout  = (\fsx|Add4~3  & ((((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|h_count [4]))))) # (!\fsx|Add4~3  & (((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|h_count [4])) # (GND)))
// \fsx|Add4~5  = CARRY(((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|h_count [4])) # (!\fsx|Add4~3 ))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|h_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add4~3 ),
	.combout(\fsx|Add4~4_combout ),
	.cout(\fsx|Add4~5 ));
// synopsys translate_off
defparam \fsx|Add4~4 .lut_mask = 16'h788F;
defparam \fsx|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \fsx|Add4~6 (
// Equation(s):
// \fsx|Add4~6_combout  = (\fsx|displayGen|o_h~6_combout  & ((\fsx|displayGen|Add0~0_combout  & (\fsx|Add4~5  & VCC)) # (!\fsx|displayGen|Add0~0_combout  & (!\fsx|Add4~5 )))) # (!\fsx|displayGen|o_h~6_combout  & (((!\fsx|Add4~5 ))))
// \fsx|Add4~7  = CARRY((!\fsx|Add4~5  & ((!\fsx|displayGen|Add0~0_combout ) # (!\fsx|displayGen|o_h~6_combout ))))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add4~5 ),
	.combout(\fsx|Add4~6_combout ),
	.cout(\fsx|Add4~7 ));
// synopsys translate_off
defparam \fsx|Add4~6 .lut_mask = 16'h8707;
defparam \fsx|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X13_Y17_N0
cycloneive_ram_block \vram32|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\fsx|vram32_addr[10]~14_combout ,\fsx|vram32_addr[9]~13_combout ,\fsx|vram32_addr[8]~12_combout ,\fsx|vram32_addr[7]~11_combout ,\fsx|vram32_addr[6]~10_combout ,\fsx|vram32_addr[5]~9_combout ,\fsx|vram32_addr[4]~8_combout ,\fsx|vram32_addr[3]~7_combout ,
\fsx|vram32_addr[2]~6_combout ,\fsx|vram32_addr[1]~5_combout ,\fsx|vram32_addr[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram32|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/FPGC4.ram0_VRAM_d714c68.hdl.mif";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "VRAM:vram32|altsyncram:ram_rtl_0|altsyncram_4d61:auto_generated|ALTSYNCRAM";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1152;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000303;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000AA008A808AA8A040000000000AA0C03822A2000004580A2882A88AA02220008822A87D407D08022CA5A867AA28A00038EF380C088A88AA300020222C0C000FF5555AAAAFF00FFFF040008000CC0FFFFFF00044004400CFFFF000CC00CFF0CC0FFCF0CC0FFEFFFC00CCFFFE00CEFFFFF04400C000C0004000C000C000400080008800CFF0CDFFFD0FFFFFFDF0880FF00FFFF08800800000077773333CCCC0CF00FC300005F151F150020002080A802AA03BA08280022C00080208AA8C88020255538AAA08BAA03C080000EB42200C002C008802280208028403ECCC08AA0022A4D968AA880898AA0888888808EBD2280C88AC888C880CF9D8880C0002808;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hC5A0000C8A8A00000AA28A8022004A608F508200C0000AA288808E3012C0AE30808000804D308AAACAEA20008AA8CFBA22C08AAA8880C02080800FAAE3FB000A30000092800841828AAACF0D8A204AA54F55820080008AAA80A8CBEB02088AEB865A45D745F7CFAACBAF80048AAA0020C70B8AAFCBAF8EFA830B8FEB080A84598808820A02800A82A2828282802880288A08802A80884C82802888288AAA8F59082482000020A2000AA20BB3820A0AA2000AC0BA4B01822A8EEA008A88AA000008F30FB00EF203000AB200300E0000C23EC2CF002AAF457DCCFF83C24DF50AB24EB1CFFFAAEFC8FB2065782D87D2F7DF08202EA02DBA0AB20AFBF77F388C0000;
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \fsx|lineDataBuffer~5 (
// Equation(s):
// \fsx|lineDataBuffer~5_combout  = (\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(gnd),
	.datab(\fsx|Add5~0_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~5 .lut_mask = 16'hF3C0;
defparam \fsx|lineDataBuffer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[150][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[150][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[150][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[150][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[150][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \fsx|displayGen|o_h[6]~7 (
// Equation(s):
// \fsx|displayGen|o_h[6]~7_combout  = (\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(\fsx|displayGen|Add0~2_combout ),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h[6]~7 .lut_mask = 16'hF000;
defparam \fsx|displayGen|o_h[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
cycloneive_lcell_comb \fsx|Decoder7~79 (
// Equation(s):
// \fsx|Decoder7~79_combout  = (\fsx|stateCounter [0] & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|Decoder7~77_combout  & \fsx|stateCounter [1])))

	.dataa(\fsx|stateCounter [0]),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|Decoder7~77_combout ),
	.datad(\fsx|stateCounter [1]),
	.cin(gnd),
	.combout(\fsx|Decoder7~79_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~79 .lut_mask = 16'h2000;
defparam \fsx|Decoder7~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \fsx|Decoder7~78 (
// Equation(s):
// \fsx|Decoder7~78_combout  = (\fsx|displayGen|h_count [3] & (\fsx|displayGen|o_h~6_combout  & !\fsx|displayGen|h_count [4]))

	.dataa(\fsx|displayGen|h_count [3]),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(gnd),
	.datad(\fsx|displayGen|h_count [4]),
	.cin(gnd),
	.combout(\fsx|Decoder7~78_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~78 .lut_mask = 16'h0088;
defparam \fsx|Decoder7~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \fsx|Decoder7~83 (
// Equation(s):
// \fsx|Decoder7~83_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|Decoder7~79_combout  & (\fsx|Decoder7~78_combout  & !\fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|Decoder7~79_combout ),
	.datac(\fsx|Decoder7~78_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~83_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~83 .lut_mask = 16'h0080;
defparam \fsx|Decoder7~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N9
dffeas \fsx|lineDataBuffer[150][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[150][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[150][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[150][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[150][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \fsx|always2~0 (
// Equation(s):
// \fsx|always2~0_combout  = ((!\fsx|displayGen|h_count [4] & (!\fsx|displayGen|h_count [3] & !\fsx|displayGen|Add0~0_combout ))) # (!\fsx|displayGen|o_h~6_combout )

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|h_count [4]),
	.datac(\fsx|displayGen|h_count [3]),
	.datad(\fsx|displayGen|Add0~0_combout ),
	.cin(gnd),
	.combout(\fsx|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|always2~0 .lut_mask = 16'h5557;
defparam \fsx|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \fsx|Decoder7~106 (
// Equation(s):
// \fsx|Decoder7~106_combout  = (\fsx|always2~0_combout  & (\fsx|displayGen|o_h~6_combout  & (\fsx|displayGen|Add0~2_combout  & \fsx|Decoder7~79_combout )))

	.dataa(\fsx|always2~0_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(\fsx|displayGen|Add0~2_combout ),
	.datad(\fsx|Decoder7~79_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~106_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~106 .lut_mask = 16'h8000;
defparam \fsx|Decoder7~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N25
dffeas \fsx|lineDataBuffer[134][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[134][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[134][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[134][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[142][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[142][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[142][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[142][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[142][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
cycloneive_lcell_comb \fsx|Decoder7~85 (
// Equation(s):
// \fsx|Decoder7~85_combout  = (\fsx|stateCounter [0] & (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|Decoder7~77_combout  & \fsx|stateCounter [1])))

	.dataa(\fsx|stateCounter [0]),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|Decoder7~77_combout ),
	.datad(\fsx|stateCounter [1]),
	.cin(gnd),
	.combout(\fsx|Decoder7~85_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~85 .lut_mask = 16'h8000;
defparam \fsx|Decoder7~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \fsx|Decoder7~104 (
// Equation(s):
// \fsx|Decoder7~104_combout  = (\fsx|Decoder7~85_combout  & (\fsx|displayGen|o_h~6_combout  & (\fsx|displayGen|Add0~2_combout  & \fsx|always2~0_combout )))

	.dataa(\fsx|Decoder7~85_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(\fsx|displayGen|Add0~2_combout ),
	.datad(\fsx|always2~0_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~104_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~104 .lut_mask = 16'h8000;
defparam \fsx|Decoder7~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N5
dffeas \fsx|lineDataBuffer[142][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[142][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[142][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[142][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[142][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N24
cycloneive_lcell_comb \fsx|Mux13~4 (
// Equation(s):
// \fsx|Mux13~4_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[142][0]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[134][0]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[134][0]~q ),
	.datad(\fsx|lineDataBuffer[142][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~4 .lut_mask = 16'hDC98;
defparam \fsx|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \fsx|Decoder7~91 (
// Equation(s):
// \fsx|Decoder7~91_combout  = (\fsx|Decoder7~85_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|Decoder7~78_combout  & \fsx|displayGen|o_h[6]~7_combout )))

	.dataa(\fsx|Decoder7~85_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|Decoder7~78_combout ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~91_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~91 .lut_mask = 16'h2000;
defparam \fsx|Decoder7~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \fsx|lineDataBuffer[158][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[158][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[158][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[158][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \fsx|Mux13~5 (
// Equation(s):
// \fsx|Mux13~5_combout  = (\fsx|Mux13~4_combout  & (((\fsx|lineDataBuffer[158][0]~q ) # (!\fsx|Add4~2_combout )))) # (!\fsx|Mux13~4_combout  & (\fsx|lineDataBuffer[150][0]~q  & ((\fsx|Add4~2_combout ))))

	.dataa(\fsx|lineDataBuffer[150][0]~q ),
	.datab(\fsx|Mux13~4_combout ),
	.datac(\fsx|lineDataBuffer[158][0]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~5 .lut_mask = 16'hE2CC;
defparam \fsx|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \fsx|displayGen|o_h[4]~12 (
// Equation(s):
// \fsx|displayGen|o_h[4]~12_combout  = (\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|h_count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(\fsx|displayGen|h_count [4]),
	.cin(gnd),
	.combout(\fsx|displayGen|o_h[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|displayGen|o_h[4]~12 .lut_mask = 16'hF000;
defparam \fsx|displayGen|o_h[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \fsx|Decoder7~105 (
// Equation(s):
// \fsx|Decoder7~105_combout  = (\fsx|Decoder7~79_combout  & (\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~2_combout ))

	.dataa(\fsx|Decoder7~79_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(gnd),
	.datad(\fsx|displayGen|Add0~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~105_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~105 .lut_mask = 16'h8800;
defparam \fsx|Decoder7~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \fsx|Decoder7~87 (
// Equation(s):
// \fsx|Decoder7~87_combout  = (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|Decoder7~105_combout  & !\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|Decoder7~105_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~87_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~87 .lut_mask = 16'h0040;
defparam \fsx|Decoder7~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N7
dffeas \fsx|lineDataBuffer[166][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[166][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[166][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[166][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N26
cycloneive_lcell_comb \fsx|lineDataBuffer[174][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[174][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[174][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[174][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[174][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \fsx|Decoder7~112 (
// Equation(s):
// \fsx|Decoder7~112_combout  = (\fsx|displayGen|o_h~6_combout  & (\fsx|displayGen|h_count [4] & (!\fsx|displayGen|h_count [3] & \fsx|Decoder7~85_combout )))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|h_count [4]),
	.datac(\fsx|displayGen|h_count [3]),
	.datad(\fsx|Decoder7~85_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~112_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~112 .lut_mask = 16'h0800;
defparam \fsx|Decoder7~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \fsx|Decoder7~114 (
// Equation(s):
// \fsx|Decoder7~114_combout  = (\fsx|displayGen|Add0~2_combout  & (!\fsx|displayGen|Add0~0_combout  & (\fsx|displayGen|o_h~6_combout  & \fsx|Decoder7~112_combout )))

	.dataa(\fsx|displayGen|Add0~2_combout ),
	.datab(\fsx|displayGen|Add0~0_combout ),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(\fsx|Decoder7~112_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~114_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~114 .lut_mask = 16'h2000;
defparam \fsx|Decoder7~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N27
dffeas \fsx|lineDataBuffer[174][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[174][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[174][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[174][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[174][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N6
cycloneive_lcell_comb \fsx|Mux13~2 (
// Equation(s):
// \fsx|Mux13~2_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[174][0]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[166][0]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[166][0]~q ),
	.datad(\fsx|lineDataBuffer[174][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~2 .lut_mask = 16'hDC98;
defparam \fsx|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \fsx|Decoder7~81 (
// Equation(s):
// \fsx|Decoder7~81_combout  = (\fsx|displayGen|h_count [3] & (\fsx|displayGen|h_count [4] & \fsx|displayGen|o_h~6_combout ))

	.dataa(\fsx|displayGen|h_count [3]),
	.datab(\fsx|displayGen|h_count [4]),
	.datac(gnd),
	.datad(\fsx|displayGen|o_h~6_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~81_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~81 .lut_mask = 16'h8800;
defparam \fsx|Decoder7~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \fsx|Decoder7~90 (
// Equation(s):
// \fsx|Decoder7~90_combout  = (\fsx|Decoder7~81_combout  & (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|Decoder7~85_combout  & !\fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|Decoder7~81_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|Decoder7~85_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~90_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~90 .lut_mask = 16'h0080;
defparam \fsx|Decoder7~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \fsx|lineDataBuffer[190][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[190][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[190][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[190][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \fsx|Decoder7~82 (
// Equation(s):
// \fsx|Decoder7~82_combout  = (\fsx|Decoder7~81_combout  & (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|Decoder7~79_combout  & !\fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|Decoder7~81_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|Decoder7~79_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~82_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~82 .lut_mask = 16'h0080;
defparam \fsx|Decoder7~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \fsx|lineDataBuffer[182][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[182][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[182][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[182][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \fsx|Mux13~3 (
// Equation(s):
// \fsx|Mux13~3_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux13~2_combout  & (\fsx|lineDataBuffer[190][0]~q )) # (!\fsx|Mux13~2_combout  & ((\fsx|lineDataBuffer[182][0]~q ))))) # (!\fsx|Add4~2_combout  & (\fsx|Mux13~2_combout ))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Mux13~2_combout ),
	.datac(\fsx|lineDataBuffer[190][0]~q ),
	.datad(\fsx|lineDataBuffer[182][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~3 .lut_mask = 16'hE6C4;
defparam \fsx|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \fsx|Mux13~6 (
// Equation(s):
// \fsx|Mux13~6_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|Mux13~3_combout ))) # (!\fsx|Add4~4_combout  & (\fsx|Mux13~5_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|Mux13~5_combout ),
	.datad(\fsx|Mux13~3_combout ),
	.cin(gnd),
	.combout(\fsx|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~6 .lut_mask = 16'hDC98;
defparam \fsx|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[246][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[246][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[246][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[246][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[246][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \fsx|Decoder7~84 (
// Equation(s):
// \fsx|Decoder7~84_combout  = (\fsx|Decoder7~81_combout  & (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|Decoder7~79_combout  & \fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|Decoder7~81_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|Decoder7~79_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~84_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~84 .lut_mask = 16'h8000;
defparam \fsx|Decoder7~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \fsx|lineDataBuffer[246][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[246][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[246][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[246][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[246][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \fsx|Decoder7~92 (
// Equation(s):
// \fsx|Decoder7~92_combout  = (\fsx|Decoder7~81_combout  & (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|Decoder7~85_combout  & \fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|Decoder7~81_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|Decoder7~85_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~92_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~92 .lut_mask = 16'h8000;
defparam \fsx|Decoder7~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N17
dffeas \fsx|lineDataBuffer[254][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[254][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[254][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[254][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \fsx|Decoder7~88 (
// Equation(s):
// \fsx|Decoder7~88_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|Decoder7~105_combout  & !\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|Decoder7~105_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~88_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~88 .lut_mask = 16'h0080;
defparam \fsx|Decoder7~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N31
dffeas \fsx|lineDataBuffer[230][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[230][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[230][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[230][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[238][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[238][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[238][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[238][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[238][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \fsx|Decoder7~113 (
// Equation(s):
// \fsx|Decoder7~113_combout  = (\fsx|displayGen|Add0~2_combout  & (\fsx|displayGen|Add0~0_combout  & (\fsx|displayGen|o_h~6_combout  & \fsx|Decoder7~112_combout )))

	.dataa(\fsx|displayGen|Add0~2_combout ),
	.datab(\fsx|displayGen|Add0~0_combout ),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(\fsx|Decoder7~112_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~113_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~113 .lut_mask = 16'h8000;
defparam \fsx|Decoder7~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N29
dffeas \fsx|lineDataBuffer[238][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[238][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[238][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[238][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[238][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N30
cycloneive_lcell_comb \fsx|Mux13~7 (
// Equation(s):
// \fsx|Mux13~7_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[238][0]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[230][0]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[230][0]~q ),
	.datad(\fsx|lineDataBuffer[238][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~7 .lut_mask = 16'hDC98;
defparam \fsx|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
cycloneive_lcell_comb \fsx|Mux13~8 (
// Equation(s):
// \fsx|Mux13~8_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux13~7_combout  & ((\fsx|lineDataBuffer[254][0]~q ))) # (!\fsx|Mux13~7_combout  & (\fsx|lineDataBuffer[246][0]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux13~7_combout ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|lineDataBuffer[246][0]~q ),
	.datac(\fsx|lineDataBuffer[254][0]~q ),
	.datad(\fsx|Mux13~7_combout ),
	.cin(gnd),
	.combout(\fsx|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~8 .lut_mask = 16'hF588;
defparam \fsx|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneive_lcell_comb \fsx|Decoder7~86 (
// Equation(s):
// \fsx|Decoder7~86_combout  = (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|Decoder7~105_combout  & !\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|Decoder7~105_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~86_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~86 .lut_mask = 16'h0040;
defparam \fsx|Decoder7~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N13
dffeas \fsx|lineDataBuffer[198][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[198][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[198][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[198][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[206][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[206][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[206][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[206][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[206][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \fsx|Decoder7~110 (
// Equation(s):
// \fsx|Decoder7~110_combout  = (\fsx|Decoder7~85_combout  & (((!\fsx|displayGen|h_count [4] & !\fsx|displayGen|h_count [3])) # (!\fsx|displayGen|o_h~6_combout )))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|h_count [4]),
	.datac(\fsx|displayGen|h_count [3]),
	.datad(\fsx|Decoder7~85_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~110_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~110 .lut_mask = 16'h5700;
defparam \fsx|Decoder7~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \fsx|Decoder7~111 (
// Equation(s):
// \fsx|Decoder7~111_combout  = (\fsx|displayGen|o_h~6_combout  & (\fsx|displayGen|Add0~0_combout  & (\fsx|Decoder7~110_combout  & \fsx|displayGen|Add0~2_combout )))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|Add0~0_combout ),
	.datac(\fsx|Decoder7~110_combout ),
	.datad(\fsx|displayGen|Add0~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~111_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~111 .lut_mask = 16'h8000;
defparam \fsx|Decoder7~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N1
dffeas \fsx|lineDataBuffer[206][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[206][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[206][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[206][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[206][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N12
cycloneive_lcell_comb \fsx|Mux13~0 (
// Equation(s):
// \fsx|Mux13~0_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[206][0]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[198][0]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[198][0]~q ),
	.datad(\fsx|lineDataBuffer[206][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~0 .lut_mask = 16'hDC98;
defparam \fsx|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \fsx|Decoder7~89 (
// Equation(s):
// \fsx|Decoder7~89_combout  = (\fsx|Decoder7~85_combout  & (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|Decoder7~78_combout  & \fsx|displayGen|o_h[6]~7_combout )))

	.dataa(\fsx|Decoder7~85_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|Decoder7~78_combout ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~89_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~89 .lut_mask = 16'h8000;
defparam \fsx|Decoder7~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N9
dffeas \fsx|lineDataBuffer[222][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[222][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[222][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[222][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[214][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[214][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[214][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[214][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[214][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \fsx|Decoder7~80 (
// Equation(s):
// \fsx|Decoder7~80_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|Decoder7~79_combout  & (\fsx|Decoder7~78_combout  & \fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|Decoder7~79_combout ),
	.datac(\fsx|Decoder7~78_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~80_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~80 .lut_mask = 16'h8000;
defparam \fsx|Decoder7~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \fsx|lineDataBuffer[214][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[214][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[214][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[214][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[214][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \fsx|Mux13~1 (
// Equation(s):
// \fsx|Mux13~1_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux13~0_combout  & (\fsx|lineDataBuffer[222][0]~q )) # (!\fsx|Mux13~0_combout  & ((\fsx|lineDataBuffer[214][0]~q ))))) # (!\fsx|Add4~2_combout  & (\fsx|Mux13~0_combout ))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Mux13~0_combout ),
	.datac(\fsx|lineDataBuffer[222][0]~q ),
	.datad(\fsx|lineDataBuffer[214][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~1 .lut_mask = 16'hE6C4;
defparam \fsx|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \fsx|Mux13~9 (
// Equation(s):
// \fsx|Mux13~9_combout  = (\fsx|Mux13~6_combout  & ((\fsx|Mux13~8_combout ) # ((!\fsx|Add4~6_combout )))) # (!\fsx|Mux13~6_combout  & (((\fsx|Mux13~1_combout  & \fsx|Add4~6_combout ))))

	.dataa(\fsx|Mux13~6_combout ),
	.datab(\fsx|Mux13~8_combout ),
	.datac(\fsx|Mux13~1_combout ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~9 .lut_mask = 16'hD8AA;
defparam \fsx|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \fsx|Add4~8 (
// Equation(s):
// \fsx|Add4~8_combout  = (\fsx|Add4~7  & ((((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~2_combout ))))) # (!\fsx|Add4~7  & (((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~2_combout )) # (GND)))
// \fsx|Add4~9  = CARRY(((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~2_combout )) # (!\fsx|Add4~7 ))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add4~7 ),
	.combout(\fsx|Add4~8_combout ),
	.cout(\fsx|Add4~9 ));
// synopsys translate_off
defparam \fsx|Add4~8 .lut_mask = 16'h788F;
defparam \fsx|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[78][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[78][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[78][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[78][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[78][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \fsx|Decoder7~115 (
// Equation(s):
// \fsx|Decoder7~115_combout  = (\fsx|displayGen|o_h~6_combout  & (\fsx|displayGen|Add0~0_combout  & (\fsx|Decoder7~110_combout  & !\fsx|displayGen|Add0~2_combout )))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|Add0~0_combout ),
	.datac(\fsx|Decoder7~110_combout ),
	.datad(\fsx|displayGen|Add0~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~115_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~115 .lut_mask = 16'h0080;
defparam \fsx|Decoder7~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \fsx|lineDataBuffer[78][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[78][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[78][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[78][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[78][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \fsx|Decoder7~117 (
// Equation(s):
// \fsx|Decoder7~117_combout  = (!\fsx|displayGen|Add0~2_combout  & (\fsx|displayGen|Add0~0_combout  & (\fsx|displayGen|o_h~6_combout  & \fsx|Decoder7~112_combout )))

	.dataa(\fsx|displayGen|Add0~2_combout ),
	.datab(\fsx|displayGen|Add0~0_combout ),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(\fsx|Decoder7~112_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~117_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~117 .lut_mask = 16'h4000;
defparam \fsx|Decoder7~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \fsx|lineDataBuffer[110][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[110][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[110][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[110][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[102][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[102][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[102][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[102][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[102][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \fsx|Decoder7~107 (
// Equation(s):
// \fsx|Decoder7~107_combout  = (\fsx|Decoder7~79_combout  & ((!\fsx|displayGen|Add0~2_combout ) # (!\fsx|displayGen|o_h~6_combout )))

	.dataa(gnd),
	.datab(\fsx|Decoder7~79_combout ),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(\fsx|displayGen|Add0~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~107_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~107 .lut_mask = 16'h0CCC;
defparam \fsx|Decoder7~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \fsx|Decoder7~102 (
// Equation(s):
// \fsx|Decoder7~102_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|Decoder7~107_combout  & \fsx|displayGen|o_h[4]~12_combout )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|Decoder7~107_combout ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~102_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~102 .lut_mask = 16'h2000;
defparam \fsx|Decoder7~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \fsx|lineDataBuffer[102][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[102][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[102][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[102][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[102][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \fsx|Decoder7~94 (
// Equation(s):
// \fsx|Decoder7~94_combout  = (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|Decoder7~107_combout  & !\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|Decoder7~107_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~94_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~94 .lut_mask = 16'h0040;
defparam \fsx|Decoder7~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \fsx|lineDataBuffer[70][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[70][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[70][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[70][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \fsx|Mux13~10 (
// Equation(s):
// \fsx|Mux13~10_combout  = (\fsx|Add4~0_combout  & (((\fsx|Add4~4_combout )))) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[102][0]~q )) # (!\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[70][0]~q )))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[102][0]~q ),
	.datac(\fsx|lineDataBuffer[70][0]~q ),
	.datad(\fsx|Add4~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~10 .lut_mask = 16'hEE50;
defparam \fsx|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \fsx|Mux13~11 (
// Equation(s):
// \fsx|Mux13~11_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux13~10_combout  & ((\fsx|lineDataBuffer[110][0]~q ))) # (!\fsx|Mux13~10_combout  & (\fsx|lineDataBuffer[78][0]~q )))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux13~10_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[78][0]~q ),
	.datac(\fsx|lineDataBuffer[110][0]~q ),
	.datad(\fsx|Mux13~10_combout ),
	.cin(gnd),
	.combout(\fsx|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~11 .lut_mask = 16'hF588;
defparam \fsx|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \fsx|lineDataBuffer[118][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[118][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[118][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[118][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[118][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \fsx|Decoder7~101 (
// Equation(s):
// \fsx|Decoder7~101_combout  = (\fsx|Decoder7~81_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|Decoder7~79_combout  & \fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|Decoder7~81_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|Decoder7~79_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~101_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~101 .lut_mask = 16'h2000;
defparam \fsx|Decoder7~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \fsx|lineDataBuffer[118][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[118][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[118][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[118][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[118][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \fsx|Decoder7~93 (
// Equation(s):
// \fsx|Decoder7~93_combout  = (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|Decoder7~79_combout  & (\fsx|Decoder7~78_combout  & \fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|Decoder7~79_combout ),
	.datac(\fsx|Decoder7~78_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~93_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~93 .lut_mask = 16'h4000;
defparam \fsx|Decoder7~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \fsx|lineDataBuffer[86][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[86][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[86][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[86][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \fsx|Mux13~17 (
// Equation(s):
// \fsx|Mux13~17_combout  = (\fsx|Add4~0_combout  & (((\fsx|Add4~4_combout )))) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[118][0]~q )) # (!\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[86][0]~q )))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[118][0]~q ),
	.datac(\fsx|lineDataBuffer[86][0]~q ),
	.datad(\fsx|Add4~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~17 .lut_mask = 16'hEE50;
defparam \fsx|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \fsx|Decoder7~103 (
// Equation(s):
// \fsx|Decoder7~103_combout  = (\fsx|Decoder7~81_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|Decoder7~85_combout  & \fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|Decoder7~81_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|Decoder7~85_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~103_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~103 .lut_mask = 16'h2000;
defparam \fsx|Decoder7~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \fsx|lineDataBuffer[126][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[126][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[126][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[126][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \fsx|Decoder7~95 (
// Equation(s):
// \fsx|Decoder7~95_combout  = (\fsx|Decoder7~85_combout  & (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|Decoder7~78_combout  & !\fsx|displayGen|o_h[6]~7_combout )))

	.dataa(\fsx|Decoder7~85_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|Decoder7~78_combout ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~95_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~95 .lut_mask = 16'h0080;
defparam \fsx|Decoder7~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \fsx|lineDataBuffer[94][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[94][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[94][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[94][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \fsx|Mux13~18 (
// Equation(s):
// \fsx|Mux13~18_combout  = (\fsx|Mux13~17_combout  & ((\fsx|lineDataBuffer[126][0]~q ) # ((!\fsx|Add4~0_combout )))) # (!\fsx|Mux13~17_combout  & (((\fsx|lineDataBuffer[94][0]~q  & \fsx|Add4~0_combout ))))

	.dataa(\fsx|Mux13~17_combout ),
	.datab(\fsx|lineDataBuffer[126][0]~q ),
	.datac(\fsx|lineDataBuffer[94][0]~q ),
	.datad(\fsx|Add4~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~18 .lut_mask = 16'hD8AA;
defparam \fsx|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \fsx|Decoder7~109 (
// Equation(s):
// \fsx|Decoder7~109_combout  = (\fsx|always2~0_combout  & (\fsx|Decoder7~79_combout  & ((!\fsx|displayGen|Add0~2_combout ) # (!\fsx|displayGen|o_h~6_combout ))))

	.dataa(\fsx|always2~0_combout ),
	.datab(\fsx|Decoder7~79_combout ),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(\fsx|displayGen|Add0~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~109_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~109 .lut_mask = 16'h0888;
defparam \fsx|Decoder7~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N19
dffeas \fsx|lineDataBuffer[6][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[6][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \fsx|lineDataBuffer[38][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[38][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[38][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[38][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[38][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \fsx|Decoder7~97 (
// Equation(s):
// \fsx|Decoder7~97_combout  = (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|Decoder7~107_combout  & \fsx|displayGen|o_h[4]~12_combout )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|Decoder7~107_combout ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~97_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~97 .lut_mask = 16'h1000;
defparam \fsx|Decoder7~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \fsx|lineDataBuffer[38][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[38][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[38][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[38][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[38][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneive_lcell_comb \fsx|Mux13~14 (
// Equation(s):
// \fsx|Mux13~14_combout  = (\fsx|Add4~0_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[38][0]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[6][0]~q ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[6][0]~q ),
	.datad(\fsx|lineDataBuffer[38][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~14 .lut_mask = 16'hDC98;
defparam \fsx|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \fsx|Decoder7~116 (
// Equation(s):
// \fsx|Decoder7~116_combout  = (\fsx|Decoder7~112_combout  & (((!\fsx|displayGen|Add0~2_combout  & !\fsx|displayGen|Add0~0_combout )) # (!\fsx|displayGen|o_h~6_combout )))

	.dataa(\fsx|displayGen|Add0~2_combout ),
	.datab(\fsx|displayGen|Add0~0_combout ),
	.datac(\fsx|displayGen|o_h~6_combout ),
	.datad(\fsx|Decoder7~112_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~116_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~116 .lut_mask = 16'h1F00;
defparam \fsx|Decoder7~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \fsx|lineDataBuffer[46][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[46][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[46][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[46][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \fsx|lineDataBuffer[14][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[14][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[14][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \fsx|Decoder7~108 (
// Equation(s):
// \fsx|Decoder7~108_combout  = (\fsx|Decoder7~85_combout  & (\fsx|always2~0_combout  & ((!\fsx|displayGen|Add0~2_combout ) # (!\fsx|displayGen|o_h~6_combout ))))

	.dataa(\fsx|Decoder7~85_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(\fsx|always2~0_combout ),
	.datad(\fsx|displayGen|Add0~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~108_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~108 .lut_mask = 16'h20A0;
defparam \fsx|Decoder7~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \fsx|lineDataBuffer[14][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[14][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \fsx|Mux13~15 (
// Equation(s):
// \fsx|Mux13~15_combout  = (\fsx|Mux13~14_combout  & (((\fsx|lineDataBuffer[46][0]~q )) # (!\fsx|Add4~0_combout ))) # (!\fsx|Mux13~14_combout  & (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[14][0]~q ))))

	.dataa(\fsx|Mux13~14_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[46][0]~q ),
	.datad(\fsx|lineDataBuffer[14][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~15 .lut_mask = 16'hE6A2;
defparam \fsx|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \fsx|Decoder7~99 (
// Equation(s):
// \fsx|Decoder7~99_combout  = (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|Decoder7~79_combout  & (\fsx|Decoder7~78_combout  & !\fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|Decoder7~79_combout ),
	.datac(\fsx|Decoder7~78_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~99_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~99 .lut_mask = 16'h0040;
defparam \fsx|Decoder7~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N9
dffeas \fsx|lineDataBuffer[22][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[22][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[54][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[54][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[54][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[54][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[54][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \fsx|Decoder7~96 (
// Equation(s):
// \fsx|Decoder7~96_combout  = (\fsx|Decoder7~81_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|Decoder7~79_combout  & !\fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|Decoder7~81_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|Decoder7~79_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~96_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~96 .lut_mask = 16'h0020;
defparam \fsx|Decoder7~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N25
dffeas \fsx|lineDataBuffer[54][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[54][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[54][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[54][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[54][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneive_lcell_comb \fsx|Mux13~12 (
// Equation(s):
// \fsx|Mux13~12_combout  = (\fsx|Add4~0_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[54][0]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[22][0]~q ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[22][0]~q ),
	.datad(\fsx|lineDataBuffer[54][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~12 .lut_mask = 16'hDC98;
defparam \fsx|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \fsx|Decoder7~98 (
// Equation(s):
// \fsx|Decoder7~98_combout  = (\fsx|Decoder7~81_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|Decoder7~85_combout  & !\fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|Decoder7~81_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|Decoder7~85_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~98_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~98 .lut_mask = 16'h0020;
defparam \fsx|Decoder7~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \fsx|lineDataBuffer[62][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[62][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[62][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[62][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[30][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[30][0]~feeder_combout  = \fsx|lineDataBuffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[30][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[30][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[30][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \fsx|Decoder7~100 (
// Equation(s):
// \fsx|Decoder7~100_combout  = (\fsx|Decoder7~85_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|Decoder7~78_combout  & !\fsx|displayGen|o_h[6]~7_combout )))

	.dataa(\fsx|Decoder7~85_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|Decoder7~78_combout ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder7~100_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder7~100 .lut_mask = 16'h0020;
defparam \fsx|Decoder7~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \fsx|lineDataBuffer[30][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[30][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[30][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \fsx|Mux13~13 (
// Equation(s):
// \fsx|Mux13~13_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux13~12_combout  & (\fsx|lineDataBuffer[62][0]~q )) # (!\fsx|Mux13~12_combout  & ((\fsx|lineDataBuffer[30][0]~q ))))) # (!\fsx|Add4~0_combout  & (\fsx|Mux13~12_combout ))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux13~12_combout ),
	.datac(\fsx|lineDataBuffer[62][0]~q ),
	.datad(\fsx|lineDataBuffer[30][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~13 .lut_mask = 16'hE6C4;
defparam \fsx|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \fsx|Mux13~16 (
// Equation(s):
// \fsx|Mux13~16_combout  = (\fsx|Add4~6_combout  & (((\fsx|Add4~2_combout )))) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~2_combout  & ((\fsx|Mux13~13_combout ))) # (!\fsx|Add4~2_combout  & (\fsx|Mux13~15_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux13~15_combout ),
	.datac(\fsx|Add4~2_combout ),
	.datad(\fsx|Mux13~13_combout ),
	.cin(gnd),
	.combout(\fsx|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~16 .lut_mask = 16'hF4A4;
defparam \fsx|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \fsx|Mux13~19 (
// Equation(s):
// \fsx|Mux13~19_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux13~16_combout  & ((\fsx|Mux13~18_combout ))) # (!\fsx|Mux13~16_combout  & (\fsx|Mux13~11_combout )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux13~16_combout ))))

	.dataa(\fsx|Mux13~11_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Mux13~18_combout ),
	.datad(\fsx|Mux13~16_combout ),
	.cin(gnd),
	.combout(\fsx|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~19 .lut_mask = 16'hF388;
defparam \fsx|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \fsx|Mux13~20 (
// Equation(s):
// \fsx|Mux13~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux13~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux13~19_combout )))

	.dataa(gnd),
	.datab(\fsx|Mux13~9_combout ),
	.datac(\fsx|Add4~8_combout ),
	.datad(\fsx|Mux13~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux13~20 .lut_mask = 16'hCFC0;
defparam \fsx|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y14_N0
cycloneive_ram_block \vram32|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\fsx|vram32_addr[10]~14_combout ,\fsx|vram32_addr[9]~13_combout ,\fsx|vram32_addr[8]~12_combout ,\fsx|vram32_addr[7]~11_combout ,\fsx|vram32_addr[6]~10_combout ,\fsx|vram32_addr[5]~9_combout ,\fsx|vram32_addr[4]~8_combout ,\fsx|vram32_addr[3]~7_combout ,
\fsx|vram32_addr[2]~6_combout ,\fsx|vram32_addr[1]~5_combout ,\fsx|vram32_addr[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram32|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/FPGC4.ram0_VRAM_d714c68.hdl.mif";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VRAM:vram32|altsyncram:ram_rtl_0|altsyncram_4d61:auto_generated|ALTSYNCRAM";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1152;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000303;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000AA008A808AA8A040000000000AA0C03822A2000004580A2882A88AA02220008822A87D407D08022CA5A867AA28A00038EF380C088A88AA300020222C0C000FF5555AAAAFF00FFFF040008000CC0FFFFFF00044004400CFFFF000CC00CFF0CC0FFCF0CC0FFEFFFC00CCFFFE00CEFFFFF04400C000C0004000C000C000400080008800CFF0CDFFFD0FFFFFFDF0880FF00FFFF08800800000077773333CCCC0CF00FC300005F151F150020002080A802AA03BA08280022C00080208AA8C88020255538AAA08BAA03C080000EB42200C002C008802280208028403ECCC08AA0022A4D968AA880898AA0888888808EBD2280C88AC888C880CF9D8880C0002808;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'hC5A0000C8A8A00000AA28A8022004A608F508200C0000AA288808E3012C0AE30808000804D308AAACAEA20008AA8CFBA22C08AAA8880C02080800FAAF304000A30000092800841828AAACF0D8A204AA54F55820080008AAA80A8CBEB02088AEB865A45D745F7CFAACBAF80048AAA0020C70B8AAFCBAF8EFA830B8FEB080A84598808820A02800A82A2828282802880288A08802A80884C82802888288AAA8F59082482000020A2000AA20BB3820A0AA2000AC0BA4B01822A8EEA008A88AA000008F30FB00EF203000AB200300E0000C23EC2CF002AAF457DCCFF83C24DF50AB24EB1CFFFAAEFC8FB2065782D87D2F7DF08202EA02DBA0AB20AFBF77F388C0000;
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \fsx|lineDataBuffer~4 (
// Equation(s):
// \fsx|lineDataBuffer~4_combout  = (\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout )) # (!\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(gnd),
	.datab(\fsx|Add5~0_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~4 .lut_mask = 16'hF3C0;
defparam \fsx|lineDataBuffer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[206][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[206][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[206][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[206][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[206][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N13
dffeas \fsx|lineDataBuffer[206][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[206][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[206][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[206][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[206][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N15
dffeas \fsx|lineDataBuffer[238][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[238][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[238][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[238][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N27
dffeas \fsx|lineDataBuffer[198][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[198][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[198][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[198][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[230][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[230][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[230][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[230][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[230][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N17
dffeas \fsx|lineDataBuffer[230][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[230][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[230][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[230][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[230][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N26
cycloneive_lcell_comb \fsx|Mux12~0 (
// Equation(s):
// \fsx|Mux12~0_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[230][1]~q )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[198][1]~q )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[198][1]~q ),
	.datad(\fsx|lineDataBuffer[230][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~0 .lut_mask = 16'hBA98;
defparam \fsx|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \fsx|Mux12~1 (
// Equation(s):
// \fsx|Mux12~1_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux12~0_combout  & ((\fsx|lineDataBuffer[238][1]~q ))) # (!\fsx|Mux12~0_combout  & (\fsx|lineDataBuffer[206][1]~q )))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux12~0_combout ))))

	.dataa(\fsx|lineDataBuffer[206][1]~q ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[238][1]~q ),
	.datad(\fsx|Mux12~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~1 .lut_mask = 16'hF388;
defparam \fsx|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N3
dffeas \fsx|lineDataBuffer[214][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[214][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[214][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[214][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[246][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[246][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[246][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[246][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[246][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N1
dffeas \fsx|lineDataBuffer[246][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[246][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[246][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[246][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[246][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N2
cycloneive_lcell_comb \fsx|Mux12~7 (
// Equation(s):
// \fsx|Mux12~7_combout  = (\fsx|Add4~0_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[246][1]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[214][1]~q ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[214][1]~q ),
	.datad(\fsx|lineDataBuffer[246][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~7 .lut_mask = 16'hDC98;
defparam \fsx|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N5
dffeas \fsx|lineDataBuffer[254][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[254][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[254][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[254][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneive_lcell_comb \fsx|lineDataBuffer[222][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[222][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[222][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[222][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[222][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \fsx|lineDataBuffer[222][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[222][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[222][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[222][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[222][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N4
cycloneive_lcell_comb \fsx|Mux12~8 (
// Equation(s):
// \fsx|Mux12~8_combout  = (\fsx|Mux12~7_combout  & (((\fsx|lineDataBuffer[254][1]~q )) # (!\fsx|Add4~0_combout ))) # (!\fsx|Mux12~7_combout  & (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[222][1]~q ))))

	.dataa(\fsx|Mux12~7_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[254][1]~q ),
	.datad(\fsx|lineDataBuffer[222][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~8 .lut_mask = 16'hE6A2;
defparam \fsx|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \fsx|lineDataBuffer[142][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[142][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[142][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[142][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[142][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N7
dffeas \fsx|lineDataBuffer[142][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[142][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[142][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[142][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[142][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \fsx|lineDataBuffer[174][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[174][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[174][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[174][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y19_N29
dffeas \fsx|lineDataBuffer[134][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[134][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[134][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[134][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneive_lcell_comb \fsx|lineDataBuffer[166][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[166][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[166][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[166][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[166][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N3
dffeas \fsx|lineDataBuffer[166][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[166][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[166][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[166][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[166][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneive_lcell_comb \fsx|Mux12~4 (
// Equation(s):
// \fsx|Mux12~4_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[166][1]~q )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[134][1]~q )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[134][1]~q ),
	.datad(\fsx|lineDataBuffer[166][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~4 .lut_mask = 16'hBA98;
defparam \fsx|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \fsx|Mux12~5 (
// Equation(s):
// \fsx|Mux12~5_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux12~4_combout  & ((\fsx|lineDataBuffer[174][1]~q ))) # (!\fsx|Mux12~4_combout  & (\fsx|lineDataBuffer[142][1]~q )))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux12~4_combout ))))

	.dataa(\fsx|lineDataBuffer[142][1]~q ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[174][1]~q ),
	.datad(\fsx|Mux12~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~5 .lut_mask = 16'hF388;
defparam \fsx|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N3
dffeas \fsx|lineDataBuffer[150][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[150][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[150][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[150][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[182][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[182][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[182][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[182][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[182][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N25
dffeas \fsx|lineDataBuffer[182][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[182][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[182][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[182][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[182][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneive_lcell_comb \fsx|Mux12~2 (
// Equation(s):
// \fsx|Mux12~2_combout  = (\fsx|Add4~0_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[182][1]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[150][1]~q ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[150][1]~q ),
	.datad(\fsx|lineDataBuffer[182][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~2 .lut_mask = 16'hDC98;
defparam \fsx|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N3
dffeas \fsx|lineDataBuffer[190][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[190][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[190][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[190][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[158][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[158][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[158][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[158][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[158][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \fsx|lineDataBuffer[158][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[158][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[158][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[158][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[158][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N2
cycloneive_lcell_comb \fsx|Mux12~3 (
// Equation(s):
// \fsx|Mux12~3_combout  = (\fsx|Mux12~2_combout  & (((\fsx|lineDataBuffer[190][1]~q )) # (!\fsx|Add4~0_combout ))) # (!\fsx|Mux12~2_combout  & (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[158][1]~q ))))

	.dataa(\fsx|Mux12~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[190][1]~q ),
	.datad(\fsx|lineDataBuffer[158][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~3 .lut_mask = 16'hE6A2;
defparam \fsx|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \fsx|Mux12~6 (
// Equation(s):
// \fsx|Mux12~6_combout  = (\fsx|Add4~2_combout  & (((\fsx|Add4~6_combout ) # (\fsx|Mux12~3_combout )))) # (!\fsx|Add4~2_combout  & (\fsx|Mux12~5_combout  & (!\fsx|Add4~6_combout )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Mux12~5_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Mux12~3_combout ),
	.cin(gnd),
	.combout(\fsx|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~6 .lut_mask = 16'hAEA4;
defparam \fsx|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \fsx|Mux12~9 (
// Equation(s):
// \fsx|Mux12~9_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux12~6_combout  & ((\fsx|Mux12~8_combout ))) # (!\fsx|Mux12~6_combout  & (\fsx|Mux12~1_combout )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux12~6_combout ))))

	.dataa(\fsx|Mux12~1_combout ),
	.datab(\fsx|Mux12~8_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Mux12~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~9 .lut_mask = 16'hCFA0;
defparam \fsx|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \fsx|lineDataBuffer[78][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[78][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[78][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[78][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[94][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[94][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[94][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[94][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[94][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \fsx|lineDataBuffer[94][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[94][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[94][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[94][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[94][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \fsx|Mux12~17 (
// Equation(s):
// \fsx|Mux12~17_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[94][1]~q ))) # (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[78][1]~q ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[78][1]~q ),
	.datad(\fsx|lineDataBuffer[94][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~17 .lut_mask = 16'hDC98;
defparam \fsx|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \fsx|lineDataBuffer[126][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[126][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[126][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[126][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N3
dffeas \fsx|lineDataBuffer[110][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[110][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[110][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[110][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N2
cycloneive_lcell_comb \fsx|Mux12~18 (
// Equation(s):
// \fsx|Mux12~18_combout  = (\fsx|Mux12~17_combout  & ((\fsx|lineDataBuffer[126][1]~q ) # ((!\fsx|Add4~4_combout )))) # (!\fsx|Mux12~17_combout  & (((\fsx|lineDataBuffer[110][1]~q  & \fsx|Add4~4_combout ))))

	.dataa(\fsx|Mux12~17_combout ),
	.datab(\fsx|lineDataBuffer[126][1]~q ),
	.datac(\fsx|lineDataBuffer[110][1]~q ),
	.datad(\fsx|Add4~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~18 .lut_mask = 16'hD8AA;
defparam \fsx|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[102][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[102][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[102][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[102][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[102][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N9
dffeas \fsx|lineDataBuffer[102][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[102][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[102][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[102][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[102][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N27
dffeas \fsx|lineDataBuffer[118][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[118][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[118][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[118][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \fsx|lineDataBuffer[70][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[70][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[70][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[70][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[86][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[86][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[86][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[86][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[86][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \fsx|lineDataBuffer[86][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[86][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[86][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[86][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[86][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneive_lcell_comb \fsx|Mux12~10 (
// Equation(s):
// \fsx|Mux12~10_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[86][1]~q ))) # (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[70][1]~q ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[70][1]~q ),
	.datad(\fsx|lineDataBuffer[86][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~10 .lut_mask = 16'hDC98;
defparam \fsx|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
cycloneive_lcell_comb \fsx|Mux12~11 (
// Equation(s):
// \fsx|Mux12~11_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux12~10_combout  & ((\fsx|lineDataBuffer[118][1]~q ))) # (!\fsx|Mux12~10_combout  & (\fsx|lineDataBuffer[102][1]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux12~10_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|lineDataBuffer[102][1]~q ),
	.datac(\fsx|lineDataBuffer[118][1]~q ),
	.datad(\fsx|Mux12~10_combout ),
	.cin(gnd),
	.combout(\fsx|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~11 .lut_mask = 16'hF588;
defparam \fsx|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \fsx|lineDataBuffer[14][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[14][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[30][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[30][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[30][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[30][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[30][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \fsx|lineDataBuffer[30][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[30][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[30][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \fsx|Mux12~12 (
// Equation(s):
// \fsx|Mux12~12_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[30][1]~q ))) # (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[14][1]~q ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[14][1]~q ),
	.datad(\fsx|lineDataBuffer[30][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~12 .lut_mask = 16'hDC98;
defparam \fsx|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \fsx|lineDataBuffer[62][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[62][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[62][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[62][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
cycloneive_lcell_comb \fsx|lineDataBuffer[46][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[46][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[46][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[46][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[46][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N7
dffeas \fsx|lineDataBuffer[46][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[46][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[46][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[46][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[46][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \fsx|Mux12~13 (
// Equation(s):
// \fsx|Mux12~13_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux12~12_combout  & (\fsx|lineDataBuffer[62][1]~q )) # (!\fsx|Mux12~12_combout  & ((\fsx|lineDataBuffer[46][1]~q ))))) # (!\fsx|Add4~4_combout  & (\fsx|Mux12~12_combout ))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Mux12~12_combout ),
	.datac(\fsx|lineDataBuffer[62][1]~q ),
	.datad(\fsx|lineDataBuffer[46][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~13 .lut_mask = 16'hE6C4;
defparam \fsx|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \fsx|lineDataBuffer[38][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[38][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[38][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[38][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[38][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \fsx|lineDataBuffer[38][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[38][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[38][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[38][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[38][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \fsx|lineDataBuffer[54][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[54][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[54][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[54][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N23
dffeas \fsx|lineDataBuffer[6][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[6][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[22][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[22][1]~feeder_combout  = \fsx|lineDataBuffer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[22][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[22][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[22][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N21
dffeas \fsx|lineDataBuffer[22][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[22][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneive_lcell_comb \fsx|Mux12~14 (
// Equation(s):
// \fsx|Mux12~14_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~4_combout ) # ((\fsx|lineDataBuffer[22][1]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[6][1]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[6][1]~q ),
	.datad(\fsx|lineDataBuffer[22][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~14 .lut_mask = 16'hBA98;
defparam \fsx|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \fsx|Mux12~15 (
// Equation(s):
// \fsx|Mux12~15_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux12~14_combout  & ((\fsx|lineDataBuffer[54][1]~q ))) # (!\fsx|Mux12~14_combout  & (\fsx|lineDataBuffer[38][1]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux12~14_combout ))))

	.dataa(\fsx|lineDataBuffer[38][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[54][1]~q ),
	.datad(\fsx|Mux12~14_combout ),
	.cin(gnd),
	.combout(\fsx|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~15 .lut_mask = 16'hF388;
defparam \fsx|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
cycloneive_lcell_comb \fsx|Mux12~16 (
// Equation(s):
// \fsx|Mux12~16_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~0_combout  & (\fsx|Mux12~13_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Mux12~15_combout )))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|Mux12~13_combout ),
	.datad(\fsx|Mux12~15_combout ),
	.cin(gnd),
	.combout(\fsx|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~16 .lut_mask = 16'hD9C8;
defparam \fsx|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
cycloneive_lcell_comb \fsx|Mux12~19 (
// Equation(s):
// \fsx|Mux12~19_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux12~16_combout  & (\fsx|Mux12~18_combout )) # (!\fsx|Mux12~16_combout  & ((\fsx|Mux12~11_combout ))))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux12~16_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux12~18_combout ),
	.datac(\fsx|Mux12~11_combout ),
	.datad(\fsx|Mux12~16_combout ),
	.cin(gnd),
	.combout(\fsx|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~19 .lut_mask = 16'hDDA0;
defparam \fsx|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \fsx|Mux12~20 (
// Equation(s):
// \fsx|Mux12~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux12~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux12~19_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Mux12~9_combout ),
	.datac(gnd),
	.datad(\fsx|Mux12~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux12~20 .lut_mask = 16'hDD88;
defparam \fsx|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \fsx|lineBuffer~41 (
// Equation(s):
// \fsx|lineBuffer~41_combout  = (\fsx|Mux13~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a21 ) # (\fsx|Mux12~20_combout )))) # (!\fsx|Mux13~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a29  & ((!\fsx|Mux12~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\fsx|Mux13~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\fsx|Mux12~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~41_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~41 .lut_mask = 16'hCCE2;
defparam \fsx|lineBuffer~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \fsx|lineBuffer~42 (
// Equation(s):
// \fsx|lineBuffer~42_combout  = (\fsx|lineBuffer~41_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ) # (!\fsx|Mux12~20_combout )))) # (!\fsx|lineBuffer~41_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a13  & 
// (\fsx|Mux12~20_combout )))

	.dataa(\fsx|lineBuffer~41_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\fsx|Mux12~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~42_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~42 .lut_mask = 16'hEA4A;
defparam \fsx|lineBuffer~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \fsx|lineBuffer[150][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[150][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[150][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[150][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[150][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \fsx|Add4~10 (
// Equation(s):
// \fsx|Add4~10_combout  = (\fsx|displayGen|o_h~6_combout  & ((\fsx|displayGen|Add0~4_combout  & (\fsx|Add4~9  & VCC)) # (!\fsx|displayGen|Add0~4_combout  & (!\fsx|Add4~9 )))) # (!\fsx|displayGen|o_h~6_combout  & (((!\fsx|Add4~9 ))))
// \fsx|Add4~11  = CARRY((!\fsx|Add4~9  & ((!\fsx|displayGen|Add0~4_combout ) # (!\fsx|displayGen|o_h~6_combout ))))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add4~9 ),
	.combout(\fsx|Add4~10_combout ),
	.cout(\fsx|Add4~11 ));
// synopsys translate_off
defparam \fsx|Add4~10 .lut_mask = 16'h8707;
defparam \fsx|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \fsx|Add4~12 (
// Equation(s):
// \fsx|Add4~12_combout  = (\fsx|Add4~11  & ((((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~6_combout ))))) # (!\fsx|Add4~11  & (((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~6_combout )) # (GND)))
// \fsx|Add4~13  = CARRY(((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~6_combout )) # (!\fsx|Add4~11 ))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add4~11 ),
	.combout(\fsx|Add4~12_combout ),
	.cout(\fsx|Add4~13 ));
// synopsys translate_off
defparam \fsx|Add4~12 .lut_mask = 16'h788F;
defparam \fsx|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \fsx|Add4~14 (
// Equation(s):
// \fsx|Add4~14_combout  = (\fsx|displayGen|o_h~6_combout  & ((\fsx|displayGen|Add0~8_combout  & (\fsx|Add4~13  & VCC)) # (!\fsx|displayGen|Add0~8_combout  & (!\fsx|Add4~13 )))) # (!\fsx|displayGen|o_h~6_combout  & (((!\fsx|Add4~13 ))))
// \fsx|Add4~15  = CARRY((!\fsx|Add4~13  & ((!\fsx|displayGen|Add0~8_combout ) # (!\fsx|displayGen|o_h~6_combout ))))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add4~13 ),
	.combout(\fsx|Add4~14_combout ),
	.cout(\fsx|Add4~15 ));
// synopsys translate_off
defparam \fsx|Add4~14 .lut_mask = 16'h8707;
defparam \fsx|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \fsx|Add4~16 (
// Equation(s):
// \fsx|Add4~16_combout  = (\fsx|Add4~15  & ((((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~10_combout ))))) # (!\fsx|Add4~15  & (((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~10_combout )) # (GND)))
// \fsx|Add4~17  = CARRY(((\fsx|displayGen|o_h~6_combout  & \fsx|displayGen|Add0~10_combout )) # (!\fsx|Add4~15 ))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add4~15 ),
	.combout(\fsx|Add4~16_combout ),
	.cout(\fsx|Add4~17 ));
// synopsys translate_off
defparam \fsx|Add4~16 .lut_mask = 16'h788F;
defparam \fsx|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \fsx|Add4~18 (
// Equation(s):
// \fsx|Add4~18_combout  = (\fsx|displayGen|o_h~6_combout  & ((\fsx|displayGen|Add0~12_combout  & (\fsx|Add4~17  & VCC)) # (!\fsx|displayGen|Add0~12_combout  & (!\fsx|Add4~17 )))) # (!\fsx|displayGen|o_h~6_combout  & (((!\fsx|Add4~17 ))))
// \fsx|Add4~19  = CARRY((!\fsx|Add4~17  & ((!\fsx|displayGen|Add0~12_combout ) # (!\fsx|displayGen|o_h~6_combout ))))

	.dataa(\fsx|displayGen|o_h~6_combout ),
	.datab(\fsx|displayGen|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add4~17 ),
	.combout(\fsx|Add4~18_combout ),
	.cout(\fsx|Add4~19 ));
// synopsys translate_off
defparam \fsx|Add4~18 .lut_mask = 16'h8707;
defparam \fsx|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \fsx|Decoder15~0 (
// Equation(s):
// \fsx|Decoder15~0_combout  = (!\fsx|Add4~4_combout  & (!\fsx|Add4~18_combout  & (!\fsx|Add4~0_combout  & \fsx|Add4~2_combout )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~18_combout ),
	.datac(\fsx|Add4~0_combout ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~0 .lut_mask = 16'h0100;
defparam \fsx|Decoder15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \fsx|Add4~20 (
// Equation(s):
// \fsx|Add4~20_combout  = \fsx|Add4~19  $ (GND)
// \fsx|Add4~21  = CARRY(!\fsx|Add4~19 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fsx|Add4~19 ),
	.combout(\fsx|Add4~20_combout ),
	.cout(\fsx|Add4~21 ));
// synopsys translate_off
defparam \fsx|Add4~20 .lut_mask = 16'hF00F;
defparam \fsx|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \fsx|Add4~22 (
// Equation(s):
// \fsx|Add4~22_combout  = !\fsx|Add4~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fsx|Add4~21 ),
	.combout(\fsx|Add4~22_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Add4~22 .lut_mask = 16'h0F0F;
defparam \fsx|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \fsx|LessThan16~0 (
// Equation(s):
// \fsx|LessThan16~0_combout  = (\fsx|Add4~12_combout ) # ((\fsx|Add4~16_combout ) # ((\fsx|Add4~14_combout ) # (\fsx|Add4~10_combout )))

	.dataa(\fsx|Add4~12_combout ),
	.datab(\fsx|Add4~16_combout ),
	.datac(\fsx|Add4~14_combout ),
	.datad(\fsx|Add4~10_combout ),
	.cin(gnd),
	.combout(\fsx|LessThan16~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|LessThan16~0 .lut_mask = 16'hFFFE;
defparam \fsx|LessThan16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \fsx|Decoder15~1 (
// Equation(s):
// \fsx|Decoder15~1_combout  = (\fsx|Decoder15~0_combout  & (!\fsx|Add4~22_combout  & (!\fsx|LessThan16~0_combout  & !\fsx|Add4~20_combout )))

	.dataa(\fsx|Decoder15~0_combout ),
	.datab(\fsx|Add4~22_combout ),
	.datac(\fsx|LessThan16~0_combout ),
	.datad(\fsx|Add4~20_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~1 .lut_mask = 16'h0002;
defparam \fsx|Decoder15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \fsx|ondoubletile~0 (
// Equation(s):
// \fsx|ondoubletile~0_combout  = (!\fsx|displayGen|Add0~12_combout  & (\fsx|displayGen|o_h~6_combout  & !\fsx|displayGen|Add0~10_combout ))

	.dataa(\fsx|displayGen|Add0~12_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(\fsx|displayGen|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|ondoubletile~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|ondoubletile~0 .lut_mask = 16'h0404;
defparam \fsx|ondoubletile~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \fsx|lineBuffer[208][5]~1061 (
// Equation(s):
// \fsx|lineBuffer[208][5]~1061_combout  = (\fsx|ondoubletile~0_combout  & (((!\fsx|displayGen|Add0~8_combout  & !\fsx|displayGen|Add0~6_combout )) # (!\fsx|displayGen|o_h~6_combout )))

	.dataa(\fsx|displayGen|Add0~8_combout ),
	.datab(\fsx|displayGen|o_h~6_combout ),
	.datac(\fsx|ondoubletile~0_combout ),
	.datad(\fsx|displayGen|Add0~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[208][5]~1061_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[208][5]~1061 .lut_mask = 16'h3070;
defparam \fsx|lineBuffer[208][5]~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \fsx|always2~1 (
// Equation(s):
// \fsx|always2~1_combout  = \fsx|displayGen|o_h[7]~8_combout  $ ((((\fsx|displayGen|o_h[2]~14_combout ) # (\fsx|displayGen|o_h[6]~7_combout )) # (!\fsx|always2~0_combout )))

	.dataa(\fsx|always2~0_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|always2~1 .lut_mask = 16'h02FD;
defparam \fsx|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \fsx|lineBuffer[208][5]~4 (
// Equation(s):
// \fsx|lineBuffer[208][5]~4_combout  = (\fsx|lineBuffer[208][5]~1061_combout  & (\fsx|stateCounter [0] & (!\fsx|stateCounter [1] & \fsx|always2~1_combout )))

	.dataa(\fsx|lineBuffer[208][5]~1061_combout ),
	.datab(\fsx|stateCounter [0]),
	.datac(\fsx|stateCounter [1]),
	.datad(\fsx|always2~1_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[208][5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[208][5]~4 .lut_mask = 16'h0800;
defparam \fsx|lineBuffer[208][5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \fsx|lineBuffer[144][5]~5 (
// Equation(s):
// \fsx|lineBuffer[144][5]~5_combout  = (\fsx|Add4~8_combout  & (!\fsx|Add4~6_combout  & (\fsx|Decoder15~1_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Decoder15~1_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[144][5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[144][5]~5 .lut_mask = 16'h2000;
defparam \fsx|lineBuffer[144][5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \fsx|lineBuffer[150][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[150][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[150][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[150][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[150][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \fsx|lineBuffer[16][5]~11 (
// Equation(s):
// \fsx|lineBuffer[16][5]~11_combout  = (!\fsx|Add4~8_combout  & (!\fsx|Add4~6_combout  & (\fsx|Decoder15~1_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Decoder15~1_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[16][5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[16][5]~11 .lut_mask = 16'h1000;
defparam \fsx|lineBuffer[16][5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \fsx|lineBuffer[22][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[22][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[22][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \fsx|lineBuffer[134][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[134][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~42_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[134][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[134][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[134][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \fsx|Decoder15~8 (
// Equation(s):
// \fsx|Decoder15~8_combout  = (!\fsx|Add4~0_combout  & (!\fsx|Add4~18_combout  & (!\fsx|Add4~4_combout  & !\fsx|Add4~2_combout )))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~18_combout ),
	.datac(\fsx|Add4~4_combout ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~8 .lut_mask = 16'h0001;
defparam \fsx|Decoder15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \fsx|Decoder15~9 (
// Equation(s):
// \fsx|Decoder15~9_combout  = (\fsx|Decoder15~8_combout  & (!\fsx|Add4~20_combout  & (!\fsx|Add4~22_combout  & !\fsx|LessThan16~0_combout )))

	.dataa(\fsx|Decoder15~8_combout ),
	.datab(\fsx|Add4~20_combout ),
	.datac(\fsx|Add4~22_combout ),
	.datad(\fsx|LessThan16~0_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~9 .lut_mask = 16'h0002;
defparam \fsx|Decoder15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \fsx|lineBuffer[128][5]~27 (
// Equation(s):
// \fsx|lineBuffer[128][5]~27_combout  = (!\fsx|Add4~6_combout  & (\fsx|Add4~8_combout  & (\fsx|Decoder15~9_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~8_combout ),
	.datac(\fsx|Decoder15~9_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[128][5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[128][5]~27 .lut_mask = 16'h4000;
defparam \fsx|lineBuffer[128][5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \fsx|lineBuffer[134][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[134][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[134][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[134][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[134][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \fsx|lineBuffer[0][5]~29 (
// Equation(s):
// \fsx|lineBuffer[0][5]~29_combout  = (!\fsx|Add4~6_combout  & (\fsx|Decoder15~9_combout  & (!\fsx|Add4~8_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Decoder15~9_combout ),
	.datac(\fsx|Add4~8_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[0][5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[0][5]~29 .lut_mask = 16'h0400;
defparam \fsx|lineBuffer[0][5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \fsx|lineBuffer[6][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[6][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \fsx|vga_r[0]~77 (
// Equation(s):
// \fsx|vga_r[0]~77_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[134][5]~q )) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// ((\fsx|lineBuffer[6][5]~q )))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[134][5]~q ),
	.datac(\fsx|lineBuffer[6][5]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~77_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~77 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[0]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \fsx|vga_r[0]~78 (
// Equation(s):
// \fsx|vga_r[0]~78_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[0]~77_combout  & (\fsx|lineBuffer[150][5]~q )) # (!\fsx|vga_r[0]~77_combout  & ((\fsx|lineBuffer[22][5]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[0]~77_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[150][5]~q ),
	.datac(\fsx|lineBuffer[22][5]~q ),
	.datad(\fsx|vga_r[0]~77_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~78_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~78 .lut_mask = 16'hDDA0;
defparam \fsx|vga_r[0]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y15_N0
cycloneive_ram_block \vram32|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\fsx|vram32_addr[10]~14_combout ,\fsx|vram32_addr[9]~13_combout ,\fsx|vram32_addr[8]~12_combout ,\fsx|vram32_addr[7]~11_combout ,\fsx|vram32_addr[6]~10_combout ,\fsx|vram32_addr[5]~9_combout ,\fsx|vram32_addr[4]~8_combout ,\fsx|vram32_addr[3]~7_combout ,
\fsx|vram32_addr[2]~6_combout ,\fsx|vram32_addr[1]~5_combout ,\fsx|vram32_addr[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram32|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/FPGC4.ram0_VRAM_d714c68.hdl.mif";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VRAM:vram32|altsyncram:ram_rtl_0|altsyncram_4d61:auto_generated|ALTSYNCRAM";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1152;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003003;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000AA0088A0008A0040800082000280A82822AAAAAAAE3882A80A288AA0222000880280EB00EB080AA00088028A28A8AA202008AA0802800020002022282A000FF5555AAAAFF00FFFFAE0008AAAEEAAEAAAE00AEE00CEA0CAAAE00AEC00CAA0CCAAECA0CC0AEEAAEC00CCAAEE00CEAAEAAAEEAAEAA0C00AEAAAE000CAA0CAAAA0008AA08AA088AAA80AAAAAA8AAAA0AA00AAAAAAAAAAAAAAAACFCFCCCC0000003003038A2A5D341C24002000208088022802280A080022800280228AA88888AAA31128AAA08028A28A800082862200800080088020802080280028CCC08888022A08028AA08AA88AA08880888088892280888A88808880C889888880002A08;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h8082000A0AA28A8A8A8A88A0220008000A20820080008AAA888080A022802280808000800A208AAA080020008AA80020228080288880802880808020F905008A3000000A8AAA00A0800888288A2008200820820080008AAA882800288A088028800800A008A08008002080088AAA0020800880288028800880088028080A88A888280A820280820A82828282822880288A2880288088880A802880288AAA882800A08200002082000AA208B00AA2820A000088A80820822A0880000088AA00000AE30FA200300200022202228AAA8AAABAAA8A002289CFFF0000AAAA08A008A0E69B05DD8AEFAA0820757FFD8002F55F0AA0AAAAAAAA8AAA8AA2E5FB6F590000;
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \fsx|lineDataBuffer~6 (
// Equation(s):
// \fsx|lineDataBuffer~6_combout  = (\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(gnd),
	.datab(\fsx|Add5~0_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~6 .lut_mask = 16'hF3C0;
defparam \fsx|lineDataBuffer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \fsx|lineDataBuffer[175][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[175][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[175][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[175][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[175][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \fsx|lineDataBuffer[175][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[175][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[175][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[175][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[175][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \fsx|lineDataBuffer[143][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[143][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[143][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[143][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \fsx|Mux14~2 (
// Equation(s):
// \fsx|Mux14~2_combout  = (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[175][1]~q ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((\fsx|lineDataBuffer[143][1]~q  & !\fsx|Add4~6_combout ))))

	.dataa(\fsx|lineDataBuffer[175][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[143][1]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~2 .lut_mask = 16'hCCB8;
defparam \fsx|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[207][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[207][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[207][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[207][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[207][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N1
dffeas \fsx|lineDataBuffer[207][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[207][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[207][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[207][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[207][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N27
dffeas \fsx|lineDataBuffer[239][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[239][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[239][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[239][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneive_lcell_comb \fsx|Mux14~3 (
// Equation(s):
// \fsx|Mux14~3_combout  = (\fsx|Mux14~2_combout  & (((\fsx|lineDataBuffer[239][1]~q ) # (!\fsx|Add4~6_combout )))) # (!\fsx|Mux14~2_combout  & (\fsx|lineDataBuffer[207][1]~q  & ((\fsx|Add4~6_combout ))))

	.dataa(\fsx|Mux14~2_combout ),
	.datab(\fsx|lineDataBuffer[207][1]~q ),
	.datac(\fsx|lineDataBuffer[239][1]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~3 .lut_mask = 16'hE4AA;
defparam \fsx|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N5
dffeas \fsx|lineDataBuffer[135][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[135][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[135][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[135][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N18
cycloneive_lcell_comb \fsx|lineDataBuffer[167][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[167][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[167][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[167][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[167][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N19
dffeas \fsx|lineDataBuffer[167][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[167][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[167][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[167][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[167][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N4
cycloneive_lcell_comb \fsx|Mux14~4 (
// Equation(s):
// \fsx|Mux14~4_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout ) # ((\fsx|lineDataBuffer[167][1]~q )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[135][1]~q )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[135][1]~q ),
	.datad(\fsx|lineDataBuffer[167][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~4 .lut_mask = 16'hBA98;
defparam \fsx|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N19
dffeas \fsx|lineDataBuffer[231][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[231][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[231][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[231][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneive_lcell_comb \fsx|lineDataBuffer[199][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[199][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[199][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[199][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[199][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N3
dffeas \fsx|lineDataBuffer[199][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[199][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[199][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[199][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[199][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N18
cycloneive_lcell_comb \fsx|Mux14~5 (
// Equation(s):
// \fsx|Mux14~5_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux14~4_combout  & (\fsx|lineDataBuffer[231][1]~q )) # (!\fsx|Mux14~4_combout  & ((\fsx|lineDataBuffer[199][1]~q ))))) # (!\fsx|Add4~6_combout  & (\fsx|Mux14~4_combout ))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux14~4_combout ),
	.datac(\fsx|lineDataBuffer[231][1]~q ),
	.datad(\fsx|lineDataBuffer[199][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~5 .lut_mask = 16'hE6C4;
defparam \fsx|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneive_lcell_comb \fsx|Mux14~6 (
// Equation(s):
// \fsx|Mux14~6_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux14~3_combout ) # ((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & (((!\fsx|Add4~2_combout  & \fsx|Mux14~5_combout ))))

	.dataa(\fsx|Mux14~3_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|Add4~2_combout ),
	.datad(\fsx|Mux14~5_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~6 .lut_mask = 16'hCBC8;
defparam \fsx|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[223][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[223][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[223][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[223][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[223][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \fsx|lineDataBuffer[223][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[223][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[223][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[223][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[223][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N6
cycloneive_lcell_comb \fsx|lineDataBuffer[191][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[191][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[191][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[191][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[191][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N7
dffeas \fsx|lineDataBuffer[191][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[191][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[191][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[191][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[191][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \fsx|lineDataBuffer[159][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[159][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[159][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[159][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \fsx|Mux14~7 (
// Equation(s):
// \fsx|Mux14~7_combout  = (\fsx|Add4~6_combout  & (((\fsx|Add4~4_combout )))) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[191][1]~q )) # (!\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[159][1]~q )))))

	.dataa(\fsx|lineDataBuffer[191][1]~q ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[159][1]~q ),
	.datad(\fsx|Add4~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~7 .lut_mask = 16'hEE30;
defparam \fsx|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N25
dffeas \fsx|lineDataBuffer[255][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[255][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[255][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[255][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N24
cycloneive_lcell_comb \fsx|Mux14~8 (
// Equation(s):
// \fsx|Mux14~8_combout  = (\fsx|Mux14~7_combout  & (((\fsx|lineDataBuffer[255][1]~q ) # (!\fsx|Add4~6_combout )))) # (!\fsx|Mux14~7_combout  & (\fsx|lineDataBuffer[223][1]~q  & ((\fsx|Add4~6_combout ))))

	.dataa(\fsx|lineDataBuffer[223][1]~q ),
	.datab(\fsx|Mux14~7_combout ),
	.datac(\fsx|lineDataBuffer[255][1]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~8 .lut_mask = 16'hE2CC;
defparam \fsx|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
cycloneive_lcell_comb \fsx|lineDataBuffer[183][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[183][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[183][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[183][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[183][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N3
dffeas \fsx|lineDataBuffer[183][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[183][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[183][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[183][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[183][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N5
dffeas \fsx|lineDataBuffer[151][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[151][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[151][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[151][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cycloneive_lcell_comb \fsx|Mux14~0 (
// Equation(s):
// \fsx|Mux14~0_combout  = (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[183][1]~q ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((\fsx|lineDataBuffer[151][1]~q  & !\fsx|Add4~6_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|lineDataBuffer[183][1]~q ),
	.datac(\fsx|lineDataBuffer[151][1]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~0 .lut_mask = 16'hAAD8;
defparam \fsx|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \fsx|lineDataBuffer[247][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[247][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[247][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[247][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \fsx|lineDataBuffer[215][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[215][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[215][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[215][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[215][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \fsx|lineDataBuffer[215][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[215][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[215][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[215][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[215][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \fsx|Mux14~1 (
// Equation(s):
// \fsx|Mux14~1_combout  = (\fsx|Mux14~0_combout  & (((\fsx|lineDataBuffer[247][1]~q )) # (!\fsx|Add4~6_combout ))) # (!\fsx|Mux14~0_combout  & (\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[215][1]~q ))))

	.dataa(\fsx|Mux14~0_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[247][1]~q ),
	.datad(\fsx|lineDataBuffer[215][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~1 .lut_mask = 16'hE6A2;
defparam \fsx|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N18
cycloneive_lcell_comb \fsx|Mux14~9 (
// Equation(s):
// \fsx|Mux14~9_combout  = (\fsx|Mux14~6_combout  & ((\fsx|Mux14~8_combout ) # ((!\fsx|Add4~2_combout )))) # (!\fsx|Mux14~6_combout  & (((\fsx|Mux14~1_combout  & \fsx|Add4~2_combout ))))

	.dataa(\fsx|Mux14~6_combout ),
	.datab(\fsx|Mux14~8_combout ),
	.datac(\fsx|Mux14~1_combout ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~9 .lut_mask = 16'hD8AA;
defparam \fsx|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[47][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[47][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[47][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[47][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[47][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \fsx|lineDataBuffer[47][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[47][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[47][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[47][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[47][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \fsx|lineDataBuffer[63][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[63][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[63][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[63][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \fsx|lineDataBuffer[39][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[39][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[39][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[39][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \fsx|lineDataBuffer[55][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[55][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[55][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[55][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[55][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N11
dffeas \fsx|lineDataBuffer[55][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[55][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[55][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[55][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[55][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \fsx|Mux14~12 (
// Equation(s):
// \fsx|Mux14~12_combout  = (\fsx|Add4~0_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[55][1]~q ))) # (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[39][1]~q ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[39][1]~q ),
	.datad(\fsx|lineDataBuffer[55][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~12 .lut_mask = 16'hDC98;
defparam \fsx|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \fsx|Mux14~13 (
// Equation(s):
// \fsx|Mux14~13_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux14~12_combout  & ((\fsx|lineDataBuffer[63][1]~q ))) # (!\fsx|Mux14~12_combout  & (\fsx|lineDataBuffer[47][1]~q )))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux14~12_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[47][1]~q ),
	.datac(\fsx|lineDataBuffer[63][1]~q ),
	.datad(\fsx|Mux14~12_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~13 .lut_mask = 16'hF588;
defparam \fsx|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[23][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[23][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[23][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[23][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[23][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N5
dffeas \fsx|lineDataBuffer[23][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[23][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \fsx|lineDataBuffer[31][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[31][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N31
dffeas \fsx|lineDataBuffer[7][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[7][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[15][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[15][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[15][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \fsx|lineDataBuffer[15][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[15][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneive_lcell_comb \fsx|Mux14~14 (
// Equation(s):
// \fsx|Mux14~14_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[15][1]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[7][1]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[7][1]~q ),
	.datad(\fsx|lineDataBuffer[15][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~14 .lut_mask = 16'hDC98;
defparam \fsx|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \fsx|Mux14~15 (
// Equation(s):
// \fsx|Mux14~15_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux14~14_combout  & ((\fsx|lineDataBuffer[31][1]~q ))) # (!\fsx|Mux14~14_combout  & (\fsx|lineDataBuffer[23][1]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux14~14_combout ))))

	.dataa(\fsx|lineDataBuffer[23][1]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[31][1]~q ),
	.datad(\fsx|Mux14~14_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~15 .lut_mask = 16'hF388;
defparam \fsx|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \fsx|Mux14~16 (
// Equation(s):
// \fsx|Mux14~16_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & (\fsx|Mux14~13_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Mux14~15_combout )))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|Mux14~13_combout ),
	.datad(\fsx|Mux14~15_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~16 .lut_mask = 16'hD9C8;
defparam \fsx|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \fsx|lineDataBuffer[127][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[127][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[127][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[127][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \fsx|lineDataBuffer[111][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[111][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[111][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[111][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[119][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[119][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[119][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[119][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[119][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \fsx|lineDataBuffer[119][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[119][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[119][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[119][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[119][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \fsx|lineDataBuffer[103][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[103][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[103][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[103][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneive_lcell_comb \fsx|Mux14~17 (
// Equation(s):
// \fsx|Mux14~17_combout  = (\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[119][1]~q ) # ((\fsx|Add4~0_combout )))) # (!\fsx|Add4~2_combout  & (((\fsx|lineDataBuffer[103][1]~q  & !\fsx|Add4~0_combout ))))

	.dataa(\fsx|lineDataBuffer[119][1]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[103][1]~q ),
	.datad(\fsx|Add4~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~17 .lut_mask = 16'hCCB8;
defparam \fsx|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \fsx|Mux14~18 (
// Equation(s):
// \fsx|Mux14~18_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux14~17_combout  & (\fsx|lineDataBuffer[127][1]~q )) # (!\fsx|Mux14~17_combout  & ((\fsx|lineDataBuffer[111][1]~q ))))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux14~17_combout ))))

	.dataa(\fsx|lineDataBuffer[127][1]~q ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[111][1]~q ),
	.datad(\fsx|Mux14~17_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~18 .lut_mask = 16'hBBC0;
defparam \fsx|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[87][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[87][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[87][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[87][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[87][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \fsx|lineDataBuffer[87][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[87][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[87][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[87][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[87][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N19
dffeas \fsx|lineDataBuffer[95][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[95][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[95][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[95][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \fsx|lineDataBuffer[71][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[71][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[71][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[71][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[79][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[79][1]~feeder_combout  = \fsx|lineDataBuffer~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[79][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[79][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[79][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N25
dffeas \fsx|lineDataBuffer[79][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[79][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[79][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[79][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[79][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \fsx|Mux14~10 (
// Equation(s):
// \fsx|Mux14~10_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[79][1]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[71][1]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[71][1]~q ),
	.datad(\fsx|lineDataBuffer[79][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~10 .lut_mask = 16'hDC98;
defparam \fsx|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneive_lcell_comb \fsx|Mux14~11 (
// Equation(s):
// \fsx|Mux14~11_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux14~10_combout  & ((\fsx|lineDataBuffer[95][1]~q ))) # (!\fsx|Mux14~10_combout  & (\fsx|lineDataBuffer[87][1]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux14~10_combout ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|lineDataBuffer[87][1]~q ),
	.datac(\fsx|lineDataBuffer[95][1]~q ),
	.datad(\fsx|Mux14~10_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~11 .lut_mask = 16'hF588;
defparam \fsx|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \fsx|Mux14~19 (
// Equation(s):
// \fsx|Mux14~19_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux14~16_combout  & (\fsx|Mux14~18_combout )) # (!\fsx|Mux14~16_combout  & ((\fsx|Mux14~11_combout ))))) # (!\fsx|Add4~6_combout  & (\fsx|Mux14~16_combout ))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux14~16_combout ),
	.datac(\fsx|Mux14~18_combout ),
	.datad(\fsx|Mux14~11_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~19 .lut_mask = 16'hE6C4;
defparam \fsx|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \fsx|Mux14~20 (
// Equation(s):
// \fsx|Mux14~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux14~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux14~19_combout )))

	.dataa(gnd),
	.datab(\fsx|Mux14~9_combout ),
	.datac(\fsx|Add4~8_combout ),
	.datad(\fsx|Mux14~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux14~20 .lut_mask = 16'hCFC0;
defparam \fsx|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y17_N0
cycloneive_ram_block \vram32|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\fsx|vram32_addr[10]~14_combout ,\fsx|vram32_addr[9]~13_combout ,\fsx|vram32_addr[8]~12_combout ,\fsx|vram32_addr[7]~11_combout ,\fsx|vram32_addr[6]~10_combout ,\fsx|vram32_addr[5]~9_combout ,\fsx|vram32_addr[4]~8_combout ,\fsx|vram32_addr[3]~7_combout ,
\fsx|vram32_addr[2]~6_combout ,\fsx|vram32_addr[1]~5_combout ,\fsx|vram32_addr[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram32|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/FPGC4.ram0_VRAM_d714c68.hdl.mif";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VRAM:vram32|altsyncram:ram_rtl_0|altsyncram_4d61:auto_generated|ALTSYNCRAM";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1152;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003003;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000AA0088A0008A0040800082000280A82822AAAAAAAE3882A80A288AA0222000880280EB00EB080AA00088028A28A8AA202008AA0802800020002022282A000FF5555AAAAFF00FFFFAE0008AAAEEAAEAAAE00AEE00CEA0CAAAE00AEC00CAA0CCAAECA0CC0AEEAAEC00CCAAEE00CEAAEAAAEEAAEAA0C00AEAAAE000CAA0CAAAA0008AA08AA088AAA80AAAAAA8AAAA0AA00AAAAAAAAAAAAAAAACFCFCCCC0000003003038A2A5D341C24002000208088022802280A080022800280228AA88888AAA31128AAA08028A28A800082862200800080088020802080280028CCC08888022A08028AA08AA88AA08880888088892280888A88808880C889888880002A08;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h8082000A0AA28A8A8A8A88A0220008000A20820080008AAA888080A022802280808000800A208AAA080020008AA80020228080288880802880808020A9DA008A3000000A8AAA00A0800888288A2008200820820080008AAA882800288A088028800800A008A08008002080088AAA0020800880288028800880088028080A88A888280A820280820A82828282822880288A2880288088880A802880288AAA882800A08200002082000AA208B00AA2820A000088A80820822A0880000088AA00000AE30FA200300200022202228AAA8AAABAAA8A002289CFFF0000AAAA08A008A0E69B05DD8AEFAA0820757FFD8002F55F0AA0AAAAAAAA8AAA8AA2E5FB6F590000;
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \fsx|lineDataBuffer~7 (
// Equation(s):
// \fsx|lineDataBuffer~7_combout  = (\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout )) # (!\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\fsx|Add5~0_combout ),
	.datab(gnd),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~7 .lut_mask = 16'hF5A0;
defparam \fsx|lineDataBuffer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[127][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[127][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[127][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[127][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[127][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \fsx|lineDataBuffer[127][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[127][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[127][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[127][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[127][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \fsx|lineDataBuffer[119][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[119][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[119][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[119][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \fsx|lineDataBuffer[111][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[111][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[111][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[111][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[111][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \fsx|lineDataBuffer[111][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[111][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[111][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[111][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[111][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \fsx|lineDataBuffer[103][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[103][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[103][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[103][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \fsx|Mux15~17 (
// Equation(s):
// \fsx|Mux15~17_combout  = (\fsx|Add4~2_combout  & (((\fsx|Add4~0_combout )))) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[111][0]~q )) # (!\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[103][0]~q )))))

	.dataa(\fsx|lineDataBuffer[111][0]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[103][0]~q ),
	.datad(\fsx|Add4~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~17 .lut_mask = 16'hEE30;
defparam \fsx|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \fsx|Mux15~18 (
// Equation(s):
// \fsx|Mux15~18_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux15~17_combout  & (\fsx|lineDataBuffer[127][0]~q )) # (!\fsx|Mux15~17_combout  & ((\fsx|lineDataBuffer[119][0]~q ))))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux15~17_combout ))))

	.dataa(\fsx|lineDataBuffer[127][0]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[119][0]~q ),
	.datad(\fsx|Mux15~17_combout ),
	.cin(gnd),
	.combout(\fsx|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~18 .lut_mask = 16'hBBC0;
defparam \fsx|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[55][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[55][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[55][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[55][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[55][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N21
dffeas \fsx|lineDataBuffer[55][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[55][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[55][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[55][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[55][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \fsx|lineDataBuffer[63][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[63][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[63][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[63][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \fsx|lineDataBuffer[39][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[39][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[39][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[39][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \fsx|lineDataBuffer[47][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[47][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[47][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[47][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \fsx|Mux15~12 (
// Equation(s):
// \fsx|Mux15~12_combout  = (\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout ) # ((\fsx|lineDataBuffer[47][0]~q )))) # (!\fsx|Add4~0_combout  & (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[39][0]~q )))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[39][0]~q ),
	.datad(\fsx|lineDataBuffer[47][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~12 .lut_mask = 16'hBA98;
defparam \fsx|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \fsx|Mux15~13 (
// Equation(s):
// \fsx|Mux15~13_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux15~12_combout  & ((\fsx|lineDataBuffer[63][0]~q ))) # (!\fsx|Mux15~12_combout  & (\fsx|lineDataBuffer[55][0]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux15~12_combout ))))

	.dataa(\fsx|lineDataBuffer[55][0]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[63][0]~q ),
	.datad(\fsx|Mux15~12_combout ),
	.cin(gnd),
	.combout(\fsx|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~13 .lut_mask = 16'hF388;
defparam \fsx|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N11
dffeas \fsx|lineDataBuffer[7][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[7][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[15][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[15][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[15][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \fsx|lineDataBuffer[15][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[15][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneive_lcell_comb \fsx|Mux15~14 (
// Equation(s):
// \fsx|Mux15~14_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[15][0]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[7][0]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[7][0]~q ),
	.datad(\fsx|lineDataBuffer[15][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~14 .lut_mask = 16'hDC98;
defparam \fsx|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \fsx|lineDataBuffer[31][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[31][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[23][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[23][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[23][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[23][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[23][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N25
dffeas \fsx|lineDataBuffer[23][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[23][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \fsx|Mux15~15 (
// Equation(s):
// \fsx|Mux15~15_combout  = (\fsx|Mux15~14_combout  & (((\fsx|lineDataBuffer[31][0]~q )) # (!\fsx|Add4~2_combout ))) # (!\fsx|Mux15~14_combout  & (\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[23][0]~q ))))

	.dataa(\fsx|Mux15~14_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[31][0]~q ),
	.datad(\fsx|lineDataBuffer[23][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~15 .lut_mask = 16'hE6A2;
defparam \fsx|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \fsx|Mux15~16 (
// Equation(s):
// \fsx|Mux15~16_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux15~13_combout ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((!\fsx|Add4~6_combout  & \fsx|Mux15~15_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Mux15~13_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Mux15~15_combout ),
	.cin(gnd),
	.combout(\fsx|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~16 .lut_mask = 16'hADA8;
defparam \fsx|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[87][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[87][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[87][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[87][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[87][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \fsx|lineDataBuffer[87][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[87][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[87][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[87][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[87][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N15
dffeas \fsx|lineDataBuffer[95][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[95][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[95][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[95][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \fsx|lineDataBuffer[71][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[71][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[71][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[71][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[79][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[79][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[79][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[79][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[79][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N29
dffeas \fsx|lineDataBuffer[79][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[79][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[79][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[79][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[79][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \fsx|Mux15~10 (
// Equation(s):
// \fsx|Mux15~10_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[79][0]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[71][0]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[71][0]~q ),
	.datad(\fsx|lineDataBuffer[79][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~10 .lut_mask = 16'hDC98;
defparam \fsx|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
cycloneive_lcell_comb \fsx|Mux15~11 (
// Equation(s):
// \fsx|Mux15~11_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux15~10_combout  & ((\fsx|lineDataBuffer[95][0]~q ))) # (!\fsx|Mux15~10_combout  & (\fsx|lineDataBuffer[87][0]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux15~10_combout ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|lineDataBuffer[87][0]~q ),
	.datac(\fsx|lineDataBuffer[95][0]~q ),
	.datad(\fsx|Mux15~10_combout ),
	.cin(gnd),
	.combout(\fsx|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~11 .lut_mask = 16'hF588;
defparam \fsx|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \fsx|Mux15~19 (
// Equation(s):
// \fsx|Mux15~19_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux15~16_combout  & (\fsx|Mux15~18_combout )) # (!\fsx|Mux15~16_combout  & ((\fsx|Mux15~11_combout ))))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux15~16_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux15~18_combout ),
	.datac(\fsx|Mux15~16_combout ),
	.datad(\fsx|Mux15~11_combout ),
	.cin(gnd),
	.combout(\fsx|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~19 .lut_mask = 16'hDAD0;
defparam \fsx|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[183][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[183][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[183][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[183][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[183][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N5
dffeas \fsx|lineDataBuffer[183][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[183][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[183][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[183][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[183][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N15
dffeas \fsx|lineDataBuffer[151][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[151][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[151][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[151][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneive_lcell_comb \fsx|Mux15~2 (
// Equation(s):
// \fsx|Mux15~2_combout  = (\fsx|Add4~6_combout  & (((\fsx|Add4~4_combout )))) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[183][0]~q )) # (!\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[151][0]~q )))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|lineDataBuffer[183][0]~q ),
	.datac(\fsx|lineDataBuffer[151][0]~q ),
	.datad(\fsx|Add4~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~2 .lut_mask = 16'hEE50;
defparam \fsx|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \fsx|lineDataBuffer[247][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[247][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[247][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[247][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \fsx|lineDataBuffer[215][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[215][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[215][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[215][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[215][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \fsx|lineDataBuffer[215][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[215][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[215][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[215][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[215][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \fsx|Mux15~3 (
// Equation(s):
// \fsx|Mux15~3_combout  = (\fsx|Mux15~2_combout  & (((\fsx|lineDataBuffer[247][0]~q )) # (!\fsx|Add4~6_combout ))) # (!\fsx|Mux15~2_combout  & (\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[215][0]~q ))))

	.dataa(\fsx|Mux15~2_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[247][0]~q ),
	.datad(\fsx|lineDataBuffer[215][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~3 .lut_mask = 16'hE6A2;
defparam \fsx|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N14
cycloneive_lcell_comb \fsx|lineDataBuffer[199][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[199][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[199][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[199][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[199][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N15
dffeas \fsx|lineDataBuffer[199][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[199][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[199][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[199][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[199][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N17
dffeas \fsx|lineDataBuffer[231][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[231][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[231][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[231][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \fsx|lineDataBuffer[135][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[135][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[135][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[135][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \fsx|lineDataBuffer[167][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[167][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[167][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[167][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \fsx|Mux15~4 (
// Equation(s):
// \fsx|Mux15~4_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[167][0]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[135][0]~q ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[135][0]~q ),
	.datad(\fsx|lineDataBuffer[167][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~4 .lut_mask = 16'hDC98;
defparam \fsx|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N16
cycloneive_lcell_comb \fsx|Mux15~5 (
// Equation(s):
// \fsx|Mux15~5_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux15~4_combout  & ((\fsx|lineDataBuffer[231][0]~q ))) # (!\fsx|Mux15~4_combout  & (\fsx|lineDataBuffer[199][0]~q )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux15~4_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|lineDataBuffer[199][0]~q ),
	.datac(\fsx|lineDataBuffer[231][0]~q ),
	.datad(\fsx|Mux15~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~5 .lut_mask = 16'hF588;
defparam \fsx|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N26
cycloneive_lcell_comb \fsx|Mux15~6 (
// Equation(s):
// \fsx|Mux15~6_combout  = (\fsx|Add4~0_combout  & (((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout  & (\fsx|Mux15~3_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Mux15~5_combout )))))

	.dataa(\fsx|Mux15~3_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|Add4~2_combout ),
	.datad(\fsx|Mux15~5_combout ),
	.cin(gnd),
	.combout(\fsx|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~6 .lut_mask = 16'hE3E0;
defparam \fsx|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N5
dffeas \fsx|lineDataBuffer[143][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[143][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[143][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[143][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \fsx|lineDataBuffer[175][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[175][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[175][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[175][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[175][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \fsx|lineDataBuffer[175][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[175][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[175][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[175][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[175][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \fsx|Mux15~0 (
// Equation(s):
// \fsx|Mux15~0_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout ) # ((\fsx|lineDataBuffer[175][0]~q )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[143][0]~q )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[143][0]~q ),
	.datad(\fsx|lineDataBuffer[175][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~0 .lut_mask = 16'hBA98;
defparam \fsx|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N23
dffeas \fsx|lineDataBuffer[239][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[239][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[239][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[239][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[207][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[207][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[207][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[207][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[207][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N29
dffeas \fsx|lineDataBuffer[207][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[207][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[207][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[207][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[207][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneive_lcell_comb \fsx|Mux15~1 (
// Equation(s):
// \fsx|Mux15~1_combout  = (\fsx|Mux15~0_combout  & (((\fsx|lineDataBuffer[239][0]~q )) # (!\fsx|Add4~6_combout ))) # (!\fsx|Mux15~0_combout  & (\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[207][0]~q ))))

	.dataa(\fsx|Mux15~0_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[239][0]~q ),
	.datad(\fsx|lineDataBuffer[207][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~1 .lut_mask = 16'hE6A2;
defparam \fsx|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[223][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[223][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[223][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[223][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[223][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \fsx|lineDataBuffer[223][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[223][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[223][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[223][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[223][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N19
dffeas \fsx|lineDataBuffer[255][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[255][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[255][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[255][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \fsx|lineDataBuffer[159][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[159][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[159][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[159][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[191][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[191][0]~feeder_combout  = \fsx|lineDataBuffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[191][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[191][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[191][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N13
dffeas \fsx|lineDataBuffer[191][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[191][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[191][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[191][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[191][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \fsx|Mux15~7 (
// Equation(s):
// \fsx|Mux15~7_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[191][0]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[159][0]~q ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[159][0]~q ),
	.datad(\fsx|lineDataBuffer[191][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~7 .lut_mask = 16'hDC98;
defparam \fsx|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
cycloneive_lcell_comb \fsx|Mux15~8 (
// Equation(s):
// \fsx|Mux15~8_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux15~7_combout  & ((\fsx|lineDataBuffer[255][0]~q ))) # (!\fsx|Mux15~7_combout  & (\fsx|lineDataBuffer[223][0]~q )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux15~7_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|lineDataBuffer[223][0]~q ),
	.datac(\fsx|lineDataBuffer[255][0]~q ),
	.datad(\fsx|Mux15~7_combout ),
	.cin(gnd),
	.combout(\fsx|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~8 .lut_mask = 16'hF588;
defparam \fsx|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N20
cycloneive_lcell_comb \fsx|Mux15~9 (
// Equation(s):
// \fsx|Mux15~9_combout  = (\fsx|Mux15~6_combout  & (((\fsx|Mux15~8_combout ) # (!\fsx|Add4~0_combout )))) # (!\fsx|Mux15~6_combout  & (\fsx|Mux15~1_combout  & (\fsx|Add4~0_combout )))

	.dataa(\fsx|Mux15~6_combout ),
	.datab(\fsx|Mux15~1_combout ),
	.datac(\fsx|Add4~0_combout ),
	.datad(\fsx|Mux15~8_combout ),
	.cin(gnd),
	.combout(\fsx|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~9 .lut_mask = 16'hEA4A;
defparam \fsx|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \fsx|Mux15~20 (
// Equation(s):
// \fsx|Mux15~20_combout  = (\fsx|Add4~8_combout  & ((\fsx|Mux15~9_combout ))) # (!\fsx|Add4~8_combout  & (\fsx|Mux15~19_combout ))

	.dataa(gnd),
	.datab(\fsx|Mux15~19_combout ),
	.datac(\fsx|Add4~8_combout ),
	.datad(\fsx|Mux15~9_combout ),
	.cin(gnd),
	.combout(\fsx|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux15~20 .lut_mask = 16'hFC0C;
defparam \fsx|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \fsx|lineBuffer~43 (
// Equation(s):
// \fsx|lineBuffer~43_combout  = (\fsx|Mux14~20_combout  & (((\fsx|Mux15~20_combout )))) # (!\fsx|Mux14~20_combout  & ((\fsx|Mux15~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a21 ))) # (!\fsx|Mux15~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\fsx|Mux14~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\fsx|Mux15~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~43_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~43 .lut_mask = 16'hFC22;
defparam \fsx|lineBuffer~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \fsx|lineBuffer~44 (
// Equation(s):
// \fsx|lineBuffer~44_combout  = (\fsx|Mux14~20_combout  & ((\fsx|lineBuffer~43_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\fsx|lineBuffer~43_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a13 ))))) # 
// (!\fsx|Mux14~20_combout  & (((\fsx|lineBuffer~43_combout ))))

	.dataa(\fsx|Mux14~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\fsx|lineBuffer~43_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~44_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~44 .lut_mask = 16'hDAD0;
defparam \fsx|lineBuffer~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \fsx|lineBuffer[7][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[7][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \fsx|lineBuffer[23][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[23][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~44_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[23][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[23][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[23][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \fsx|lineBuffer[23][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[23][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[23][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \fsx|vga_r[0]~75 (
// Equation(s):
// \fsx|vga_r[0]~75_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[23][5]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[7][5]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[7][5]~q ),
	.datad(\fsx|lineBuffer[23][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~75 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \fsx|lineBuffer[151][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[151][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[151][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[151][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \fsx|lineBuffer[135][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[135][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[135][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[135][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[135][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N23
dffeas \fsx|lineBuffer[135][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[135][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[135][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[135][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[135][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \fsx|vga_r[0]~76 (
// Equation(s):
// \fsx|vga_r[0]~76_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[0]~75_combout  & (\fsx|lineBuffer[151][5]~q )) # (!\fsx|vga_r[0]~75_combout  & ((\fsx|lineBuffer[135][5]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_r[0]~75_combout ))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[0]~75_combout ),
	.datac(\fsx|lineBuffer[151][5]~q ),
	.datad(\fsx|lineBuffer[135][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~76_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~76 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \fsx|vga_r[0]~79 (
// Equation(s):
// \fsx|vga_r[0]~79_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout ) # (\fsx|vga_r[0]~76_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[0]~78_combout  & (!\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[0]~78_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[0]~76_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~79_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~79 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[0]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \fsx|lineBuffer[64][5]~25 (
// Equation(s):
// \fsx|lineBuffer[64][5]~25_combout  = (\fsx|Add4~6_combout  & (\fsx|Decoder15~9_combout  & (!\fsx|Add4~8_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Decoder15~9_combout ),
	.datac(\fsx|Add4~8_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[64][5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[64][5]~25 .lut_mask = 16'h0800;
defparam \fsx|lineBuffer[64][5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \fsx|lineBuffer[70][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[70][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[70][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[70][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_lcell_comb \fsx|lineBuffer[198][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[198][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[198][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[198][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[198][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \fsx|lineBuffer[192][5]~31 (
// Equation(s):
// \fsx|lineBuffer[192][5]~31_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~8_combout  & (\fsx|Decoder15~9_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~8_combout ),
	.datac(\fsx|Decoder15~9_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[192][5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[192][5]~31 .lut_mask = 16'h8000;
defparam \fsx|lineBuffer[192][5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \fsx|lineBuffer[198][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[198][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[198][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[198][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[198][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \fsx|vga_r[0]~73 (
// Equation(s):
// \fsx|vga_r[0]~73_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[198][5]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[70][5]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[70][5]~q ),
	.datad(\fsx|lineBuffer[198][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~73 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \fsx|lineBuffer[208][5]~8 (
// Equation(s):
// \fsx|lineBuffer[208][5]~8_combout  = (\fsx|Add4~8_combout  & (\fsx|Add4~6_combout  & (\fsx|Decoder15~1_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Decoder15~1_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[208][5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[208][5]~8 .lut_mask = 16'h8000;
defparam \fsx|lineBuffer[208][5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N3
dffeas \fsx|lineBuffer[214][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[214][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[214][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[214][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N24
cycloneive_lcell_comb \fsx|lineBuffer[86][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[86][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[86][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[86][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[86][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \fsx|lineBuffer[80][5]~15 (
// Equation(s):
// \fsx|lineBuffer[80][5]~15_combout  = (!\fsx|Add4~8_combout  & (\fsx|Add4~6_combout  & (\fsx|Decoder15~1_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Decoder15~1_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[80][5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[80][5]~15 .lut_mask = 16'h4000;
defparam \fsx|lineBuffer[80][5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N25
dffeas \fsx|lineBuffer[86][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[86][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[86][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[86][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[86][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N2
cycloneive_lcell_comb \fsx|vga_r[0]~74 (
// Equation(s):
// \fsx|vga_r[0]~74_combout  = (\fsx|vga_r[0]~73_combout  & (((\fsx|lineBuffer[214][5]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_r[0]~73_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[86][5]~q ))))

	.dataa(\fsx|vga_r[0]~73_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[214][5]~q ),
	.datad(\fsx|lineBuffer[86][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~74 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \fsx|lineBuffer[215][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[215][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~44_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[215][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[215][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[215][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \fsx|lineBuffer[215][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[215][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[215][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[215][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[215][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \fsx|lineBuffer[199][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[199][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[199][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[199][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N3
dffeas \fsx|lineBuffer[71][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[71][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[71][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[71][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[87][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[87][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[87][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[87][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[87][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N25
dffeas \fsx|lineBuffer[87][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[87][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[87][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[87][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[87][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N2
cycloneive_lcell_comb \fsx|vga_r[0]~80 (
// Equation(s):
// \fsx|vga_r[0]~80_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[87][5]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[71][5]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[71][5]~q ),
	.datad(\fsx|lineBuffer[87][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~80_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~80 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \fsx|vga_r[0]~81 (
// Equation(s):
// \fsx|vga_r[0]~81_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[0]~80_combout  & (\fsx|lineBuffer[215][5]~q )) # (!\fsx|vga_r[0]~80_combout  & ((\fsx|lineBuffer[199][5]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_r[0]~80_combout ))))

	.dataa(\fsx|lineBuffer[215][5]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[199][5]~q ),
	.datad(\fsx|vga_r[0]~80_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~81_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~81 .lut_mask = 16'hBBC0;
defparam \fsx|vga_r[0]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \fsx|vga_r[0]~82 (
// Equation(s):
// \fsx|vga_r[0]~82_combout  = (\fsx|vga_r[0]~79_combout  & (((\fsx|vga_r[0]~81_combout )) # (!\fsx|displayGen|o_h[7]~8_combout ))) # (!\fsx|vga_r[0]~79_combout  & (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_r[0]~74_combout )))

	.dataa(\fsx|vga_r[0]~79_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_r[0]~74_combout ),
	.datad(\fsx|vga_r[0]~81_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~82_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~82 .lut_mask = 16'hEA62;
defparam \fsx|vga_r[0]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[167][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[167][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[167][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[167][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[167][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \fsx|Decoder15~10 (
// Equation(s):
// \fsx|Decoder15~10_combout  = (\fsx|Add4~4_combout  & (!\fsx|Add4~18_combout  & (!\fsx|Add4~0_combout  & !\fsx|Add4~2_combout )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~18_combout ),
	.datac(\fsx|Add4~0_combout ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~10 .lut_mask = 16'h0002;
defparam \fsx|Decoder15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \fsx|Decoder15~11 (
// Equation(s):
// \fsx|Decoder15~11_combout  = (\fsx|Decoder15~10_combout  & (!\fsx|Add4~20_combout  & (!\fsx|LessThan16~0_combout  & !\fsx|Add4~22_combout )))

	.dataa(\fsx|Decoder15~10_combout ),
	.datab(\fsx|Add4~20_combout ),
	.datac(\fsx|LessThan16~0_combout ),
	.datad(\fsx|Add4~22_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~11 .lut_mask = 16'h0002;
defparam \fsx|Decoder15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \fsx|lineBuffer[160][5]~32 (
// Equation(s):
// \fsx|lineBuffer[160][5]~32_combout  = (\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & (!\fsx|Add4~6_combout  & \fsx|Decoder15~11_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|lineBuffer[208][5]~4_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Decoder15~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[160][5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[160][5]~32 .lut_mask = 16'h0800;
defparam \fsx|lineBuffer[160][5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N13
dffeas \fsx|lineBuffer[167][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[167][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[167][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[167][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[167][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \fsx|lineBuffer[96][5]~28 (
// Equation(s):
// \fsx|lineBuffer[96][5]~28_combout  = (!\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & (\fsx|Add4~6_combout  & \fsx|Decoder15~11_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|lineBuffer[208][5]~4_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Decoder15~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[96][5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[96][5]~28 .lut_mask = 16'h4000;
defparam \fsx|lineBuffer[96][5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N15
dffeas \fsx|lineBuffer[103][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[103][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[103][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[103][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N14
cycloneive_lcell_comb \fsx|vga_r[0]~59 (
// Equation(s):
// \fsx|vga_r[0]~59_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[167][5]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|lineBuffer[103][5]~q )))))

	.dataa(\fsx|lineBuffer[167][5]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[103][5]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~59 .lut_mask = 16'hEE30;
defparam \fsx|vga_r[0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \fsx|Decoder15~2 (
// Equation(s):
// \fsx|Decoder15~2_combout  = (\fsx|Add4~4_combout  & (!\fsx|Add4~18_combout  & (!\fsx|Add4~0_combout  & \fsx|Add4~2_combout )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~18_combout ),
	.datac(\fsx|Add4~0_combout ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~2 .lut_mask = 16'h0200;
defparam \fsx|Decoder15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \fsx|Decoder15~3 (
// Equation(s):
// \fsx|Decoder15~3_combout  = (!\fsx|LessThan16~0_combout  & (!\fsx|Add4~20_combout  & (\fsx|Decoder15~2_combout  & !\fsx|Add4~22_combout )))

	.dataa(\fsx|LessThan16~0_combout ),
	.datab(\fsx|Add4~20_combout ),
	.datac(\fsx|Decoder15~2_combout ),
	.datad(\fsx|Add4~22_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~3 .lut_mask = 16'h0010;
defparam \fsx|Decoder15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \fsx|lineBuffer[176][5]~6 (
// Equation(s):
// \fsx|lineBuffer[176][5]~6_combout  = (!\fsx|Add4~6_combout  & (\fsx|Decoder15~3_combout  & (\fsx|Add4~8_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Decoder15~3_combout ),
	.datac(\fsx|Add4~8_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[176][5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[176][5]~6 .lut_mask = 16'h4000;
defparam \fsx|lineBuffer[176][5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N17
dffeas \fsx|lineBuffer[183][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[183][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[183][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[183][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneive_lcell_comb \fsx|lineBuffer[119][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[119][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[119][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[119][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[119][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \fsx|lineBuffer[112][5]~7 (
// Equation(s):
// \fsx|lineBuffer[112][5]~7_combout  = (\fsx|Add4~6_combout  & (\fsx|Decoder15~3_combout  & (!\fsx|Add4~8_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Decoder15~3_combout ),
	.datac(\fsx|Add4~8_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[112][5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[112][5]~7 .lut_mask = 16'h0800;
defparam \fsx|lineBuffer[112][5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N7
dffeas \fsx|lineBuffer[119][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[119][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[119][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[119][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[119][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N16
cycloneive_lcell_comb \fsx|vga_r[0]~60 (
// Equation(s):
// \fsx|vga_r[0]~60_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[0]~59_combout  & (\fsx|lineBuffer[183][5]~q )) # (!\fsx|vga_r[0]~59_combout  & ((\fsx|lineBuffer[119][5]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|vga_r[0]~59_combout ))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|vga_r[0]~59_combout ),
	.datac(\fsx|lineBuffer[183][5]~q ),
	.datad(\fsx|lineBuffer[119][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~60 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \fsx|lineBuffer[224][5]~30 (
// Equation(s):
// \fsx|lineBuffer[224][5]~30_combout  = (\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & (\fsx|Add4~6_combout  & \fsx|Decoder15~11_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|lineBuffer[208][5]~4_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Decoder15~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[224][5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[224][5]~30 .lut_mask = 16'h8000;
defparam \fsx|lineBuffer[224][5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N23
dffeas \fsx|lineBuffer[230][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[230][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[230][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[230][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \fsx|lineBuffer[38][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[38][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[38][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[38][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[38][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \fsx|lineBuffer[32][5]~26 (
// Equation(s):
// \fsx|lineBuffer[32][5]~26_combout  = (!\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & (!\fsx|Add4~6_combout  & \fsx|Decoder15~11_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|lineBuffer[208][5]~4_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Decoder15~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[32][5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[32][5]~26 .lut_mask = 16'h0400;
defparam \fsx|lineBuffer[32][5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \fsx|lineBuffer[38][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[38][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[38][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[38][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[38][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N22
cycloneive_lcell_comb \fsx|vga_r[0]~56 (
// Equation(s):
// \fsx|vga_r[0]~56_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[38][5]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[230][5]~q )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[230][5]~q ),
	.datad(\fsx|lineBuffer[38][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~56 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \fsx|lineBuffer[48][5]~12 (
// Equation(s):
// \fsx|lineBuffer[48][5]~12_combout  = (!\fsx|Add4~6_combout  & (\fsx|Decoder15~3_combout  & (!\fsx|Add4~8_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Decoder15~3_combout ),
	.datac(\fsx|Add4~8_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[48][5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[48][5]~12 .lut_mask = 16'h0400;
defparam \fsx|lineBuffer[48][5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N29
dffeas \fsx|lineBuffer[54][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[54][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[54][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[54][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneive_lcell_comb \fsx|lineBuffer[246][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[246][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~42_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[246][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[246][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[246][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \fsx|lineBuffer[240][5]~13 (
// Equation(s):
// \fsx|lineBuffer[240][5]~13_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & \fsx|Add4~6_combout )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|Add4~0_combout ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[240][5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[240][5]~13 .lut_mask = 16'h0800;
defparam \fsx|lineBuffer[240][5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \fsx|LessThan16~1 (
// Equation(s):
// \fsx|LessThan16~1_combout  = (\fsx|LessThan16~0_combout ) # ((\fsx|Add4~20_combout ) # ((\fsx|Add4~18_combout ) # (\fsx|Add4~22_combout )))

	.dataa(\fsx|LessThan16~0_combout ),
	.datab(\fsx|Add4~20_combout ),
	.datac(\fsx|Add4~18_combout ),
	.datad(\fsx|Add4~22_combout ),
	.cin(gnd),
	.combout(\fsx|LessThan16~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|LessThan16~1 .lut_mask = 16'hFFFE;
defparam \fsx|LessThan16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \fsx|lineBuffer[240][5]~14 (
// Equation(s):
// \fsx|lineBuffer[240][5]~14_combout  = (\fsx|lineBuffer[240][5]~13_combout  & (\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & !\fsx|LessThan16~1_combout )))

	.dataa(\fsx|lineBuffer[240][5]~13_combout ),
	.datab(\fsx|Add4~8_combout ),
	.datac(\fsx|lineBuffer[208][5]~4_combout ),
	.datad(\fsx|LessThan16~1_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[240][5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[240][5]~14 .lut_mask = 16'h0080;
defparam \fsx|lineBuffer[240][5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N17
dffeas \fsx|lineBuffer[246][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[246][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[246][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[246][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[246][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N28
cycloneive_lcell_comb \fsx|vga_r[0]~57 (
// Equation(s):
// \fsx|vga_r[0]~57_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[0]~56_combout  & (\fsx|lineBuffer[54][5]~q )) # (!\fsx|vga_r[0]~56_combout  & ((\fsx|lineBuffer[246][5]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|vga_r[0]~56_combout ))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|vga_r[0]~56_combout ),
	.datac(\fsx|lineBuffer[54][5]~q ),
	.datad(\fsx|lineBuffer[246][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~57 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
cycloneive_lcell_comb \fsx|lineBuffer[247][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[247][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[247][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[247][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[247][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N17
dffeas \fsx|lineBuffer[247][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[247][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[247][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[247][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[247][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N19
dffeas \fsx|lineBuffer[55][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[55][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[55][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[55][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \fsx|lineBuffer[39][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[39][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[39][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[39][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[39][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N29
dffeas \fsx|lineBuffer[39][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[39][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[39][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[39][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[39][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N5
dffeas \fsx|lineBuffer[231][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[231][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[231][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[231][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N4
cycloneive_lcell_comb \fsx|vga_r[0]~54 (
// Equation(s):
// \fsx|vga_r[0]~54_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[39][5]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[231][5]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|lineBuffer[39][5]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[231][5]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~54 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N18
cycloneive_lcell_comb \fsx|vga_r[0]~55 (
// Equation(s):
// \fsx|vga_r[0]~55_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[0]~54_combout  & ((\fsx|lineBuffer[55][5]~q ))) # (!\fsx|vga_r[0]~54_combout  & (\fsx|lineBuffer[247][5]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[0]~54_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[247][5]~q ),
	.datac(\fsx|lineBuffer[55][5]~q ),
	.datad(\fsx|vga_r[0]~54_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~55 .lut_mask = 16'hF588;
defparam \fsx|vga_r[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N22
cycloneive_lcell_comb \fsx|vga_r[0]~58 (
// Equation(s):
// \fsx|vga_r[0]~58_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[0]~55_combout ))) # (!\fsx|displayGen|o_h[1]~10_combout  
// & (\fsx|vga_r[0]~57_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[0]~57_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[0]~55_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~58 .lut_mask = 16'hF4A4;
defparam \fsx|vga_r[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneive_lcell_comb \fsx|lineBuffer[118][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[118][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~42_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[118][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[118][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[118][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N5
dffeas \fsx|lineBuffer[118][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[118][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[118][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[118][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[118][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N25
dffeas \fsx|lineBuffer[182][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[182][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[182][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[182][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N3
dffeas \fsx|lineBuffer[102][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[102][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[102][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[102][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
cycloneive_lcell_comb \fsx|lineBuffer[166][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[166][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[166][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[166][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[166][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N25
dffeas \fsx|lineBuffer[166][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[166][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[166][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[166][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[166][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N2
cycloneive_lcell_comb \fsx|vga_r[0]~52 (
// Equation(s):
// \fsx|vga_r[0]~52_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[166][5]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[102][5]~q )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[102][5]~q ),
	.datad(\fsx|lineBuffer[166][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~52 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N24
cycloneive_lcell_comb \fsx|vga_r[0]~53 (
// Equation(s):
// \fsx|vga_r[0]~53_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[0]~52_combout  & ((\fsx|lineBuffer[182][5]~q ))) # (!\fsx|vga_r[0]~52_combout  & (\fsx|lineBuffer[118][5]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[0]~52_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[118][5]~q ),
	.datac(\fsx|lineBuffer[182][5]~q ),
	.datad(\fsx|vga_r[0]~52_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~53 .lut_mask = 16'hF588;
defparam \fsx|vga_r[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N2
cycloneive_lcell_comb \fsx|vga_r[0]~61 (
// Equation(s):
// \fsx|vga_r[0]~61_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[0]~58_combout  & (\fsx|vga_r[0]~60_combout )) # (!\fsx|vga_r[0]~58_combout  & ((\fsx|vga_r[0]~53_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_r[0]~58_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[0]~60_combout ),
	.datac(\fsx|vga_r[0]~58_combout ),
	.datad(\fsx|vga_r[0]~53_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~61 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
cycloneive_lcell_comb \fsx|lineBuffer[238][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[238][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~42_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[238][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[238][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[238][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \fsx|Decoder15~6 (
// Equation(s):
// \fsx|Decoder15~6_combout  = (\fsx|Add4~4_combout  & (!\fsx|Add4~18_combout  & (\fsx|Add4~0_combout  & !\fsx|Add4~2_combout )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~18_combout ),
	.datac(\fsx|Add4~0_combout ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~6 .lut_mask = 16'h0020;
defparam \fsx|Decoder15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \fsx|Decoder15~7 (
// Equation(s):
// \fsx|Decoder15~7_combout  = (\fsx|Decoder15~6_combout  & (!\fsx|Add4~20_combout  & (!\fsx|LessThan16~0_combout  & !\fsx|Add4~22_combout )))

	.dataa(\fsx|Decoder15~6_combout ),
	.datab(\fsx|Add4~20_combout ),
	.datac(\fsx|LessThan16~0_combout ),
	.datad(\fsx|Add4~22_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~7 .lut_mask = 16'h0002;
defparam \fsx|Decoder15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \fsx|lineBuffer[232][5]~18 (
// Equation(s):
// \fsx|lineBuffer[232][5]~18_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & \fsx|Decoder15~7_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~8_combout ),
	.datac(\fsx|lineBuffer[208][5]~4_combout ),
	.datad(\fsx|Decoder15~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[232][5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[232][5]~18 .lut_mask = 16'h8000;
defparam \fsx|lineBuffer[232][5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N31
dffeas \fsx|lineBuffer[238][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[238][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[238][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[238][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[238][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \fsx|lineBuffer[104][5]~17 (
// Equation(s):
// \fsx|lineBuffer[104][5]~17_combout  = (\fsx|Add4~6_combout  & (!\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & \fsx|Decoder15~7_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~8_combout ),
	.datac(\fsx|lineBuffer[208][5]~4_combout ),
	.datad(\fsx|Decoder15~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[104][5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[104][5]~17 .lut_mask = 16'h2000;
defparam \fsx|lineBuffer[104][5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N15
dffeas \fsx|lineBuffer[110][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[110][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[110][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[110][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \fsx|Decoder15~12 (
// Equation(s):
// \fsx|Decoder15~12_combout  = (!\fsx|Add4~4_combout  & (!\fsx|Add4~18_combout  & (\fsx|Add4~0_combout  & \fsx|Add4~2_combout )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~18_combout ),
	.datac(\fsx|Add4~0_combout ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~12 .lut_mask = 16'h1000;
defparam \fsx|Decoder15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \fsx|Decoder15~13 (
// Equation(s):
// \fsx|Decoder15~13_combout  = (\fsx|Decoder15~12_combout  & (!\fsx|Add4~20_combout  & (!\fsx|LessThan16~0_combout  & !\fsx|Add4~22_combout )))

	.dataa(\fsx|Decoder15~12_combout ),
	.datab(\fsx|Add4~20_combout ),
	.datac(\fsx|LessThan16~0_combout ),
	.datad(\fsx|Add4~22_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~13 .lut_mask = 16'h0002;
defparam \fsx|Decoder15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \fsx|lineBuffer[220][5]~39 (
// Equation(s):
// \fsx|lineBuffer[220][5]~39_combout  = (\fsx|Add4~8_combout  & (\fsx|Add4~6_combout  & (\fsx|Decoder15~13_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Decoder15~13_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[220][5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[220][5]~39 .lut_mask = 16'h8000;
defparam \fsx|lineBuffer[220][5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \fsx|lineBuffer[222][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[222][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[222][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[222][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \fsx|lineBuffer[94][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[94][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[94][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[94][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[94][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \fsx|lineBuffer[88][5]~33 (
// Equation(s):
// \fsx|lineBuffer[88][5]~33_combout  = (!\fsx|Add4~8_combout  & (\fsx|Add4~6_combout  & (\fsx|Decoder15~13_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Decoder15~13_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[88][5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[88][5]~33 .lut_mask = 16'h4000;
defparam \fsx|lineBuffer[88][5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \fsx|lineBuffer[94][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[94][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[94][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[94][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[94][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \fsx|vga_r[0]~66 (
// Equation(s):
// \fsx|vga_r[0]~66_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[94][5]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[222][5]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[222][5]~q ),
	.datad(\fsx|lineBuffer[94][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~66 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \fsx|vga_r[0]~67 (
// Equation(s):
// \fsx|vga_r[0]~67_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[0]~66_combout  & ((\fsx|lineBuffer[110][5]~q ))) # (!\fsx|vga_r[0]~66_combout  & (\fsx|lineBuffer[238][5]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[0]~66_combout ))))

	.dataa(\fsx|lineBuffer[238][5]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[110][5]~q ),
	.datad(\fsx|vga_r[0]~66_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~67 .lut_mask = 16'hF388;
defparam \fsx|vga_r[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \fsx|lineBuffer[24][5]~37 (
// Equation(s):
// \fsx|lineBuffer[24][5]~37_combout  = (!\fsx|Add4~8_combout  & (!\fsx|Add4~6_combout  & (\fsx|Decoder15~13_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Decoder15~13_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[24][5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[24][5]~37 .lut_mask = 16'h1000;
defparam \fsx|lineBuffer[24][5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N19
dffeas \fsx|lineBuffer[30][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[30][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[30][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \fsx|lineBuffer[158][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[158][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[158][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[158][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[158][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \fsx|lineBuffer[152][5]~35 (
// Equation(s):
// \fsx|lineBuffer[152][5]~35_combout  = (\fsx|Add4~8_combout  & (!\fsx|Add4~6_combout  & (\fsx|Decoder15~13_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Decoder15~13_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[152][5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[152][5]~35 .lut_mask = 16'h2000;
defparam \fsx|lineBuffer[152][5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \fsx|lineBuffer[158][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[158][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[158][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[158][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[158][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneive_lcell_comb \fsx|vga_r[0]~64 (
// Equation(s):
// \fsx|vga_r[0]~64_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[158][5]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[30][5]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[30][5]~q ),
	.datad(\fsx|lineBuffer[158][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~64 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \fsx|lineBuffer[168][5]~21 (
// Equation(s):
// \fsx|lineBuffer[168][5]~21_combout  = (!\fsx|Add4~6_combout  & (\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & \fsx|Decoder15~7_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~8_combout ),
	.datac(\fsx|lineBuffer[208][5]~4_combout ),
	.datad(\fsx|Decoder15~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[168][5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[168][5]~21 .lut_mask = 16'h4000;
defparam \fsx|lineBuffer[168][5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \fsx|lineBuffer[174][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[174][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[174][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[174][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \fsx|lineBuffer[46][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[46][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[46][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[46][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[46][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \fsx|lineBuffer[40][5]~22 (
// Equation(s):
// \fsx|lineBuffer[40][5]~22_combout  = (\fsx|Add4~4_combout  & (!\fsx|Add4~2_combout  & (\fsx|Add4~0_combout  & !\fsx|Add4~6_combout )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|Add4~0_combout ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[40][5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[40][5]~22 .lut_mask = 16'h0020;
defparam \fsx|lineBuffer[40][5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \fsx|lineBuffer[40][5]~23 (
// Equation(s):
// \fsx|lineBuffer[40][5]~23_combout  = (\fsx|lineBuffer[40][5]~22_combout  & (!\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & !\fsx|LessThan16~1_combout )))

	.dataa(\fsx|lineBuffer[40][5]~22_combout ),
	.datab(\fsx|Add4~8_combout ),
	.datac(\fsx|lineBuffer[208][5]~4_combout ),
	.datad(\fsx|LessThan16~1_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[40][5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[40][5]~23 .lut_mask = 16'h0020;
defparam \fsx|lineBuffer[40][5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \fsx|lineBuffer[46][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[46][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[46][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[46][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[46][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \fsx|vga_r[0]~65 (
// Equation(s):
// \fsx|vga_r[0]~65_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[0]~64_combout  & (\fsx|lineBuffer[174][5]~q )) # (!\fsx|vga_r[0]~64_combout  & ((\fsx|lineBuffer[46][5]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|vga_r[0]~64_combout ))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|vga_r[0]~64_combout ),
	.datac(\fsx|lineBuffer[174][5]~q ),
	.datad(\fsx|lineBuffer[46][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~65 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \fsx|vga_r[0]~68 (
// Equation(s):
// \fsx|vga_r[0]~68_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[0]~65_combout ))) # (!\fsx|displayGen|o_h[7]~8_combout  
// & (\fsx|vga_r[0]~67_combout ))))

	.dataa(\fsx|vga_r[0]~67_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[0]~65_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~68 .lut_mask = 16'hF2C2;
defparam \fsx|vga_r[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \fsx|lineBuffer[47][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[47][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[47][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[47][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[47][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \fsx|lineBuffer[47][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[47][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[47][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[47][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[47][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \fsx|lineBuffer[175][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[175][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[175][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[175][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \fsx|lineBuffer[159][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[159][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[159][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[159][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[159][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \fsx|lineBuffer[159][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[159][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[159][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[159][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[159][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N7
dffeas \fsx|lineBuffer[31][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[31][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[31][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneive_lcell_comb \fsx|vga_r[0]~69 (
// Equation(s):
// \fsx|vga_r[0]~69_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[159][5]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[31][5]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|lineBuffer[159][5]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[31][5]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~69 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \fsx|vga_r[0]~70 (
// Equation(s):
// \fsx|vga_r[0]~70_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[0]~69_combout  & ((\fsx|lineBuffer[175][5]~q ))) # (!\fsx|vga_r[0]~69_combout  & (\fsx|lineBuffer[47][5]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[0]~69_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[47][5]~q ),
	.datac(\fsx|lineBuffer[175][5]~q ),
	.datad(\fsx|vga_r[0]~69_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~70 .lut_mask = 16'hF588;
defparam \fsx|vga_r[0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
cycloneive_lcell_comb \fsx|lineBuffer[239][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[239][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[239][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[239][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[239][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N21
dffeas \fsx|lineBuffer[239][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[239][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[239][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[239][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[239][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N21
dffeas \fsx|lineBuffer[111][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[111][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[111][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[111][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \fsx|lineBuffer[95][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[95][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[95][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[95][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[95][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \fsx|lineBuffer[95][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[95][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[95][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[95][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[95][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N19
dffeas \fsx|lineBuffer[223][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[223][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[223][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[223][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \fsx|vga_r[0]~62 (
// Equation(s):
// \fsx|vga_r[0]~62_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[95][5]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[223][5]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|lineBuffer[95][5]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[223][5]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~62 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \fsx|vga_r[0]~63 (
// Equation(s):
// \fsx|vga_r[0]~63_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[0]~62_combout  & ((\fsx|lineBuffer[111][5]~q ))) # (!\fsx|vga_r[0]~62_combout  & (\fsx|lineBuffer[239][5]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[0]~62_combout ))))

	.dataa(\fsx|lineBuffer[239][5]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[111][5]~q ),
	.datad(\fsx|vga_r[0]~62_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~63 .lut_mask = 16'hF388;
defparam \fsx|vga_r[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \fsx|vga_r[0]~71 (
// Equation(s):
// \fsx|vga_r[0]~71_combout  = (\fsx|vga_r[0]~68_combout  & ((\fsx|vga_r[0]~70_combout ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_r[0]~68_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|vga_r[0]~63_combout ))))

	.dataa(\fsx|vga_r[0]~68_combout ),
	.datab(\fsx|vga_r[0]~70_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[0]~63_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~71_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~71 .lut_mask = 16'hDA8A;
defparam \fsx|vga_r[0]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \fsx|vga_r[0]~72 (
// Equation(s):
// \fsx|vga_r[0]~72_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|vga_r[0]~61_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[0]~71_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|vga_r[0]~61_combout ),
	.datad(\fsx|vga_r[0]~71_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~72 .lut_mask = 16'hB9A8;
defparam \fsx|vga_r[0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \fsx|Decoder15~14 (
// Equation(s):
// \fsx|Decoder15~14_combout  = (\fsx|Add4~4_combout  & (!\fsx|Add4~18_combout  & (\fsx|Add4~0_combout  & \fsx|Add4~2_combout )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~18_combout ),
	.datac(\fsx|Add4~0_combout ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~14 .lut_mask = 16'h2000;
defparam \fsx|Decoder15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \fsx|Decoder15~15 (
// Equation(s):
// \fsx|Decoder15~15_combout  = (\fsx|Decoder15~14_combout  & (!\fsx|Add4~22_combout  & (!\fsx|LessThan16~0_combout  & !\fsx|Add4~20_combout )))

	.dataa(\fsx|Decoder15~14_combout ),
	.datab(\fsx|Add4~22_combout ),
	.datac(\fsx|LessThan16~0_combout ),
	.datad(\fsx|Add4~20_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~15 .lut_mask = 16'h0002;
defparam \fsx|Decoder15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \fsx|lineBuffer[248][5]~38 (
// Equation(s):
// \fsx|lineBuffer[248][5]~38_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & \fsx|Decoder15~15_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~8_combout ),
	.datac(\fsx|lineBuffer[208][5]~4_combout ),
	.datad(\fsx|Decoder15~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[248][5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[248][5]~38 .lut_mask = 16'h8000;
defparam \fsx|lineBuffer[248][5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \fsx|lineBuffer[254][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[254][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[254][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[254][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \fsx|lineBuffer[255][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[255][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[255][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[255][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[255][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \fsx|lineBuffer[255][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[255][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[255][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[255][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[255][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \fsx|vga_r[0]~46 (
// Equation(s):
// \fsx|vga_r[0]~46_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[255][5]~q ))) # (!\fsx|displayGen|o_h[1]~10_combout  
// & (\fsx|lineBuffer[254][5]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[254][5]~q ),
	.datad(\fsx|lineBuffer[255][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~46 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \fsx|Decoder15~4 (
// Equation(s):
// \fsx|Decoder15~4_combout  = (!\fsx|Add4~4_combout  & (!\fsx|Add4~18_combout  & (\fsx|Add4~0_combout  & !\fsx|Add4~2_combout )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~18_combout ),
	.datac(\fsx|Add4~0_combout ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~4 .lut_mask = 16'h0010;
defparam \fsx|Decoder15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \fsx|Decoder15~5 (
// Equation(s):
// \fsx|Decoder15~5_combout  = (\fsx|Decoder15~4_combout  & (!\fsx|Add4~20_combout  & (!\fsx|LessThan16~0_combout  & !\fsx|Add4~22_combout )))

	.dataa(\fsx|Decoder15~4_combout ),
	.datab(\fsx|Add4~20_combout ),
	.datac(\fsx|LessThan16~0_combout ),
	.datad(\fsx|Add4~22_combout ),
	.cin(gnd),
	.combout(\fsx|Decoder15~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Decoder15~5 .lut_mask = 16'h0002;
defparam \fsx|Decoder15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \fsx|lineBuffer[8][5]~16 (
// Equation(s):
// \fsx|lineBuffer[8][5]~16_combout  = (!\fsx|Add4~8_combout  & (!\fsx|Add4~6_combout  & (\fsx|Decoder15~5_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Decoder15~5_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[8][5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[8][5]~16 .lut_mask = 16'h1000;
defparam \fsx|lineBuffer[8][5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N9
dffeas \fsx|lineBuffer[15][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[15][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
cycloneive_lcell_comb \fsx|lineBuffer[14][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[14][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~42_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[14][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N7
dffeas \fsx|lineBuffer[14][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[14][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
cycloneive_lcell_comb \fsx|vga_r[0]~47 (
// Equation(s):
// \fsx|vga_r[0]~47_combout  = (\fsx|vga_r[0]~46_combout  & (((\fsx|lineBuffer[15][5]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_r[0]~46_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[14][5]~q ))))

	.dataa(\fsx|vga_r[0]~46_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[15][5]~q ),
	.datad(\fsx|lineBuffer[14][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~47 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \fsx|lineBuffer[56][5]~34 (
// Equation(s):
// \fsx|lineBuffer[56][5]~34_combout  = (!\fsx|Add4~6_combout  & (!\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & \fsx|Decoder15~15_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~8_combout ),
	.datac(\fsx|lineBuffer[208][5]~4_combout ),
	.datad(\fsx|Decoder15~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[56][5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[56][5]~34 .lut_mask = 16'h1000;
defparam \fsx|lineBuffer[56][5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N13
dffeas \fsx|lineBuffer[62][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[62][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[62][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[62][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N2
cycloneive_lcell_comb \fsx|lineBuffer[63][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[63][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[63][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[63][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[63][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N3
dffeas \fsx|lineBuffer[63][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[63][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[63][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[63][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[63][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N12
cycloneive_lcell_comb \fsx|vga_r[0]~44 (
// Equation(s):
// \fsx|vga_r[0]~44_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[63][5]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[62][5]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[62][5]~q ),
	.datad(\fsx|lineBuffer[63][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~44 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \fsx|lineBuffer[72][5]~20 (
// Equation(s):
// \fsx|lineBuffer[72][5]~20_combout  = (!\fsx|Add4~8_combout  & (\fsx|Add4~6_combout  & (\fsx|Decoder15~5_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Decoder15~5_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[72][5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[72][5]~20 .lut_mask = 16'h4000;
defparam \fsx|lineBuffer[72][5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N31
dffeas \fsx|lineBuffer[79][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[79][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[79][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[79][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N0
cycloneive_lcell_comb \fsx|lineBuffer[78][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[78][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[78][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[78][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[78][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N1
dffeas \fsx|lineBuffer[78][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[78][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[78][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[78][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[78][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N30
cycloneive_lcell_comb \fsx|vga_r[0]~45 (
// Equation(s):
// \fsx|vga_r[0]~45_combout  = (\fsx|vga_r[0]~44_combout  & (((\fsx|lineBuffer[79][5]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_r[0]~44_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[78][5]~q ))))

	.dataa(\fsx|vga_r[0]~44_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[79][5]~q ),
	.datad(\fsx|lineBuffer[78][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~45 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
cycloneive_lcell_comb \fsx|vga_r[0]~48 (
// Equation(s):
// \fsx|vga_r[0]~48_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[8]~9_combout ) # (\fsx|vga_r[0]~45_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_r[0]~47_combout  & (!\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_r[0]~47_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[0]~45_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~48 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \fsx|lineBuffer[142][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[142][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~42_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[142][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[142][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[142][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \fsx|lineBuffer[136][5]~19 (
// Equation(s):
// \fsx|lineBuffer[136][5]~19_combout  = (\fsx|Add4~8_combout  & (!\fsx|Add4~6_combout  & (\fsx|Decoder15~5_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Decoder15~5_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[136][5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[136][5]~19 .lut_mask = 16'h2000;
defparam \fsx|lineBuffer[136][5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \fsx|lineBuffer[142][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[142][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[142][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[142][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[142][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N19
dffeas \fsx|lineBuffer[143][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[143][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[143][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[143][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneive_lcell_comb \fsx|lineBuffer[127][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[127][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~44_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[127][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[127][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[127][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \fsx|lineBuffer[120][5]~36 (
// Equation(s):
// \fsx|lineBuffer[120][5]~36_combout  = (\fsx|Add4~6_combout  & (!\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & \fsx|Decoder15~15_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~8_combout ),
	.datac(\fsx|lineBuffer[208][5]~4_combout ),
	.datad(\fsx|Decoder15~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[120][5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[120][5]~36 .lut_mask = 16'h2000;
defparam \fsx|lineBuffer[120][5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \fsx|lineBuffer[127][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[127][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[127][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[127][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[127][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N21
dffeas \fsx|lineBuffer[126][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[126][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[126][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[126][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \fsx|vga_r[0]~42 (
// Equation(s):
// \fsx|vga_r[0]~42_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[127][5]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|lineBuffer[126][5]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|lineBuffer[127][5]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[126][5]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~42 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneive_lcell_comb \fsx|vga_r[0]~43 (
// Equation(s):
// \fsx|vga_r[0]~43_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[0]~42_combout  & ((\fsx|lineBuffer[143][5]~q ))) # (!\fsx|vga_r[0]~42_combout  & (\fsx|lineBuffer[142][5]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[0]~42_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[142][5]~q ),
	.datac(\fsx|lineBuffer[143][5]~q ),
	.datad(\fsx|vga_r[0]~42_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~43 .lut_mask = 16'hF588;
defparam \fsx|vga_r[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \fsx|lineBuffer[184][5]~40 (
// Equation(s):
// \fsx|lineBuffer[184][5]~40_combout  = (!\fsx|Add4~6_combout  & (\fsx|Add4~8_combout  & (\fsx|lineBuffer[208][5]~4_combout  & \fsx|Decoder15~15_combout )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~8_combout ),
	.datac(\fsx|lineBuffer[208][5]~4_combout ),
	.datad(\fsx|Decoder15~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[184][5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[184][5]~40 .lut_mask = 16'h4000;
defparam \fsx|lineBuffer[184][5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \fsx|lineBuffer[190][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[190][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[190][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[190][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \fsx|lineBuffer[191][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[191][5]~feeder_combout  = \fsx|lineBuffer~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[191][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[191][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[191][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \fsx|lineBuffer[191][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[191][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[191][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[191][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[191][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \fsx|vga_r[0]~49 (
// Equation(s):
// \fsx|vga_r[0]~49_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[191][5]~q ))) # (!\fsx|displayGen|o_h[1]~10_combout  
// & (\fsx|lineBuffer[190][5]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[190][5]~q ),
	.datad(\fsx|lineBuffer[191][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~49 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \fsx|lineBuffer[200][5]~24 (
// Equation(s):
// \fsx|lineBuffer[200][5]~24_combout  = (\fsx|Add4~8_combout  & (\fsx|Add4~6_combout  & (\fsx|Decoder15~5_combout  & \fsx|lineBuffer[208][5]~4_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Decoder15~5_combout ),
	.datad(\fsx|lineBuffer[208][5]~4_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[200][5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[200][5]~24 .lut_mask = 16'h8000;
defparam \fsx|lineBuffer[200][5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \fsx|lineBuffer[207][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[207][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[207][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[207][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \fsx|lineBuffer[206][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[206][5]~feeder_combout  = \fsx|lineBuffer~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~42_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[206][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[206][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[206][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \fsx|lineBuffer[206][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[206][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[206][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[206][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[206][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \fsx|vga_r[0]~50 (
// Equation(s):
// \fsx|vga_r[0]~50_combout  = (\fsx|vga_r[0]~49_combout  & (((\fsx|lineBuffer[207][5]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_r[0]~49_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[206][5]~q ))))

	.dataa(\fsx|vga_r[0]~49_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[207][5]~q ),
	.datad(\fsx|lineBuffer[206][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~50 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \fsx|vga_r[0]~51 (
// Equation(s):
// \fsx|vga_r[0]~51_combout  = (\fsx|vga_r[0]~48_combout  & (((\fsx|vga_r[0]~50_combout ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_r[0]~48_combout  & (\fsx|vga_r[0]~43_combout  & (\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|vga_r[0]~48_combout ),
	.datab(\fsx|vga_r[0]~43_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[0]~50_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~51 .lut_mask = 16'hEA4A;
defparam \fsx|vga_r[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \fsx|vga_r[0]~83 (
// Equation(s):
// \fsx|vga_r[0]~83_combout  = (\fsx|vga_r[0]~72_combout  & ((\fsx|vga_r[0]~82_combout ) # ((!\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|vga_r[0]~72_combout  & (((\fsx|vga_r[0]~51_combout  & \fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|vga_r[0]~82_combout ),
	.datab(\fsx|vga_r[0]~72_combout ),
	.datac(\fsx|vga_r[0]~51_combout ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~83_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~83 .lut_mask = 16'hB8CC;
defparam \fsx|vga_r[0]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y16_N0
cycloneive_ram_block \vram32|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\fsx|vram32_addr[10]~14_combout ,\fsx|vram32_addr[9]~13_combout ,\fsx|vram32_addr[8]~12_combout ,\fsx|vram32_addr[7]~11_combout ,\fsx|vram32_addr[6]~10_combout ,\fsx|vram32_addr[5]~9_combout ,\fsx|vram32_addr[4]~8_combout ,\fsx|vram32_addr[3]~7_combout ,
\fsx|vram32_addr[2]~6_combout ,\fsx|vram32_addr[1]~5_combout ,\fsx|vram32_addr[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram32|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/FPGC4.ram0_VRAM_d714c68.hdl.mif";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "VRAM:vram32|altsyncram:ram_rtl_0|altsyncram_4d61:auto_generated|ALTSYNCRAM";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1152;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000550040104555D5504000410005503C00030C7555555C404C040C0C00333CFF748B42D710D704F54C5A549B53D7C45D021000F70C30F45538AE3AFF10F3000FF5555AAAAFF00FFFF55000C555DD50C0004005550045504000C005DC00C000CC508800CC0000008C00C8000400400000055555D550C0055555D000C5504555D000CD50C000C8008C0000008805DD00C0008005DD55D555555FCFC33333333030300304515C1FAD0FA05300A304B0001550155CFFCCF334F314F1140044754C555ABFF037FC22559654FFC41497D334F324F374F124F134F17CFF54750C4C4CF108E6940084556400C4E784E7C4446596047504758475C44464E744F3355B7;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'hCA500003801845454024C0F07DF085904FA00DF00FF04040C56080C05D3021C04F70CFF08EF040008518D754400080487D3080254E700F554B70C018F60A004030000061455504184004C0DE40DF855A8FAA0DFFCFFF400E4707841C4DF7801C49A58EBA8AFBC00884584F554004CFFF4CA4845CC45CC10D48A4C01CCFF14EF60057045003C040240000000005D74FD7005F4FB447DE4D754757C357C0004AF68241000000300000003004700450400400800F4580D207914DD500450041000005D30F5100300BA0003005714555455575554500D55445D70000555505718EFAD967A044A0445504DF54BFFE4001FAAF05501D501E75057105F7DAF79FA60000;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \fsx|lineDataBuffer~8 (
// Equation(s):
// \fsx|lineDataBuffer~8_combout  = (\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (!\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a22 ))

	.dataa(gnd),
	.datab(\fsx|Add5~0_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~8 .lut_mask = 16'hFC30;
defparam \fsx|lineDataBuffer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N31
dffeas \fsx|lineDataBuffer[164][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[164][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[164][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[164][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N30
cycloneive_lcell_comb \fsx|lineDataBuffer[172][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[172][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[172][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[172][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[172][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N31
dffeas \fsx|lineDataBuffer[172][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[172][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[172][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[172][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[172][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneive_lcell_comb \fsx|Mux8~2 (
// Equation(s):
// \fsx|Mux8~2_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[172][1]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[164][1]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[164][1]~q ),
	.datad(\fsx|lineDataBuffer[172][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~2 .lut_mask = 16'hDC98;
defparam \fsx|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \fsx|lineDataBuffer[188][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[188][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[188][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[188][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \fsx|lineDataBuffer[180][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[180][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[180][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[180][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \fsx|Mux8~3 (
// Equation(s):
// \fsx|Mux8~3_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux8~2_combout  & (\fsx|lineDataBuffer[188][1]~q )) # (!\fsx|Mux8~2_combout  & ((\fsx|lineDataBuffer[180][1]~q ))))) # (!\fsx|Add4~2_combout  & (\fsx|Mux8~2_combout ))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Mux8~2_combout ),
	.datac(\fsx|lineDataBuffer[188][1]~q ),
	.datad(\fsx|lineDataBuffer[180][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~3 .lut_mask = 16'hE6C4;
defparam \fsx|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[140][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[140][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[140][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[140][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[140][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N1
dffeas \fsx|lineDataBuffer[140][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[140][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[140][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[140][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[140][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N5
dffeas \fsx|lineDataBuffer[132][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[132][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[132][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[132][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneive_lcell_comb \fsx|Mux8~4 (
// Equation(s):
// \fsx|Mux8~4_combout  = (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[140][1]~q ) # ((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & (((\fsx|lineDataBuffer[132][1]~q  & !\fsx|Add4~2_combout ))))

	.dataa(\fsx|lineDataBuffer[140][1]~q ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[132][1]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~4 .lut_mask = 16'hCCB8;
defparam \fsx|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \fsx|lineDataBuffer[156][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[156][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[156][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[156][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
cycloneive_lcell_comb \fsx|lineDataBuffer[148][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[148][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[148][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[148][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[148][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N23
dffeas \fsx|lineDataBuffer[148][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[148][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[148][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[148][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[148][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \fsx|Mux8~5 (
// Equation(s):
// \fsx|Mux8~5_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux8~4_combout  & (\fsx|lineDataBuffer[156][1]~q )) # (!\fsx|Mux8~4_combout  & ((\fsx|lineDataBuffer[148][1]~q ))))) # (!\fsx|Add4~2_combout  & (\fsx|Mux8~4_combout ))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Mux8~4_combout ),
	.datac(\fsx|lineDataBuffer[156][1]~q ),
	.datad(\fsx|lineDataBuffer[148][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~5 .lut_mask = 16'hE6C4;
defparam \fsx|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \fsx|Mux8~6 (
// Equation(s):
// \fsx|Mux8~6_combout  = (\fsx|Add4~6_combout  & (((\fsx|Add4~4_combout )))) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & (\fsx|Mux8~3_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Mux8~5_combout )))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux8~3_combout ),
	.datac(\fsx|Add4~4_combout ),
	.datad(\fsx|Mux8~5_combout ),
	.cin(gnd),
	.combout(\fsx|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~6 .lut_mask = 16'hE5E0;
defparam \fsx|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N11
dffeas \fsx|lineDataBuffer[228][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[228][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[228][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[228][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[236][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[236][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[236][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[236][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[236][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N9
dffeas \fsx|lineDataBuffer[236][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[236][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[236][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[236][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[236][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
cycloneive_lcell_comb \fsx|Mux8~7 (
// Equation(s):
// \fsx|Mux8~7_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[236][1]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[228][1]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[228][1]~q ),
	.datad(\fsx|lineDataBuffer[236][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~7 .lut_mask = 16'hDC98;
defparam \fsx|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N23
dffeas \fsx|lineDataBuffer[252][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[252][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[252][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[252][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[244][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[244][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[244][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[244][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[244][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \fsx|lineDataBuffer[244][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[244][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[244][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[244][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[244][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N22
cycloneive_lcell_comb \fsx|Mux8~8 (
// Equation(s):
// \fsx|Mux8~8_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux8~7_combout  & (\fsx|lineDataBuffer[252][1]~q )) # (!\fsx|Mux8~7_combout  & ((\fsx|lineDataBuffer[244][1]~q ))))) # (!\fsx|Add4~2_combout  & (\fsx|Mux8~7_combout ))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Mux8~7_combout ),
	.datac(\fsx|lineDataBuffer[252][1]~q ),
	.datad(\fsx|lineDataBuffer[244][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~8 .lut_mask = 16'hE6C4;
defparam \fsx|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N25
dffeas \fsx|lineDataBuffer[196][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[196][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[196][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[196][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneive_lcell_comb \fsx|lineDataBuffer[204][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[204][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[204][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[204][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[204][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N15
dffeas \fsx|lineDataBuffer[204][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[204][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[204][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[204][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[204][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N24
cycloneive_lcell_comb \fsx|Mux8~0 (
// Equation(s):
// \fsx|Mux8~0_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[204][1]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[196][1]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[196][1]~q ),
	.datad(\fsx|lineDataBuffer[204][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~0 .lut_mask = 16'hDC98;
defparam \fsx|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \fsx|lineDataBuffer[220][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[220][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[220][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[220][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \fsx|lineDataBuffer[212][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[212][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[212][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[212][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[212][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \fsx|lineDataBuffer[212][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[212][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[212][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[212][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[212][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \fsx|Mux8~1 (
// Equation(s):
// \fsx|Mux8~1_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux8~0_combout  & (\fsx|lineDataBuffer[220][1]~q )) # (!\fsx|Mux8~0_combout  & ((\fsx|lineDataBuffer[212][1]~q ))))) # (!\fsx|Add4~2_combout  & (\fsx|Mux8~0_combout ))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Mux8~0_combout ),
	.datac(\fsx|lineDataBuffer[220][1]~q ),
	.datad(\fsx|lineDataBuffer[212][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~1 .lut_mask = 16'hE6C4;
defparam \fsx|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \fsx|Mux8~9 (
// Equation(s):
// \fsx|Mux8~9_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux8~6_combout  & (\fsx|Mux8~8_combout )) # (!\fsx|Mux8~6_combout  & ((\fsx|Mux8~1_combout ))))) # (!\fsx|Add4~6_combout  & (\fsx|Mux8~6_combout ))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux8~6_combout ),
	.datac(\fsx|Mux8~8_combout ),
	.datad(\fsx|Mux8~1_combout ),
	.cin(gnd),
	.combout(\fsx|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~9 .lut_mask = 16'hE6C4;
defparam \fsx|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \fsx|lineDataBuffer[124][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[124][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[124][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[124][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N27
dffeas \fsx|lineDataBuffer[92][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[92][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[92][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[92][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \fsx|lineDataBuffer[116][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[116][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[116][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[116][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[116][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \fsx|lineDataBuffer[116][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[116][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[116][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[116][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[116][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \fsx|lineDataBuffer[84][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[84][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[84][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[84][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \fsx|Mux8~17 (
// Equation(s):
// \fsx|Mux8~17_combout  = (\fsx|Add4~0_combout  & (((\fsx|Add4~4_combout )))) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[116][1]~q )) # (!\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[84][1]~q )))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[116][1]~q ),
	.datac(\fsx|lineDataBuffer[84][1]~q ),
	.datad(\fsx|Add4~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~17 .lut_mask = 16'hEE50;
defparam \fsx|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \fsx|Mux8~18 (
// Equation(s):
// \fsx|Mux8~18_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux8~17_combout  & (\fsx|lineDataBuffer[124][1]~q )) # (!\fsx|Mux8~17_combout  & ((\fsx|lineDataBuffer[92][1]~q ))))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux8~17_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[124][1]~q ),
	.datac(\fsx|lineDataBuffer[92][1]~q ),
	.datad(\fsx|Mux8~17_combout ),
	.cin(gnd),
	.combout(\fsx|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~18 .lut_mask = 16'hDDA0;
defparam \fsx|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[100][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[100][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[100][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[100][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[100][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \fsx|lineDataBuffer[100][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[100][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[100][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[100][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[100][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \fsx|lineDataBuffer[108][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[108][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[108][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[108][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[76][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[76][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[76][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[76][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[76][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \fsx|lineDataBuffer[76][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[76][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[76][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[76][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[76][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \fsx|lineDataBuffer[68][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[68][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[68][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[68][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \fsx|Mux8~10 (
// Equation(s):
// \fsx|Mux8~10_combout  = (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[76][1]~q ) # ((\fsx|Add4~4_combout )))) # (!\fsx|Add4~0_combout  & (((\fsx|lineDataBuffer[68][1]~q  & !\fsx|Add4~4_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[76][1]~q ),
	.datac(\fsx|lineDataBuffer[68][1]~q ),
	.datad(\fsx|Add4~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~10 .lut_mask = 16'hAAD8;
defparam \fsx|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \fsx|Mux8~11 (
// Equation(s):
// \fsx|Mux8~11_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux8~10_combout  & ((\fsx|lineDataBuffer[108][1]~q ))) # (!\fsx|Mux8~10_combout  & (\fsx|lineDataBuffer[100][1]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux8~10_combout ))))

	.dataa(\fsx|lineDataBuffer[100][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[108][1]~q ),
	.datad(\fsx|Mux8~10_combout ),
	.cin(gnd),
	.combout(\fsx|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~11 .lut_mask = 16'hF388;
defparam \fsx|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N7
dffeas \fsx|lineDataBuffer[4][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[4][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[36][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[36][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[36][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[36][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[36][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \fsx|lineDataBuffer[36][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[36][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[36][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[36][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[36][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
cycloneive_lcell_comb \fsx|Mux8~14 (
// Equation(s):
// \fsx|Mux8~14_combout  = (\fsx|Add4~0_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[36][1]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[4][1]~q ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[4][1]~q ),
	.datad(\fsx|lineDataBuffer[36][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~14 .lut_mask = 16'hDC98;
defparam \fsx|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \fsx|lineDataBuffer[44][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[44][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[44][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[44][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \fsx|lineDataBuffer[12][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[12][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[12][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \fsx|lineDataBuffer[12][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[12][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \fsx|Mux8~15 (
// Equation(s):
// \fsx|Mux8~15_combout  = (\fsx|Mux8~14_combout  & (((\fsx|lineDataBuffer[44][1]~q )) # (!\fsx|Add4~0_combout ))) # (!\fsx|Mux8~14_combout  & (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[12][1]~q ))))

	.dataa(\fsx|Mux8~14_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[44][1]~q ),
	.datad(\fsx|lineDataBuffer[12][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~15 .lut_mask = 16'hE6A2;
defparam \fsx|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \fsx|lineDataBuffer[52][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[52][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[52][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[52][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[52][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N23
dffeas \fsx|lineDataBuffer[52][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[52][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[52][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[52][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[52][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N13
dffeas \fsx|lineDataBuffer[20][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[20][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneive_lcell_comb \fsx|Mux8~12 (
// Equation(s):
// \fsx|Mux8~12_combout  = (\fsx|Add4~0_combout  & (((\fsx|Add4~4_combout )))) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[52][1]~q )) # (!\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[20][1]~q )))))

	.dataa(\fsx|lineDataBuffer[52][1]~q ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[20][1]~q ),
	.datad(\fsx|Add4~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~12 .lut_mask = 16'hEE30;
defparam \fsx|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \fsx|lineDataBuffer[60][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[60][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[60][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[60][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[28][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[28][1]~feeder_combout  = \fsx|lineDataBuffer~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[28][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[28][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[28][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \fsx|lineDataBuffer[28][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[28][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[28][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \fsx|Mux8~13 (
// Equation(s):
// \fsx|Mux8~13_combout  = (\fsx|Mux8~12_combout  & (((\fsx|lineDataBuffer[60][1]~q )) # (!\fsx|Add4~0_combout ))) # (!\fsx|Mux8~12_combout  & (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[28][1]~q ))))

	.dataa(\fsx|Mux8~12_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[60][1]~q ),
	.datad(\fsx|lineDataBuffer[28][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~13 .lut_mask = 16'hE6A2;
defparam \fsx|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \fsx|Mux8~16 (
// Equation(s):
// \fsx|Mux8~16_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~2_combout  & ((\fsx|Mux8~13_combout ))) # (!\fsx|Add4~2_combout  & (\fsx|Mux8~15_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|Mux8~15_combout ),
	.datad(\fsx|Mux8~13_combout ),
	.cin(gnd),
	.combout(\fsx|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~16 .lut_mask = 16'hDC98;
defparam \fsx|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \fsx|Mux8~19 (
// Equation(s):
// \fsx|Mux8~19_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux8~16_combout  & (\fsx|Mux8~18_combout )) # (!\fsx|Mux8~16_combout  & ((\fsx|Mux8~11_combout ))))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux8~16_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux8~18_combout ),
	.datac(\fsx|Mux8~11_combout ),
	.datad(\fsx|Mux8~16_combout ),
	.cin(gnd),
	.combout(\fsx|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~19 .lut_mask = 16'hDDA0;
defparam \fsx|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \fsx|Mux8~20 (
// Equation(s):
// \fsx|Mux8~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux8~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux8~19_combout )))

	.dataa(gnd),
	.datab(\fsx|Mux8~9_combout ),
	.datac(\fsx|Add4~8_combout ),
	.datad(\fsx|Mux8~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux8~20 .lut_mask = 16'hCFC0;
defparam \fsx|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y16_N0
cycloneive_ram_block \vram32|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\fsx|vram32_addr[10]~14_combout ,\fsx|vram32_addr[9]~13_combout ,\fsx|vram32_addr[8]~12_combout ,\fsx|vram32_addr[7]~11_combout ,\fsx|vram32_addr[6]~10_combout ,\fsx|vram32_addr[5]~9_combout ,\fsx|vram32_addr[4]~8_combout ,\fsx|vram32_addr[3]~7_combout ,
\fsx|vram32_addr[2]~6_combout ,\fsx|vram32_addr[1]~5_combout ,\fsx|vram32_addr[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram32|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/FPGC4.ram0_VRAM_d714c68.hdl.mif";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "VRAM:vram32|altsyncram:ram_rtl_0|altsyncram_4d61:auto_generated|ALTSYNCRAM";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1152;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000550040104555D5504000410005503C00030C7555555C404C040C0C00333CFF748B42D710D704F54C5A549B53D7C45D021000F70C30F45538AE3AFF10F3000FF5555AAAAFF00FFFF55000C555DD50C0004005550045504000C005DC00C000CC508800CC0000008C00C8000400400000055555D550C0055555D000C5504555D000CD50C000C8008C0000008805DD00C0008005DD55D555555FCFC33333333030300304515C1FAD0FA05300A304B0001550155CFFCCF334F314F1140044754C555ABFF037FC22559654FFC41497D334F324F374F124F134F17CFF54750C4C4CF108E6940084556400C4E784E7C4446596047504758475C44464E744F3355B7;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hCA500003801845454024C0F07DF085904FA00DF00FF04040C56080C05D3021C04F70CFF08EF040008518D754400080487D3080254E700F554B70C01856E5004030000061455504184004C0DE40DF855A8FAA0DFFCFFF400E4707841C4DF7801C49A58EBA8AFBC00884584F554004CFFF4CA4845CC45CC10D48A4C01CCFF14EF60057045003C040240000000005D74FD7005F4FB447DE4D754757C357C0004AF68241000000300000003004700450400400800F4580D207914DD500450041000005D30F5100300BA0003005714555455575554500D55445D70000555505718EFAD967A044A0445504DF54BFFE4001FAAF05501D501E75057105F7DAF79FA60000;
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \fsx|lineDataBuffer~9 (
// Equation(s):
// \fsx|lineDataBuffer~9_combout  = (\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (!\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a23 ))

	.dataa(gnd),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\fsx|Add5~0_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~9 .lut_mask = 16'hFC0C;
defparam \fsx|lineDataBuffer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[236][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[236][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[236][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[236][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[236][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N5
dffeas \fsx|lineDataBuffer[236][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[236][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[236][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[236][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[236][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N5
dffeas \fsx|lineDataBuffer[252][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[252][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[252][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[252][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N11
dffeas \fsx|lineDataBuffer[204][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[204][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[204][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[204][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneive_lcell_comb \fsx|lineDataBuffer[220][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[220][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[220][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[220][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[220][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \fsx|lineDataBuffer[220][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[220][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[220][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[220][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[220][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneive_lcell_comb \fsx|Mux9~7 (
// Equation(s):
// \fsx|Mux9~7_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[220][0]~q ))) # (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[204][0]~q ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[204][0]~q ),
	.datad(\fsx|lineDataBuffer[220][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~7 .lut_mask = 16'hDC98;
defparam \fsx|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
cycloneive_lcell_comb \fsx|Mux9~8 (
// Equation(s):
// \fsx|Mux9~8_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux9~7_combout  & ((\fsx|lineDataBuffer[252][0]~q ))) # (!\fsx|Mux9~7_combout  & (\fsx|lineDataBuffer[236][0]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux9~7_combout ))))

	.dataa(\fsx|lineDataBuffer[236][0]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[252][0]~q ),
	.datad(\fsx|Mux9~7_combout ),
	.cin(gnd),
	.combout(\fsx|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~8 .lut_mask = 16'hF388;
defparam \fsx|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[164][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[164][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~9_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[164][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[164][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[164][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N9
dffeas \fsx|lineDataBuffer[164][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[164][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[164][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[164][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[164][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N27
dffeas \fsx|lineDataBuffer[180][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[180][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[180][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[180][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[148][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[148][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[148][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[148][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[148][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N9
dffeas \fsx|lineDataBuffer[148][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[148][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[148][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[148][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[148][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N31
dffeas \fsx|lineDataBuffer[132][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[132][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[132][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[132][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneive_lcell_comb \fsx|Mux9~4 (
// Equation(s):
// \fsx|Mux9~4_combout  = (\fsx|Add4~4_combout  & (((\fsx|Add4~2_combout )))) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[148][0]~q )) # (!\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[132][0]~q )))))

	.dataa(\fsx|lineDataBuffer[148][0]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[132][0]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~4 .lut_mask = 16'hEE30;
defparam \fsx|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneive_lcell_comb \fsx|Mux9~5 (
// Equation(s):
// \fsx|Mux9~5_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux9~4_combout  & ((\fsx|lineDataBuffer[180][0]~q ))) # (!\fsx|Mux9~4_combout  & (\fsx|lineDataBuffer[164][0]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux9~4_combout ))))

	.dataa(\fsx|lineDataBuffer[164][0]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[180][0]~q ),
	.datad(\fsx|Mux9~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~5 .lut_mask = 16'hF388;
defparam \fsx|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N25
dffeas \fsx|lineDataBuffer[140][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[140][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[140][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[140][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[156][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[156][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[156][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[156][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[156][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \fsx|lineDataBuffer[156][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[156][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[156][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[156][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[156][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N24
cycloneive_lcell_comb \fsx|Mux9~2 (
// Equation(s):
// \fsx|Mux9~2_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[156][0]~q ))) # (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[140][0]~q ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[140][0]~q ),
	.datad(\fsx|lineDataBuffer[156][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~2 .lut_mask = 16'hDC98;
defparam \fsx|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N11
dffeas \fsx|lineDataBuffer[188][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[188][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[188][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[188][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N18
cycloneive_lcell_comb \fsx|lineDataBuffer[172][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[172][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[172][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[172][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[172][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N19
dffeas \fsx|lineDataBuffer[172][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[172][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[172][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[172][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[172][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N10
cycloneive_lcell_comb \fsx|Mux9~3 (
// Equation(s):
// \fsx|Mux9~3_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux9~2_combout  & (\fsx|lineDataBuffer[188][0]~q )) # (!\fsx|Mux9~2_combout  & ((\fsx|lineDataBuffer[172][0]~q ))))) # (!\fsx|Add4~4_combout  & (\fsx|Mux9~2_combout ))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Mux9~2_combout ),
	.datac(\fsx|lineDataBuffer[188][0]~q ),
	.datad(\fsx|lineDataBuffer[172][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~3 .lut_mask = 16'hE6C4;
defparam \fsx|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \fsx|Mux9~6 (
// Equation(s):
// \fsx|Mux9~6_combout  = (\fsx|Add4~0_combout  & ((\fsx|Add4~6_combout ) # ((\fsx|Mux9~3_combout )))) # (!\fsx|Add4~0_combout  & (!\fsx|Add4~6_combout  & (\fsx|Mux9~5_combout )))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Mux9~5_combout ),
	.datad(\fsx|Mux9~3_combout ),
	.cin(gnd),
	.combout(\fsx|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~6 .lut_mask = 16'hBA98;
defparam \fsx|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N15
dffeas \fsx|lineDataBuffer[196][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[196][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[196][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[196][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[212][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[212][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[212][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[212][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[212][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N5
dffeas \fsx|lineDataBuffer[212][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[212][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[212][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[212][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[212][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N14
cycloneive_lcell_comb \fsx|Mux9~0 (
// Equation(s):
// \fsx|Mux9~0_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~4_combout ) # ((\fsx|lineDataBuffer[212][0]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[196][0]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[196][0]~q ),
	.datad(\fsx|lineDataBuffer[212][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~0 .lut_mask = 16'hBA98;
defparam \fsx|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N23
dffeas \fsx|lineDataBuffer[244][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[244][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[244][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[244][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[228][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[228][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[228][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[228][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[228][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N29
dffeas \fsx|lineDataBuffer[228][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[228][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[228][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[228][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[228][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneive_lcell_comb \fsx|Mux9~1 (
// Equation(s):
// \fsx|Mux9~1_combout  = (\fsx|Mux9~0_combout  & (((\fsx|lineDataBuffer[244][0]~q )) # (!\fsx|Add4~4_combout ))) # (!\fsx|Mux9~0_combout  & (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[228][0]~q ))))

	.dataa(\fsx|Mux9~0_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[244][0]~q ),
	.datad(\fsx|lineDataBuffer[228][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~1 .lut_mask = 16'hE6A2;
defparam \fsx|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \fsx|Mux9~9 (
// Equation(s):
// \fsx|Mux9~9_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux9~6_combout  & (\fsx|Mux9~8_combout )) # (!\fsx|Mux9~6_combout  & ((\fsx|Mux9~1_combout ))))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux9~6_combout ))))

	.dataa(\fsx|Mux9~8_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Mux9~6_combout ),
	.datad(\fsx|Mux9~1_combout ),
	.cin(gnd),
	.combout(\fsx|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~9 .lut_mask = 16'hBCB0;
defparam \fsx|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N31
dffeas \fsx|lineDataBuffer[100][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[100][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[100][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[100][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[116][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[116][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[116][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[116][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[116][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N13
dffeas \fsx|lineDataBuffer[116][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[116][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[116][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[116][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[116][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
cycloneive_lcell_comb \fsx|Mux9~17 (
// Equation(s):
// \fsx|Mux9~17_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[116][0]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[100][0]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[100][0]~q ),
	.datad(\fsx|lineDataBuffer[116][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~17 .lut_mask = 16'hBA98;
defparam \fsx|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \fsx|lineDataBuffer[108][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[108][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[108][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[108][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \fsx|lineDataBuffer[124][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[124][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[124][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[124][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[124][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \fsx|lineDataBuffer[124][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[124][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[124][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[124][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[124][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \fsx|Mux9~18 (
// Equation(s):
// \fsx|Mux9~18_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux9~17_combout  & ((\fsx|lineDataBuffer[124][0]~q ))) # (!\fsx|Mux9~17_combout  & (\fsx|lineDataBuffer[108][0]~q )))) # (!\fsx|Add4~0_combout  & (\fsx|Mux9~17_combout ))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux9~17_combout ),
	.datac(\fsx|lineDataBuffer[108][0]~q ),
	.datad(\fsx|lineDataBuffer[124][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~18 .lut_mask = 16'hEC64;
defparam \fsx|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[12][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[12][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[12][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[12][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[12][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \fsx|lineDataBuffer[12][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[12][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N7
dffeas \fsx|lineDataBuffer[4][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[4][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneive_lcell_comb \fsx|Mux9~14 (
// Equation(s):
// \fsx|Mux9~14_combout  = (\fsx|Add4~2_combout  & (((\fsx|Add4~0_combout )))) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[12][0]~q )) # (!\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[4][0]~q )))))

	.dataa(\fsx|lineDataBuffer[12][0]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[4][0]~q ),
	.datad(\fsx|Add4~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~14 .lut_mask = 16'hEE30;
defparam \fsx|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \fsx|lineDataBuffer[28][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[28][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[20][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[20][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[20][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[20][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[20][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N5
dffeas \fsx|lineDataBuffer[20][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[20][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \fsx|Mux9~15 (
// Equation(s):
// \fsx|Mux9~15_combout  = (\fsx|Mux9~14_combout  & (((\fsx|lineDataBuffer[28][0]~q )) # (!\fsx|Add4~2_combout ))) # (!\fsx|Mux9~14_combout  & (\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[20][0]~q ))))

	.dataa(\fsx|Mux9~14_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[28][0]~q ),
	.datad(\fsx|lineDataBuffer[20][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~15 .lut_mask = 16'hE6A2;
defparam \fsx|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \fsx|lineDataBuffer[36][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[36][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[36][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[36][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \fsx|lineDataBuffer[52][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[52][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[52][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[52][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[52][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \fsx|lineDataBuffer[52][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[52][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[52][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[52][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[52][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \fsx|Mux9~12 (
// Equation(s):
// \fsx|Mux9~12_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[52][0]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[36][0]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[36][0]~q ),
	.datad(\fsx|lineDataBuffer[52][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~12 .lut_mask = 16'hBA98;
defparam \fsx|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \fsx|lineDataBuffer[60][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[60][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[60][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[60][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[44][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[44][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[44][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[44][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[44][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \fsx|lineDataBuffer[44][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[44][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[44][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[44][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[44][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \fsx|Mux9~13 (
// Equation(s):
// \fsx|Mux9~13_combout  = (\fsx|Mux9~12_combout  & (((\fsx|lineDataBuffer[60][0]~q )) # (!\fsx|Add4~0_combout ))) # (!\fsx|Mux9~12_combout  & (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[44][0]~q ))))

	.dataa(\fsx|Mux9~12_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[60][0]~q ),
	.datad(\fsx|lineDataBuffer[44][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~13 .lut_mask = 16'hE6A2;
defparam \fsx|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \fsx|Mux9~16 (
// Equation(s):
// \fsx|Mux9~16_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout ) # ((\fsx|Mux9~13_combout )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~6_combout  & (\fsx|Mux9~15_combout )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Mux9~15_combout ),
	.datad(\fsx|Mux9~13_combout ),
	.cin(gnd),
	.combout(\fsx|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~16 .lut_mask = 16'hBA98;
defparam \fsx|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[84][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[84][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[84][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[84][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[84][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \fsx|lineDataBuffer[84][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[84][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[84][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[84][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[84][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N3
dffeas \fsx|lineDataBuffer[92][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[92][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[92][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[92][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[76][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[76][0]~feeder_combout  = \fsx|lineDataBuffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[76][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[76][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[76][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N1
dffeas \fsx|lineDataBuffer[76][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[76][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[76][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[76][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[76][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \fsx|lineDataBuffer[68][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[68][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[68][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[68][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \fsx|Mux9~10 (
// Equation(s):
// \fsx|Mux9~10_combout  = (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[76][0]~q ) # ((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & (((\fsx|lineDataBuffer[68][0]~q  & !\fsx|Add4~2_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[76][0]~q ),
	.datac(\fsx|lineDataBuffer[68][0]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~10 .lut_mask = 16'hAAD8;
defparam \fsx|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
cycloneive_lcell_comb \fsx|Mux9~11 (
// Equation(s):
// \fsx|Mux9~11_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux9~10_combout  & ((\fsx|lineDataBuffer[92][0]~q ))) # (!\fsx|Mux9~10_combout  & (\fsx|lineDataBuffer[84][0]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux9~10_combout ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|lineDataBuffer[84][0]~q ),
	.datac(\fsx|lineDataBuffer[92][0]~q ),
	.datad(\fsx|Mux9~10_combout ),
	.cin(gnd),
	.combout(\fsx|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~11 .lut_mask = 16'hF588;
defparam \fsx|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \fsx|Mux9~19 (
// Equation(s):
// \fsx|Mux9~19_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux9~16_combout  & (\fsx|Mux9~18_combout )) # (!\fsx|Mux9~16_combout  & ((\fsx|Mux9~11_combout ))))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux9~16_combout ))))

	.dataa(\fsx|Mux9~18_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Mux9~16_combout ),
	.datad(\fsx|Mux9~11_combout ),
	.cin(gnd),
	.combout(\fsx|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~19 .lut_mask = 16'hBCB0;
defparam \fsx|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \fsx|Mux9~20 (
// Equation(s):
// \fsx|Mux9~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux9~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux9~19_combout )))

	.dataa(gnd),
	.datab(\fsx|Mux9~9_combout ),
	.datac(\fsx|Add4~8_combout ),
	.datad(\fsx|Mux9~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux9~20 .lut_mask = 16'hCFC0;
defparam \fsx|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneive_lcell_comb \fsx|lineBuffer~45 (
// Equation(s):
// \fsx|lineBuffer~45_combout  = (\fsx|Mux8~20_combout  & (((\fsx|Mux9~20_combout )))) # (!\fsx|Mux8~20_combout  & ((\fsx|Mux9~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a21 ))) # (!\fsx|Mux9~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\fsx|Mux8~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\fsx|Mux9~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~45_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~45 .lut_mask = 16'hF4A4;
defparam \fsx|lineBuffer~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \fsx|lineBuffer~46 (
// Equation(s):
// \fsx|lineBuffer~46_combout  = (\fsx|Mux8~20_combout  & ((\fsx|lineBuffer~45_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\fsx|lineBuffer~45_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a13 ))))) # 
// (!\fsx|Mux8~20_combout  & (((\fsx|lineBuffer~45_combout ))))

	.dataa(\fsx|Mux8~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\fsx|lineBuffer~45_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~46_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~46 .lut_mask = 16'hDAD0;
defparam \fsx|lineBuffer~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \fsx|lineBuffer[12][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[12][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \fsx|lineBuffer[76][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[76][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[76][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[76][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[76][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N11
dffeas \fsx|lineBuffer[76][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[76][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[76][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[76][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[76][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \fsx|vga_r[0]~119 (
// Equation(s):
// \fsx|vga_r[0]~119_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[76][5]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[12][5]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[12][5]~q ),
	.datad(\fsx|lineBuffer[76][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~119_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~119 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \fsx|lineDataBuffer~11 (
// Equation(s):
// \fsx|lineDataBuffer~11_combout  = (\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(gnd),
	.datab(\fsx|Add5~0_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~11 .lut_mask = 16'hF3C0;
defparam \fsx|lineDataBuffer~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneive_lcell_comb \fsx|lineDataBuffer[205][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[205][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[205][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[205][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[205][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N3
dffeas \fsx|lineDataBuffer[205][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[205][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[205][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[205][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[205][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N11
dffeas \fsx|lineDataBuffer[237][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[237][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[237][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[237][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N1
dffeas \fsx|lineDataBuffer[197][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[197][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[197][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[197][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N6
cycloneive_lcell_comb \fsx|lineDataBuffer[229][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[229][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[229][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[229][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[229][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N7
dffeas \fsx|lineDataBuffer[229][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[229][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[229][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[229][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[229][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N0
cycloneive_lcell_comb \fsx|Mux11~0 (
// Equation(s):
// \fsx|Mux11~0_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[229][0]~q )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[197][0]~q )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[197][0]~q ),
	.datad(\fsx|lineDataBuffer[229][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~0 .lut_mask = 16'hBA98;
defparam \fsx|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N10
cycloneive_lcell_comb \fsx|Mux11~1 (
// Equation(s):
// \fsx|Mux11~1_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux11~0_combout  & ((\fsx|lineDataBuffer[237][0]~q ))) # (!\fsx|Mux11~0_combout  & (\fsx|lineDataBuffer[205][0]~q )))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux11~0_combout ))))

	.dataa(\fsx|lineDataBuffer[205][0]~q ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[237][0]~q ),
	.datad(\fsx|Mux11~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~1 .lut_mask = 16'hF388;
defparam \fsx|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N11
dffeas \fsx|lineDataBuffer[213][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[213][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[213][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[213][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[245][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[245][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[245][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[245][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[245][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N17
dffeas \fsx|lineDataBuffer[245][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[245][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[245][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[245][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[245][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneive_lcell_comb \fsx|Mux11~7 (
// Equation(s):
// \fsx|Mux11~7_combout  = (\fsx|Add4~0_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[245][0]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[213][0]~q ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[213][0]~q ),
	.datad(\fsx|lineDataBuffer[245][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~7 .lut_mask = 16'hDC98;
defparam \fsx|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N29
dffeas \fsx|lineDataBuffer[253][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[253][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[253][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[253][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[221][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[221][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[221][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[221][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[221][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \fsx|lineDataBuffer[221][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[221][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[221][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[221][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[221][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N28
cycloneive_lcell_comb \fsx|Mux11~8 (
// Equation(s):
// \fsx|Mux11~8_combout  = (\fsx|Mux11~7_combout  & (((\fsx|lineDataBuffer[253][0]~q )) # (!\fsx|Add4~0_combout ))) # (!\fsx|Mux11~7_combout  & (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[221][0]~q ))))

	.dataa(\fsx|Mux11~7_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[253][0]~q ),
	.datad(\fsx|lineDataBuffer[221][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~8 .lut_mask = 16'hE6A2;
defparam \fsx|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N7
dffeas \fsx|lineDataBuffer[149][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[149][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[149][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[149][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[181][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[181][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[181][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[181][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[181][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N13
dffeas \fsx|lineDataBuffer[181][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[181][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[181][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[181][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[181][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneive_lcell_comb \fsx|Mux11~2 (
// Equation(s):
// \fsx|Mux11~2_combout  = (\fsx|Add4~0_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[181][0]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[149][0]~q ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[149][0]~q ),
	.datad(\fsx|lineDataBuffer[181][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~2 .lut_mask = 16'hDC98;
defparam \fsx|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N1
dffeas \fsx|lineDataBuffer[189][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[189][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[189][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[189][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneive_lcell_comb \fsx|lineDataBuffer[157][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[157][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[157][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[157][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[157][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \fsx|lineDataBuffer[157][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[157][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[157][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[157][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[157][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N0
cycloneive_lcell_comb \fsx|Mux11~3 (
// Equation(s):
// \fsx|Mux11~3_combout  = (\fsx|Mux11~2_combout  & (((\fsx|lineDataBuffer[189][0]~q )) # (!\fsx|Add4~0_combout ))) # (!\fsx|Mux11~2_combout  & (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[157][0]~q ))))

	.dataa(\fsx|Mux11~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[189][0]~q ),
	.datad(\fsx|lineDataBuffer[157][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~3 .lut_mask = 16'hE6A2;
defparam \fsx|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[141][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[141][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[141][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[141][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[141][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N13
dffeas \fsx|lineDataBuffer[141][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[141][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[141][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[141][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[141][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N21
dffeas \fsx|lineDataBuffer[173][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[173][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[173][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[173][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y19_N23
dffeas \fsx|lineDataBuffer[133][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[133][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[133][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[133][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[165][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[165][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[165][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[165][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[165][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N13
dffeas \fsx|lineDataBuffer[165][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[165][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[165][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[165][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[165][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N22
cycloneive_lcell_comb \fsx|Mux11~4 (
// Equation(s):
// \fsx|Mux11~4_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[165][0]~q )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[133][0]~q )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[133][0]~q ),
	.datad(\fsx|lineDataBuffer[165][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~4 .lut_mask = 16'hBA98;
defparam \fsx|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N20
cycloneive_lcell_comb \fsx|Mux11~5 (
// Equation(s):
// \fsx|Mux11~5_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux11~4_combout  & ((\fsx|lineDataBuffer[173][0]~q ))) # (!\fsx|Mux11~4_combout  & (\fsx|lineDataBuffer[141][0]~q )))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux11~4_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[141][0]~q ),
	.datac(\fsx|lineDataBuffer[173][0]~q ),
	.datad(\fsx|Mux11~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~5 .lut_mask = 16'hF588;
defparam \fsx|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N26
cycloneive_lcell_comb \fsx|Mux11~6 (
// Equation(s):
// \fsx|Mux11~6_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux11~3_combout ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux11~5_combout  & !\fsx|Add4~6_combout ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Mux11~3_combout ),
	.datac(\fsx|Mux11~5_combout ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~6 .lut_mask = 16'hAAD8;
defparam \fsx|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N14
cycloneive_lcell_comb \fsx|Mux11~9 (
// Equation(s):
// \fsx|Mux11~9_combout  = (\fsx|Mux11~6_combout  & (((\fsx|Mux11~8_combout ) # (!\fsx|Add4~6_combout )))) # (!\fsx|Mux11~6_combout  & (\fsx|Mux11~1_combout  & ((\fsx|Add4~6_combout ))))

	.dataa(\fsx|Mux11~1_combout ),
	.datab(\fsx|Mux11~8_combout ),
	.datac(\fsx|Mux11~6_combout ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~9 .lut_mask = 16'hCAF0;
defparam \fsx|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[45][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[45][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[45][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[45][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[45][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \fsx|lineDataBuffer[45][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[45][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[45][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[45][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[45][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \fsx|lineDataBuffer[61][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[61][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[61][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[61][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \fsx|lineDataBuffer[13][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[13][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[29][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[29][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[29][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[29][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[29][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \fsx|lineDataBuffer[29][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[29][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[29][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \fsx|Mux11~12 (
// Equation(s):
// \fsx|Mux11~12_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[29][0]~q ))) # (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[13][0]~q ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[13][0]~q ),
	.datad(\fsx|lineDataBuffer[29][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~12 .lut_mask = 16'hDC98;
defparam \fsx|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \fsx|Mux11~13 (
// Equation(s):
// \fsx|Mux11~13_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux11~12_combout  & ((\fsx|lineDataBuffer[61][0]~q ))) # (!\fsx|Mux11~12_combout  & (\fsx|lineDataBuffer[45][0]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux11~12_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|lineDataBuffer[45][0]~q ),
	.datac(\fsx|lineDataBuffer[61][0]~q ),
	.datad(\fsx|Mux11~12_combout ),
	.cin(gnd),
	.combout(\fsx|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~13 .lut_mask = 16'hF588;
defparam \fsx|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N3
dffeas \fsx|lineDataBuffer[5][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[5][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[21][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[21][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[21][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[21][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[21][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N17
dffeas \fsx|lineDataBuffer[21][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[21][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cycloneive_lcell_comb \fsx|Mux11~14 (
// Equation(s):
// \fsx|Mux11~14_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~4_combout ) # ((\fsx|lineDataBuffer[21][0]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[5][0]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[5][0]~q ),
	.datad(\fsx|lineDataBuffer[21][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~14 .lut_mask = 16'hBA98;
defparam \fsx|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \fsx|lineDataBuffer[53][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[53][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[53][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[53][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[37][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[37][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[37][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[37][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[37][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \fsx|lineDataBuffer[37][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[37][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[37][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[37][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[37][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \fsx|Mux11~15 (
// Equation(s):
// \fsx|Mux11~15_combout  = (\fsx|Mux11~14_combout  & (((\fsx|lineDataBuffer[53][0]~q )) # (!\fsx|Add4~4_combout ))) # (!\fsx|Mux11~14_combout  & (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[37][0]~q ))))

	.dataa(\fsx|Mux11~14_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[53][0]~q ),
	.datad(\fsx|lineDataBuffer[37][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~15 .lut_mask = 16'hE6A2;
defparam \fsx|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \fsx|Mux11~16 (
// Equation(s):
// \fsx|Mux11~16_combout  = (\fsx|Add4~6_combout  & (((\fsx|Add4~0_combout )))) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~0_combout  & (\fsx|Mux11~13_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Mux11~15_combout )))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux11~13_combout ),
	.datac(\fsx|Add4~0_combout ),
	.datad(\fsx|Mux11~15_combout ),
	.cin(gnd),
	.combout(\fsx|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~16 .lut_mask = 16'hE5E0;
defparam \fsx|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \fsx|lineDataBuffer[69][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[69][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[69][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[69][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[85][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[85][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[85][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[85][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[85][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \fsx|lineDataBuffer[85][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[85][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[85][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[85][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[85][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneive_lcell_comb \fsx|Mux11~10 (
// Equation(s):
// \fsx|Mux11~10_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[85][0]~q ))) # (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[69][0]~q ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[69][0]~q ),
	.datad(\fsx|lineDataBuffer[85][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~10 .lut_mask = 16'hDC98;
defparam \fsx|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[101][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[101][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[101][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[101][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[101][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N29
dffeas \fsx|lineDataBuffer[101][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[101][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[101][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[101][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[101][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N23
dffeas \fsx|lineDataBuffer[117][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[117][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[117][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[117][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
cycloneive_lcell_comb \fsx|Mux11~11 (
// Equation(s):
// \fsx|Mux11~11_combout  = (\fsx|Mux11~10_combout  & (((\fsx|lineDataBuffer[117][0]~q ) # (!\fsx|Add4~4_combout )))) # (!\fsx|Mux11~10_combout  & (\fsx|lineDataBuffer[101][0]~q  & ((\fsx|Add4~4_combout ))))

	.dataa(\fsx|Mux11~10_combout ),
	.datab(\fsx|lineDataBuffer[101][0]~q ),
	.datac(\fsx|lineDataBuffer[117][0]~q ),
	.datad(\fsx|Add4~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~11 .lut_mask = 16'hE4AA;
defparam \fsx|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N31
dffeas \fsx|lineDataBuffer[77][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[77][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[77][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[77][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[93][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[93][0]~feeder_combout  = \fsx|lineDataBuffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[93][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[93][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[93][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \fsx|lineDataBuffer[93][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[93][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[93][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[93][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[93][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \fsx|Mux11~17 (
// Equation(s):
// \fsx|Mux11~17_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[93][0]~q ))) # (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[77][0]~q ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[77][0]~q ),
	.datad(\fsx|lineDataBuffer[93][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~17 .lut_mask = 16'hDC98;
defparam \fsx|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \fsx|lineDataBuffer[109][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[109][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[109][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[109][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \fsx|lineDataBuffer[125][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[125][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[125][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[125][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \fsx|Mux11~18 (
// Equation(s):
// \fsx|Mux11~18_combout  = (\fsx|Mux11~17_combout  & (((\fsx|lineDataBuffer[125][0]~q )) # (!\fsx|Add4~4_combout ))) # (!\fsx|Mux11~17_combout  & (\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[109][0]~q )))

	.dataa(\fsx|Mux11~17_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[109][0]~q ),
	.datad(\fsx|lineDataBuffer[125][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~18 .lut_mask = 16'hEA62;
defparam \fsx|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \fsx|Mux11~19 (
// Equation(s):
// \fsx|Mux11~19_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux11~16_combout  & ((\fsx|Mux11~18_combout ))) # (!\fsx|Mux11~16_combout  & (\fsx|Mux11~11_combout )))) # (!\fsx|Add4~6_combout  & (\fsx|Mux11~16_combout ))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux11~16_combout ),
	.datac(\fsx|Mux11~11_combout ),
	.datad(\fsx|Mux11~18_combout ),
	.cin(gnd),
	.combout(\fsx|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~19 .lut_mask = 16'hEC64;
defparam \fsx|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \fsx|Mux11~20 (
// Equation(s):
// \fsx|Mux11~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux11~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux11~19_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Mux11~9_combout ),
	.datac(gnd),
	.datad(\fsx|Mux11~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux11~20 .lut_mask = 16'hDD88;
defparam \fsx|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y15_N0
cycloneive_ram_block \vram32|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\fsx|vram32_addr[10]~14_combout ,\fsx|vram32_addr[9]~13_combout ,\fsx|vram32_addr[8]~12_combout ,\fsx|vram32_addr[7]~11_combout ,\fsx|vram32_addr[6]~10_combout ,\fsx|vram32_addr[5]~9_combout ,\fsx|vram32_addr[4]~8_combout ,\fsx|vram32_addr[3]~7_combout ,
\fsx|vram32_addr[2]~6_combout ,\fsx|vram32_addr[1]~5_combout ,\fsx|vram32_addr[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram32|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/FPGC4.ram0_VRAM_d714c68.hdl.mif";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VRAM:vram32|altsyncram:ram_rtl_0|altsyncram_4d61:auto_generated|ALTSYNCRAM";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1152;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000303;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000055008280CFB5F550000000000C30FC30030A2000004C080C808C0C00333CFFB0AA2ABE50BE08F34CFF30FF33EBC00C3AFF38AE0CB8FCFF38AE3AEE2CBF000FF5555AAAAFF00FFFF040008000CC05D5555000440044004555D000CC00C550CC05DC50CC055455DC00CC555400445555504400C000C0004000C000C000400080008800C550CD55DD055555DD508805D005D55088008000000BBBBCCCC00000FC30CF00000C7EBD3FB05300A308B2003C303D7CFFCCF22CF318F218080CF94A014FFEB03BFCBE30BE08FFC0D786F33CF32CF3B8F228F238F2BCFF7CFD0CAE4CF20CFFC8088400F808C8EB88EBC4E7E4AA0CF90CF98CF9C475E8EB4CF3368BB;
defparam \vram32|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hCF30000F801800004024C3C06FF0C3F0CFF00EF0CFF001C089E08EF05FF0AFF08FB0CFB0CFF08008CBFAE7548080CFFA6FF08AA38EB0CF758BB0CFBAF3080000300000F08008050A8AAAC34F80EFC3CFCFFF0EFFCFFF800D838BCFFF4EFB8AFF0FF3CFFFCFFFCBAACFEF8F558008CFFF4FA78AAECAAE8FFB4BA7CFFFCFF28EFF004B801803C008A02000000084FB8FEB004F8FA2879E4DF5874BCB4BC002CFFF0A0500000030200000300773800808A0008ACF33C3C306A3CFFF00CF0082000004F30F700DF10BA008B004700D0000C13DC1CF00EC3600AECCFF43C105710AB28D72EBEEA244C4F7EF75B41E4BE1FBEF04100F300F330CF00CFFFBBF344C0000;
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \fsx|lineDataBuffer~10 (
// Equation(s):
// \fsx|lineDataBuffer~10_combout  = (\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (!\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a20 ))

	.dataa(\fsx|Add5~0_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~10 .lut_mask = 16'hEE44;
defparam \fsx|lineDataBuffer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[237][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[237][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[237][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[237][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[237][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N1
dffeas \fsx|lineDataBuffer[237][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[237][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[237][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[237][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[237][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N11
dffeas \fsx|lineDataBuffer[253][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[253][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[253][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[253][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[221][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[221][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[221][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[221][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[221][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N1
dffeas \fsx|lineDataBuffer[221][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[221][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[221][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[221][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[221][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N25
dffeas \fsx|lineDataBuffer[205][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[205][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[205][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[205][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneive_lcell_comb \fsx|Mux10~7 (
// Equation(s):
// \fsx|Mux10~7_combout  = (\fsx|Add4~4_combout  & (((\fsx|Add4~2_combout )))) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[221][1]~q )) # (!\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[205][1]~q )))))

	.dataa(\fsx|lineDataBuffer[221][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[205][1]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~7 .lut_mask = 16'hEE30;
defparam \fsx|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneive_lcell_comb \fsx|Mux10~8 (
// Equation(s):
// \fsx|Mux10~8_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux10~7_combout  & ((\fsx|lineDataBuffer[253][1]~q ))) # (!\fsx|Mux10~7_combout  & (\fsx|lineDataBuffer[237][1]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux10~7_combout ))))

	.dataa(\fsx|lineDataBuffer[237][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[253][1]~q ),
	.datad(\fsx|Mux10~7_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~8 .lut_mask = 16'hF388;
defparam \fsx|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[229][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[229][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[229][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[229][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[229][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N9
dffeas \fsx|lineDataBuffer[229][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[229][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[229][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[229][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[229][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N19
dffeas \fsx|lineDataBuffer[245][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[245][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[245][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[245][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N3
dffeas \fsx|lineDataBuffer[197][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[197][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[197][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[197][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[213][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[213][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[213][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[213][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[213][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N25
dffeas \fsx|lineDataBuffer[213][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[213][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[213][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[213][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[213][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N2
cycloneive_lcell_comb \fsx|Mux10~0 (
// Equation(s):
// \fsx|Mux10~0_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~4_combout ) # ((\fsx|lineDataBuffer[213][1]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[197][1]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[197][1]~q ),
	.datad(\fsx|lineDataBuffer[213][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~0 .lut_mask = 16'hBA98;
defparam \fsx|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneive_lcell_comb \fsx|Mux10~1 (
// Equation(s):
// \fsx|Mux10~1_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux10~0_combout  & ((\fsx|lineDataBuffer[245][1]~q ))) # (!\fsx|Mux10~0_combout  & (\fsx|lineDataBuffer[229][1]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux10~0_combout ))))

	.dataa(\fsx|lineDataBuffer[229][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[245][1]~q ),
	.datad(\fsx|Mux10~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~1 .lut_mask = 16'hF388;
defparam \fsx|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N26
cycloneive_lcell_comb \fsx|lineDataBuffer[165][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[165][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[165][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[165][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[165][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N27
dffeas \fsx|lineDataBuffer[165][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[165][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[165][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[165][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[165][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N11
dffeas \fsx|lineDataBuffer[181][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[181][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[181][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[181][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[149][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[149][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[149][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[149][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[149][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N17
dffeas \fsx|lineDataBuffer[149][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[149][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[149][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[149][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[149][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N9
dffeas \fsx|lineDataBuffer[133][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[133][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[133][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[133][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneive_lcell_comb \fsx|Mux10~4 (
// Equation(s):
// \fsx|Mux10~4_combout  = (\fsx|Add4~4_combout  & (((\fsx|Add4~2_combout )))) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[149][1]~q )) # (!\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[133][1]~q )))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|lineDataBuffer[149][1]~q ),
	.datac(\fsx|lineDataBuffer[133][1]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~4 .lut_mask = 16'hEE50;
defparam \fsx|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneive_lcell_comb \fsx|Mux10~5 (
// Equation(s):
// \fsx|Mux10~5_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux10~4_combout  & ((\fsx|lineDataBuffer[181][1]~q ))) # (!\fsx|Mux10~4_combout  & (\fsx|lineDataBuffer[165][1]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux10~4_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|lineDataBuffer[165][1]~q ),
	.datac(\fsx|lineDataBuffer[181][1]~q ),
	.datad(\fsx|Mux10~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~5 .lut_mask = 16'hF588;
defparam \fsx|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N14
cycloneive_lcell_comb \fsx|lineDataBuffer[173][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[173][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[173][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[173][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[173][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N15
dffeas \fsx|lineDataBuffer[173][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[173][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[173][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[173][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[173][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N15
dffeas \fsx|lineDataBuffer[189][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[189][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[189][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[189][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneive_lcell_comb \fsx|lineDataBuffer[157][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[157][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[157][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[157][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[157][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N7
dffeas \fsx|lineDataBuffer[157][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[157][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[157][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[157][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[157][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N13
dffeas \fsx|lineDataBuffer[141][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[141][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[141][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[141][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N12
cycloneive_lcell_comb \fsx|Mux10~2 (
// Equation(s):
// \fsx|Mux10~2_combout  = (\fsx|Add4~4_combout  & (((\fsx|Add4~2_combout )))) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[157][1]~q )) # (!\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[141][1]~q )))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|lineDataBuffer[157][1]~q ),
	.datac(\fsx|lineDataBuffer[141][1]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~2 .lut_mask = 16'hEE50;
defparam \fsx|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N14
cycloneive_lcell_comb \fsx|Mux10~3 (
// Equation(s):
// \fsx|Mux10~3_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux10~2_combout  & ((\fsx|lineDataBuffer[189][1]~q ))) # (!\fsx|Mux10~2_combout  & (\fsx|lineDataBuffer[173][1]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux10~2_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|lineDataBuffer[173][1]~q ),
	.datac(\fsx|lineDataBuffer[189][1]~q ),
	.datad(\fsx|Mux10~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~3 .lut_mask = 16'hF588;
defparam \fsx|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneive_lcell_comb \fsx|Mux10~6 (
// Equation(s):
// \fsx|Mux10~6_combout  = (\fsx|Add4~0_combout  & (((\fsx|Add4~6_combout ) # (\fsx|Mux10~3_combout )))) # (!\fsx|Add4~0_combout  & (\fsx|Mux10~5_combout  & (!\fsx|Add4~6_combout )))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux10~5_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Mux10~3_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~6 .lut_mask = 16'hAEA4;
defparam \fsx|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
cycloneive_lcell_comb \fsx|Mux10~9 (
// Equation(s):
// \fsx|Mux10~9_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux10~6_combout  & (\fsx|Mux10~8_combout )) # (!\fsx|Mux10~6_combout  & ((\fsx|Mux10~1_combout ))))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux10~6_combout ))))

	.dataa(\fsx|Mux10~8_combout ),
	.datab(\fsx|Mux10~1_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Mux10~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~9 .lut_mask = 16'hAFC0;
defparam \fsx|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[85][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[85][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[85][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[85][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[85][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \fsx|lineDataBuffer[85][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[85][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[85][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[85][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[85][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N31
dffeas \fsx|lineDataBuffer[93][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[93][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[93][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[93][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \fsx|lineDataBuffer[69][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[69][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[69][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[69][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[77][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[77][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[77][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[77][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[77][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N5
dffeas \fsx|lineDataBuffer[77][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[77][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[77][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[77][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[77][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneive_lcell_comb \fsx|Mux10~10 (
// Equation(s):
// \fsx|Mux10~10_combout  = (\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout ) # ((\fsx|lineDataBuffer[77][1]~q )))) # (!\fsx|Add4~0_combout  & (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[69][1]~q )))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[69][1]~q ),
	.datad(\fsx|lineDataBuffer[77][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~10 .lut_mask = 16'hBA98;
defparam \fsx|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cycloneive_lcell_comb \fsx|Mux10~11 (
// Equation(s):
// \fsx|Mux10~11_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux10~10_combout  & ((\fsx|lineDataBuffer[93][1]~q ))) # (!\fsx|Mux10~10_combout  & (\fsx|lineDataBuffer[85][1]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux10~10_combout ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|lineDataBuffer[85][1]~q ),
	.datac(\fsx|lineDataBuffer[93][1]~q ),
	.datad(\fsx|Mux10~10_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~11 .lut_mask = 16'hF588;
defparam \fsx|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[125][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[125][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[125][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[125][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[125][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \fsx|lineDataBuffer[125][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[125][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[125][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[125][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[125][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N1
dffeas \fsx|lineDataBuffer[117][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[117][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[117][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[117][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N3
dffeas \fsx|lineDataBuffer[101][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[101][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[101][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[101][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \fsx|lineDataBuffer[109][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[109][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[109][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[109][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[109][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \fsx|lineDataBuffer[109][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[109][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[109][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[109][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[109][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cycloneive_lcell_comb \fsx|Mux10~17 (
// Equation(s):
// \fsx|Mux10~17_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[109][1]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[101][1]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[101][1]~q ),
	.datad(\fsx|lineDataBuffer[109][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~17 .lut_mask = 16'hDC98;
defparam \fsx|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cycloneive_lcell_comb \fsx|Mux10~18 (
// Equation(s):
// \fsx|Mux10~18_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux10~17_combout  & (\fsx|lineDataBuffer[125][1]~q )) # (!\fsx|Mux10~17_combout  & ((\fsx|lineDataBuffer[117][1]~q ))))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux10~17_combout ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|lineDataBuffer[125][1]~q ),
	.datac(\fsx|lineDataBuffer[117][1]~q ),
	.datad(\fsx|Mux10~17_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~18 .lut_mask = 16'hDDA0;
defparam \fsx|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[53][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[53][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[53][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[53][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[53][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \fsx|lineDataBuffer[53][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[53][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[53][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[53][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[53][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \fsx|lineDataBuffer[61][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[61][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[61][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[61][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \fsx|lineDataBuffer[37][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[37][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[37][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[37][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[45][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[45][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[45][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[45][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[45][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \fsx|lineDataBuffer[45][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[45][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[45][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[45][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[45][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \fsx|Mux10~12 (
// Equation(s):
// \fsx|Mux10~12_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[45][1]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[37][1]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[37][1]~q ),
	.datad(\fsx|lineDataBuffer[45][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~12 .lut_mask = 16'hDC98;
defparam \fsx|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \fsx|Mux10~13 (
// Equation(s):
// \fsx|Mux10~13_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux10~12_combout  & ((\fsx|lineDataBuffer[61][1]~q ))) # (!\fsx|Mux10~12_combout  & (\fsx|lineDataBuffer[53][1]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux10~12_combout ))))

	.dataa(\fsx|lineDataBuffer[53][1]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[61][1]~q ),
	.datad(\fsx|Mux10~12_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~13 .lut_mask = 16'hF388;
defparam \fsx|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[13][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[13][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[13][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \fsx|lineDataBuffer[13][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[13][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N27
dffeas \fsx|lineDataBuffer[5][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[5][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneive_lcell_comb \fsx|Mux10~14 (
// Equation(s):
// \fsx|Mux10~14_combout  = (\fsx|Add4~2_combout  & (((\fsx|Add4~0_combout )))) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[13][1]~q )) # (!\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[5][1]~q )))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|lineDataBuffer[13][1]~q ),
	.datac(\fsx|lineDataBuffer[5][1]~q ),
	.datad(\fsx|Add4~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~14 .lut_mask = 16'hEE50;
defparam \fsx|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \fsx|lineDataBuffer[29][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[29][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[21][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[21][1]~feeder_combout  = \fsx|lineDataBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[21][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N9
dffeas \fsx|lineDataBuffer[21][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[21][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \fsx|Mux10~15 (
// Equation(s):
// \fsx|Mux10~15_combout  = (\fsx|Mux10~14_combout  & (((\fsx|lineDataBuffer[29][1]~q )) # (!\fsx|Add4~2_combout ))) # (!\fsx|Mux10~14_combout  & (\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[21][1]~q ))))

	.dataa(\fsx|Mux10~14_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[29][1]~q ),
	.datad(\fsx|lineDataBuffer[21][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~15 .lut_mask = 16'hE6A2;
defparam \fsx|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \fsx|Mux10~16 (
// Equation(s):
// \fsx|Mux10~16_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout ) # ((\fsx|Mux10~13_combout )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~6_combout  & ((\fsx|Mux10~15_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Mux10~13_combout ),
	.datad(\fsx|Mux10~15_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~16 .lut_mask = 16'hB9A8;
defparam \fsx|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N22
cycloneive_lcell_comb \fsx|Mux10~19 (
// Equation(s):
// \fsx|Mux10~19_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux10~16_combout  & ((\fsx|Mux10~18_combout ))) # (!\fsx|Mux10~16_combout  & (\fsx|Mux10~11_combout )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux10~16_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux10~11_combout ),
	.datac(\fsx|Mux10~18_combout ),
	.datad(\fsx|Mux10~16_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~19 .lut_mask = 16'hF588;
defparam \fsx|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \fsx|Mux10~20 (
// Equation(s):
// \fsx|Mux10~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux10~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux10~19_combout )))

	.dataa(gnd),
	.datab(\fsx|Mux10~9_combout ),
	.datac(\fsx|Add4~8_combout ),
	.datad(\fsx|Mux10~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux10~20 .lut_mask = 16'hCFC0;
defparam \fsx|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \fsx|lineBuffer~47 (
// Equation(s):
// \fsx|lineBuffer~47_combout  = (\fsx|Mux11~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a21 ) # ((\fsx|Mux10~20_combout )))) # (!\fsx|Mux11~20_combout  & (((!\fsx|Mux10~20_combout  & \vram32|ram_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\fsx|Mux11~20_combout ),
	.datac(\fsx|Mux10~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~47_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~47 .lut_mask = 16'hCBC8;
defparam \fsx|lineBuffer~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \fsx|lineBuffer~48 (
// Equation(s):
// \fsx|lineBuffer~48_combout  = (\fsx|lineBuffer~47_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ) # ((!\fsx|Mux10~20_combout )))) # (!\fsx|lineBuffer~47_combout  & (((\fsx|Mux10~20_combout  & 
// \vram32|ram_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\fsx|lineBuffer~47_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\fsx|Mux10~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~48_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~48 .lut_mask = 16'hDA8A;
defparam \fsx|lineBuffer~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N9
dffeas \fsx|lineBuffer[77][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[77][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[77][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[77][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \fsx|lineBuffer[13][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[13][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~48_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[13][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \fsx|lineBuffer[13][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[13][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneive_lcell_comb \fsx|vga_r[0]~120 (
// Equation(s):
// \fsx|vga_r[0]~120_combout  = (\fsx|vga_r[0]~119_combout  & (((\fsx|lineBuffer[77][5]~q )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_r[0]~119_combout  & (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[13][5]~q ))))

	.dataa(\fsx|vga_r[0]~119_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[77][5]~q ),
	.datad(\fsx|lineBuffer[13][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~120_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~120 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \fsx|lineBuffer[20][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[20][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[20][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \fsx|lineBuffer[21][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[21][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~48_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[21][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[21][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[21][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \fsx|lineBuffer[21][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[21][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[21][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \fsx|vga_r[0]~117 (
// Equation(s):
// \fsx|vga_r[0]~117_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[21][5]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[20][5]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[20][5]~q ),
	.datad(\fsx|lineBuffer[21][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~117_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~117 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N27
dffeas \fsx|lineBuffer[85][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[85][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[85][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[85][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneive_lcell_comb \fsx|lineBuffer[84][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[84][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~46_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[84][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[84][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[84][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N1
dffeas \fsx|lineBuffer[84][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[84][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[84][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[84][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[84][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneive_lcell_comb \fsx|vga_r[0]~118 (
// Equation(s):
// \fsx|vga_r[0]~118_combout  = (\fsx|vga_r[0]~117_combout  & (((\fsx|lineBuffer[85][5]~q )) # (!\fsx|displayGen|o_h[7]~8_combout ))) # (!\fsx|vga_r[0]~117_combout  & (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[84][5]~q ))))

	.dataa(\fsx|vga_r[0]~117_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[85][5]~q ),
	.datad(\fsx|lineBuffer[84][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~118_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~118 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneive_lcell_comb \fsx|vga_r[0]~121 (
// Equation(s):
// \fsx|vga_r[0]~121_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[8]~9_combout ) # (\fsx|vga_r[0]~118_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_r[0]~120_combout  & (!\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[0]~120_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[0]~118_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~121_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~121 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[0]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \fsx|lineBuffer[213][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[213][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[213][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[213][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \fsx|lineBuffer[212][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[212][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[212][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[212][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \fsx|lineBuffer[149][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[149][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[149][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[149][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \fsx|lineBuffer[148][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[148][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[148][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[148][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[148][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \fsx|lineBuffer[148][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[148][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[148][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[148][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[148][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \fsx|vga_r[0]~122 (
// Equation(s):
// \fsx|vga_r[0]~122_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[149][5]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[148][5]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[149][5]~q ),
	.datad(\fsx|lineBuffer[148][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~122_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~122 .lut_mask = 16'hB9A8;
defparam \fsx|vga_r[0]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \fsx|vga_r[0]~123 (
// Equation(s):
// \fsx|vga_r[0]~123_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[0]~122_combout  & (\fsx|lineBuffer[213][5]~q )) # (!\fsx|vga_r[0]~122_combout  & ((\fsx|lineBuffer[212][5]~q ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_r[0]~122_combout ))))

	.dataa(\fsx|lineBuffer[213][5]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[212][5]~q ),
	.datad(\fsx|vga_r[0]~122_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~123_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~123 .lut_mask = 16'hBBC0;
defparam \fsx|vga_r[0]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \fsx|lineBuffer[140][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[140][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[140][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[140][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \fsx|lineBuffer[204][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[204][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[204][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[204][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[204][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \fsx|lineBuffer[204][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[204][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[204][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[204][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[204][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \fsx|vga_r[0]~115 (
// Equation(s):
// \fsx|vga_r[0]~115_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[1]~10_combout ) # ((\fsx|lineBuffer[204][5]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[140][5]~q )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[140][5]~q ),
	.datad(\fsx|lineBuffer[204][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~115_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~115 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N17
dffeas \fsx|lineBuffer[205][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[205][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[205][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[205][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \fsx|lineBuffer[141][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[141][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[141][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[141][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[141][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \fsx|lineBuffer[141][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[141][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[141][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[141][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[141][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneive_lcell_comb \fsx|vga_r[0]~116 (
// Equation(s):
// \fsx|vga_r[0]~116_combout  = (\fsx|vga_r[0]~115_combout  & (((\fsx|lineBuffer[205][5]~q )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_r[0]~115_combout  & (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[141][5]~q ))))

	.dataa(\fsx|vga_r[0]~115_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[205][5]~q ),
	.datad(\fsx|lineBuffer[141][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~116_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~116 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \fsx|vga_r[0]~124 (
// Equation(s):
// \fsx|vga_r[0]~124_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[0]~121_combout  & (\fsx|vga_r[0]~123_combout )) # (!\fsx|vga_r[0]~121_combout  & ((\fsx|vga_r[0]~116_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_r[0]~121_combout ))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[0]~121_combout ),
	.datac(\fsx|vga_r[0]~123_combout ),
	.datad(\fsx|vga_r[0]~116_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~124_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~124 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N3
dffeas \fsx|lineBuffer[29][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[29][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
cycloneive_lcell_comb \fsx|lineBuffer[157][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[157][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[157][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[157][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[157][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N25
dffeas \fsx|lineBuffer[157][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[157][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[157][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[157][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[157][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N2
cycloneive_lcell_comb \fsx|vga_r[0]~111 (
// Equation(s):
// \fsx|vga_r[0]~111_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[157][5]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[29][5]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[29][5]~q ),
	.datad(\fsx|lineBuffer[157][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~111_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~111 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N13
dffeas \fsx|lineBuffer[165][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[165][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[165][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[165][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \fsx|lineBuffer[37][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[37][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~48_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[37][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[37][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[37][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N31
dffeas \fsx|lineBuffer[37][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[37][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[37][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[37][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[37][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N12
cycloneive_lcell_comb \fsx|vga_r[0]~112 (
// Equation(s):
// \fsx|vga_r[0]~112_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~111_combout  & (\fsx|lineBuffer[165][5]~q )) # (!\fsx|vga_r[0]~111_combout  & ((\fsx|lineBuffer[37][5]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[0]~111_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[0]~111_combout ),
	.datac(\fsx|lineBuffer[165][5]~q ),
	.datad(\fsx|lineBuffer[37][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~112_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~112 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \fsx|lineBuffer[221][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[221][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[221][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[221][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \fsx|lineBuffer[93][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[93][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[93][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[93][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[93][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \fsx|lineBuffer[93][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[93][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[93][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[93][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[93][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \fsx|vga_r[0]~104 (
// Equation(s):
// \fsx|vga_r[0]~104_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[93][5]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[221][5]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[221][5]~q ),
	.datad(\fsx|lineBuffer[93][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~104_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~104 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N0
cycloneive_lcell_comb \fsx|lineBuffer[229][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[229][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~48_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[229][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[229][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[229][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N1
dffeas \fsx|lineBuffer[229][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[229][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[229][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[229][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[229][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \fsx|lineBuffer[101][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[101][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[101][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[101][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \fsx|vga_r[0]~105 (
// Equation(s):
// \fsx|vga_r[0]~105_combout  = (\fsx|vga_r[0]~104_combout  & (((\fsx|lineBuffer[101][5]~q ) # (!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_r[0]~104_combout  & (\fsx|lineBuffer[229][5]~q  & ((\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|vga_r[0]~104_combout ),
	.datab(\fsx|lineBuffer[229][5]~q ),
	.datac(\fsx|lineBuffer[101][5]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~105_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~105 .lut_mask = 16'hE4AA;
defparam \fsx|vga_r[0]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N25
dffeas \fsx|lineBuffer[28][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[28][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[28][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N16
cycloneive_lcell_comb \fsx|lineBuffer[156][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[156][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[156][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[156][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[156][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N17
dffeas \fsx|lineBuffer[156][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[156][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[156][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[156][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[156][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N24
cycloneive_lcell_comb \fsx|vga_r[0]~106 (
// Equation(s):
// \fsx|vga_r[0]~106_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[156][5]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[28][5]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[28][5]~q ),
	.datad(\fsx|lineBuffer[156][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~106_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~106 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \fsx|lineBuffer[36][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[36][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[36][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[36][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[36][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \fsx|lineBuffer[36][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[36][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[36][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[36][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[36][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N27
dffeas \fsx|lineBuffer[164][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[164][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[164][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[164][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N26
cycloneive_lcell_comb \fsx|vga_r[0]~107 (
// Equation(s):
// \fsx|vga_r[0]~107_combout  = (\fsx|vga_r[0]~106_combout  & (((\fsx|lineBuffer[164][5]~q ) # (!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_r[0]~106_combout  & (\fsx|lineBuffer[36][5]~q  & ((\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|vga_r[0]~106_combout ),
	.datab(\fsx|lineBuffer[36][5]~q ),
	.datac(\fsx|lineBuffer[164][5]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~107_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~107 .lut_mask = 16'hE4AA;
defparam \fsx|vga_r[0]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \fsx|lineBuffer[228][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[228][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~46_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[228][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[228][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[228][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N25
dffeas \fsx|lineBuffer[228][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[228][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[228][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[228][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[228][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \fsx|lineBuffer[220][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[220][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[220][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[220][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[92][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[92][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[92][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[92][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[92][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \fsx|lineBuffer[92][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[92][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[92][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[92][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[92][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \fsx|vga_r[0]~108 (
// Equation(s):
// \fsx|vga_r[0]~108_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[92][5]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[220][5]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[220][5]~q ),
	.datad(\fsx|lineBuffer[92][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~108_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~108 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N1
dffeas \fsx|lineBuffer[100][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[100][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[100][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[100][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \fsx|vga_r[0]~109 (
// Equation(s):
// \fsx|vga_r[0]~109_combout  = (\fsx|vga_r[0]~108_combout  & (((\fsx|lineBuffer[100][5]~q ) # (!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_r[0]~108_combout  & (\fsx|lineBuffer[228][5]~q  & ((\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|lineBuffer[228][5]~q ),
	.datab(\fsx|vga_r[0]~108_combout ),
	.datac(\fsx|lineBuffer[100][5]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~109_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~109 .lut_mask = 16'hE2CC;
defparam \fsx|vga_r[0]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
cycloneive_lcell_comb \fsx|vga_r[0]~110 (
// Equation(s):
// \fsx|vga_r[0]~110_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_r[0]~107_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|vga_r[0]~109_combout )))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[0]~107_combout ),
	.datac(\fsx|vga_r[0]~109_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~110_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~110 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[0]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N26
cycloneive_lcell_comb \fsx|vga_r[0]~113 (
// Equation(s):
// \fsx|vga_r[0]~113_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[0]~110_combout  & (\fsx|vga_r[0]~112_combout )) # (!\fsx|vga_r[0]~110_combout  & ((\fsx|vga_r[0]~105_combout ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_r[0]~110_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[0]~112_combout ),
	.datac(\fsx|vga_r[0]~105_combout ),
	.datad(\fsx|vga_r[0]~110_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~113_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~113 .lut_mask = 16'hDDA0;
defparam \fsx|vga_r[0]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \fsx|lineBuffer[180][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[180][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~46_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[180][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[180][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[180][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \fsx|lineBuffer[180][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[180][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[180][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[180][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[180][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N1
dffeas \fsx|lineBuffer[116][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[116][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[116][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[116][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneive_lcell_comb \fsx|vga_r[0]~101 (
// Equation(s):
// \fsx|vga_r[0]~101_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[180][5]~q ) # ((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[116][5]~q  & !\fsx|displayGen|o_h[1]~10_combout ))))

	.dataa(\fsx|lineBuffer[180][5]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[116][5]~q ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~101_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~101 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[0]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N11
dffeas \fsx|lineBuffer[181][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[181][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[181][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[181][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneive_lcell_comb \fsx|lineBuffer[117][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[117][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[117][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[117][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[117][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N25
dffeas \fsx|lineBuffer[117][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[117][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[117][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[117][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[117][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
cycloneive_lcell_comb \fsx|vga_r[0]~102 (
// Equation(s):
// \fsx|vga_r[0]~102_combout  = (\fsx|vga_r[0]~101_combout  & (((\fsx|lineBuffer[181][5]~q )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_r[0]~101_combout  & (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[117][5]~q ))))

	.dataa(\fsx|vga_r[0]~101_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[181][5]~q ),
	.datad(\fsx|lineBuffer[117][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~102_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~102 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N24
cycloneive_lcell_comb \fsx|lineBuffer[245][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[245][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[245][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[245][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[245][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N25
dffeas \fsx|lineBuffer[245][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[245][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[245][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[245][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[245][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \fsx|lineBuffer[53][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[53][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[53][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[53][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \fsx|lineBuffer[244][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[244][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[244][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[244][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N10
cycloneive_lcell_comb \fsx|lineBuffer[52][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[52][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[52][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[52][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[52][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N11
dffeas \fsx|lineBuffer[52][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[52][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[52][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[52][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[52][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N12
cycloneive_lcell_comb \fsx|vga_r[0]~94 (
// Equation(s):
// \fsx|vga_r[0]~94_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[52][5]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[244][5]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[244][5]~q ),
	.datad(\fsx|lineBuffer[52][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~94 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N30
cycloneive_lcell_comb \fsx|vga_r[0]~95 (
// Equation(s):
// \fsx|vga_r[0]~95_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[0]~94_combout  & ((\fsx|lineBuffer[53][5]~q ))) # (!\fsx|vga_r[0]~94_combout  & (\fsx|lineBuffer[245][5]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_r[0]~94_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[245][5]~q ),
	.datac(\fsx|lineBuffer[53][5]~q ),
	.datad(\fsx|vga_r[0]~94_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~95 .lut_mask = 16'hF588;
defparam \fsx|vga_r[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \fsx|lineBuffer[172][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[172][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[172][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[172][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[172][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \fsx|lineBuffer[172][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[172][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[172][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[172][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[172][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N29
dffeas \fsx|lineBuffer[108][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[108][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[108][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[108][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \fsx|lineBuffer[109][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[109][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~48_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[109][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[109][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[109][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N11
dffeas \fsx|lineBuffer[109][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[109][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[109][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[109][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[109][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \fsx|vga_r[0]~96 (
// Equation(s):
// \fsx|vga_r[0]~96_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[109][5]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[108][5]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[108][5]~q ),
	.datad(\fsx|lineBuffer[109][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~96 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \fsx|lineBuffer[173][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[173][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[173][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[173][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \fsx|vga_r[0]~97 (
// Equation(s):
// \fsx|vga_r[0]~97_combout  = (\fsx|vga_r[0]~96_combout  & (((\fsx|lineBuffer[173][5]~q ) # (!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_r[0]~96_combout  & (\fsx|lineBuffer[172][5]~q  & ((\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|lineBuffer[172][5]~q ),
	.datab(\fsx|vga_r[0]~96_combout ),
	.datac(\fsx|lineBuffer[173][5]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~97 .lut_mask = 16'hE2CC;
defparam \fsx|vga_r[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \fsx|lineBuffer[236][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[236][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[236][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[236][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \fsx|lineBuffer[237][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[237][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[237][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[237][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[237][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N17
dffeas \fsx|lineBuffer[237][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[237][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[237][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[237][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[237][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \fsx|vga_r[0]~98 (
// Equation(s):
// \fsx|vga_r[0]~98_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[237][5]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[236][5]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[236][5]~q ),
	.datad(\fsx|lineBuffer[237][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~98 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N24
cycloneive_lcell_comb \fsx|lineBuffer[44][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[44][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[44][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[44][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[44][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N25
dffeas \fsx|lineBuffer[44][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[44][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[44][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[44][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[44][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N19
dffeas \fsx|lineBuffer[45][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[45][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[45][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[45][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N18
cycloneive_lcell_comb \fsx|vga_r[0]~99 (
// Equation(s):
// \fsx|vga_r[0]~99_combout  = (\fsx|vga_r[0]~98_combout  & (((\fsx|lineBuffer[45][5]~q ) # (!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_r[0]~98_combout  & (\fsx|lineBuffer[44][5]~q  & ((\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|vga_r[0]~98_combout ),
	.datab(\fsx|lineBuffer[44][5]~q ),
	.datac(\fsx|lineBuffer[45][5]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~99 .lut_mask = 16'hE4AA;
defparam \fsx|vga_r[0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N20
cycloneive_lcell_comb \fsx|vga_r[0]~100 (
// Equation(s):
// \fsx|vga_r[0]~100_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|vga_r[0]~97_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~99_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|vga_r[0]~97_combout ),
	.datad(\fsx|vga_r[0]~99_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~100_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~100 .lut_mask = 16'hB9A8;
defparam \fsx|vga_r[0]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N30
cycloneive_lcell_comb \fsx|vga_r[0]~103 (
// Equation(s):
// \fsx|vga_r[0]~103_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~100_combout  & (\fsx|vga_r[0]~102_combout )) # (!\fsx|vga_r[0]~100_combout  & ((\fsx|vga_r[0]~95_combout ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_r[0]~100_combout ))))

	.dataa(\fsx|vga_r[0]~102_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|vga_r[0]~95_combout ),
	.datad(\fsx|vga_r[0]~100_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~103_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~103 .lut_mask = 16'hBBC0;
defparam \fsx|vga_r[0]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N28
cycloneive_lcell_comb \fsx|vga_r[0]~114 (
// Equation(s):
// \fsx|vga_r[0]~114_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|vga_r[0]~103_combout ) # (\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_r[0]~113_combout  & ((!\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|vga_r[0]~113_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|vga_r[0]~103_combout ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~114_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~114 .lut_mask = 16'hCCE2;
defparam \fsx|vga_r[0]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N25
dffeas \fsx|lineBuffer[60][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[60][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[60][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[60][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N4
cycloneive_lcell_comb \fsx|lineBuffer[68][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[68][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~46_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[68][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[68][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[68][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N5
dffeas \fsx|lineBuffer[68][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[68][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[68][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[68][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[68][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N24
cycloneive_lcell_comb \fsx|vga_r[0]~84 (
// Equation(s):
// \fsx|vga_r[0]~84_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[68][5]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[60][5]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[60][5]~q ),
	.datad(\fsx|lineBuffer[68][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~84_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~84 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \fsx|lineBuffer[188][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[188][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~46_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[188][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[188][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[188][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \fsx|lineBuffer[188][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[188][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[188][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[188][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[188][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \fsx|lineBuffer[196][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[196][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[196][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[196][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \fsx|vga_r[0]~85 (
// Equation(s):
// \fsx|vga_r[0]~85_combout  = (\fsx|vga_r[0]~84_combout  & (((\fsx|lineBuffer[196][5]~q ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_r[0]~84_combout  & (\fsx|lineBuffer[188][5]~q  & ((\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|vga_r[0]~84_combout ),
	.datab(\fsx|lineBuffer[188][5]~q ),
	.datac(\fsx|lineBuffer[196][5]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~85_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~85 .lut_mask = 16'hE4AA;
defparam \fsx|vga_r[0]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N27
dffeas \fsx|lineBuffer[61][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[61][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[61][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[61][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N24
cycloneive_lcell_comb \fsx|lineBuffer[189][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[189][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~48_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[189][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[189][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[189][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N25
dffeas \fsx|lineBuffer[189][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[189][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[189][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[189][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[189][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N26
cycloneive_lcell_comb \fsx|vga_r[0]~91 (
// Equation(s):
// \fsx|vga_r[0]~91_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[189][5]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[61][5]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[61][5]~q ),
	.datad(\fsx|lineBuffer[189][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~91 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N3
dffeas \fsx|lineBuffer[197][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[197][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[197][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[197][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N24
cycloneive_lcell_comb \fsx|lineBuffer[69][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[69][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[69][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[69][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[69][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N25
dffeas \fsx|lineBuffer[69][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[69][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[69][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[69][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[69][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N2
cycloneive_lcell_comb \fsx|vga_r[0]~92 (
// Equation(s):
// \fsx|vga_r[0]~92_combout  = (\fsx|vga_r[0]~91_combout  & (((\fsx|lineBuffer[197][5]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_r[0]~91_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[69][5]~q ))))

	.dataa(\fsx|vga_r[0]~91_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[197][5]~q ),
	.datad(\fsx|lineBuffer[69][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~92_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~92 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \fsx|lineBuffer[253][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[253][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[253][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[253][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_lcell_comb \fsx|lineBuffer[125][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[125][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[125][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[125][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[125][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N1
dffeas \fsx|lineBuffer[125][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[125][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[125][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[125][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[125][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \fsx|vga_r[0]~86 (
// Equation(s):
// \fsx|vga_r[0]~86_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[125][5]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[253][5]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[253][5]~q ),
	.datad(\fsx|lineBuffer[125][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~86_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~86 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N1
dffeas \fsx|lineBuffer[133][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[133][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[133][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[133][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \fsx|lineBuffer[5][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[5][5]~feeder_combout  = \fsx|lineBuffer~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~48_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[5][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N15
dffeas \fsx|lineBuffer[5][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[5][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N0
cycloneive_lcell_comb \fsx|vga_r[0]~87 (
// Equation(s):
// \fsx|vga_r[0]~87_combout  = (\fsx|vga_r[0]~86_combout  & (((\fsx|lineBuffer[133][5]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_r[0]~86_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[5][5]~q ))))

	.dataa(\fsx|vga_r[0]~86_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[133][5]~q ),
	.datad(\fsx|lineBuffer[5][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~87_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~87 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \fsx|lineBuffer[252][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[252][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[252][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[252][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \fsx|lineBuffer[4][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[4][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~46_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[4][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \fsx|lineBuffer[4][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[4][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \fsx|vga_r[0]~88 (
// Equation(s):
// \fsx|vga_r[0]~88_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[4][5]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|lineBuffer[252][5]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[252][5]~q ),
	.datad(\fsx|lineBuffer[4][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~88 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N11
dffeas \fsx|lineBuffer[132][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[132][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[132][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[132][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \fsx|lineBuffer[124][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[124][5]~feeder_combout  = \fsx|lineBuffer~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~46_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[124][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[124][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[124][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \fsx|lineBuffer[124][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[124][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[124][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[124][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[124][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N10
cycloneive_lcell_comb \fsx|vga_r[0]~89 (
// Equation(s):
// \fsx|vga_r[0]~89_combout  = (\fsx|vga_r[0]~88_combout  & (((\fsx|lineBuffer[132][5]~q )) # (!\fsx|displayGen|o_h[8]~9_combout ))) # (!\fsx|vga_r[0]~88_combout  & (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[124][5]~q ))))

	.dataa(\fsx|vga_r[0]~88_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[132][5]~q ),
	.datad(\fsx|lineBuffer[124][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~89_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~89 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N12
cycloneive_lcell_comb \fsx|vga_r[0]~90 (
// Equation(s):
// \fsx|vga_r[0]~90_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[0]~87_combout ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((!\fsx|displayGen|o_h[7]~8_combout  & \fsx|vga_r[0]~89_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[0]~87_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[0]~89_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~90 .lut_mask = 16'hADA8;
defparam \fsx|vga_r[0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N22
cycloneive_lcell_comb \fsx|vga_r[0]~93 (
// Equation(s):
// \fsx|vga_r[0]~93_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[0]~90_combout  & ((\fsx|vga_r[0]~92_combout ))) # (!\fsx|vga_r[0]~90_combout  & (\fsx|vga_r[0]~85_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_r[0]~90_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_r[0]~85_combout ),
	.datac(\fsx|vga_r[0]~92_combout ),
	.datad(\fsx|vga_r[0]~90_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~93 .lut_mask = 16'hF588;
defparam \fsx|vga_r[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N6
cycloneive_lcell_comb \fsx|vga_r[0]~125 (
// Equation(s):
// \fsx|vga_r[0]~125_combout  = (\fsx|vga_r[0]~114_combout  & ((\fsx|vga_r[0]~124_combout ) # ((!\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|vga_r[0]~114_combout  & (((\fsx|vga_r[0]~93_combout  & \fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|vga_r[0]~124_combout ),
	.datab(\fsx|vga_r[0]~114_combout ),
	.datac(\fsx|vga_r[0]~93_combout ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~125_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~125 .lut_mask = 16'hB8CC;
defparam \fsx|vga_r[0]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneive_lcell_comb \fsx|vga_r[0]~126 (
// Equation(s):
// \fsx|vga_r[0]~126_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_r[0]~83_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// ((\fsx|vga_r[0]~125_combout )))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_r[0]~83_combout ),
	.datad(\fsx|vga_r[0]~125_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~126_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~126 .lut_mask = 16'hD9C8;
defparam \fsx|vga_r[0]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \fsx|lineDataBuffer~0 (
// Equation(s):
// \fsx|lineDataBuffer~0_combout  = (\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a14 ))) # (!\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(gnd),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\fsx|Add5~0_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~0 .lut_mask = 16'hFC0C;
defparam \fsx|lineDataBuffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[200][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[200][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[200][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[200][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[200][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N17
dffeas \fsx|lineDataBuffer[200][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[200][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[200][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[200][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[200][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N9
dffeas \fsx|lineDataBuffer[136][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[136][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[136][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[136][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \fsx|lineDataBuffer[168][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[168][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[168][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[168][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \fsx|lineDataBuffer[232][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[232][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[232][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[232][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[232][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N3
dffeas \fsx|lineDataBuffer[232][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[232][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[232][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[232][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[232][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \fsx|Mux0~2 (
// Equation(s):
// \fsx|Mux0~2_combout  = (\fsx|Add4~6_combout  & (((\fsx|lineDataBuffer[232][1]~q )) # (!\fsx|Add4~4_combout ))) # (!\fsx|Add4~6_combout  & (\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[168][1]~q )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[168][1]~q ),
	.datad(\fsx|lineDataBuffer[232][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~2 .lut_mask = 16'hEA62;
defparam \fsx|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \fsx|Mux0~3 (
// Equation(s):
// \fsx|Mux0~3_combout  = (\fsx|Add4~4_combout  & (((\fsx|Mux0~2_combout )))) # (!\fsx|Add4~4_combout  & ((\fsx|Mux0~2_combout  & (\fsx|lineDataBuffer[200][1]~q )) # (!\fsx|Mux0~2_combout  & ((\fsx|lineDataBuffer[136][1]~q )))))

	.dataa(\fsx|lineDataBuffer[200][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[136][1]~q ),
	.datad(\fsx|Mux0~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~3 .lut_mask = 16'hEE30;
defparam \fsx|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[192][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[192][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[192][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[192][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[192][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \fsx|lineDataBuffer[192][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[192][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[192][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[192][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[192][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \fsx|lineDataBuffer[224][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[224][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[224][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[224][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[160][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[160][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~0_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[160][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[160][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[160][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N17
dffeas \fsx|lineDataBuffer[160][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[160][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[160][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[160][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[160][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N27
dffeas \fsx|lineDataBuffer[128][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[128][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[128][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[128][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \fsx|Mux0~4 (
// Equation(s):
// \fsx|Mux0~4_combout  = (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[160][1]~q ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((\fsx|lineDataBuffer[128][1]~q  & !\fsx|Add4~6_combout ))))

	.dataa(\fsx|lineDataBuffer[160][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[128][1]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~4 .lut_mask = 16'hCCB8;
defparam \fsx|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \fsx|Mux0~5 (
// Equation(s):
// \fsx|Mux0~5_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux0~4_combout  & ((\fsx|lineDataBuffer[224][1]~q ))) # (!\fsx|Mux0~4_combout  & (\fsx|lineDataBuffer[192][1]~q )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux0~4_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|lineDataBuffer[192][1]~q ),
	.datac(\fsx|lineDataBuffer[224][1]~q ),
	.datad(\fsx|Mux0~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~5 .lut_mask = 16'hF588;
defparam \fsx|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \fsx|Mux0~6 (
// Equation(s):
// \fsx|Mux0~6_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux0~3_combout ) # ((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & (((!\fsx|Add4~2_combout  & \fsx|Mux0~5_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux0~3_combout ),
	.datac(\fsx|Add4~2_combout ),
	.datad(\fsx|Mux0~5_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~6 .lut_mask = 16'hADA8;
defparam \fsx|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[208][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[208][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[208][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[208][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[208][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N9
dffeas \fsx|lineDataBuffer[208][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[208][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[208][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[208][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[208][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N27
dffeas \fsx|lineDataBuffer[240][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[240][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[240][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[240][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N19
dffeas \fsx|lineDataBuffer[144][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[144][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[144][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[144][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[176][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[176][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[176][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[176][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[176][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N1
dffeas \fsx|lineDataBuffer[176][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[176][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[176][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[176][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[176][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \fsx|Mux0~0 (
// Equation(s):
// \fsx|Mux0~0_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[176][1]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[144][1]~q ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[144][1]~q ),
	.datad(\fsx|lineDataBuffer[176][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~0 .lut_mask = 16'hDC98;
defparam \fsx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
cycloneive_lcell_comb \fsx|Mux0~1 (
// Equation(s):
// \fsx|Mux0~1_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux0~0_combout  & ((\fsx|lineDataBuffer[240][1]~q ))) # (!\fsx|Mux0~0_combout  & (\fsx|lineDataBuffer[208][1]~q )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux0~0_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|lineDataBuffer[208][1]~q ),
	.datac(\fsx|lineDataBuffer[240][1]~q ),
	.datad(\fsx|Mux0~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~1 .lut_mask = 16'hF588;
defparam \fsx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[216][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[216][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[216][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[216][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[216][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \fsx|lineDataBuffer[216][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[216][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[216][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[216][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[216][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N27
dffeas \fsx|lineDataBuffer[248][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[248][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[248][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[248][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \fsx|lineDataBuffer[152][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[152][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[152][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[152][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[184][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[184][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[184][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[184][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[184][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N25
dffeas \fsx|lineDataBuffer[184][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[184][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[184][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[184][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[184][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \fsx|Mux0~7 (
// Equation(s):
// \fsx|Mux0~7_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout ) # ((\fsx|lineDataBuffer[184][1]~q )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[152][1]~q )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[152][1]~q ),
	.datad(\fsx|lineDataBuffer[184][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~7 .lut_mask = 16'hBA98;
defparam \fsx|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
cycloneive_lcell_comb \fsx|Mux0~8 (
// Equation(s):
// \fsx|Mux0~8_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux0~7_combout  & ((\fsx|lineDataBuffer[248][1]~q ))) # (!\fsx|Mux0~7_combout  & (\fsx|lineDataBuffer[216][1]~q )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux0~7_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|lineDataBuffer[216][1]~q ),
	.datac(\fsx|lineDataBuffer[248][1]~q ),
	.datad(\fsx|Mux0~7_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~8 .lut_mask = 16'hF588;
defparam \fsx|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \fsx|Mux0~9 (
// Equation(s):
// \fsx|Mux0~9_combout  = (\fsx|Mux0~6_combout  & (((\fsx|Mux0~8_combout ) # (!\fsx|Add4~2_combout )))) # (!\fsx|Mux0~6_combout  & (\fsx|Mux0~1_combout  & (\fsx|Add4~2_combout )))

	.dataa(\fsx|Mux0~6_combout ),
	.datab(\fsx|Mux0~1_combout ),
	.datac(\fsx|Add4~2_combout ),
	.datad(\fsx|Mux0~8_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~9 .lut_mask = 16'hEA4A;
defparam \fsx|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[40][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[40][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[40][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[40][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[40][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \fsx|lineDataBuffer[40][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[40][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[40][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[40][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[40][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \fsx|lineDataBuffer[32][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[32][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[32][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[32][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[48][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[48][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~0_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[48][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[48][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[48][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N1
dffeas \fsx|lineDataBuffer[48][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[48][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[48][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[48][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[48][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \fsx|Mux0~12 (
// Equation(s):
// \fsx|Mux0~12_combout  = (\fsx|Add4~0_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[48][1]~q ))) # (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[32][1]~q ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[32][1]~q ),
	.datad(\fsx|lineDataBuffer[48][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~12 .lut_mask = 16'hDC98;
defparam \fsx|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \fsx|lineDataBuffer[56][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[56][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[56][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[56][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \fsx|Mux0~13 (
// Equation(s):
// \fsx|Mux0~13_combout  = (\fsx|Mux0~12_combout  & (((\fsx|lineDataBuffer[56][1]~q ) # (!\fsx|Add4~0_combout )))) # (!\fsx|Mux0~12_combout  & (\fsx|lineDataBuffer[40][1]~q  & ((\fsx|Add4~0_combout ))))

	.dataa(\fsx|lineDataBuffer[40][1]~q ),
	.datab(\fsx|Mux0~12_combout ),
	.datac(\fsx|lineDataBuffer[56][1]~q ),
	.datad(\fsx|Add4~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~13 .lut_mask = 16'hE2CC;
defparam \fsx|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[8][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[8][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[8][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \fsx|lineDataBuffer[8][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[8][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N3
dffeas \fsx|lineDataBuffer[0][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[0][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneive_lcell_comb \fsx|Mux0~14 (
// Equation(s):
// \fsx|Mux0~14_combout  = (\fsx|Add4~2_combout  & (((\fsx|Add4~0_combout )))) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[8][1]~q )) # (!\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[0][1]~q )))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|lineDataBuffer[8][1]~q ),
	.datac(\fsx|lineDataBuffer[0][1]~q ),
	.datad(\fsx|Add4~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~14 .lut_mask = 16'hEE50;
defparam \fsx|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \fsx|lineDataBuffer[24][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[24][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[16][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[16][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[16][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[16][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[16][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N17
dffeas \fsx|lineDataBuffer[16][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[16][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \fsx|Mux0~15 (
// Equation(s):
// \fsx|Mux0~15_combout  = (\fsx|Mux0~14_combout  & (((\fsx|lineDataBuffer[24][1]~q )) # (!\fsx|Add4~2_combout ))) # (!\fsx|Mux0~14_combout  & (\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[16][1]~q ))))

	.dataa(\fsx|Mux0~14_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[24][1]~q ),
	.datad(\fsx|lineDataBuffer[16][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~15 .lut_mask = 16'hE6A2;
defparam \fsx|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \fsx|Mux0~16 (
// Equation(s):
// \fsx|Mux0~16_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux0~13_combout ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((!\fsx|Add4~6_combout  & \fsx|Mux0~15_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Mux0~13_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Mux0~15_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~16 .lut_mask = 16'hADA8;
defparam \fsx|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \fsx|lineDataBuffer[64][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[64][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[64][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[64][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[72][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[72][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[72][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[72][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[72][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N9
dffeas \fsx|lineDataBuffer[72][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[72][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[72][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[72][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[72][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \fsx|Mux0~10 (
// Equation(s):
// \fsx|Mux0~10_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[72][1]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[64][1]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[64][1]~q ),
	.datad(\fsx|lineDataBuffer[72][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~10 .lut_mask = 16'hDC98;
defparam \fsx|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N27
dffeas \fsx|lineDataBuffer[88][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[88][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[88][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[88][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[80][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[80][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[80][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[80][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[80][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \fsx|lineDataBuffer[80][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[80][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[80][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[80][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[80][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
cycloneive_lcell_comb \fsx|Mux0~11 (
// Equation(s):
// \fsx|Mux0~11_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux0~10_combout  & (\fsx|lineDataBuffer[88][1]~q )) # (!\fsx|Mux0~10_combout  & ((\fsx|lineDataBuffer[80][1]~q ))))) # (!\fsx|Add4~2_combout  & (\fsx|Mux0~10_combout ))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Mux0~10_combout ),
	.datac(\fsx|lineDataBuffer[88][1]~q ),
	.datad(\fsx|lineDataBuffer[80][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~11 .lut_mask = 16'hE6C4;
defparam \fsx|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \fsx|lineDataBuffer[120][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[120][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[120][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[120][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \fsx|lineDataBuffer[104][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[104][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[104][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[104][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[112][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[112][1]~feeder_combout  = \fsx|lineDataBuffer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[112][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[112][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[112][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \fsx|lineDataBuffer[112][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[112][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[112][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[112][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[112][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \fsx|lineDataBuffer[96][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[96][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[96][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[96][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \fsx|Mux0~17 (
// Equation(s):
// \fsx|Mux0~17_combout  = (\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[112][1]~q ) # ((\fsx|Add4~0_combout )))) # (!\fsx|Add4~2_combout  & (((\fsx|lineDataBuffer[96][1]~q  & !\fsx|Add4~0_combout ))))

	.dataa(\fsx|lineDataBuffer[112][1]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[96][1]~q ),
	.datad(\fsx|Add4~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~17 .lut_mask = 16'hCCB8;
defparam \fsx|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \fsx|Mux0~18 (
// Equation(s):
// \fsx|Mux0~18_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux0~17_combout  & (\fsx|lineDataBuffer[120][1]~q )) # (!\fsx|Mux0~17_combout  & ((\fsx|lineDataBuffer[104][1]~q ))))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux0~17_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[120][1]~q ),
	.datac(\fsx|lineDataBuffer[104][1]~q ),
	.datad(\fsx|Mux0~17_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~18 .lut_mask = 16'hDDA0;
defparam \fsx|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \fsx|Mux0~19 (
// Equation(s):
// \fsx|Mux0~19_combout  = (\fsx|Mux0~16_combout  & (((\fsx|Mux0~18_combout )) # (!\fsx|Add4~6_combout ))) # (!\fsx|Mux0~16_combout  & (\fsx|Add4~6_combout  & (\fsx|Mux0~11_combout )))

	.dataa(\fsx|Mux0~16_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Mux0~11_combout ),
	.datad(\fsx|Mux0~18_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~19 .lut_mask = 16'hEA62;
defparam \fsx|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \fsx|Mux0~20 (
// Equation(s):
// \fsx|Mux0~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux0~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux0~19_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Mux0~9_combout ),
	.datac(gnd),
	.datad(\fsx|Mux0~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux0~20 .lut_mask = 16'hDD88;
defparam \fsx|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \fsx|lineDataBuffer~1 (
// Equation(s):
// \fsx|lineDataBuffer~1_combout  = (\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a15 )) # (!\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\fsx|Add5~0_combout ),
	.datac(gnd),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~1 .lut_mask = 16'hBB88;
defparam \fsx|lineDataBuffer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N10
cycloneive_lcell_comb \fsx|lineDataBuffer[160][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[160][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~1_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[160][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[160][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[160][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N11
dffeas \fsx|lineDataBuffer[160][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[160][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[160][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[160][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[160][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \fsx|lineDataBuffer[128][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[128][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[128][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[128][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \fsx|Mux1~4 (
// Equation(s):
// \fsx|Mux1~4_combout  = (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[160][0]~q ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((\fsx|lineDataBuffer[128][0]~q  & !\fsx|Add4~6_combout ))))

	.dataa(\fsx|lineDataBuffer[160][0]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[128][0]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~4 .lut_mask = 16'hCCB8;
defparam \fsx|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \fsx|lineDataBuffer[224][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[224][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[224][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[224][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \fsx|lineDataBuffer[192][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[192][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[192][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[192][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[192][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N15
dffeas \fsx|lineDataBuffer[192][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[192][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[192][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[192][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[192][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \fsx|Mux1~5 (
// Equation(s):
// \fsx|Mux1~5_combout  = (\fsx|Mux1~4_combout  & (((\fsx|lineDataBuffer[224][0]~q )) # (!\fsx|Add4~6_combout ))) # (!\fsx|Mux1~4_combout  & (\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[192][0]~q ))))

	.dataa(\fsx|Mux1~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[224][0]~q ),
	.datad(\fsx|lineDataBuffer[192][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~5 .lut_mask = 16'hE6A2;
defparam \fsx|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N23
dffeas \fsx|lineDataBuffer[144][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[144][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[144][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[144][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[176][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[176][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[176][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[176][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[176][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N21
dffeas \fsx|lineDataBuffer[176][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[176][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[176][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[176][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[176][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneive_lcell_comb \fsx|Mux1~2 (
// Equation(s):
// \fsx|Mux1~2_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[176][0]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[144][0]~q ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[144][0]~q ),
	.datad(\fsx|lineDataBuffer[176][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~2 .lut_mask = 16'hDC98;
defparam \fsx|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \fsx|lineDataBuffer[240][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[240][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[240][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[240][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[208][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[208][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[208][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[208][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[208][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \fsx|lineDataBuffer[208][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[208][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[208][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[208][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[208][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \fsx|Mux1~3 (
// Equation(s):
// \fsx|Mux1~3_combout  = (\fsx|Mux1~2_combout  & (((\fsx|lineDataBuffer[240][0]~q )) # (!\fsx|Add4~6_combout ))) # (!\fsx|Mux1~2_combout  & (\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[208][0]~q ))))

	.dataa(\fsx|Mux1~2_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[240][0]~q ),
	.datad(\fsx|lineDataBuffer[208][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~3 .lut_mask = 16'hE6A2;
defparam \fsx|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \fsx|Mux1~6 (
// Equation(s):
// \fsx|Mux1~6_combout  = (\fsx|Add4~0_combout  & (((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout  & ((\fsx|Mux1~3_combout ))) # (!\fsx|Add4~2_combout  & (\fsx|Mux1~5_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux1~5_combout ),
	.datac(\fsx|Add4~2_combout ),
	.datad(\fsx|Mux1~3_combout ),
	.cin(gnd),
	.combout(\fsx|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~6 .lut_mask = 16'hF4A4;
defparam \fsx|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \fsx|lineDataBuffer[136][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[136][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[136][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[136][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[168][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[168][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[168][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[168][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[168][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N17
dffeas \fsx|lineDataBuffer[168][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[168][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[168][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[168][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[168][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \fsx|Mux1~0 (
// Equation(s):
// \fsx|Mux1~0_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[168][0]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[136][0]~q ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[136][0]~q ),
	.datad(\fsx|lineDataBuffer[168][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~0 .lut_mask = 16'hDC98;
defparam \fsx|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[200][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[200][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[200][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[200][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[200][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N25
dffeas \fsx|lineDataBuffer[200][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[200][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[200][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[200][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[200][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N21
dffeas \fsx|lineDataBuffer[232][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[232][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[232][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[232][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneive_lcell_comb \fsx|Mux1~1 (
// Equation(s):
// \fsx|Mux1~1_combout  = (\fsx|Mux1~0_combout  & (((\fsx|lineDataBuffer[232][0]~q ) # (!\fsx|Add4~6_combout )))) # (!\fsx|Mux1~0_combout  & (\fsx|lineDataBuffer[200][0]~q  & ((\fsx|Add4~6_combout ))))

	.dataa(\fsx|Mux1~0_combout ),
	.datab(\fsx|lineDataBuffer[200][0]~q ),
	.datac(\fsx|lineDataBuffer[232][0]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~1 .lut_mask = 16'hE4AA;
defparam \fsx|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \fsx|lineDataBuffer[152][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[152][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[152][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[152][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[184][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[184][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[184][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[184][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[184][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N13
dffeas \fsx|lineDataBuffer[184][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[184][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[184][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[184][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[184][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneive_lcell_comb \fsx|Mux1~7 (
// Equation(s):
// \fsx|Mux1~7_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[184][0]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[152][0]~q ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[152][0]~q ),
	.datad(\fsx|lineDataBuffer[184][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~7 .lut_mask = 16'hDC98;
defparam \fsx|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[216][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[216][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[216][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[216][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[216][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \fsx|lineDataBuffer[216][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[216][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[216][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[216][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[216][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y21_N17
dffeas \fsx|lineDataBuffer[248][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[248][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[248][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[248][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
cycloneive_lcell_comb \fsx|Mux1~8 (
// Equation(s):
// \fsx|Mux1~8_combout  = (\fsx|Mux1~7_combout  & (((\fsx|lineDataBuffer[248][0]~q ) # (!\fsx|Add4~6_combout )))) # (!\fsx|Mux1~7_combout  & (\fsx|lineDataBuffer[216][0]~q  & ((\fsx|Add4~6_combout ))))

	.dataa(\fsx|Mux1~7_combout ),
	.datab(\fsx|lineDataBuffer[216][0]~q ),
	.datac(\fsx|lineDataBuffer[248][0]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~8 .lut_mask = 16'hE4AA;
defparam \fsx|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \fsx|Mux1~9 (
// Equation(s):
// \fsx|Mux1~9_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux1~6_combout  & ((\fsx|Mux1~8_combout ))) # (!\fsx|Mux1~6_combout  & (\fsx|Mux1~1_combout )))) # (!\fsx|Add4~0_combout  & (\fsx|Mux1~6_combout ))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux1~6_combout ),
	.datac(\fsx|Mux1~1_combout ),
	.datad(\fsx|Mux1~8_combout ),
	.cin(gnd),
	.combout(\fsx|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~9 .lut_mask = 16'hEC64;
defparam \fsx|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N31
dffeas \fsx|lineDataBuffer[64][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[64][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[64][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[64][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[80][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[80][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[80][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[80][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[80][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \fsx|lineDataBuffer[80][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[80][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[80][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[80][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[80][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \fsx|Mux1~10 (
// Equation(s):
// \fsx|Mux1~10_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[80][0]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[64][0]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[64][0]~q ),
	.datad(\fsx|lineDataBuffer[80][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~10 .lut_mask = 16'hBA98;
defparam \fsx|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \fsx|lineDataBuffer[88][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[88][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[88][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[88][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[72][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[72][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[72][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[72][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[72][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \fsx|lineDataBuffer[72][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[72][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[72][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[72][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[72][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \fsx|Mux1~11 (
// Equation(s):
// \fsx|Mux1~11_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux1~10_combout  & (\fsx|lineDataBuffer[88][0]~q )) # (!\fsx|Mux1~10_combout  & ((\fsx|lineDataBuffer[72][0]~q ))))) # (!\fsx|Add4~0_combout  & (\fsx|Mux1~10_combout ))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux1~10_combout ),
	.datac(\fsx|lineDataBuffer[88][0]~q ),
	.datad(\fsx|lineDataBuffer[72][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~11 .lut_mask = 16'hE6C4;
defparam \fsx|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \fsx|lineDataBuffer[32][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[32][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[32][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[32][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \fsx|lineDataBuffer[40][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[40][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~1_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[40][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[40][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[40][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \fsx|lineDataBuffer[40][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[40][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[40][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[40][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[40][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \fsx|Mux1~12 (
// Equation(s):
// \fsx|Mux1~12_combout  = (\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout ) # ((\fsx|lineDataBuffer[40][0]~q )))) # (!\fsx|Add4~0_combout  & (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[32][0]~q )))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[32][0]~q ),
	.datad(\fsx|lineDataBuffer[40][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~12 .lut_mask = 16'hBA98;
defparam \fsx|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \fsx|lineDataBuffer[56][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[56][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[56][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[56][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \fsx|lineDataBuffer[48][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[48][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~1_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[48][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[48][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[48][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N19
dffeas \fsx|lineDataBuffer[48][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[48][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[48][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[48][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[48][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \fsx|Mux1~13 (
// Equation(s):
// \fsx|Mux1~13_combout  = (\fsx|Mux1~12_combout  & (((\fsx|lineDataBuffer[56][0]~q )) # (!\fsx|Add4~2_combout ))) # (!\fsx|Mux1~12_combout  & (\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[48][0]~q ))))

	.dataa(\fsx|Mux1~12_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[56][0]~q ),
	.datad(\fsx|lineDataBuffer[48][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~13 .lut_mask = 16'hE6A2;
defparam \fsx|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[16][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[16][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[16][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[16][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[16][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N21
dffeas \fsx|lineDataBuffer[16][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[16][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N31
dffeas \fsx|lineDataBuffer[0][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[0][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneive_lcell_comb \fsx|Mux1~14 (
// Equation(s):
// \fsx|Mux1~14_combout  = (\fsx|Add4~0_combout  & (((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[16][0]~q )) # (!\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[0][0]~q )))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[16][0]~q ),
	.datac(\fsx|lineDataBuffer[0][0]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~14 .lut_mask = 16'hEE50;
defparam \fsx|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \fsx|lineDataBuffer[24][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[24][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[8][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[8][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[8][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \fsx|lineDataBuffer[8][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[8][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \fsx|Mux1~15 (
// Equation(s):
// \fsx|Mux1~15_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux1~14_combout  & (\fsx|lineDataBuffer[24][0]~q )) # (!\fsx|Mux1~14_combout  & ((\fsx|lineDataBuffer[8][0]~q ))))) # (!\fsx|Add4~0_combout  & (\fsx|Mux1~14_combout ))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux1~14_combout ),
	.datac(\fsx|lineDataBuffer[24][0]~q ),
	.datad(\fsx|lineDataBuffer[8][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~15 .lut_mask = 16'hE6C4;
defparam \fsx|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \fsx|Mux1~16 (
// Equation(s):
// \fsx|Mux1~16_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux1~13_combout ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((!\fsx|Add4~6_combout  & \fsx|Mux1~15_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Mux1~13_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Mux1~15_combout ),
	.cin(gnd),
	.combout(\fsx|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~16 .lut_mask = 16'hADA8;
defparam \fsx|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \fsx|lineDataBuffer[104][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[104][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[104][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[104][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \fsx|lineDataBuffer[96][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[96][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[96][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[96][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \fsx|Mux1~17 (
// Equation(s):
// \fsx|Mux1~17_combout  = (\fsx|Add4~2_combout  & (((\fsx|Add4~0_combout )))) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[104][0]~q )) # (!\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[96][0]~q )))))

	.dataa(\fsx|lineDataBuffer[104][0]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[96][0]~q ),
	.datad(\fsx|Add4~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~17 .lut_mask = 16'hEE30;
defparam \fsx|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \fsx|lineDataBuffer[112][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[112][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[112][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[112][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[120][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[120][0]~feeder_combout  = \fsx|lineDataBuffer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[120][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[120][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[120][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \fsx|lineDataBuffer[120][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[120][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[120][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[120][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[120][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \fsx|Mux1~18 (
// Equation(s):
// \fsx|Mux1~18_combout  = (\fsx|Mux1~17_combout  & (((\fsx|lineDataBuffer[120][0]~q )) # (!\fsx|Add4~2_combout ))) # (!\fsx|Mux1~17_combout  & (\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[112][0]~q )))

	.dataa(\fsx|Mux1~17_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[112][0]~q ),
	.datad(\fsx|lineDataBuffer[120][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~18 .lut_mask = 16'hEA62;
defparam \fsx|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \fsx|Mux1~19 (
// Equation(s):
// \fsx|Mux1~19_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux1~16_combout  & ((\fsx|Mux1~18_combout ))) # (!\fsx|Mux1~16_combout  & (\fsx|Mux1~11_combout )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux1~16_combout ))))

	.dataa(\fsx|Mux1~11_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Mux1~16_combout ),
	.datad(\fsx|Mux1~18_combout ),
	.cin(gnd),
	.combout(\fsx|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~19 .lut_mask = 16'hF838;
defparam \fsx|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \fsx|Mux1~20 (
// Equation(s):
// \fsx|Mux1~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux1~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux1~19_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Mux1~9_combout ),
	.datac(gnd),
	.datad(\fsx|Mux1~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux1~20 .lut_mask = 16'hDD88;
defparam \fsx|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneive_lcell_comb \fsx|lineBuffer~2 (
// Equation(s):
// \fsx|lineBuffer~2_combout  = (\fsx|Mux1~20_combout  & (((\fsx|Mux0~20_combout ) # (\vram32|ram_rtl_0|auto_generated|ram_block1a21 )))) # (!\fsx|Mux1~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a29  & (!\fsx|Mux0~20_combout )))

	.dataa(\fsx|Mux1~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\fsx|Mux0~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~2 .lut_mask = 16'hAEA4;
defparam \fsx|lineBuffer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \fsx|lineBuffer~3 (
// Equation(s):
// \fsx|lineBuffer~3_combout  = (\fsx|Mux0~20_combout  & ((\fsx|lineBuffer~2_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (!\fsx|lineBuffer~2_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a13 )))) # 
// (!\fsx|Mux0~20_combout  & (((\fsx|lineBuffer~2_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\fsx|Mux0~20_combout ),
	.datad(\fsx|lineBuffer~2_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~3 .lut_mask = 16'hCFA0;
defparam \fsx|lineBuffer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \fsx|lineBuffer[88][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[88][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[88][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[88][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[88][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \fsx|lineBuffer[88][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[88][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[88][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[88][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[88][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \fsx|lineDataBuffer~2 (
// Equation(s):
// \fsx|lineDataBuffer~2_combout  = (\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a12 ))) # (!\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a28 ))

	.dataa(\fsx|Add5~0_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datac(gnd),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~2 .lut_mask = 16'hEE44;
defparam \fsx|lineDataBuffer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[193][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[193][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[193][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[193][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[193][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N13
dffeas \fsx|lineDataBuffer[193][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[193][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[193][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[193][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[193][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N9
dffeas \fsx|lineDataBuffer[225][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[225][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[225][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[225][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[161][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[161][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~2_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[161][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[161][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[161][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N21
dffeas \fsx|lineDataBuffer[161][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[161][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[161][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[161][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[161][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N23
dffeas \fsx|lineDataBuffer[129][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[129][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[129][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[129][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \fsx|Mux2~4 (
// Equation(s):
// \fsx|Mux2~4_combout  = (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[161][1]~q ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((\fsx|lineDataBuffer[129][1]~q  & !\fsx|Add4~6_combout ))))

	.dataa(\fsx|lineDataBuffer[161][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[129][1]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~4 .lut_mask = 16'hCCB8;
defparam \fsx|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N8
cycloneive_lcell_comb \fsx|Mux2~5 (
// Equation(s):
// \fsx|Mux2~5_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux2~4_combout  & ((\fsx|lineDataBuffer[225][1]~q ))) # (!\fsx|Mux2~4_combout  & (\fsx|lineDataBuffer[193][1]~q )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux2~4_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|lineDataBuffer[193][1]~q ),
	.datac(\fsx|lineDataBuffer[225][1]~q ),
	.datad(\fsx|Mux2~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~5 .lut_mask = 16'hF588;
defparam \fsx|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneive_lcell_comb \fsx|lineDataBuffer[201][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[201][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~2_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[201][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[201][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[201][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N31
dffeas \fsx|lineDataBuffer[201][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[201][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[201][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[201][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[201][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N23
dffeas \fsx|lineDataBuffer[137][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[137][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[137][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[137][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \fsx|lineDataBuffer[169][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[169][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[169][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[169][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[233][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[233][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~2_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[233][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[233][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[233][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N9
dffeas \fsx|lineDataBuffer[233][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[233][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[233][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[233][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[233][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \fsx|Mux2~2 (
// Equation(s):
// \fsx|Mux2~2_combout  = (\fsx|Add4~6_combout  & (((\fsx|lineDataBuffer[233][1]~q )) # (!\fsx|Add4~4_combout ))) # (!\fsx|Add4~6_combout  & (\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[169][1]~q )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[169][1]~q ),
	.datad(\fsx|lineDataBuffer[233][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~2 .lut_mask = 16'hEA62;
defparam \fsx|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \fsx|Mux2~3 (
// Equation(s):
// \fsx|Mux2~3_combout  = (\fsx|Add4~4_combout  & (((\fsx|Mux2~2_combout )))) # (!\fsx|Add4~4_combout  & ((\fsx|Mux2~2_combout  & (\fsx|lineDataBuffer[201][1]~q )) # (!\fsx|Mux2~2_combout  & ((\fsx|lineDataBuffer[137][1]~q )))))

	.dataa(\fsx|lineDataBuffer[201][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[137][1]~q ),
	.datad(\fsx|Mux2~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~3 .lut_mask = 16'hEE30;
defparam \fsx|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N2
cycloneive_lcell_comb \fsx|Mux2~6 (
// Equation(s):
// \fsx|Mux2~6_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|Mux2~3_combout ))) # (!\fsx|Add4~0_combout  & (\fsx|Mux2~5_combout ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|Mux2~5_combout ),
	.datad(\fsx|Mux2~3_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~6 .lut_mask = 16'hDC98;
defparam \fsx|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N11
dffeas \fsx|lineDataBuffer[145][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[145][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[145][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[145][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[177][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[177][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[177][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[177][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[177][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N17
dffeas \fsx|lineDataBuffer[177][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[177][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[177][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[177][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[177][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \fsx|Mux2~0 (
// Equation(s):
// \fsx|Mux2~0_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[177][1]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[145][1]~q ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[145][1]~q ),
	.datad(\fsx|lineDataBuffer[177][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~0 .lut_mask = 16'hDC98;
defparam \fsx|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N31
dffeas \fsx|lineDataBuffer[241][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[241][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[241][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[241][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[209][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[209][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[209][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[209][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[209][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N29
dffeas \fsx|lineDataBuffer[209][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[209][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[209][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[209][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[209][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
cycloneive_lcell_comb \fsx|Mux2~1 (
// Equation(s):
// \fsx|Mux2~1_combout  = (\fsx|Mux2~0_combout  & (((\fsx|lineDataBuffer[241][1]~q )) # (!\fsx|Add4~6_combout ))) # (!\fsx|Mux2~0_combout  & (\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[209][1]~q ))))

	.dataa(\fsx|Mux2~0_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[241][1]~q ),
	.datad(\fsx|lineDataBuffer[209][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~1 .lut_mask = 16'hE6A2;
defparam \fsx|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \fsx|lineDataBuffer[153][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[153][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[153][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[153][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
cycloneive_lcell_comb \fsx|lineDataBuffer[185][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[185][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[185][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[185][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[185][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N15
dffeas \fsx|lineDataBuffer[185][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[185][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[185][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[185][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[185][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \fsx|Mux2~7 (
// Equation(s):
// \fsx|Mux2~7_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout ) # ((\fsx|lineDataBuffer[185][1]~q )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[153][1]~q )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[153][1]~q ),
	.datad(\fsx|lineDataBuffer[185][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~7 .lut_mask = 16'hBA98;
defparam \fsx|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N9
dffeas \fsx|lineDataBuffer[249][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[249][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[249][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[249][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[217][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[217][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[217][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[217][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[217][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \fsx|lineDataBuffer[217][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[217][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[217][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[217][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[217][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
cycloneive_lcell_comb \fsx|Mux2~8 (
// Equation(s):
// \fsx|Mux2~8_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux2~7_combout  & (\fsx|lineDataBuffer[249][1]~q )) # (!\fsx|Mux2~7_combout  & ((\fsx|lineDataBuffer[217][1]~q ))))) # (!\fsx|Add4~6_combout  & (\fsx|Mux2~7_combout ))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux2~7_combout ),
	.datac(\fsx|lineDataBuffer[249][1]~q ),
	.datad(\fsx|lineDataBuffer[217][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~8 .lut_mask = 16'hE6C4;
defparam \fsx|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N12
cycloneive_lcell_comb \fsx|Mux2~9 (
// Equation(s):
// \fsx|Mux2~9_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux2~6_combout  & ((\fsx|Mux2~8_combout ))) # (!\fsx|Mux2~6_combout  & (\fsx|Mux2~1_combout )))) # (!\fsx|Add4~2_combout  & (\fsx|Mux2~6_combout ))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Mux2~6_combout ),
	.datac(\fsx|Mux2~1_combout ),
	.datad(\fsx|Mux2~8_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~9 .lut_mask = 16'hEC64;
defparam \fsx|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \fsx|lineDataBuffer[121][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[121][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[121][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[121][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \fsx|lineDataBuffer[105][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[105][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[105][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[105][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[113][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[113][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[113][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[113][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[113][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \fsx|lineDataBuffer[113][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[113][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[113][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[113][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[113][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \fsx|lineDataBuffer[97][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[97][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[97][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[97][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \fsx|Mux2~17 (
// Equation(s):
// \fsx|Mux2~17_combout  = (\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[113][1]~q ) # ((\fsx|Add4~0_combout )))) # (!\fsx|Add4~2_combout  & (((\fsx|lineDataBuffer[97][1]~q  & !\fsx|Add4~0_combout ))))

	.dataa(\fsx|lineDataBuffer[113][1]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[97][1]~q ),
	.datad(\fsx|Add4~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~17 .lut_mask = 16'hCCB8;
defparam \fsx|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \fsx|Mux2~18 (
// Equation(s):
// \fsx|Mux2~18_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux2~17_combout  & (\fsx|lineDataBuffer[121][1]~q )) # (!\fsx|Mux2~17_combout  & ((\fsx|lineDataBuffer[105][1]~q ))))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux2~17_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[121][1]~q ),
	.datac(\fsx|lineDataBuffer[105][1]~q ),
	.datad(\fsx|Mux2~17_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~18 .lut_mask = 16'hDDA0;
defparam \fsx|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[81][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[81][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[81][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[81][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[81][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \fsx|lineDataBuffer[81][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[81][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[81][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[81][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[81][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N23
dffeas \fsx|lineDataBuffer[89][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[89][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[89][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[89][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \fsx|lineDataBuffer[65][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[65][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[65][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[65][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[73][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[73][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[73][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[73][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[73][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N21
dffeas \fsx|lineDataBuffer[73][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[73][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[73][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[73][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[73][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \fsx|Mux2~10 (
// Equation(s):
// \fsx|Mux2~10_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[73][1]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[65][1]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[65][1]~q ),
	.datad(\fsx|lineDataBuffer[73][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~10 .lut_mask = 16'hDC98;
defparam \fsx|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cycloneive_lcell_comb \fsx|Mux2~11 (
// Equation(s):
// \fsx|Mux2~11_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux2~10_combout  & ((\fsx|lineDataBuffer[89][1]~q ))) # (!\fsx|Mux2~10_combout  & (\fsx|lineDataBuffer[81][1]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux2~10_combout ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|lineDataBuffer[81][1]~q ),
	.datac(\fsx|lineDataBuffer[89][1]~q ),
	.datad(\fsx|Mux2~10_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~11 .lut_mask = 16'hF588;
defparam \fsx|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[41][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[41][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[41][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[41][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[41][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \fsx|lineDataBuffer[41][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[41][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[41][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[41][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[41][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \fsx|lineDataBuffer[57][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[57][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[57][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[57][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \fsx|lineDataBuffer[33][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[33][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[33][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[33][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[49][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[49][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[49][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[49][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[49][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \fsx|lineDataBuffer[49][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[49][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[49][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[49][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[49][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \fsx|Mux2~12 (
// Equation(s):
// \fsx|Mux2~12_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[49][1]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[33][1]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[33][1]~q ),
	.datad(\fsx|lineDataBuffer[49][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~12 .lut_mask = 16'hBA98;
defparam \fsx|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \fsx|Mux2~13 (
// Equation(s):
// \fsx|Mux2~13_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux2~12_combout  & ((\fsx|lineDataBuffer[57][1]~q ))) # (!\fsx|Mux2~12_combout  & (\fsx|lineDataBuffer[41][1]~q )))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux2~12_combout ))))

	.dataa(\fsx|lineDataBuffer[41][1]~q ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[57][1]~q ),
	.datad(\fsx|Mux2~12_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~13 .lut_mask = 16'hF388;
defparam \fsx|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[17][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[17][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[17][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[17][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[17][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N1
dffeas \fsx|lineDataBuffer[17][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[17][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \fsx|lineDataBuffer[25][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[25][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[9][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[9][1]~feeder_combout  = \fsx|lineDataBuffer~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[9][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \fsx|lineDataBuffer[9][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[9][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N19
dffeas \fsx|lineDataBuffer[1][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[1][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneive_lcell_comb \fsx|Mux2~14 (
// Equation(s):
// \fsx|Mux2~14_combout  = (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[9][1]~q ) # ((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & (((\fsx|lineDataBuffer[1][1]~q  & !\fsx|Add4~2_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[9][1]~q ),
	.datac(\fsx|lineDataBuffer[1][1]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~14 .lut_mask = 16'hAAD8;
defparam \fsx|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \fsx|Mux2~15 (
// Equation(s):
// \fsx|Mux2~15_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux2~14_combout  & ((\fsx|lineDataBuffer[25][1]~q ))) # (!\fsx|Mux2~14_combout  & (\fsx|lineDataBuffer[17][1]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux2~14_combout ))))

	.dataa(\fsx|lineDataBuffer[17][1]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[25][1]~q ),
	.datad(\fsx|Mux2~14_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~15 .lut_mask = 16'hF388;
defparam \fsx|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \fsx|Mux2~16 (
// Equation(s):
// \fsx|Mux2~16_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & (\fsx|Mux2~13_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Mux2~15_combout )))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|Mux2~13_combout ),
	.datad(\fsx|Mux2~15_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~16 .lut_mask = 16'hD9C8;
defparam \fsx|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \fsx|Mux2~19 (
// Equation(s):
// \fsx|Mux2~19_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux2~16_combout  & (\fsx|Mux2~18_combout )) # (!\fsx|Mux2~16_combout  & ((\fsx|Mux2~11_combout ))))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux2~16_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux2~18_combout ),
	.datac(\fsx|Mux2~11_combout ),
	.datad(\fsx|Mux2~16_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~19 .lut_mask = 16'hDDA0;
defparam \fsx|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \fsx|Mux2~20 (
// Equation(s):
// \fsx|Mux2~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux2~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux2~19_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(gnd),
	.datac(\fsx|Mux2~9_combout ),
	.datad(\fsx|Mux2~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux2~20 .lut_mask = 16'hF5A0;
defparam \fsx|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \fsx|lineDataBuffer~3 (
// Equation(s):
// \fsx|lineDataBuffer~3_combout  = (\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a13 ))) # (!\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(gnd),
	.datab(\fsx|Add5~0_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~3 .lut_mask = 16'hFC30;
defparam \fsx|lineDataBuffer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[9][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[9][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[9][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \fsx|lineDataBuffer[9][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[9][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \fsx|lineDataBuffer[25][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[25][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N27
dffeas \fsx|lineDataBuffer[1][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[1][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[17][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[17][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[17][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[17][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[17][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N1
dffeas \fsx|lineDataBuffer[17][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[17][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cycloneive_lcell_comb \fsx|Mux3~14 (
// Equation(s):
// \fsx|Mux3~14_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[17][0]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[1][0]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[1][0]~q ),
	.datad(\fsx|lineDataBuffer[17][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~14 .lut_mask = 16'hBA98;
defparam \fsx|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \fsx|Mux3~15 (
// Equation(s):
// \fsx|Mux3~15_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux3~14_combout  & ((\fsx|lineDataBuffer[25][0]~q ))) # (!\fsx|Mux3~14_combout  & (\fsx|lineDataBuffer[9][0]~q )))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux3~14_combout ))))

	.dataa(\fsx|lineDataBuffer[9][0]~q ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[25][0]~q ),
	.datad(\fsx|Mux3~14_combout ),
	.cin(gnd),
	.combout(\fsx|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~15 .lut_mask = 16'hF388;
defparam \fsx|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \fsx|lineDataBuffer[49][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[49][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[49][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[49][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[49][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N15
dffeas \fsx|lineDataBuffer[49][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[49][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[49][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[49][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[49][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \fsx|lineDataBuffer[57][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[57][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[57][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[57][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \fsx|lineDataBuffer[33][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[33][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[33][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[33][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[41][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[41][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[41][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[41][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[41][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \fsx|lineDataBuffer[41][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[41][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[41][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[41][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[41][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \fsx|Mux3~12 (
// Equation(s):
// \fsx|Mux3~12_combout  = (\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout ) # ((\fsx|lineDataBuffer[41][0]~q )))) # (!\fsx|Add4~0_combout  & (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[33][0]~q )))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[33][0]~q ),
	.datad(\fsx|lineDataBuffer[41][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~12 .lut_mask = 16'hBA98;
defparam \fsx|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \fsx|Mux3~13 (
// Equation(s):
// \fsx|Mux3~13_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux3~12_combout  & ((\fsx|lineDataBuffer[57][0]~q ))) # (!\fsx|Mux3~12_combout  & (\fsx|lineDataBuffer[49][0]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux3~12_combout ))))

	.dataa(\fsx|lineDataBuffer[49][0]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[57][0]~q ),
	.datad(\fsx|Mux3~12_combout ),
	.cin(gnd),
	.combout(\fsx|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~13 .lut_mask = 16'hF388;
defparam \fsx|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \fsx|Mux3~16 (
// Equation(s):
// \fsx|Mux3~16_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|Mux3~13_combout ))) # (!\fsx|Add4~4_combout  & (\fsx|Mux3~15_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|Mux3~15_combout ),
	.datad(\fsx|Mux3~13_combout ),
	.cin(gnd),
	.combout(\fsx|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~16 .lut_mask = 16'hDC98;
defparam \fsx|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N15
dffeas \fsx|lineDataBuffer[65][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[65][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[65][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[65][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[81][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[81][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[81][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[81][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[81][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \fsx|lineDataBuffer[81][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[81][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[81][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[81][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[81][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \fsx|Mux3~10 (
// Equation(s):
// \fsx|Mux3~10_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[81][0]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[65][0]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[65][0]~q ),
	.datad(\fsx|lineDataBuffer[81][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~10 .lut_mask = 16'hBA98;
defparam \fsx|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \fsx|lineDataBuffer[89][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[89][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[89][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[89][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[73][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[73][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[73][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[73][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[73][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \fsx|lineDataBuffer[73][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[73][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[73][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[73][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[73][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \fsx|Mux3~11 (
// Equation(s):
// \fsx|Mux3~11_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux3~10_combout  & (\fsx|lineDataBuffer[89][0]~q )) # (!\fsx|Mux3~10_combout  & ((\fsx|lineDataBuffer[73][0]~q ))))) # (!\fsx|Add4~0_combout  & (\fsx|Mux3~10_combout ))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux3~10_combout ),
	.datac(\fsx|lineDataBuffer[89][0]~q ),
	.datad(\fsx|lineDataBuffer[73][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~11 .lut_mask = 16'hE6C4;
defparam \fsx|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \fsx|lineDataBuffer[121][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[121][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[121][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[121][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \fsx|lineDataBuffer[113][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[113][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[113][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[113][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \fsx|lineDataBuffer[105][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[105][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[105][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[105][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[105][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \fsx|lineDataBuffer[105][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[105][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[105][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[105][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[105][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \fsx|lineDataBuffer[97][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[97][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[97][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[97][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \fsx|Mux3~17 (
// Equation(s):
// \fsx|Mux3~17_combout  = (\fsx|Add4~2_combout  & (((\fsx|Add4~0_combout )))) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[105][0]~q )) # (!\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[97][0]~q )))))

	.dataa(\fsx|lineDataBuffer[105][0]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[97][0]~q ),
	.datad(\fsx|Add4~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~17 .lut_mask = 16'hEE30;
defparam \fsx|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \fsx|Mux3~18 (
// Equation(s):
// \fsx|Mux3~18_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux3~17_combout  & (\fsx|lineDataBuffer[121][0]~q )) # (!\fsx|Mux3~17_combout  & ((\fsx|lineDataBuffer[113][0]~q ))))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux3~17_combout ))))

	.dataa(\fsx|lineDataBuffer[121][0]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[113][0]~q ),
	.datad(\fsx|Mux3~17_combout ),
	.cin(gnd),
	.combout(\fsx|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~18 .lut_mask = 16'hBBC0;
defparam \fsx|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \fsx|Mux3~19 (
// Equation(s):
// \fsx|Mux3~19_combout  = (\fsx|Mux3~16_combout  & (((\fsx|Mux3~18_combout ) # (!\fsx|Add4~6_combout )))) # (!\fsx|Mux3~16_combout  & (\fsx|Mux3~11_combout  & ((\fsx|Add4~6_combout ))))

	.dataa(\fsx|Mux3~16_combout ),
	.datab(\fsx|Mux3~11_combout ),
	.datac(\fsx|Mux3~18_combout ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~19 .lut_mask = 16'hE4AA;
defparam \fsx|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \fsx|lineDataBuffer[201][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[201][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[201][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[201][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[201][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N19
dffeas \fsx|lineDataBuffer[201][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[201][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[201][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[201][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[201][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \fsx|lineDataBuffer[137][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[137][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[137][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[137][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \fsx|lineDataBuffer[169][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[169][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[169][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[169][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[169][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N3
dffeas \fsx|lineDataBuffer[169][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[169][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[169][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[169][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[169][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \fsx|Mux3~0 (
// Equation(s):
// \fsx|Mux3~0_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[169][0]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[137][0]~q ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[137][0]~q ),
	.datad(\fsx|lineDataBuffer[169][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~0 .lut_mask = 16'hDC98;
defparam \fsx|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N11
dffeas \fsx|lineDataBuffer[233][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[233][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[233][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[233][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \fsx|Mux3~1 (
// Equation(s):
// \fsx|Mux3~1_combout  = (\fsx|Mux3~0_combout  & (((\fsx|lineDataBuffer[233][0]~q ) # (!\fsx|Add4~6_combout )))) # (!\fsx|Mux3~0_combout  & (\fsx|lineDataBuffer[201][0]~q  & ((\fsx|Add4~6_combout ))))

	.dataa(\fsx|lineDataBuffer[201][0]~q ),
	.datab(\fsx|Mux3~0_combout ),
	.datac(\fsx|lineDataBuffer[233][0]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~1 .lut_mask = 16'hE2CC;
defparam \fsx|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N14
cycloneive_lcell_comb \fsx|lineDataBuffer[161][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[161][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[161][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[161][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[161][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N15
dffeas \fsx|lineDataBuffer[161][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[161][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[161][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[161][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[161][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y19_N1
dffeas \fsx|lineDataBuffer[129][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[129][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[129][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[129][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \fsx|Mux3~4 (
// Equation(s):
// \fsx|Mux3~4_combout  = (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[161][0]~q ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((\fsx|lineDataBuffer[129][0]~q  & !\fsx|Add4~6_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|lineDataBuffer[161][0]~q ),
	.datac(\fsx|lineDataBuffer[129][0]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~4 .lut_mask = 16'hAAD8;
defparam \fsx|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N23
dffeas \fsx|lineDataBuffer[225][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[225][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[225][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[225][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[193][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[193][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[193][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[193][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[193][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N1
dffeas \fsx|lineDataBuffer[193][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[193][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[193][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[193][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[193][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N22
cycloneive_lcell_comb \fsx|Mux3~5 (
// Equation(s):
// \fsx|Mux3~5_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux3~4_combout  & (\fsx|lineDataBuffer[225][0]~q )) # (!\fsx|Mux3~4_combout  & ((\fsx|lineDataBuffer[193][0]~q ))))) # (!\fsx|Add4~6_combout  & (\fsx|Mux3~4_combout ))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux3~4_combout ),
	.datac(\fsx|lineDataBuffer[225][0]~q ),
	.datad(\fsx|lineDataBuffer[193][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~5 .lut_mask = 16'hE6C4;
defparam \fsx|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N31
dffeas \fsx|lineDataBuffer[145][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[145][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[145][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[145][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[177][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[177][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[177][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[177][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[177][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N29
dffeas \fsx|lineDataBuffer[177][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[177][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[177][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[177][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[177][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneive_lcell_comb \fsx|Mux3~2 (
// Equation(s):
// \fsx|Mux3~2_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[177][0]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[145][0]~q ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[145][0]~q ),
	.datad(\fsx|lineDataBuffer[177][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~2 .lut_mask = 16'hDC98;
defparam \fsx|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \fsx|lineDataBuffer[241][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[241][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[241][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[241][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[209][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[209][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[209][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[209][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[209][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \fsx|lineDataBuffer[209][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[209][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[209][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[209][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[209][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \fsx|Mux3~3 (
// Equation(s):
// \fsx|Mux3~3_combout  = (\fsx|Mux3~2_combout  & (((\fsx|lineDataBuffer[241][0]~q )) # (!\fsx|Add4~6_combout ))) # (!\fsx|Mux3~2_combout  & (\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[209][0]~q ))))

	.dataa(\fsx|Mux3~2_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[241][0]~q ),
	.datad(\fsx|lineDataBuffer[209][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~3 .lut_mask = 16'hE6A2;
defparam \fsx|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N24
cycloneive_lcell_comb \fsx|Mux3~6 (
// Equation(s):
// \fsx|Mux3~6_combout  = (\fsx|Add4~0_combout  & (((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout  & ((\fsx|Mux3~3_combout ))) # (!\fsx|Add4~2_combout  & (\fsx|Mux3~5_combout ))))

	.dataa(\fsx|Mux3~5_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|Add4~2_combout ),
	.datad(\fsx|Mux3~3_combout ),
	.cin(gnd),
	.combout(\fsx|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~6 .lut_mask = 16'hF2C2;
defparam \fsx|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \fsx|lineDataBuffer[153][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[153][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[153][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[153][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
cycloneive_lcell_comb \fsx|lineDataBuffer[185][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[185][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[185][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[185][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[185][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N11
dffeas \fsx|lineDataBuffer[185][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[185][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[185][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[185][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[185][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \fsx|Mux3~7 (
// Equation(s):
// \fsx|Mux3~7_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout ) # ((\fsx|lineDataBuffer[185][0]~q )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[153][0]~q )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[153][0]~q ),
	.datad(\fsx|lineDataBuffer[185][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~7 .lut_mask = 16'hBA98;
defparam \fsx|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \fsx|lineDataBuffer[249][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[249][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[249][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[249][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[217][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[217][0]~feeder_combout  = \fsx|lineDataBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[217][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[217][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[217][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \fsx|lineDataBuffer[217][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[217][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[217][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[217][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[217][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
cycloneive_lcell_comb \fsx|Mux3~8 (
// Equation(s):
// \fsx|Mux3~8_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux3~7_combout  & (\fsx|lineDataBuffer[249][0]~q )) # (!\fsx|Mux3~7_combout  & ((\fsx|lineDataBuffer[217][0]~q ))))) # (!\fsx|Add4~6_combout  & (\fsx|Mux3~7_combout ))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux3~7_combout ),
	.datac(\fsx|lineDataBuffer[249][0]~q ),
	.datad(\fsx|lineDataBuffer[217][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~8 .lut_mask = 16'hE6C4;
defparam \fsx|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
cycloneive_lcell_comb \fsx|Mux3~9 (
// Equation(s):
// \fsx|Mux3~9_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux3~6_combout  & ((\fsx|Mux3~8_combout ))) # (!\fsx|Mux3~6_combout  & (\fsx|Mux3~1_combout )))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux3~6_combout ))))

	.dataa(\fsx|Mux3~1_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|Mux3~6_combout ),
	.datad(\fsx|Mux3~8_combout ),
	.cin(gnd),
	.combout(\fsx|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~9 .lut_mask = 16'hF838;
defparam \fsx|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \fsx|Mux3~20 (
// Equation(s):
// \fsx|Mux3~20_combout  = (\fsx|Add4~8_combout  & ((\fsx|Mux3~9_combout ))) # (!\fsx|Add4~8_combout  & (\fsx|Mux3~19_combout ))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Mux3~19_combout ),
	.datac(gnd),
	.datad(\fsx|Mux3~9_combout ),
	.cin(gnd),
	.combout(\fsx|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux3~20 .lut_mask = 16'hEE44;
defparam \fsx|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \fsx|lineBuffer~9 (
// Equation(s):
// \fsx|lineBuffer~9_combout  = (\fsx|Mux2~20_combout  & (\fsx|Mux3~20_combout )) # (!\fsx|Mux2~20_combout  & ((\fsx|Mux3~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a21 )) # (!\fsx|Mux3~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a29 )))))

	.dataa(\fsx|Mux2~20_combout ),
	.datab(\fsx|Mux3~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~9 .lut_mask = 16'hD9C8;
defparam \fsx|lineBuffer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \fsx|lineBuffer~10 (
// Equation(s):
// \fsx|lineBuffer~10_combout  = (\fsx|Mux2~20_combout  & ((\fsx|lineBuffer~9_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (!\fsx|lineBuffer~9_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a13 )))) # 
// (!\fsx|Mux2~20_combout  & (((\fsx|lineBuffer~9_combout ))))

	.dataa(\fsx|Mux2~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\fsx|lineBuffer~9_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~10 .lut_mask = 16'hF588;
defparam \fsx|lineBuffer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N3
dffeas \fsx|lineBuffer[89][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[89][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[89][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[89][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \fsx|lineBuffer[56][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[56][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[56][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[56][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \fsx|lineBuffer[57][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[57][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[57][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[57][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[57][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \fsx|lineBuffer[57][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[57][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[57][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[57][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[57][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \fsx|vga_r[0]~31 (
// Equation(s):
// \fsx|vga_r[0]~31_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[57][5]~q ))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|lineBuffer[56][5]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[56][5]~q ),
	.datad(\fsx|lineBuffer[57][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~31 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \fsx|vga_r[0]~32 (
// Equation(s):
// \fsx|vga_r[0]~32_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[0]~31_combout  & ((\fsx|lineBuffer[89][5]~q ))) # (!\fsx|vga_r[0]~31_combout  & (\fsx|lineBuffer[88][5]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_r[0]~31_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[88][5]~q ),
	.datac(\fsx|lineBuffer[89][5]~q ),
	.datad(\fsx|vga_r[0]~31_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~32 .lut_mask = 16'hF588;
defparam \fsx|vga_r[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[217][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[217][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[217][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[217][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[217][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \fsx|lineBuffer[217][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[217][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[217][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[217][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[217][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \fsx|lineBuffer[216][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[216][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[216][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[216][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \fsx|lineBuffer[185][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[185][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[185][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[185][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \fsx|lineBuffer[184][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[184][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[184][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[184][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[184][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \fsx|lineBuffer[184][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[184][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[184][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[184][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[184][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \fsx|vga_r[0]~38 (
// Equation(s):
// \fsx|vga_r[0]~38_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[185][5]~q )) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// ((\fsx|lineBuffer[184][5]~q )))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[185][5]~q ),
	.datad(\fsx|lineBuffer[184][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~38 .lut_mask = 16'hD9C8;
defparam \fsx|vga_r[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \fsx|vga_r[0]~39 (
// Equation(s):
// \fsx|vga_r[0]~39_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[0]~38_combout  & (\fsx|lineBuffer[217][5]~q )) # (!\fsx|vga_r[0]~38_combout  & ((\fsx|lineBuffer[216][5]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_r[0]~38_combout ))))

	.dataa(\fsx|lineBuffer[217][5]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[216][5]~q ),
	.datad(\fsx|vga_r[0]~38_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~39 .lut_mask = 16'hBBC0;
defparam \fsx|vga_r[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \fsx|lineBuffer[120][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[120][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[120][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[120][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \fsx|lineBuffer[121][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[121][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[121][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[121][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[121][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \fsx|lineBuffer[121][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[121][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[121][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[121][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[121][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \fsx|vga_r[0]~33 (
// Equation(s):
// \fsx|vga_r[0]~33_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[121][5]~q ))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|lineBuffer[120][5]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[120][5]~q ),
	.datad(\fsx|lineBuffer[121][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~33 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \fsx|lineBuffer[153][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[153][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[153][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[153][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \fsx|lineBuffer[152][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[152][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[152][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[152][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[152][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \fsx|lineBuffer[152][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[152][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[152][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[152][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[152][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \fsx|vga_r[0]~34 (
// Equation(s):
// \fsx|vga_r[0]~34_combout  = (\fsx|vga_r[0]~33_combout  & (((\fsx|lineBuffer[153][5]~q )) # (!\fsx|displayGen|o_h[6]~7_combout ))) # (!\fsx|vga_r[0]~33_combout  & (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[152][5]~q ))))

	.dataa(\fsx|vga_r[0]~33_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[153][5]~q ),
	.datad(\fsx|lineBuffer[152][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~34 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \fsx|lineBuffer[24][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[24][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[24][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[24][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[24][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \fsx|lineBuffer[24][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[24][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \fsx|lineBuffer[25][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[25][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \fsx|lineBuffer[248][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[248][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[248][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[248][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \fsx|lineBuffer[249][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[249][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[249][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[249][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[249][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \fsx|lineBuffer[249][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[249][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[249][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[249][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[249][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \fsx|vga_r[0]~35 (
// Equation(s):
// \fsx|vga_r[0]~35_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[249][5]~q ))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|lineBuffer[248][5]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[248][5]~q ),
	.datad(\fsx|lineBuffer[249][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~35 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \fsx|vga_r[0]~36 (
// Equation(s):
// \fsx|vga_r[0]~36_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[0]~35_combout  & ((\fsx|lineBuffer[25][5]~q ))) # (!\fsx|vga_r[0]~35_combout  & (\fsx|lineBuffer[24][5]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_r[0]~35_combout ))))

	.dataa(\fsx|lineBuffer[24][5]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[25][5]~q ),
	.datad(\fsx|vga_r[0]~35_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~36 .lut_mask = 16'hF388;
defparam \fsx|vga_r[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \fsx|vga_r[0]~37 (
// Equation(s):
// \fsx|vga_r[0]~37_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|vga_r[0]~34_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[0]~36_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_r[0]~34_combout ),
	.datad(\fsx|vga_r[0]~36_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~37 .lut_mask = 16'hB9A8;
defparam \fsx|vga_r[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \fsx|vga_r[0]~40 (
// Equation(s):
// \fsx|vga_r[0]~40_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[0]~37_combout  & ((\fsx|vga_r[0]~39_combout ))) # (!\fsx|vga_r[0]~37_combout  & (\fsx|vga_r[0]~32_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_r[0]~37_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_r[0]~32_combout ),
	.datac(\fsx|vga_r[0]~39_combout ),
	.datad(\fsx|vga_r[0]~37_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~40 .lut_mask = 16'hF588;
defparam \fsx|vga_r[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \fsx|lineBuffer[145][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[145][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[145][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[145][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \fsx|lineBuffer[209][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[209][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[209][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[209][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N11
dffeas \fsx|lineBuffer[113][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[113][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[113][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[113][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \fsx|lineBuffer[177][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[177][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[177][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[177][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[177][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \fsx|lineBuffer[177][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[177][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[177][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[177][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[177][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneive_lcell_comb \fsx|vga_r[0]~7 (
// Equation(s):
// \fsx|vga_r[0]~7_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[177][5]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[113][5]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[113][5]~q ),
	.datad(\fsx|lineBuffer[177][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~7 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \fsx|vga_r[0]~8 (
// Equation(s):
// \fsx|vga_r[0]~8_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[0]~7_combout  & ((\fsx|lineBuffer[209][5]~q ))) # (!\fsx|vga_r[0]~7_combout  & (\fsx|lineBuffer[145][5]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|vga_r[0]~7_combout 
// ))))

	.dataa(\fsx|lineBuffer[145][5]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[209][5]~q ),
	.datad(\fsx|vga_r[0]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~8 .lut_mask = 16'hF388;
defparam \fsx|vga_r[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \fsx|lineBuffer[144][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[144][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[144][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[144][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[144][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \fsx|lineBuffer[144][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[144][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[144][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[144][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[144][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \fsx|lineBuffer[208][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[208][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[208][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[208][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N25
dffeas \fsx|lineBuffer[112][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[112][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[112][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[112][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \fsx|lineBuffer[176][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[176][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[176][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[176][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[176][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \fsx|lineBuffer[176][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[176][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[176][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[176][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[176][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneive_lcell_comb \fsx|vga_r[0]~0 (
// Equation(s):
// \fsx|vga_r[0]~0_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[176][5]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[112][5]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[112][5]~q ),
	.datad(\fsx|lineBuffer[176][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~0 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \fsx|vga_r[0]~1 (
// Equation(s):
// \fsx|vga_r[0]~1_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[0]~0_combout  & ((\fsx|lineBuffer[208][5]~q ))) # (!\fsx|vga_r[0]~0_combout  & (\fsx|lineBuffer[144][5]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|vga_r[0]~0_combout 
// ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[144][5]~q ),
	.datac(\fsx|lineBuffer[208][5]~q ),
	.datad(\fsx|vga_r[0]~0_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~1 .lut_mask = 16'hF588;
defparam \fsx|vga_r[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N16
cycloneive_lcell_comb \fsx|lineBuffer[48][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[48][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[48][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[48][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[48][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N17
dffeas \fsx|lineBuffer[48][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[48][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[48][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[48][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[48][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N21
dffeas \fsx|lineBuffer[240][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[240][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[240][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[240][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \fsx|vga_r[0]~4 (
// Equation(s):
// \fsx|vga_r[0]~4_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[48][5]~q ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[240][5]~q  & !\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[48][5]~q ),
	.datac(\fsx|lineBuffer[240][5]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~4 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N7
dffeas \fsx|lineBuffer[80][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[80][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[80][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[80][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \fsx|lineBuffer[16][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[16][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[16][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[16][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[16][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \fsx|lineBuffer[16][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[16][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \fsx|vga_r[0]~5 (
// Equation(s):
// \fsx|vga_r[0]~5_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[0]~4_combout  & (\fsx|lineBuffer[80][5]~q )) # (!\fsx|vga_r[0]~4_combout  & ((\fsx|lineBuffer[16][5]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_r[0]~4_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_r[0]~4_combout ),
	.datac(\fsx|lineBuffer[80][5]~q ),
	.datad(\fsx|lineBuffer[16][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~5 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N0
cycloneive_lcell_comb \fsx|lineBuffer[49][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[49][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[49][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[49][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[49][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N1
dffeas \fsx|lineBuffer[49][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[49][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[49][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[49][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[49][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \fsx|lineBuffer[241][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[241][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[241][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[241][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \fsx|vga_r[0]~2 (
// Equation(s):
// \fsx|vga_r[0]~2_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[49][5]~q ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[241][5]~q  & !\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[49][5]~q ),
	.datac(\fsx|lineBuffer[241][5]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~2 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \fsx|lineBuffer[81][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[81][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[81][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[81][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \fsx|lineBuffer[17][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[17][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[17][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[17][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[17][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \fsx|lineBuffer[17][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[17][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[17][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \fsx|vga_r[0]~3 (
// Equation(s):
// \fsx|vga_r[0]~3_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[0]~2_combout  & (\fsx|lineBuffer[81][5]~q )) # (!\fsx|vga_r[0]~2_combout  & ((\fsx|lineBuffer[17][5]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_r[0]~2_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_r[0]~2_combout ),
	.datac(\fsx|lineBuffer[81][5]~q ),
	.datad(\fsx|lineBuffer[17][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~3 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \fsx|vga_r[0]~6 (
// Equation(s):
// \fsx|vga_r[0]~6_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[0]~3_combout ))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_r[0]~5_combout ))))

	.dataa(\fsx|vga_r[0]~5_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[0]~3_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~6 .lut_mask = 16'hF2C2;
defparam \fsx|vga_r[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \fsx|vga_r[0]~9 (
// Equation(s):
// \fsx|vga_r[0]~9_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[0]~6_combout  & (\fsx|vga_r[0]~8_combout )) # (!\fsx|vga_r[0]~6_combout  & ((\fsx|vga_r[0]~1_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|vga_r[0]~6_combout ))))

	.dataa(\fsx|vga_r[0]~8_combout ),
	.datab(\fsx|vga_r[0]~1_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[0]~6_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~9 .lut_mask = 16'hAFC0;
defparam \fsx|vga_r[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \fsx|lineBuffer[0][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[0][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[0][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N3
dffeas \fsx|lineBuffer[0][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[0][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas \fsx|lineBuffer[1][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[1][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[225][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[225][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[225][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[225][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[225][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N25
dffeas \fsx|lineBuffer[225][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[225][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[225][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[225][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[225][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N3
dffeas \fsx|lineBuffer[224][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[224][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[224][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[224][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N2
cycloneive_lcell_comb \fsx|vga_r[0]~24 (
// Equation(s):
// \fsx|vga_r[0]~24_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[225][5]~q )) # (!\fsx|displayGen|o_h[1]~10_combout  
// & ((\fsx|lineBuffer[224][5]~q )))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[225][5]~q ),
	.datac(\fsx|lineBuffer[224][5]~q ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~24 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \fsx|vga_r[0]~25 (
// Equation(s):
// \fsx|vga_r[0]~25_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[0]~24_combout  & ((\fsx|lineBuffer[1][5]~q ))) # (!\fsx|vga_r[0]~24_combout  & (\fsx|lineBuffer[0][5]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|vga_r[0]~24_combout 
// ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[0][5]~q ),
	.datac(\fsx|lineBuffer[1][5]~q ),
	.datad(\fsx|vga_r[0]~24_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~25 .lut_mask = 16'hF588;
defparam \fsx|vga_r[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \fsx|lineBuffer[97][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[97][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[97][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[97][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[97][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N3
dffeas \fsx|lineBuffer[97][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[97][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[97][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[97][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[97][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \fsx|lineBuffer[96][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[96][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[96][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[96][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \fsx|vga_r[0]~22 (
// Equation(s):
// \fsx|vga_r[0]~22_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[97][5]~q )) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// ((\fsx|lineBuffer[96][5]~q )))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[97][5]~q ),
	.datac(\fsx|lineBuffer[96][5]~q ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~22 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \fsx|lineBuffer[128][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[128][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[128][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[128][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[128][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \fsx|lineBuffer[128][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[128][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[128][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[128][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[128][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \fsx|lineBuffer[129][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[129][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[129][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[129][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \fsx|vga_r[0]~23 (
// Equation(s):
// \fsx|vga_r[0]~23_combout  = (\fsx|vga_r[0]~22_combout  & (((\fsx|lineBuffer[129][5]~q ) # (!\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|vga_r[0]~22_combout  & (\fsx|lineBuffer[128][5]~q  & ((\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|vga_r[0]~22_combout ),
	.datab(\fsx|lineBuffer[128][5]~q ),
	.datac(\fsx|lineBuffer[129][5]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~23 .lut_mask = 16'hE4AA;
defparam \fsx|vga_r[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \fsx|vga_r[0]~26 (
// Equation(s):
// \fsx|vga_r[0]~26_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[7]~8_combout ) # (\fsx|vga_r[0]~23_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|vga_r[0]~25_combout  & (!\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[0]~25_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[0]~23_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~26 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \fsx|lineBuffer[192][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[192][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[192][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[192][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[192][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \fsx|lineBuffer[192][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[192][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[192][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[192][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[192][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \fsx|lineBuffer[193][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[193][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[193][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[193][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[161][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[161][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[161][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[161][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[161][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N25
dffeas \fsx|lineBuffer[161][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[161][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[161][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[161][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[161][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N27
dffeas \fsx|lineBuffer[160][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[160][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[160][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[160][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \fsx|vga_r[0]~27 (
// Equation(s):
// \fsx|vga_r[0]~27_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[161][5]~q ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|lineBuffer[160][5]~q  & !\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[161][5]~q ),
	.datac(\fsx|lineBuffer[160][5]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~27 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \fsx|vga_r[0]~28 (
// Equation(s):
// \fsx|vga_r[0]~28_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[0]~27_combout  & ((\fsx|lineBuffer[193][5]~q ))) # (!\fsx|vga_r[0]~27_combout  & (\fsx|lineBuffer[192][5]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_r[0]~27_combout ))))

	.dataa(\fsx|lineBuffer[192][5]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[193][5]~q ),
	.datad(\fsx|vga_r[0]~27_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~28 .lut_mask = 16'hF388;
defparam \fsx|vga_r[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N27
dffeas \fsx|lineBuffer[32][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[32][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[32][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[32][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \fsx|lineBuffer[33][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[33][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[33][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[33][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[33][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N1
dffeas \fsx|lineBuffer[33][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[33][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[33][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[33][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[33][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \fsx|vga_r[0]~20 (
// Equation(s):
// \fsx|vga_r[0]~20_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[33][5]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[32][5]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[32][5]~q ),
	.datad(\fsx|lineBuffer[33][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~20 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N11
dffeas \fsx|lineBuffer[65][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[65][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[65][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[65][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[64][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[64][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[64][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[64][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[64][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N25
dffeas \fsx|lineBuffer[64][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[64][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[64][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[64][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[64][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N10
cycloneive_lcell_comb \fsx|vga_r[0]~21 (
// Equation(s):
// \fsx|vga_r[0]~21_combout  = (\fsx|vga_r[0]~20_combout  & (((\fsx|lineBuffer[65][5]~q )) # (!\fsx|displayGen|o_h[6]~7_combout ))) # (!\fsx|vga_r[0]~20_combout  & (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[64][5]~q ))))

	.dataa(\fsx|vga_r[0]~20_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[65][5]~q ),
	.datad(\fsx|lineBuffer[64][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~21 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \fsx|vga_r[0]~29 (
// Equation(s):
// \fsx|vga_r[0]~29_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[0]~26_combout  & (\fsx|vga_r[0]~28_combout )) # (!\fsx|vga_r[0]~26_combout  & ((\fsx|vga_r[0]~21_combout ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_r[0]~26_combout 
// ))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_r[0]~26_combout ),
	.datac(\fsx|vga_r[0]~28_combout ),
	.datad(\fsx|vga_r[0]~21_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~29 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N5
dffeas \fsx|lineBuffer[232][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[232][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[232][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[232][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \fsx|lineBuffer[104][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[104][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[104][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[104][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[104][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N17
dffeas \fsx|lineBuffer[104][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[104][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[104][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[104][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[104][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
cycloneive_lcell_comb \fsx|vga_r[0]~14 (
// Equation(s):
// \fsx|vga_r[0]~14_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[104][5]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[232][5]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[232][5]~q ),
	.datad(\fsx|lineBuffer[104][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~14 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N15
dffeas \fsx|lineBuffer[136][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[136][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[136][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[136][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \fsx|lineBuffer[8][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[8][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[8][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \fsx|lineBuffer[8][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[8][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
cycloneive_lcell_comb \fsx|vga_r[0]~15 (
// Equation(s):
// \fsx|vga_r[0]~15_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[0]~14_combout  & (\fsx|lineBuffer[136][5]~q )) # (!\fsx|vga_r[0]~14_combout  & ((\fsx|lineBuffer[8][5]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_r[0]~14_combout 
// ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_r[0]~14_combout ),
	.datac(\fsx|lineBuffer[136][5]~q ),
	.datad(\fsx|lineBuffer[8][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~15 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \fsx|lineBuffer[168][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[168][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~3_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[168][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[168][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[168][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N27
dffeas \fsx|lineBuffer[168][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[168][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[168][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[168][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[168][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N17
dffeas \fsx|lineBuffer[40][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[40][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[40][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[40][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
cycloneive_lcell_comb \fsx|vga_r[0]~12 (
// Equation(s):
// \fsx|vga_r[0]~12_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[168][5]~q ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[40][5]~q  & !\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[168][5]~q ),
	.datac(\fsx|lineBuffer[40][5]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~12 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \fsx|lineBuffer[200][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[200][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[200][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[200][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \fsx|lineBuffer[72][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[72][5]~feeder_combout  = \fsx|lineBuffer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[72][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[72][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[72][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \fsx|lineBuffer[72][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[72][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[72][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[72][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[72][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \fsx|vga_r[0]~13 (
// Equation(s):
// \fsx|vga_r[0]~13_combout  = (\fsx|vga_r[0]~12_combout  & (((\fsx|lineBuffer[200][5]~q )) # (!\fsx|displayGen|o_h[6]~7_combout ))) # (!\fsx|vga_r[0]~12_combout  & (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[72][5]~q ))))

	.dataa(\fsx|vga_r[0]~12_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[200][5]~q ),
	.datad(\fsx|lineBuffer[72][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~13 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \fsx|vga_r[0]~16 (
// Equation(s):
// \fsx|vga_r[0]~16_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[0]~13_combout ))) # (!\fsx|displayGen|o_h[7]~8_combout  
// & (\fsx|vga_r[0]~15_combout ))))

	.dataa(\fsx|vga_r[0]~15_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[0]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~16 .lut_mask = 16'hF2C2;
defparam \fsx|vga_r[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N19
dffeas \fsx|lineBuffer[41][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[41][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[41][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[41][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \fsx|lineBuffer[169][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[169][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[169][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[169][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[169][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \fsx|lineBuffer[169][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[169][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[169][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[169][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[169][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneive_lcell_comb \fsx|vga_r[0]~17 (
// Equation(s):
// \fsx|vga_r[0]~17_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[169][5]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[41][5]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[41][5]~q ),
	.datad(\fsx|lineBuffer[169][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~17 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \fsx|lineBuffer[201][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[201][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[201][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[201][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \fsx|lineBuffer[73][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[73][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[73][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[73][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[73][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N1
dffeas \fsx|lineBuffer[73][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[73][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[73][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[73][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[73][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \fsx|vga_r[0]~18 (
// Equation(s):
// \fsx|vga_r[0]~18_combout  = (\fsx|vga_r[0]~17_combout  & (((\fsx|lineBuffer[201][5]~q )) # (!\fsx|displayGen|o_h[6]~7_combout ))) # (!\fsx|vga_r[0]~17_combout  & (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[73][5]~q ))))

	.dataa(\fsx|vga_r[0]~17_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[201][5]~q ),
	.datad(\fsx|lineBuffer[73][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~18 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N27
dffeas \fsx|lineBuffer[233][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[233][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[233][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[233][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneive_lcell_comb \fsx|lineBuffer[105][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[105][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~10_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[105][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[105][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[105][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N1
dffeas \fsx|lineBuffer[105][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[105][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[105][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[105][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[105][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cycloneive_lcell_comb \fsx|vga_r[0]~10 (
// Equation(s):
// \fsx|vga_r[0]~10_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[105][5]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[233][5]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[233][5]~q ),
	.datad(\fsx|lineBuffer[105][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~10 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N29
dffeas \fsx|lineBuffer[137][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[137][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[137][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[137][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cycloneive_lcell_comb \fsx|lineBuffer[9][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[9][5]~feeder_combout  = \fsx|lineBuffer~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[9][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N1
dffeas \fsx|lineBuffer[9][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[9][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneive_lcell_comb \fsx|vga_r[0]~11 (
// Equation(s):
// \fsx|vga_r[0]~11_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[0]~10_combout  & (\fsx|lineBuffer[137][5]~q )) # (!\fsx|vga_r[0]~10_combout  & ((\fsx|lineBuffer[9][5]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_r[0]~10_combout 
// ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_r[0]~10_combout ),
	.datac(\fsx|lineBuffer[137][5]~q ),
	.datad(\fsx|lineBuffer[9][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~11 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \fsx|vga_r[0]~19 (
// Equation(s):
// \fsx|vga_r[0]~19_combout  = (\fsx|vga_r[0]~16_combout  & (((\fsx|vga_r[0]~18_combout )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_r[0]~16_combout  & (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[0]~11_combout ))))

	.dataa(\fsx|vga_r[0]~16_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_r[0]~18_combout ),
	.datad(\fsx|vga_r[0]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~19 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \fsx|vga_r[0]~30 (
// Equation(s):
// \fsx|vga_r[0]~30_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|vga_r[0]~19_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_r[0]~29_combout )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|vga_r[0]~29_combout ),
	.datad(\fsx|vga_r[0]~19_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~30 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \fsx|vga_r[0]~41 (
// Equation(s):
// \fsx|vga_r[0]~41_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[0]~30_combout  & (\fsx|vga_r[0]~40_combout )) # (!\fsx|vga_r[0]~30_combout  & ((\fsx|vga_r[0]~9_combout ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[0]~30_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|vga_r[0]~40_combout ),
	.datac(\fsx|vga_r[0]~9_combout ),
	.datad(\fsx|vga_r[0]~30_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~41 .lut_mask = 16'hDDA0;
defparam \fsx|vga_r[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \fsx|lineDataBuffer~12 (
// Equation(s):
// \fsx|lineDataBuffer~12_combout  = (\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a10 ))) # (!\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a26 ))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\fsx|Add5~0_combout ),
	.datac(gnd),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~12 .lut_mask = 16'hEE22;
defparam \fsx|lineDataBuffer~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \fsx|lineDataBuffer[34][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[34][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[34][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[34][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \fsx|lineDataBuffer[50][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[50][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[50][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[50][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[50][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N27
dffeas \fsx|lineDataBuffer[50][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[50][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[50][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[50][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[50][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \fsx|Mux4~12 (
// Equation(s):
// \fsx|Mux4~12_combout  = (\fsx|Add4~0_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[50][1]~q ))) # (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[34][1]~q ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[34][1]~q ),
	.datad(\fsx|lineDataBuffer[50][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~12 .lut_mask = 16'hDC98;
defparam \fsx|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \fsx|lineDataBuffer[58][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[58][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[58][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[58][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[42][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[42][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[42][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[42][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[42][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N25
dffeas \fsx|lineDataBuffer[42][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[42][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[42][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[42][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[42][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \fsx|Mux4~13 (
// Equation(s):
// \fsx|Mux4~13_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux4~12_combout  & (\fsx|lineDataBuffer[58][1]~q )) # (!\fsx|Mux4~12_combout  & ((\fsx|lineDataBuffer[42][1]~q ))))) # (!\fsx|Add4~0_combout  & (\fsx|Mux4~12_combout ))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux4~12_combout ),
	.datac(\fsx|lineDataBuffer[58][1]~q ),
	.datad(\fsx|lineDataBuffer[42][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~13 .lut_mask = 16'hE6C4;
defparam \fsx|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[18][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[18][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[18][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[18][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[18][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N13
dffeas \fsx|lineDataBuffer[18][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[18][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \fsx|lineDataBuffer[26][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[26][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[10][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[10][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[10][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \fsx|lineDataBuffer[10][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[10][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N15
dffeas \fsx|lineDataBuffer[2][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[2][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneive_lcell_comb \fsx|Mux4~14 (
// Equation(s):
// \fsx|Mux4~14_combout  = (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[10][1]~q ) # ((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & (((\fsx|lineDataBuffer[2][1]~q  & !\fsx|Add4~2_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[10][1]~q ),
	.datac(\fsx|lineDataBuffer[2][1]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~14 .lut_mask = 16'hAAD8;
defparam \fsx|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \fsx|Mux4~15 (
// Equation(s):
// \fsx|Mux4~15_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux4~14_combout  & ((\fsx|lineDataBuffer[26][1]~q ))) # (!\fsx|Mux4~14_combout  & (\fsx|lineDataBuffer[18][1]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux4~14_combout ))))

	.dataa(\fsx|lineDataBuffer[18][1]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[26][1]~q ),
	.datad(\fsx|Mux4~14_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~15 .lut_mask = 16'hF388;
defparam \fsx|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneive_lcell_comb \fsx|Mux4~16 (
// Equation(s):
// \fsx|Mux4~16_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux4~13_combout ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux4~15_combout  & !\fsx|Add4~6_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Mux4~13_combout ),
	.datac(\fsx|Mux4~15_combout ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~16 .lut_mask = 16'hAAD8;
defparam \fsx|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[82][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[82][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[82][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[82][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[82][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \fsx|lineDataBuffer[82][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[82][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[82][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[82][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[82][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N11
dffeas \fsx|lineDataBuffer[90][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[90][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[90][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[90][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \fsx|lineDataBuffer[66][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[66][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[66][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[66][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[74][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[74][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[74][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[74][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[74][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N17
dffeas \fsx|lineDataBuffer[74][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[74][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[74][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[74][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[74][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \fsx|Mux4~10 (
// Equation(s):
// \fsx|Mux4~10_combout  = (\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout ) # ((\fsx|lineDataBuffer[74][1]~q )))) # (!\fsx|Add4~0_combout  & (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[66][1]~q )))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[66][1]~q ),
	.datad(\fsx|lineDataBuffer[74][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~10 .lut_mask = 16'hBA98;
defparam \fsx|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneive_lcell_comb \fsx|Mux4~11 (
// Equation(s):
// \fsx|Mux4~11_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux4~10_combout  & ((\fsx|lineDataBuffer[90][1]~q ))) # (!\fsx|Mux4~10_combout  & (\fsx|lineDataBuffer[82][1]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux4~10_combout ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|lineDataBuffer[82][1]~q ),
	.datac(\fsx|lineDataBuffer[90][1]~q ),
	.datad(\fsx|Mux4~10_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~11 .lut_mask = 16'hF588;
defparam \fsx|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N19
dffeas \fsx|lineDataBuffer[98][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[98][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[98][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[98][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[114][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[114][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[114][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[114][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[114][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N17
dffeas \fsx|lineDataBuffer[114][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[114][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[114][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[114][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[114][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cycloneive_lcell_comb \fsx|Mux4~17 (
// Equation(s):
// \fsx|Mux4~17_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[114][1]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[98][1]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[98][1]~q ),
	.datad(\fsx|lineDataBuffer[114][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~17 .lut_mask = 16'hBA98;
defparam \fsx|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \fsx|lineDataBuffer[106][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[106][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[106][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[106][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \fsx|lineDataBuffer[122][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[122][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[122][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[122][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \fsx|Mux4~18 (
// Equation(s):
// \fsx|Mux4~18_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux4~17_combout  & ((\fsx|lineDataBuffer[122][1]~q ))) # (!\fsx|Mux4~17_combout  & (\fsx|lineDataBuffer[106][1]~q )))) # (!\fsx|Add4~0_combout  & (\fsx|Mux4~17_combout ))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux4~17_combout ),
	.datac(\fsx|lineDataBuffer[106][1]~q ),
	.datad(\fsx|lineDataBuffer[122][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~18 .lut_mask = 16'hEC64;
defparam \fsx|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneive_lcell_comb \fsx|Mux4~19 (
// Equation(s):
// \fsx|Mux4~19_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux4~16_combout  & ((\fsx|Mux4~18_combout ))) # (!\fsx|Mux4~16_combout  & (\fsx|Mux4~11_combout )))) # (!\fsx|Add4~6_combout  & (\fsx|Mux4~16_combout ))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux4~16_combout ),
	.datac(\fsx|Mux4~11_combout ),
	.datad(\fsx|Mux4~18_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~19 .lut_mask = 16'hEC64;
defparam \fsx|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[178][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[178][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[178][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[178][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[178][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N13
dffeas \fsx|lineDataBuffer[178][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[178][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[178][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[178][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[178][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N21
dffeas \fsx|lineDataBuffer[242][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[242][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[242][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[242][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[210][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[210][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[210][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[210][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[210][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N29
dffeas \fsx|lineDataBuffer[210][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[210][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[210][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[210][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[210][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N15
dffeas \fsx|lineDataBuffer[146][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[146][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[146][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[146][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneive_lcell_comb \fsx|Mux4~0 (
// Equation(s):
// \fsx|Mux4~0_combout  = (\fsx|Add4~4_combout  & (((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[210][1]~q )) # (!\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[146][1]~q )))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|lineDataBuffer[210][1]~q ),
	.datac(\fsx|lineDataBuffer[146][1]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~0 .lut_mask = 16'hEE50;
defparam \fsx|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
cycloneive_lcell_comb \fsx|Mux4~1 (
// Equation(s):
// \fsx|Mux4~1_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux4~0_combout  & ((\fsx|lineDataBuffer[242][1]~q ))) # (!\fsx|Mux4~0_combout  & (\fsx|lineDataBuffer[178][1]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux4~0_combout ))))

	.dataa(\fsx|lineDataBuffer[178][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[242][1]~q ),
	.datad(\fsx|Mux4~0_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~1 .lut_mask = 16'hF388;
defparam \fsx|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneive_lcell_comb \fsx|lineDataBuffer[218][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[218][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[218][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[218][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[218][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \fsx|lineDataBuffer[218][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[218][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[218][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[218][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[218][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \fsx|lineDataBuffer[154][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[154][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[154][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[154][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[186][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[186][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[186][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[186][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[186][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N9
dffeas \fsx|lineDataBuffer[186][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[186][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[186][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[186][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[186][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \fsx|Mux4~7 (
// Equation(s):
// \fsx|Mux4~7_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[186][1]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[154][1]~q ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[154][1]~q ),
	.datad(\fsx|lineDataBuffer[186][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~7 .lut_mask = 16'hDC98;
defparam \fsx|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N11
dffeas \fsx|lineDataBuffer[250][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[250][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[250][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[250][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N10
cycloneive_lcell_comb \fsx|Mux4~8 (
// Equation(s):
// \fsx|Mux4~8_combout  = (\fsx|Mux4~7_combout  & (((\fsx|lineDataBuffer[250][1]~q ) # (!\fsx|Add4~6_combout )))) # (!\fsx|Mux4~7_combout  & (\fsx|lineDataBuffer[218][1]~q  & ((\fsx|Add4~6_combout ))))

	.dataa(\fsx|lineDataBuffer[218][1]~q ),
	.datab(\fsx|Mux4~7_combout ),
	.datac(\fsx|lineDataBuffer[250][1]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~8 .lut_mask = 16'hE2CC;
defparam \fsx|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \fsx|lineDataBuffer[138][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[138][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[138][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[138][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \fsx|lineDataBuffer[170][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[170][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[170][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[170][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \fsx|Mux4~2 (
// Equation(s):
// \fsx|Mux4~2_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout ) # ((\fsx|lineDataBuffer[170][1]~q )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[138][1]~q )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[138][1]~q ),
	.datad(\fsx|lineDataBuffer[170][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~2 .lut_mask = 16'hBA98;
defparam \fsx|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N19
dffeas \fsx|lineDataBuffer[234][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[234][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[234][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[234][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[202][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[202][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[202][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[202][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[202][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N25
dffeas \fsx|lineDataBuffer[202][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[202][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[202][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[202][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[202][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \fsx|Mux4~3 (
// Equation(s):
// \fsx|Mux4~3_combout  = (\fsx|Mux4~2_combout  & (((\fsx|lineDataBuffer[234][1]~q )) # (!\fsx|Add4~6_combout ))) # (!\fsx|Mux4~2_combout  & (\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[202][1]~q ))))

	.dataa(\fsx|Mux4~2_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[234][1]~q ),
	.datad(\fsx|lineDataBuffer[202][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~3 .lut_mask = 16'hE6A2;
defparam \fsx|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \fsx|lineDataBuffer[162][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[162][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[162][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[162][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \fsx|lineDataBuffer[226][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[226][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[226][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[226][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \fsx|lineDataBuffer[194][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[194][1]~feeder_combout  = \fsx|lineDataBuffer~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[194][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[194][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[194][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N11
dffeas \fsx|lineDataBuffer[194][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[194][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[194][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[194][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[194][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \fsx|lineDataBuffer[130][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[130][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[130][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[130][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \fsx|Mux4~4 (
// Equation(s):
// \fsx|Mux4~4_combout  = (\fsx|Add4~4_combout  & (((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[194][1]~q )) # (!\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[130][1]~q )))))

	.dataa(\fsx|lineDataBuffer[194][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[130][1]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~4 .lut_mask = 16'hEE30;
defparam \fsx|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \fsx|Mux4~5 (
// Equation(s):
// \fsx|Mux4~5_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux4~4_combout  & ((\fsx|lineDataBuffer[226][1]~q ))) # (!\fsx|Mux4~4_combout  & (\fsx|lineDataBuffer[162][1]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux4~4_combout ))))

	.dataa(\fsx|lineDataBuffer[162][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[226][1]~q ),
	.datad(\fsx|Mux4~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~5 .lut_mask = 16'hF388;
defparam \fsx|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \fsx|Mux4~6 (
// Equation(s):
// \fsx|Mux4~6_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux4~3_combout ) # ((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & (((!\fsx|Add4~2_combout  & \fsx|Mux4~5_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux4~3_combout ),
	.datac(\fsx|Add4~2_combout ),
	.datad(\fsx|Mux4~5_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~6 .lut_mask = 16'hADA8;
defparam \fsx|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \fsx|Mux4~9 (
// Equation(s):
// \fsx|Mux4~9_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux4~6_combout  & ((\fsx|Mux4~8_combout ))) # (!\fsx|Mux4~6_combout  & (\fsx|Mux4~1_combout )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux4~6_combout ))))

	.dataa(\fsx|Mux4~1_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|Mux4~8_combout ),
	.datad(\fsx|Mux4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~9 .lut_mask = 16'hF388;
defparam \fsx|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \fsx|Mux4~20 (
// Equation(s):
// \fsx|Mux4~20_combout  = (\fsx|Add4~8_combout  & ((\fsx|Mux4~9_combout ))) # (!\fsx|Add4~8_combout  & (\fsx|Mux4~19_combout ))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Mux4~19_combout ),
	.datac(gnd),
	.datad(\fsx|Mux4~9_combout ),
	.cin(gnd),
	.combout(\fsx|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux4~20 .lut_mask = 16'hEE44;
defparam \fsx|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \fsx|lineDataBuffer~13 (
// Equation(s):
// \fsx|lineDataBuffer~13_combout  = (\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a11 )) # (!\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a27 )))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\fsx|Add5~0_combout ),
	.datac(gnd),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~13 .lut_mask = 16'hBB88;
defparam \fsx|lineDataBuffer~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \fsx|lineDataBuffer[154][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[154][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[154][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[154][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[218][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[218][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[218][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[218][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[218][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \fsx|lineDataBuffer[218][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[218][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[218][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[218][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[218][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \fsx|Mux5~7 (
// Equation(s):
// \fsx|Mux5~7_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~6_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[218][0]~q ))) # (!\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[154][0]~q ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[154][0]~q ),
	.datad(\fsx|lineDataBuffer[218][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~7 .lut_mask = 16'hDC98;
defparam \fsx|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N23
dffeas \fsx|lineDataBuffer[250][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[250][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[250][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[250][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[186][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[186][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[186][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[186][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[186][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N29
dffeas \fsx|lineDataBuffer[186][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[186][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[186][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[186][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[186][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
cycloneive_lcell_comb \fsx|Mux5~8 (
// Equation(s):
// \fsx|Mux5~8_combout  = (\fsx|Mux5~7_combout  & (((\fsx|lineDataBuffer[250][0]~q )) # (!\fsx|Add4~4_combout ))) # (!\fsx|Mux5~7_combout  & (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[186][0]~q ))))

	.dataa(\fsx|Mux5~7_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[250][0]~q ),
	.datad(\fsx|lineDataBuffer[186][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~8 .lut_mask = 16'hE6A2;
defparam \fsx|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N17
dffeas \fsx|lineDataBuffer[138][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[138][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[138][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[138][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneive_lcell_comb \fsx|lineDataBuffer[202][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[202][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[202][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[202][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[202][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N7
dffeas \fsx|lineDataBuffer[202][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[202][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[202][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[202][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[202][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \fsx|Mux5~0 (
// Equation(s):
// \fsx|Mux5~0_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~6_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[202][0]~q ))) # (!\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[138][0]~q ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[138][0]~q ),
	.datad(\fsx|lineDataBuffer[202][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~0 .lut_mask = 16'hDC98;
defparam \fsx|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N25
dffeas \fsx|lineDataBuffer[234][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[234][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[234][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[234][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N6
cycloneive_lcell_comb \fsx|lineDataBuffer[170][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[170][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[170][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[170][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[170][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N7
dffeas \fsx|lineDataBuffer[170][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[170][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[170][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[170][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[170][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N24
cycloneive_lcell_comb \fsx|Mux5~1 (
// Equation(s):
// \fsx|Mux5~1_combout  = (\fsx|Mux5~0_combout  & (((\fsx|lineDataBuffer[234][0]~q )) # (!\fsx|Add4~4_combout ))) # (!\fsx|Mux5~0_combout  & (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[170][0]~q ))))

	.dataa(\fsx|Mux5~0_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[234][0]~q ),
	.datad(\fsx|lineDataBuffer[170][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~1 .lut_mask = 16'hE6A2;
defparam \fsx|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[194][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[194][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~13_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[194][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[194][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[194][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N21
dffeas \fsx|lineDataBuffer[194][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[194][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[194][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[194][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[194][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N11
dffeas \fsx|lineDataBuffer[226][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[226][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[226][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[226][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \fsx|lineDataBuffer[130][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[130][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[130][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[130][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[162][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[162][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[162][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[162][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[162][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \fsx|lineDataBuffer[162][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[162][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[162][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[162][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[162][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \fsx|Mux5~4 (
// Equation(s):
// \fsx|Mux5~4_combout  = (\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout ) # ((\fsx|lineDataBuffer[162][0]~q )))) # (!\fsx|Add4~4_combout  & (!\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[130][0]~q )))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[130][0]~q ),
	.datad(\fsx|lineDataBuffer[162][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~4 .lut_mask = 16'hBA98;
defparam \fsx|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N10
cycloneive_lcell_comb \fsx|Mux5~5 (
// Equation(s):
// \fsx|Mux5~5_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux5~4_combout  & ((\fsx|lineDataBuffer[226][0]~q ))) # (!\fsx|Mux5~4_combout  & (\fsx|lineDataBuffer[194][0]~q )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux5~4_combout ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|lineDataBuffer[194][0]~q ),
	.datac(\fsx|lineDataBuffer[226][0]~q ),
	.datad(\fsx|Mux5~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~5 .lut_mask = 16'hF588;
defparam \fsx|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \fsx|lineDataBuffer[210][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[210][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[210][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[210][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[210][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \fsx|lineDataBuffer[210][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[210][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[210][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[210][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[210][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N25
dffeas \fsx|lineDataBuffer[242][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[242][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[242][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[242][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[178][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[178][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[178][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[178][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[178][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N29
dffeas \fsx|lineDataBuffer[178][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[178][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[178][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[178][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[178][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N7
dffeas \fsx|lineDataBuffer[146][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[146][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[146][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[146][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneive_lcell_comb \fsx|Mux5~2 (
// Equation(s):
// \fsx|Mux5~2_combout  = (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[178][0]~q ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((\fsx|lineDataBuffer[146][0]~q  & !\fsx|Add4~6_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|lineDataBuffer[178][0]~q ),
	.datac(\fsx|lineDataBuffer[146][0]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~2 .lut_mask = 16'hAAD8;
defparam \fsx|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \fsx|Mux5~3 (
// Equation(s):
// \fsx|Mux5~3_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux5~2_combout  & ((\fsx|lineDataBuffer[242][0]~q ))) # (!\fsx|Mux5~2_combout  & (\fsx|lineDataBuffer[210][0]~q )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux5~2_combout ))))

	.dataa(\fsx|lineDataBuffer[210][0]~q ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[242][0]~q ),
	.datad(\fsx|Mux5~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~3 .lut_mask = 16'hF388;
defparam \fsx|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N28
cycloneive_lcell_comb \fsx|Mux5~6 (
// Equation(s):
// \fsx|Mux5~6_combout  = (\fsx|Add4~0_combout  & (((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout  & ((\fsx|Mux5~3_combout ))) # (!\fsx|Add4~2_combout  & (\fsx|Mux5~5_combout ))))

	.dataa(\fsx|Mux5~5_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|Add4~2_combout ),
	.datad(\fsx|Mux5~3_combout ),
	.cin(gnd),
	.combout(\fsx|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~6 .lut_mask = 16'hF2C2;
defparam \fsx|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N30
cycloneive_lcell_comb \fsx|Mux5~9 (
// Equation(s):
// \fsx|Mux5~9_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux5~6_combout  & (\fsx|Mux5~8_combout )) # (!\fsx|Mux5~6_combout  & ((\fsx|Mux5~1_combout ))))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux5~6_combout ))))

	.dataa(\fsx|Mux5~8_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|Mux5~1_combout ),
	.datad(\fsx|Mux5~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~9 .lut_mask = 16'hBBC0;
defparam \fsx|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \fsx|lineDataBuffer[74][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[74][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[74][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[74][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[74][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \fsx|lineDataBuffer[74][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[74][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[74][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[74][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[74][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \fsx|lineDataBuffer[90][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[90][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[90][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[90][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \fsx|lineDataBuffer[66][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[66][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[66][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[66][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[82][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[82][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[82][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[82][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[82][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \fsx|lineDataBuffer[82][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[82][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[82][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[82][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[82][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \fsx|Mux5~12 (
// Equation(s):
// \fsx|Mux5~12_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[82][0]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[66][0]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[66][0]~q ),
	.datad(\fsx|lineDataBuffer[82][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~12 .lut_mask = 16'hBA98;
defparam \fsx|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \fsx|Mux5~13 (
// Equation(s):
// \fsx|Mux5~13_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux5~12_combout  & ((\fsx|lineDataBuffer[90][0]~q ))) # (!\fsx|Mux5~12_combout  & (\fsx|lineDataBuffer[74][0]~q )))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux5~12_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[74][0]~q ),
	.datac(\fsx|lineDataBuffer[90][0]~q ),
	.datad(\fsx|Mux5~12_combout ),
	.cin(gnd),
	.combout(\fsx|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~13 .lut_mask = 16'hF588;
defparam \fsx|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N15
dffeas \fsx|lineDataBuffer[2][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[2][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[18][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[18][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[18][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[18][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[18][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N29
dffeas \fsx|lineDataBuffer[18][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[18][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[18][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneive_lcell_comb \fsx|Mux5~14 (
// Equation(s):
// \fsx|Mux5~14_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[18][0]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[2][0]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[2][0]~q ),
	.datad(\fsx|lineDataBuffer[18][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~14 .lut_mask = 16'hBA98;
defparam \fsx|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \fsx|lineDataBuffer[26][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[26][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \fsx|lineDataBuffer[10][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[10][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[10][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \fsx|lineDataBuffer[10][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[10][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \fsx|Mux5~15 (
// Equation(s):
// \fsx|Mux5~15_combout  = (\fsx|Mux5~14_combout  & (((\fsx|lineDataBuffer[26][0]~q )) # (!\fsx|Add4~0_combout ))) # (!\fsx|Mux5~14_combout  & (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[10][0]~q ))))

	.dataa(\fsx|Mux5~14_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[26][0]~q ),
	.datad(\fsx|lineDataBuffer[10][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~15 .lut_mask = 16'hE6A2;
defparam \fsx|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \fsx|Mux5~16 (
// Equation(s):
// \fsx|Mux5~16_combout  = (\fsx|Add4~4_combout  & (((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout  & (\fsx|Mux5~13_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Mux5~15_combout )))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Mux5~13_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Mux5~15_combout ),
	.cin(gnd),
	.combout(\fsx|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~16 .lut_mask = 16'hE5E0;
defparam \fsx|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N7
dffeas \fsx|lineDataBuffer[98][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[98][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[98][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[98][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \fsx|lineDataBuffer[106][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[106][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[106][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[106][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
cycloneive_lcell_comb \fsx|Mux5~17 (
// Equation(s):
// \fsx|Mux5~17_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[106][0]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[98][0]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[98][0]~q ),
	.datad(\fsx|lineDataBuffer[106][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~17 .lut_mask = 16'hDC98;
defparam \fsx|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \fsx|lineDataBuffer[122][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[122][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~13_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[122][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[122][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[122][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \fsx|lineDataBuffer[122][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[122][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[122][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[122][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[122][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N5
dffeas \fsx|lineDataBuffer[114][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[114][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[114][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[114][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneive_lcell_comb \fsx|Mux5~18 (
// Equation(s):
// \fsx|Mux5~18_combout  = (\fsx|Mux5~17_combout  & ((\fsx|lineDataBuffer[122][0]~q ) # ((!\fsx|Add4~2_combout )))) # (!\fsx|Mux5~17_combout  & (((\fsx|lineDataBuffer[114][0]~q  & \fsx|Add4~2_combout ))))

	.dataa(\fsx|Mux5~17_combout ),
	.datab(\fsx|lineDataBuffer[122][0]~q ),
	.datac(\fsx|lineDataBuffer[114][0]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~18 .lut_mask = 16'hD8AA;
defparam \fsx|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \fsx|lineDataBuffer[50][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[50][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[50][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[50][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \fsx|lineDataBuffer[58][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[58][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[58][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[58][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \fsx|lineDataBuffer[34][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[34][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[34][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[34][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[42][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[42][0]~feeder_combout  = \fsx|lineDataBuffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[42][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[42][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[42][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \fsx|lineDataBuffer[42][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[42][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[42][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[42][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[42][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \fsx|Mux5~10 (
// Equation(s):
// \fsx|Mux5~10_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[42][0]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[34][0]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[34][0]~q ),
	.datad(\fsx|lineDataBuffer[42][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~10 .lut_mask = 16'hDC98;
defparam \fsx|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \fsx|Mux5~11 (
// Equation(s):
// \fsx|Mux5~11_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux5~10_combout  & ((\fsx|lineDataBuffer[58][0]~q ))) # (!\fsx|Mux5~10_combout  & (\fsx|lineDataBuffer[50][0]~q )))) # (!\fsx|Add4~2_combout  & (((\fsx|Mux5~10_combout ))))

	.dataa(\fsx|lineDataBuffer[50][0]~q ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[58][0]~q ),
	.datad(\fsx|Mux5~10_combout ),
	.cin(gnd),
	.combout(\fsx|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~11 .lut_mask = 16'hF388;
defparam \fsx|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \fsx|Mux5~19 (
// Equation(s):
// \fsx|Mux5~19_combout  = (\fsx|Mux5~16_combout  & ((\fsx|Mux5~18_combout ) # ((!\fsx|Add4~4_combout )))) # (!\fsx|Mux5~16_combout  & (((\fsx|Add4~4_combout  & \fsx|Mux5~11_combout ))))

	.dataa(\fsx|Mux5~16_combout ),
	.datab(\fsx|Mux5~18_combout ),
	.datac(\fsx|Add4~4_combout ),
	.datad(\fsx|Mux5~11_combout ),
	.cin(gnd),
	.combout(\fsx|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~19 .lut_mask = 16'hDA8A;
defparam \fsx|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \fsx|Mux5~20 (
// Equation(s):
// \fsx|Mux5~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux5~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux5~19_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Mux5~9_combout ),
	.datac(gnd),
	.datad(\fsx|Mux5~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux5~20 .lut_mask = 16'hDD88;
defparam \fsx|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \fsx|lineBuffer~49 (
// Equation(s):
// \fsx|lineBuffer~49_combout  = (\fsx|Mux4~20_combout  & (((\fsx|Mux5~20_combout )))) # (!\fsx|Mux4~20_combout  & ((\fsx|Mux5~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a21 )) # (!\fsx|Mux5~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a29 )))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\fsx|Mux4~20_combout ),
	.datac(\fsx|Mux5~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~49_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~49 .lut_mask = 16'hE3E0;
defparam \fsx|lineBuffer~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \fsx|lineBuffer~50 (
// Equation(s):
// \fsx|lineBuffer~50_combout  = (\fsx|lineBuffer~49_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ) # (!\fsx|Mux4~20_combout )))) # (!\fsx|lineBuffer~49_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a13  & 
// (\fsx|Mux4~20_combout )))

	.dataa(\fsx|lineBuffer~49_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\fsx|Mux4~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~50_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~50 .lut_mask = 16'hEA4A;
defparam \fsx|lineBuffer~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \fsx|lineBuffer[90][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[90][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[90][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[90][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \fsx|lineBuffer[26][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[26][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \fsx|lineBuffer[18][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[18][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \fsx|lineBuffer[82][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[82][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[82][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[82][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[82][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N13
dffeas \fsx|lineBuffer[82][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[82][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[82][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[82][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[82][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \fsx|vga_r[0]~162 (
// Equation(s):
// \fsx|vga_r[0]~162_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[82][5]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[18][5]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[18][5]~q ),
	.datad(\fsx|lineBuffer[82][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~162_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~162 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \fsx|vga_r[0]~163 (
// Equation(s):
// \fsx|vga_r[0]~163_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~162_combout  & (\fsx|lineBuffer[90][5]~q )) # (!\fsx|vga_r[0]~162_combout  & ((\fsx|lineBuffer[26][5]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_r[0]~162_combout ))))

	.dataa(\fsx|lineBuffer[90][5]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[26][5]~q ),
	.datad(\fsx|vga_r[0]~162_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~163_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~163 .lut_mask = 16'hBBC0;
defparam \fsx|vga_r[0]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \fsx|lineDataBuffer~15 (
// Equation(s):
// \fsx|lineDataBuffer~15_combout  = (\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a9 ))) # (!\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a25 ))

	.dataa(gnd),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\fsx|Add5~0_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~15 .lut_mask = 16'hFC0C;
defparam \fsx|lineDataBuffer~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \fsx|lineDataBuffer[155][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[155][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[155][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[155][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[219][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[219][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[219][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[219][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[219][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \fsx|lineDataBuffer[219][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[219][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[219][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[219][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[219][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneive_lcell_comb \fsx|Mux7~7 (
// Equation(s):
// \fsx|Mux7~7_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~6_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[219][0]~q ))) # (!\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[155][0]~q ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[155][0]~q ),
	.datad(\fsx|lineDataBuffer[219][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~7 .lut_mask = 16'hDC98;
defparam \fsx|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N3
dffeas \fsx|lineDataBuffer[251][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[251][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[251][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[251][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
cycloneive_lcell_comb \fsx|lineDataBuffer[187][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[187][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[187][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[187][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[187][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N1
dffeas \fsx|lineDataBuffer[187][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[187][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[187][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[187][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[187][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
cycloneive_lcell_comb \fsx|Mux7~8 (
// Equation(s):
// \fsx|Mux7~8_combout  = (\fsx|Mux7~7_combout  & (((\fsx|lineDataBuffer[251][0]~q )) # (!\fsx|Add4~4_combout ))) # (!\fsx|Mux7~7_combout  & (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[187][0]~q ))))

	.dataa(\fsx|Mux7~7_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[251][0]~q ),
	.datad(\fsx|lineDataBuffer[187][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~8 .lut_mask = 16'hE6A2;
defparam \fsx|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[179][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[179][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[179][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[179][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[179][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N21
dffeas \fsx|lineDataBuffer[179][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[179][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[179][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[179][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[179][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N31
dffeas \fsx|lineDataBuffer[147][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[147][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[147][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[147][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneive_lcell_comb \fsx|Mux7~2 (
// Equation(s):
// \fsx|Mux7~2_combout  = (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[179][0]~q ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((\fsx|lineDataBuffer[147][0]~q  & !\fsx|Add4~6_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|lineDataBuffer[179][0]~q ),
	.datac(\fsx|lineDataBuffer[147][0]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~2 .lut_mask = 16'hAAD8;
defparam \fsx|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N21
dffeas \fsx|lineDataBuffer[243][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[243][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[243][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[243][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \fsx|lineDataBuffer[211][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[211][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[211][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[211][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[211][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \fsx|lineDataBuffer[211][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[211][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[211][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[211][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[211][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \fsx|Mux7~3 (
// Equation(s):
// \fsx|Mux7~3_combout  = (\fsx|Mux7~2_combout  & (((\fsx|lineDataBuffer[243][0]~q )) # (!\fsx|Add4~6_combout ))) # (!\fsx|Mux7~2_combout  & (\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[211][0]~q ))))

	.dataa(\fsx|Mux7~2_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[243][0]~q ),
	.datad(\fsx|lineDataBuffer[211][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~3 .lut_mask = 16'hE6A2;
defparam \fsx|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N22
cycloneive_lcell_comb \fsx|lineDataBuffer[195][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[195][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[195][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[195][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[195][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N23
dffeas \fsx|lineDataBuffer[195][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[195][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[195][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[195][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[195][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N1
dffeas \fsx|lineDataBuffer[227][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[227][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[227][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[227][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \fsx|lineDataBuffer[131][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[131][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[131][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[131][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \fsx|lineDataBuffer[163][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[163][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[163][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[163][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[163][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \fsx|lineDataBuffer[163][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[163][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[163][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[163][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[163][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \fsx|Mux7~4 (
// Equation(s):
// \fsx|Mux7~4_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[163][0]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[131][0]~q ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[131][0]~q ),
	.datad(\fsx|lineDataBuffer[163][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~4 .lut_mask = 16'hDC98;
defparam \fsx|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
cycloneive_lcell_comb \fsx|Mux7~5 (
// Equation(s):
// \fsx|Mux7~5_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux7~4_combout  & ((\fsx|lineDataBuffer[227][0]~q ))) # (!\fsx|Mux7~4_combout  & (\fsx|lineDataBuffer[195][0]~q )))) # (!\fsx|Add4~6_combout  & (((\fsx|Mux7~4_combout ))))

	.dataa(\fsx|lineDataBuffer[195][0]~q ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[227][0]~q ),
	.datad(\fsx|Mux7~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~5 .lut_mask = 16'hF388;
defparam \fsx|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N18
cycloneive_lcell_comb \fsx|Mux7~6 (
// Equation(s):
// \fsx|Mux7~6_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|Mux7~3_combout )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & ((\fsx|Mux7~5_combout ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|Mux7~3_combout ),
	.datad(\fsx|Mux7~5_combout ),
	.cin(gnd),
	.combout(\fsx|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~6 .lut_mask = 16'hB9A8;
defparam \fsx|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[171][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[171][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[171][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[171][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[171][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N13
dffeas \fsx|lineDataBuffer[171][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[171][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[171][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[171][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[171][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N23
dffeas \fsx|lineDataBuffer[139][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[139][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[139][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[139][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[203][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[203][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[203][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[203][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[203][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N29
dffeas \fsx|lineDataBuffer[203][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[203][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[203][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[203][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[203][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneive_lcell_comb \fsx|Mux7~0 (
// Equation(s):
// \fsx|Mux7~0_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~6_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[203][0]~q ))) # (!\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[139][0]~q ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|lineDataBuffer[139][0]~q ),
	.datad(\fsx|lineDataBuffer[203][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~0 .lut_mask = 16'hDC98;
defparam \fsx|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N23
dffeas \fsx|lineDataBuffer[235][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[235][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[235][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[235][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N22
cycloneive_lcell_comb \fsx|Mux7~1 (
// Equation(s):
// \fsx|Mux7~1_combout  = (\fsx|Mux7~0_combout  & (((\fsx|lineDataBuffer[235][0]~q ) # (!\fsx|Add4~4_combout )))) # (!\fsx|Mux7~0_combout  & (\fsx|lineDataBuffer[171][0]~q  & ((\fsx|Add4~4_combout ))))

	.dataa(\fsx|lineDataBuffer[171][0]~q ),
	.datab(\fsx|Mux7~0_combout ),
	.datac(\fsx|lineDataBuffer[235][0]~q ),
	.datad(\fsx|Add4~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~1 .lut_mask = 16'hE2CC;
defparam \fsx|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N4
cycloneive_lcell_comb \fsx|Mux7~9 (
// Equation(s):
// \fsx|Mux7~9_combout  = (\fsx|Mux7~6_combout  & ((\fsx|Mux7~8_combout ) # ((!\fsx|Add4~0_combout )))) # (!\fsx|Mux7~6_combout  & (((\fsx|Add4~0_combout  & \fsx|Mux7~1_combout ))))

	.dataa(\fsx|Mux7~8_combout ),
	.datab(\fsx|Mux7~6_combout ),
	.datac(\fsx|Add4~0_combout ),
	.datad(\fsx|Mux7~1_combout ),
	.cin(gnd),
	.combout(\fsx|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~9 .lut_mask = 16'hBC8C;
defparam \fsx|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[19][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[19][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[19][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[19][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[19][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N29
dffeas \fsx|lineDataBuffer[19][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[19][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N23
dffeas \fsx|lineDataBuffer[3][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[3][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneive_lcell_comb \fsx|Mux7~14 (
// Equation(s):
// \fsx|Mux7~14_combout  = (\fsx|Add4~0_combout  & (((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[19][0]~q )) # (!\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[3][0]~q )))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[19][0]~q ),
	.datac(\fsx|lineDataBuffer[3][0]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~14 .lut_mask = 16'hEE50;
defparam \fsx|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \fsx|lineDataBuffer[27][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[27][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[11][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[11][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[11][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \fsx|lineDataBuffer[11][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[11][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \fsx|Mux7~15 (
// Equation(s):
// \fsx|Mux7~15_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux7~14_combout  & (\fsx|lineDataBuffer[27][0]~q )) # (!\fsx|Mux7~14_combout  & ((\fsx|lineDataBuffer[11][0]~q ))))) # (!\fsx|Add4~0_combout  & (\fsx|Mux7~14_combout ))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux7~14_combout ),
	.datac(\fsx|lineDataBuffer[27][0]~q ),
	.datad(\fsx|lineDataBuffer[11][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~15 .lut_mask = 16'hE6C4;
defparam \fsx|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \fsx|lineDataBuffer[75][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[75][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[75][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[75][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[75][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \fsx|lineDataBuffer[75][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[75][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[75][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[75][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[75][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \fsx|lineDataBuffer[91][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[91][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[91][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[91][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \fsx|lineDataBuffer[67][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[67][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[67][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[67][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[83][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[83][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[83][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[83][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[83][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \fsx|lineDataBuffer[83][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[83][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[83][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[83][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[83][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \fsx|Mux7~12 (
// Equation(s):
// \fsx|Mux7~12_combout  = (\fsx|Add4~0_combout  & (\fsx|Add4~2_combout )) # (!\fsx|Add4~0_combout  & ((\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[83][0]~q ))) # (!\fsx|Add4~2_combout  & (\fsx|lineDataBuffer[67][0]~q ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[67][0]~q ),
	.datad(\fsx|lineDataBuffer[83][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~12 .lut_mask = 16'hDC98;
defparam \fsx|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \fsx|Mux7~13 (
// Equation(s):
// \fsx|Mux7~13_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux7~12_combout  & ((\fsx|lineDataBuffer[91][0]~q ))) # (!\fsx|Mux7~12_combout  & (\fsx|lineDataBuffer[75][0]~q )))) # (!\fsx|Add4~0_combout  & (((\fsx|Mux7~12_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[75][0]~q ),
	.datac(\fsx|lineDataBuffer[91][0]~q ),
	.datad(\fsx|Mux7~12_combout ),
	.cin(gnd),
	.combout(\fsx|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~13 .lut_mask = 16'hF588;
defparam \fsx|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \fsx|Mux7~16 (
// Equation(s):
// \fsx|Mux7~16_combout  = (\fsx|Add4~4_combout  & (\fsx|Add4~6_combout )) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout  & ((\fsx|Mux7~13_combout ))) # (!\fsx|Add4~6_combout  & (\fsx|Mux7~15_combout ))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|Add4~6_combout ),
	.datac(\fsx|Mux7~15_combout ),
	.datad(\fsx|Mux7~13_combout ),
	.cin(gnd),
	.combout(\fsx|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~16 .lut_mask = 16'hDC98;
defparam \fsx|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \fsx|lineDataBuffer[123][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[123][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[123][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[123][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N15
dffeas \fsx|lineDataBuffer[99][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[99][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[99][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[99][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \fsx|lineDataBuffer[107][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[107][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[107][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[107][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[107][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \fsx|lineDataBuffer[107][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[107][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[107][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[107][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[107][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
cycloneive_lcell_comb \fsx|Mux7~17 (
// Equation(s):
// \fsx|Mux7~17_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[107][0]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[99][0]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[99][0]~q ),
	.datad(\fsx|lineDataBuffer[107][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~17 .lut_mask = 16'hDC98;
defparam \fsx|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N21
dffeas \fsx|lineDataBuffer[115][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[115][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[115][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[115][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
cycloneive_lcell_comb \fsx|Mux7~18 (
// Equation(s):
// \fsx|Mux7~18_combout  = (\fsx|Mux7~17_combout  & ((\fsx|lineDataBuffer[123][0]~q ) # ((!\fsx|Add4~2_combout )))) # (!\fsx|Mux7~17_combout  & (((\fsx|lineDataBuffer[115][0]~q  & \fsx|Add4~2_combout ))))

	.dataa(\fsx|lineDataBuffer[123][0]~q ),
	.datab(\fsx|Mux7~17_combout ),
	.datac(\fsx|lineDataBuffer[115][0]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~18 .lut_mask = 16'hB8CC;
defparam \fsx|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \fsx|lineDataBuffer[35][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[35][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[35][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[35][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[43][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[43][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[43][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[43][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[43][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \fsx|lineDataBuffer[43][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[43][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[43][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[43][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[43][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \fsx|Mux7~10 (
// Equation(s):
// \fsx|Mux7~10_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[43][0]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[35][0]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[35][0]~q ),
	.datad(\fsx|lineDataBuffer[43][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~10 .lut_mask = 16'hDC98;
defparam \fsx|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \fsx|lineDataBuffer[59][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[59][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[59][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[59][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \fsx|lineDataBuffer[51][0]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[51][0]~feeder_combout  = \fsx|lineDataBuffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[51][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[51][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[51][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N7
dffeas \fsx|lineDataBuffer[51][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[51][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[51][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[51][0] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[51][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \fsx|Mux7~11 (
// Equation(s):
// \fsx|Mux7~11_combout  = (\fsx|Mux7~10_combout  & (((\fsx|lineDataBuffer[59][0]~q )) # (!\fsx|Add4~2_combout ))) # (!\fsx|Mux7~10_combout  & (\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[51][0]~q ))))

	.dataa(\fsx|Mux7~10_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[59][0]~q ),
	.datad(\fsx|lineDataBuffer[51][0]~q ),
	.cin(gnd),
	.combout(\fsx|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~11 .lut_mask = 16'hE6A2;
defparam \fsx|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \fsx|Mux7~19 (
// Equation(s):
// \fsx|Mux7~19_combout  = (\fsx|Mux7~16_combout  & ((\fsx|Mux7~18_combout ) # ((!\fsx|Add4~4_combout )))) # (!\fsx|Mux7~16_combout  & (((\fsx|Add4~4_combout  & \fsx|Mux7~11_combout ))))

	.dataa(\fsx|Mux7~16_combout ),
	.datab(\fsx|Mux7~18_combout ),
	.datac(\fsx|Add4~4_combout ),
	.datad(\fsx|Mux7~11_combout ),
	.cin(gnd),
	.combout(\fsx|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~19 .lut_mask = 16'hDA8A;
defparam \fsx|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \fsx|Mux7~20 (
// Equation(s):
// \fsx|Mux7~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux7~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux7~19_combout )))

	.dataa(\fsx|Add4~8_combout ),
	.datab(\fsx|Mux7~9_combout ),
	.datac(gnd),
	.datad(\fsx|Mux7~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux7~20 .lut_mask = 16'hDD88;
defparam \fsx|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \fsx|lineDataBuffer~14 (
// Equation(s):
// \fsx|lineDataBuffer~14_combout  = (\fsx|Add5~0_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a8 ))) # (!\fsx|Add5~0_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datab(gnd),
	.datac(\fsx|Add5~0_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer~14 .lut_mask = 16'hFA0A;
defparam \fsx|lineDataBuffer~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \fsx|lineDataBuffer[211][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[211][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[211][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[211][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N27
dffeas \fsx|lineDataBuffer[147][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[147][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[147][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[147][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
cycloneive_lcell_comb \fsx|Mux6~0 (
// Equation(s):
// \fsx|Mux6~0_combout  = (\fsx|Add4~4_combout  & (((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[211][1]~q )) # (!\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[147][1]~q )))))

	.dataa(\fsx|Add4~4_combout ),
	.datab(\fsx|lineDataBuffer[211][1]~q ),
	.datac(\fsx|lineDataBuffer[147][1]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~0 .lut_mask = 16'hEE50;
defparam \fsx|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N7
dffeas \fsx|lineDataBuffer[243][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[243][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[243][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[243][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[179][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[179][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[179][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[179][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[179][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N25
dffeas \fsx|lineDataBuffer[179][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[179][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[179][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[179][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[179][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
cycloneive_lcell_comb \fsx|Mux6~1 (
// Equation(s):
// \fsx|Mux6~1_combout  = (\fsx|Mux6~0_combout  & (((\fsx|lineDataBuffer[243][1]~q )) # (!\fsx|Add4~4_combout ))) # (!\fsx|Mux6~0_combout  & (\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[179][1]~q ))))

	.dataa(\fsx|Mux6~0_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[243][1]~q ),
	.datad(\fsx|lineDataBuffer[179][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~1 .lut_mask = 16'hE6A2;
defparam \fsx|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \fsx|lineDataBuffer[203][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[203][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[203][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[203][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[203][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N27
dffeas \fsx|lineDataBuffer[203][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[203][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[203][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[203][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[203][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N19
dffeas \fsx|lineDataBuffer[139][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[139][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[139][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[139][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N21
dffeas \fsx|lineDataBuffer[171][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[171][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[171][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[171][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N2
cycloneive_lcell_comb \fsx|lineDataBuffer[235][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[235][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[235][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[235][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[235][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N3
dffeas \fsx|lineDataBuffer[235][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[235][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[235][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[235][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[235][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \fsx|Mux6~2 (
// Equation(s):
// \fsx|Mux6~2_combout  = (\fsx|Add4~6_combout  & (((\fsx|lineDataBuffer[235][1]~q )) # (!\fsx|Add4~4_combout ))) # (!\fsx|Add4~6_combout  & (\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[171][1]~q )))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[171][1]~q ),
	.datad(\fsx|lineDataBuffer[235][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~2 .lut_mask = 16'hEA62;
defparam \fsx|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \fsx|Mux6~3 (
// Equation(s):
// \fsx|Mux6~3_combout  = (\fsx|Add4~4_combout  & (((\fsx|Mux6~2_combout )))) # (!\fsx|Add4~4_combout  & ((\fsx|Mux6~2_combout  & (\fsx|lineDataBuffer[203][1]~q )) # (!\fsx|Mux6~2_combout  & ((\fsx|lineDataBuffer[139][1]~q )))))

	.dataa(\fsx|lineDataBuffer[203][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[139][1]~q ),
	.datad(\fsx|Mux6~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~3 .lut_mask = 16'hEE30;
defparam \fsx|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \fsx|lineDataBuffer[163][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[163][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[163][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[163][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \fsx|lineDataBuffer[227][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[227][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[227][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[227][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \fsx|lineDataBuffer[195][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[195][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[195][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[195][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[195][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \fsx|lineDataBuffer[195][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[195][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[195][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[195][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[195][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \fsx|lineDataBuffer[131][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[131][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[131][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[131][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \fsx|Mux6~4 (
// Equation(s):
// \fsx|Mux6~4_combout  = (\fsx|Add4~4_combout  & (((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & ((\fsx|Add4~6_combout  & (\fsx|lineDataBuffer[195][1]~q )) # (!\fsx|Add4~6_combout  & ((\fsx|lineDataBuffer[131][1]~q )))))

	.dataa(\fsx|lineDataBuffer[195][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[131][1]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~4 .lut_mask = 16'hEE30;
defparam \fsx|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \fsx|Mux6~5 (
// Equation(s):
// \fsx|Mux6~5_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux6~4_combout  & ((\fsx|lineDataBuffer[227][1]~q ))) # (!\fsx|Mux6~4_combout  & (\fsx|lineDataBuffer[163][1]~q )))) # (!\fsx|Add4~4_combout  & (((\fsx|Mux6~4_combout ))))

	.dataa(\fsx|lineDataBuffer[163][1]~q ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[227][1]~q ),
	.datad(\fsx|Mux6~4_combout ),
	.cin(gnd),
	.combout(\fsx|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~5 .lut_mask = 16'hF388;
defparam \fsx|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \fsx|Mux6~6 (
// Equation(s):
// \fsx|Mux6~6_combout  = (\fsx|Add4~0_combout  & ((\fsx|Mux6~3_combout ) # ((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & (((!\fsx|Add4~2_combout  & \fsx|Mux6~5_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|Mux6~3_combout ),
	.datac(\fsx|Add4~2_combout ),
	.datad(\fsx|Mux6~5_combout ),
	.cin(gnd),
	.combout(\fsx|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~6 .lut_mask = 16'hADA8;
defparam \fsx|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \fsx|lineDataBuffer[155][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[155][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[155][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[155][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N20
cycloneive_lcell_comb \fsx|lineDataBuffer[187][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[187][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[187][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[187][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[187][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N21
dffeas \fsx|lineDataBuffer[187][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[187][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[187][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[187][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[187][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \fsx|Mux6~7 (
// Equation(s):
// \fsx|Mux6~7_combout  = (\fsx|Add4~6_combout  & (\fsx|Add4~4_combout )) # (!\fsx|Add4~6_combout  & ((\fsx|Add4~4_combout  & ((\fsx|lineDataBuffer[187][1]~q ))) # (!\fsx|Add4~4_combout  & (\fsx|lineDataBuffer[155][1]~q ))))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|lineDataBuffer[155][1]~q ),
	.datad(\fsx|lineDataBuffer[187][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~7 .lut_mask = 16'hDC98;
defparam \fsx|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneive_lcell_comb \fsx|lineDataBuffer[219][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[219][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[219][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[219][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[219][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N19
dffeas \fsx|lineDataBuffer[219][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[219][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[219][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[219][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[219][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y21_N31
dffeas \fsx|lineDataBuffer[251][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[251][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[251][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[251][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N30
cycloneive_lcell_comb \fsx|Mux6~8 (
// Equation(s):
// \fsx|Mux6~8_combout  = (\fsx|Mux6~7_combout  & (((\fsx|lineDataBuffer[251][1]~q ) # (!\fsx|Add4~6_combout )))) # (!\fsx|Mux6~7_combout  & (\fsx|lineDataBuffer[219][1]~q  & ((\fsx|Add4~6_combout ))))

	.dataa(\fsx|Mux6~7_combout ),
	.datab(\fsx|lineDataBuffer[219][1]~q ),
	.datac(\fsx|lineDataBuffer[251][1]~q ),
	.datad(\fsx|Add4~6_combout ),
	.cin(gnd),
	.combout(\fsx|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~8 .lut_mask = 16'hE4AA;
defparam \fsx|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \fsx|Mux6~9 (
// Equation(s):
// \fsx|Mux6~9_combout  = (\fsx|Mux6~6_combout  & (((\fsx|Mux6~8_combout ) # (!\fsx|Add4~2_combout )))) # (!\fsx|Mux6~6_combout  & (\fsx|Mux6~1_combout  & (\fsx|Add4~2_combout )))

	.dataa(\fsx|Mux6~1_combout ),
	.datab(\fsx|Mux6~6_combout ),
	.datac(\fsx|Add4~2_combout ),
	.datad(\fsx|Mux6~8_combout ),
	.cin(gnd),
	.combout(\fsx|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~9 .lut_mask = 16'hEC2C;
defparam \fsx|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \fsx|lineDataBuffer[35][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[35][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[35][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[35][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[51][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[51][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineDataBuffer~14_combout ),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[51][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[51][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineDataBuffer[51][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \fsx|lineDataBuffer[51][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[51][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[51][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[51][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[51][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \fsx|Mux6~12 (
// Equation(s):
// \fsx|Mux6~12_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[51][1]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[35][1]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[35][1]~q ),
	.datad(\fsx|lineDataBuffer[51][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~12 .lut_mask = 16'hBA98;
defparam \fsx|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \fsx|lineDataBuffer[59][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[59][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[59][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[59][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[43][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[43][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[43][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[43][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[43][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \fsx|lineDataBuffer[43][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[43][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[43][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[43][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[43][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \fsx|Mux6~13 (
// Equation(s):
// \fsx|Mux6~13_combout  = (\fsx|Mux6~12_combout  & (((\fsx|lineDataBuffer[59][1]~q )) # (!\fsx|Add4~0_combout ))) # (!\fsx|Mux6~12_combout  & (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[43][1]~q ))))

	.dataa(\fsx|Mux6~12_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[59][1]~q ),
	.datad(\fsx|lineDataBuffer[43][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~13 .lut_mask = 16'hE6A2;
defparam \fsx|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[11][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[11][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[11][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[11][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[11][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \fsx|lineDataBuffer[11][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[11][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N11
dffeas \fsx|lineDataBuffer[3][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[3][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneive_lcell_comb \fsx|Mux6~14 (
// Equation(s):
// \fsx|Mux6~14_combout  = (\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[11][1]~q ) # ((\fsx|Add4~2_combout )))) # (!\fsx|Add4~0_combout  & (((\fsx|lineDataBuffer[3][1]~q  & !\fsx|Add4~2_combout ))))

	.dataa(\fsx|Add4~0_combout ),
	.datab(\fsx|lineDataBuffer[11][1]~q ),
	.datac(\fsx|lineDataBuffer[3][1]~q ),
	.datad(\fsx|Add4~2_combout ),
	.cin(gnd),
	.combout(\fsx|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~14 .lut_mask = 16'hAAD8;
defparam \fsx|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \fsx|lineDataBuffer[27][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[27][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[19][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[19][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[19][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[19][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[19][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N25
dffeas \fsx|lineDataBuffer[19][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[19][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[19][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \fsx|Mux6~15 (
// Equation(s):
// \fsx|Mux6~15_combout  = (\fsx|Mux6~14_combout  & (((\fsx|lineDataBuffer[27][1]~q )) # (!\fsx|Add4~2_combout ))) # (!\fsx|Mux6~14_combout  & (\fsx|Add4~2_combout  & ((\fsx|lineDataBuffer[19][1]~q ))))

	.dataa(\fsx|Mux6~14_combout ),
	.datab(\fsx|Add4~2_combout ),
	.datac(\fsx|lineDataBuffer[27][1]~q ),
	.datad(\fsx|lineDataBuffer[19][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~15 .lut_mask = 16'hE6A2;
defparam \fsx|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \fsx|Mux6~16 (
// Equation(s):
// \fsx|Mux6~16_combout  = (\fsx|Add4~4_combout  & ((\fsx|Mux6~13_combout ) # ((\fsx|Add4~6_combout )))) # (!\fsx|Add4~4_combout  & (((!\fsx|Add4~6_combout  & \fsx|Mux6~15_combout ))))

	.dataa(\fsx|Mux6~13_combout ),
	.datab(\fsx|Add4~4_combout ),
	.datac(\fsx|Add4~6_combout ),
	.datad(\fsx|Mux6~15_combout ),
	.cin(gnd),
	.combout(\fsx|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~16 .lut_mask = 16'hCBC8;
defparam \fsx|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N11
dffeas \fsx|lineDataBuffer[99][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[99][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[99][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[99][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneive_lcell_comb \fsx|lineDataBuffer[115][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[115][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[115][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[115][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[115][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N25
dffeas \fsx|lineDataBuffer[115][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[115][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[115][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[115][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[115][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
cycloneive_lcell_comb \fsx|Mux6~17 (
// Equation(s):
// \fsx|Mux6~17_combout  = (\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout ) # ((\fsx|lineDataBuffer[115][1]~q )))) # (!\fsx|Add4~2_combout  & (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[99][1]~q )))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[99][1]~q ),
	.datad(\fsx|lineDataBuffer[115][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~17 .lut_mask = 16'hBA98;
defparam \fsx|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \fsx|lineDataBuffer[107][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[107][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[107][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[107][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \fsx|lineDataBuffer[123][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[123][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[123][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[123][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \fsx|Mux6~18 (
// Equation(s):
// \fsx|Mux6~18_combout  = (\fsx|Mux6~17_combout  & (((\fsx|lineDataBuffer[123][1]~q )) # (!\fsx|Add4~0_combout ))) # (!\fsx|Mux6~17_combout  & (\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[107][1]~q )))

	.dataa(\fsx|Mux6~17_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[107][1]~q ),
	.datad(\fsx|lineDataBuffer[123][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~18 .lut_mask = 16'hEA62;
defparam \fsx|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \fsx|lineDataBuffer[67][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[67][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[67][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[67][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneive_lcell_comb \fsx|lineDataBuffer[75][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[75][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[75][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[75][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[75][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N13
dffeas \fsx|lineDataBuffer[75][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[75][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[75][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[75][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[75][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \fsx|Mux6~10 (
// Equation(s):
// \fsx|Mux6~10_combout  = (\fsx|Add4~2_combout  & (\fsx|Add4~0_combout )) # (!\fsx|Add4~2_combout  & ((\fsx|Add4~0_combout  & ((\fsx|lineDataBuffer[75][1]~q ))) # (!\fsx|Add4~0_combout  & (\fsx|lineDataBuffer[67][1]~q ))))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Add4~0_combout ),
	.datac(\fsx|lineDataBuffer[67][1]~q ),
	.datad(\fsx|lineDataBuffer[75][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~10 .lut_mask = 16'hDC98;
defparam \fsx|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N7
dffeas \fsx|lineDataBuffer[91][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineDataBuffer~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|Decoder7~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[91][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[91][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[91][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \fsx|lineDataBuffer[83][1]~feeder (
// Equation(s):
// \fsx|lineDataBuffer[83][1]~feeder_combout  = \fsx|lineDataBuffer~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineDataBuffer~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineDataBuffer[83][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineDataBuffer[83][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineDataBuffer[83][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \fsx|lineDataBuffer[83][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineDataBuffer[83][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|Decoder7~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineDataBuffer[83][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineDataBuffer[83][1] .is_wysiwyg = "true";
defparam \fsx|lineDataBuffer[83][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cycloneive_lcell_comb \fsx|Mux6~11 (
// Equation(s):
// \fsx|Mux6~11_combout  = (\fsx|Add4~2_combout  & ((\fsx|Mux6~10_combout  & (\fsx|lineDataBuffer[91][1]~q )) # (!\fsx|Mux6~10_combout  & ((\fsx|lineDataBuffer[83][1]~q ))))) # (!\fsx|Add4~2_combout  & (\fsx|Mux6~10_combout ))

	.dataa(\fsx|Add4~2_combout ),
	.datab(\fsx|Mux6~10_combout ),
	.datac(\fsx|lineDataBuffer[91][1]~q ),
	.datad(\fsx|lineDataBuffer[83][1]~q ),
	.cin(gnd),
	.combout(\fsx|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~11 .lut_mask = 16'hE6C4;
defparam \fsx|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \fsx|Mux6~19 (
// Equation(s):
// \fsx|Mux6~19_combout  = (\fsx|Add4~6_combout  & ((\fsx|Mux6~16_combout  & (\fsx|Mux6~18_combout )) # (!\fsx|Mux6~16_combout  & ((\fsx|Mux6~11_combout ))))) # (!\fsx|Add4~6_combout  & (\fsx|Mux6~16_combout ))

	.dataa(\fsx|Add4~6_combout ),
	.datab(\fsx|Mux6~16_combout ),
	.datac(\fsx|Mux6~18_combout ),
	.datad(\fsx|Mux6~11_combout ),
	.cin(gnd),
	.combout(\fsx|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~19 .lut_mask = 16'hE6C4;
defparam \fsx|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \fsx|Mux6~20 (
// Equation(s):
// \fsx|Mux6~20_combout  = (\fsx|Add4~8_combout  & (\fsx|Mux6~9_combout )) # (!\fsx|Add4~8_combout  & ((\fsx|Mux6~19_combout )))

	.dataa(\fsx|Mux6~9_combout ),
	.datab(gnd),
	.datac(\fsx|Add4~8_combout ),
	.datad(\fsx|Mux6~19_combout ),
	.cin(gnd),
	.combout(\fsx|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|Mux6~20 .lut_mask = 16'hAFA0;
defparam \fsx|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \fsx|lineBuffer~51 (
// Equation(s):
// \fsx|lineBuffer~51_combout  = (\fsx|Mux7~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a21 ) # ((\fsx|Mux6~20_combout )))) # (!\fsx|Mux7~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a29  & !\fsx|Mux6~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\fsx|Mux7~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\fsx|Mux6~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~51_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~51 .lut_mask = 16'hCCB8;
defparam \fsx|lineBuffer~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \fsx|lineBuffer~52 (
// Equation(s):
// \fsx|lineBuffer~52_combout  = (\fsx|lineBuffer~51_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\fsx|Mux6~20_combout ))) # (!\fsx|lineBuffer~51_combout  & (\fsx|Mux6~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\fsx|lineBuffer~51_combout ),
	.datab(\fsx|Mux6~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~52_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~52 .lut_mask = 16'hE6A2;
defparam \fsx|lineBuffer~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \fsx|lineBuffer[27][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[27][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[27][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[27][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[27][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N27
dffeas \fsx|lineBuffer[27][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[27][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[27][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \fsx|lineBuffer[91][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[91][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[91][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[91][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
cycloneive_lcell_comb \fsx|lineBuffer[83][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[83][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~52_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[83][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[83][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[83][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N3
dffeas \fsx|lineBuffer[83][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[83][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[83][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[83][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[83][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \fsx|lineBuffer[19][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[19][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \fsx|vga_r[0]~160 (
// Equation(s):
// \fsx|vga_r[0]~160_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[83][5]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[19][5]~q  & !\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[83][5]~q ),
	.datac(\fsx|lineBuffer[19][5]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~160_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~160 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[0]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \fsx|vga_r[0]~161 (
// Equation(s):
// \fsx|vga_r[0]~161_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~160_combout  & ((\fsx|lineBuffer[91][5]~q ))) # (!\fsx|vga_r[0]~160_combout  & (\fsx|lineBuffer[27][5]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_r[0]~160_combout ))))

	.dataa(\fsx|lineBuffer[27][5]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[91][5]~q ),
	.datad(\fsx|vga_r[0]~160_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~161_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~161 .lut_mask = 16'hF388;
defparam \fsx|vga_r[0]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneive_lcell_comb \fsx|vga_r[0]~164 (
// Equation(s):
// \fsx|vga_r[0]~164_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout ) # (\fsx|vga_r[0]~161_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[0]~163_combout  & (!\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|vga_r[0]~163_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[0]~161_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~164_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~164 .lut_mask = 16'hCEC2;
defparam \fsx|vga_r[0]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \fsx|lineBuffer[146][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[146][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[146][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[146][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \fsx|lineBuffer[210][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[210][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[210][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[210][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[210][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \fsx|lineBuffer[210][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[210][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[210][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[210][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[210][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \fsx|vga_r[0]~158 (
// Equation(s):
// \fsx|vga_r[0]~158_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[210][5]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[146][5]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[146][5]~q ),
	.datad(\fsx|lineBuffer[210][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~158_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~158 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \fsx|lineBuffer[218][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[218][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[218][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[218][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneive_lcell_comb \fsx|lineBuffer[154][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[154][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[154][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[154][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[154][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N29
dffeas \fsx|lineBuffer[154][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[154][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[154][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[154][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[154][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \fsx|vga_r[0]~159 (
// Equation(s):
// \fsx|vga_r[0]~159_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~158_combout  & (\fsx|lineBuffer[218][5]~q )) # (!\fsx|vga_r[0]~158_combout  & ((\fsx|lineBuffer[154][5]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[0]~158_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[0]~158_combout ),
	.datac(\fsx|lineBuffer[218][5]~q ),
	.datad(\fsx|lineBuffer[154][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~159_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~159 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \fsx|lineBuffer[147][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[147][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[147][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[147][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \fsx|lineBuffer[211][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[211][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[211][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[211][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[211][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N25
dffeas \fsx|lineBuffer[211][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[211][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[211][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[211][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[211][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \fsx|vga_r[0]~165 (
// Equation(s):
// \fsx|vga_r[0]~165_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[211][5]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[147][5]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[147][5]~q ),
	.datad(\fsx|lineBuffer[211][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~165_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~165 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N17
dffeas \fsx|lineBuffer[155][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[155][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[155][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[155][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N11
dffeas \fsx|lineBuffer[219][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[219][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[219][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[219][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneive_lcell_comb \fsx|vga_r[0]~166 (
// Equation(s):
// \fsx|vga_r[0]~166_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~165_combout  & ((\fsx|lineBuffer[219][5]~q ))) # (!\fsx|vga_r[0]~165_combout  & (\fsx|lineBuffer[155][5]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[0]~165_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[0]~165_combout ),
	.datac(\fsx|lineBuffer[155][5]~q ),
	.datad(\fsx|lineBuffer[219][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~166_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~166 .lut_mask = 16'hEC64;
defparam \fsx|vga_r[0]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneive_lcell_comb \fsx|vga_r[0]~167 (
// Equation(s):
// \fsx|vga_r[0]~167_combout  = (\fsx|vga_r[0]~164_combout  & (((\fsx|vga_r[0]~166_combout ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_r[0]~164_combout  & (\fsx|vga_r[0]~159_combout  & (\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|vga_r[0]~164_combout ),
	.datab(\fsx|vga_r[0]~159_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[0]~166_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~167_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~167 .lut_mask = 16'hEA4A;
defparam \fsx|vga_r[0]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \fsx|lineBuffer[251][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[251][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[251][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[251][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[251][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \fsx|lineBuffer[251][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[251][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[251][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[251][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[251][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \fsx|lineBuffer[123][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[123][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[123][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[123][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N1
dffeas \fsx|lineBuffer[243][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[243][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[243][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[243][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneive_lcell_comb \fsx|lineBuffer[115][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[115][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[115][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[115][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[115][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N31
dffeas \fsx|lineBuffer[115][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[115][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[115][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[115][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[115][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N0
cycloneive_lcell_comb \fsx|vga_r[0]~137 (
// Equation(s):
// \fsx|vga_r[0]~137_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[115][5]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[243][5]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[243][5]~q ),
	.datad(\fsx|lineBuffer[115][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~137_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~137 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \fsx|vga_r[0]~138 (
// Equation(s):
// \fsx|vga_r[0]~138_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~137_combout  & ((\fsx|lineBuffer[123][5]~q ))) # (!\fsx|vga_r[0]~137_combout  & (\fsx|lineBuffer[251][5]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_r[0]~137_combout ))))

	.dataa(\fsx|lineBuffer[251][5]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[123][5]~q ),
	.datad(\fsx|vga_r[0]~137_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~138_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~138 .lut_mask = 16'hF388;
defparam \fsx|vga_r[0]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N8
cycloneive_lcell_comb \fsx|lineBuffer[179][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[179][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[179][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[179][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[179][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N9
dffeas \fsx|lineBuffer[179][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[179][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[179][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[179][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[179][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N11
dffeas \fsx|lineBuffer[51][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[51][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[51][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[51][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N10
cycloneive_lcell_comb \fsx|vga_r[0]~144 (
// Equation(s):
// \fsx|vga_r[0]~144_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[179][5]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[51][5]~q  & !\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[179][5]~q ),
	.datac(\fsx|lineBuffer[51][5]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~144_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~144 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[0]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N9
dffeas \fsx|lineBuffer[187][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[187][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[187][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[187][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N6
cycloneive_lcell_comb \fsx|lineBuffer[59][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[59][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[59][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[59][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[59][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N7
dffeas \fsx|lineBuffer[59][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[59][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[59][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[59][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[59][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N8
cycloneive_lcell_comb \fsx|vga_r[0]~145 (
// Equation(s):
// \fsx|vga_r[0]~145_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~144_combout  & (\fsx|lineBuffer[187][5]~q )) # (!\fsx|vga_r[0]~144_combout  & ((\fsx|lineBuffer[59][5]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[0]~144_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[0]~144_combout ),
	.datac(\fsx|lineBuffer[187][5]~q ),
	.datad(\fsx|lineBuffer[59][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~145_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~145 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \fsx|lineBuffer[250][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[250][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~50_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[250][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[250][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[250][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \fsx|lineBuffer[250][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[250][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[250][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[250][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[250][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N11
dffeas \fsx|lineBuffer[122][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[122][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[122][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[122][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N3
dffeas \fsx|lineBuffer[242][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[242][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[242][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[242][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneive_lcell_comb \fsx|lineBuffer[114][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[114][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~50_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[114][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[114][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[114][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N9
dffeas \fsx|lineBuffer[114][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[114][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[114][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[114][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[114][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N2
cycloneive_lcell_comb \fsx|vga_r[0]~141 (
// Equation(s):
// \fsx|vga_r[0]~141_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[114][5]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[242][5]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[242][5]~q ),
	.datad(\fsx|lineBuffer[114][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~141_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~141 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneive_lcell_comb \fsx|vga_r[0]~142 (
// Equation(s):
// \fsx|vga_r[0]~142_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~141_combout  & ((\fsx|lineBuffer[122][5]~q ))) # (!\fsx|vga_r[0]~141_combout  & (\fsx|lineBuffer[250][5]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_r[0]~141_combout ))))

	.dataa(\fsx|lineBuffer[250][5]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[122][5]~q ),
	.datad(\fsx|vga_r[0]~141_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~142_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~142 .lut_mask = 16'hF388;
defparam \fsx|vga_r[0]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N4
cycloneive_lcell_comb \fsx|lineBuffer[178][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[178][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[178][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[178][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[178][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N5
dffeas \fsx|lineBuffer[178][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[178][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[178][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[178][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[178][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N31
dffeas \fsx|lineBuffer[50][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[50][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[50][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[50][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N30
cycloneive_lcell_comb \fsx|vga_r[0]~139 (
// Equation(s):
// \fsx|vga_r[0]~139_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[178][5]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[50][5]~q  & !\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[178][5]~q ),
	.datac(\fsx|lineBuffer[50][5]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~139_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~139 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[0]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N27
dffeas \fsx|lineBuffer[186][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[186][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[186][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[186][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N24
cycloneive_lcell_comb \fsx|lineBuffer[58][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[58][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[58][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[58][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[58][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N25
dffeas \fsx|lineBuffer[58][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[58][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[58][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[58][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[58][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N26
cycloneive_lcell_comb \fsx|vga_r[0]~140 (
// Equation(s):
// \fsx|vga_r[0]~140_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~139_combout  & (\fsx|lineBuffer[186][5]~q )) # (!\fsx|vga_r[0]~139_combout  & ((\fsx|lineBuffer[58][5]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[0]~139_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[0]~139_combout ),
	.datac(\fsx|lineBuffer[186][5]~q ),
	.datad(\fsx|lineBuffer[58][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~140_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~140 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N12
cycloneive_lcell_comb \fsx|vga_r[0]~143 (
// Equation(s):
// \fsx|vga_r[0]~143_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|vga_r[0]~140_combout ) # (\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_r[0]~142_combout  & ((!\fsx|displayGen|o_h[1]~10_combout ))))

	.dataa(\fsx|vga_r[0]~142_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_r[0]~140_combout ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~143_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~143 .lut_mask = 16'hCCE2;
defparam \fsx|vga_r[0]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N10
cycloneive_lcell_comb \fsx|vga_r[0]~146 (
// Equation(s):
// \fsx|vga_r[0]~146_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[0]~143_combout  & ((\fsx|vga_r[0]~145_combout ))) # (!\fsx|vga_r[0]~143_combout  & (\fsx|vga_r[0]~138_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_r[0]~143_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[0]~138_combout ),
	.datac(\fsx|vga_r[0]~145_combout ),
	.datad(\fsx|vga_r[0]~143_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~146_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~146 .lut_mask = 16'hF588;
defparam \fsx|vga_r[0]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneive_lcell_comb \fsx|lineBuffer[163][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[163][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[163][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[163][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[163][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N9
dffeas \fsx|lineBuffer[163][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[163][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[163][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[163][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[163][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N13
dffeas \fsx|lineBuffer[99][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[99][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[99][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[99][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \fsx|vga_r[0]~154 (
// Equation(s):
// \fsx|vga_r[0]~154_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[163][5]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[99][5]~q  & !\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[163][5]~q ),
	.datac(\fsx|lineBuffer[99][5]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~154_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~154 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[0]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N7
dffeas \fsx|lineBuffer[171][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[171][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[171][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[171][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N28
cycloneive_lcell_comb \fsx|lineBuffer[107][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[107][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[107][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[107][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[107][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N29
dffeas \fsx|lineBuffer[107][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[107][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[107][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[107][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[107][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N6
cycloneive_lcell_comb \fsx|vga_r[0]~155 (
// Equation(s):
// \fsx|vga_r[0]~155_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~154_combout  & (\fsx|lineBuffer[171][5]~q )) # (!\fsx|vga_r[0]~154_combout  & ((\fsx|lineBuffer[107][5]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[0]~154_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[0]~154_combout ),
	.datac(\fsx|lineBuffer[171][5]~q ),
	.datad(\fsx|lineBuffer[107][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~155_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~155 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N21
dffeas \fsx|lineBuffer[226][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[226][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[226][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[226][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \fsx|lineBuffer[34][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[34][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[34][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[34][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[34][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N15
dffeas \fsx|lineBuffer[34][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[34][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[34][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[34][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[34][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N20
cycloneive_lcell_comb \fsx|vga_r[0]~151 (
// Equation(s):
// \fsx|vga_r[0]~151_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[34][5]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[226][5]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[226][5]~q ),
	.datad(\fsx|lineBuffer[34][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~151_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~151 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \fsx|lineBuffer[42][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[42][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[42][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[42][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneive_lcell_comb \fsx|lineBuffer[234][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[234][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~50_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[234][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[234][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[234][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N23
dffeas \fsx|lineBuffer[234][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[234][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[234][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[234][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[234][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \fsx|vga_r[0]~152 (
// Equation(s):
// \fsx|vga_r[0]~152_combout  = (\fsx|vga_r[0]~151_combout  & (((\fsx|lineBuffer[42][5]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_r[0]~151_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[234][5]~q ))))

	.dataa(\fsx|vga_r[0]~151_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[42][5]~q ),
	.datad(\fsx|lineBuffer[234][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~152_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~152 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N19
dffeas \fsx|lineBuffer[227][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[227][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[227][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[227][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \fsx|lineBuffer[35][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[35][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[35][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[35][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[35][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N21
dffeas \fsx|lineBuffer[35][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[35][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[35][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[35][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[35][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N18
cycloneive_lcell_comb \fsx|vga_r[0]~149 (
// Equation(s):
// \fsx|vga_r[0]~149_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[35][5]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[227][5]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[227][5]~q ),
	.datad(\fsx|lineBuffer[35][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~149_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~149 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \fsx|lineBuffer[43][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[43][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[43][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[43][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cycloneive_lcell_comb \fsx|lineBuffer[235][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[235][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[235][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[235][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[235][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N13
dffeas \fsx|lineBuffer[235][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[235][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[235][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[235][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[235][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \fsx|vga_r[0]~150 (
// Equation(s):
// \fsx|vga_r[0]~150_combout  = (\fsx|vga_r[0]~149_combout  & (((\fsx|lineBuffer[43][5]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_r[0]~149_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[235][5]~q ))))

	.dataa(\fsx|vga_r[0]~149_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[43][5]~q ),
	.datad(\fsx|lineBuffer[235][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~150_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~150 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[0]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \fsx|vga_r[0]~153 (
// Equation(s):
// \fsx|vga_r[0]~153_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[0]~150_combout ))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_r[0]~152_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_r[0]~152_combout ),
	.datad(\fsx|vga_r[0]~150_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~153_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~153 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[0]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneive_lcell_comb \fsx|lineBuffer[162][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[162][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~50_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[162][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[162][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[162][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N17
dffeas \fsx|lineBuffer[162][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[162][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[162][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[162][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[162][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N19
dffeas \fsx|lineBuffer[98][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[98][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[98][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[98][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \fsx|vga_r[0]~147 (
// Equation(s):
// \fsx|vga_r[0]~147_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[162][5]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[98][5]~q  & !\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[162][5]~q ),
	.datac(\fsx|lineBuffer[98][5]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~147_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~147 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[0]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N11
dffeas \fsx|lineBuffer[170][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[170][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[170][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[170][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N16
cycloneive_lcell_comb \fsx|lineBuffer[106][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[106][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[106][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[106][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[106][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N17
dffeas \fsx|lineBuffer[106][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[106][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[106][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[106][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[106][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N10
cycloneive_lcell_comb \fsx|vga_r[0]~148 (
// Equation(s):
// \fsx|vga_r[0]~148_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~147_combout  & (\fsx|lineBuffer[170][5]~q )) # (!\fsx|vga_r[0]~147_combout  & ((\fsx|lineBuffer[106][5]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[0]~147_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[0]~147_combout ),
	.datac(\fsx|lineBuffer[170][5]~q ),
	.datad(\fsx|lineBuffer[106][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~148_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~148 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N24
cycloneive_lcell_comb \fsx|vga_r[0]~156 (
// Equation(s):
// \fsx|vga_r[0]~156_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[0]~153_combout  & (\fsx|vga_r[0]~155_combout )) # (!\fsx|vga_r[0]~153_combout  & ((\fsx|vga_r[0]~148_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_r[0]~153_combout ))))

	.dataa(\fsx|vga_r[0]~155_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_r[0]~153_combout ),
	.datad(\fsx|vga_r[0]~148_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~156_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~156 .lut_mask = 16'hBCB0;
defparam \fsx|vga_r[0]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N26
cycloneive_lcell_comb \fsx|vga_r[0]~157 (
// Equation(s):
// \fsx|vga_r[0]~157_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_r[0]~146_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// ((\fsx|vga_r[0]~156_combout )))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|vga_r[0]~146_combout ),
	.datad(\fsx|vga_r[0]~156_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~157_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~157 .lut_mask = 16'hD9C8;
defparam \fsx|vga_r[0]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N23
dffeas \fsx|lineBuffer[194][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[194][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[194][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[194][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \fsx|lineBuffer[195][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[195][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[195][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[195][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[195][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \fsx|lineBuffer[195][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[195][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[195][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[195][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[195][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \fsx|vga_r[0]~134 (
// Equation(s):
// \fsx|vga_r[0]~134_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[195][5]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[194][5]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[194][5]~q ),
	.datad(\fsx|lineBuffer[195][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~134_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~134 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \fsx|lineBuffer[203][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[203][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[203][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[203][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \fsx|lineBuffer[202][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[202][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[202][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[202][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[202][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \fsx|lineBuffer[202][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[202][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[202][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[202][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[202][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \fsx|vga_r[0]~135 (
// Equation(s):
// \fsx|vga_r[0]~135_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~134_combout  & (\fsx|lineBuffer[203][5]~q )) # (!\fsx|vga_r[0]~134_combout  & ((\fsx|lineBuffer[202][5]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[0]~134_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[0]~134_combout ),
	.datac(\fsx|lineBuffer[203][5]~q ),
	.datad(\fsx|lineBuffer[202][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~135_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~135 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
cycloneive_lcell_comb \fsx|lineBuffer[10][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[10][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~50_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[10][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N25
dffeas \fsx|lineBuffer[10][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[10][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N11
dffeas \fsx|lineBuffer[11][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[11][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N11
dffeas \fsx|lineBuffer[2][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[2][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \fsx|lineBuffer[3][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[3][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[3][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \fsx|lineBuffer[3][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[3][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \fsx|vga_r[0]~131 (
// Equation(s):
// \fsx|vga_r[0]~131_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[3][5]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[2][5]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[2][5]~q ),
	.datad(\fsx|lineBuffer[3][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~131_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~131 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneive_lcell_comb \fsx|vga_r[0]~132 (
// Equation(s):
// \fsx|vga_r[0]~132_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~131_combout  & ((\fsx|lineBuffer[11][5]~q ))) # (!\fsx|vga_r[0]~131_combout  & (\fsx|lineBuffer[10][5]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_r[0]~131_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[10][5]~q ),
	.datac(\fsx|lineBuffer[11][5]~q ),
	.datad(\fsx|vga_r[0]~131_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~132_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~132 .lut_mask = 16'hF588;
defparam \fsx|vga_r[0]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneive_lcell_comb \fsx|lineBuffer[138][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[138][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~50_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[138][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[138][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[138][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N27
dffeas \fsx|lineBuffer[138][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[138][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[138][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[138][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[138][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N21
dffeas \fsx|lineBuffer[139][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[139][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[139][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[139][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \fsx|lineBuffer[131][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[131][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~52_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[131][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[131][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[131][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \fsx|lineBuffer[131][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[131][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[131][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[131][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[131][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \fsx|lineBuffer[130][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[130][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[130][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[130][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \fsx|vga_r[0]~129 (
// Equation(s):
// \fsx|vga_r[0]~129_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[131][5]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|lineBuffer[130][5]~q  & !\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[131][5]~q ),
	.datac(\fsx|lineBuffer[130][5]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~129_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~129 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[0]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneive_lcell_comb \fsx|vga_r[0]~130 (
// Equation(s):
// \fsx|vga_r[0]~130_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~129_combout  & ((\fsx|lineBuffer[139][5]~q ))) # (!\fsx|vga_r[0]~129_combout  & (\fsx|lineBuffer[138][5]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_r[0]~129_combout ))))

	.dataa(\fsx|lineBuffer[138][5]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[139][5]~q ),
	.datad(\fsx|vga_r[0]~129_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~130_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~130 .lut_mask = 16'hF388;
defparam \fsx|vga_r[0]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneive_lcell_comb \fsx|vga_r[0]~133 (
// Equation(s):
// \fsx|vga_r[0]~133_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[7]~8_combout ) # (\fsx|vga_r[0]~130_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|vga_r[0]~132_combout  & (!\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|vga_r[0]~132_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[0]~130_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~133_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~133 .lut_mask = 16'hCEC2;
defparam \fsx|vga_r[0]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N23
dffeas \fsx|lineBuffer[66][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[66][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[66][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[66][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N28
cycloneive_lcell_comb \fsx|lineBuffer[67][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[67][5]~feeder_combout  = \fsx|lineBuffer~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~52_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[67][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[67][5]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[67][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N29
dffeas \fsx|lineBuffer[67][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[67][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[67][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[67][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[67][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N22
cycloneive_lcell_comb \fsx|vga_r[0]~127 (
// Equation(s):
// \fsx|vga_r[0]~127_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[67][5]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[66][5]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[66][5]~q ),
	.datad(\fsx|lineBuffer[67][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~127_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~127 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[0]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N7
dffeas \fsx|lineBuffer[75][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[75][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[75][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[75][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[74][5]~feeder (
// Equation(s):
// \fsx|lineBuffer[74][5]~feeder_combout  = \fsx|lineBuffer~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[74][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[74][5]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[74][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N13
dffeas \fsx|lineBuffer[74][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[74][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[74][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[74][5] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[74][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneive_lcell_comb \fsx|vga_r[0]~128 (
// Equation(s):
// \fsx|vga_r[0]~128_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[0]~127_combout  & (\fsx|lineBuffer[75][5]~q )) # (!\fsx|vga_r[0]~127_combout  & ((\fsx|lineBuffer[74][5]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[0]~127_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[0]~127_combout ),
	.datac(\fsx|lineBuffer[75][5]~q ),
	.datad(\fsx|lineBuffer[74][5]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~128_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~128 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[0]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneive_lcell_comb \fsx|vga_r[0]~136 (
// Equation(s):
// \fsx|vga_r[0]~136_combout  = (\fsx|vga_r[0]~133_combout  & ((\fsx|vga_r[0]~135_combout ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_r[0]~133_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|vga_r[0]~128_combout ))))

	.dataa(\fsx|vga_r[0]~135_combout ),
	.datab(\fsx|vga_r[0]~133_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[0]~128_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~136_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~136 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[0]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneive_lcell_comb \fsx|vga_r[0]~168 (
// Equation(s):
// \fsx|vga_r[0]~168_combout  = (\fsx|vga_r[0]~157_combout  & ((\fsx|vga_r[0]~167_combout ) # ((!\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|vga_r[0]~157_combout  & (((\fsx|displayGen|o_h[6]~7_combout  & \fsx|vga_r[0]~136_combout ))))

	.dataa(\fsx|vga_r[0]~167_combout ),
	.datab(\fsx|vga_r[0]~157_combout ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|vga_r[0]~136_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~168_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~168 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[0]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneive_lcell_comb \fsx|vga_r[0]~169 (
// Equation(s):
// \fsx|vga_r[0]~169_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[0]~126_combout  & ((\fsx|vga_r[0]~168_combout ))) # (!\fsx|vga_r[0]~126_combout  & (\fsx|vga_r[0]~41_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|vga_r[0]~126_combout ))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|vga_r[0]~126_combout ),
	.datac(\fsx|vga_r[0]~41_combout ),
	.datad(\fsx|vga_r[0]~168_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~169_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~169 .lut_mask = 16'hEC64;
defparam \fsx|vga_r[0]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \fsx|LessThan23~0 (
// Equation(s):
// \fsx|LessThan23~0_combout  = (\fsx|LessThan22~4_combout ) # (((!\fsx|displayGen|Add1~10_combout ) # (!\fsx|displayGen|Add1~8_combout )) # (!\fsx|displayGen|Add1~12_combout ))

	.dataa(\fsx|LessThan22~4_combout ),
	.datab(\fsx|displayGen|Add1~12_combout ),
	.datac(\fsx|displayGen|Add1~8_combout ),
	.datad(\fsx|displayGen|Add1~10_combout ),
	.cin(gnd),
	.combout(\fsx|LessThan23~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|LessThan23~0 .lut_mask = 16'hBFFF;
defparam \fsx|LessThan23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \fsx|LessThan20~0 (
// Equation(s):
// \fsx|LessThan20~0_combout  = ((!\fsx|displayGen|h_count [3] & (!\fsx|displayGen|Add0~0_combout  & !\fsx|displayGen|h_count [4]))) # (!\fsx|displayGen|Add0~2_combout )

	.dataa(\fsx|displayGen|h_count [3]),
	.datab(\fsx|displayGen|Add0~0_combout ),
	.datac(\fsx|displayGen|Add0~2_combout ),
	.datad(\fsx|displayGen|h_count [4]),
	.cin(gnd),
	.combout(\fsx|LessThan20~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|LessThan20~0 .lut_mask = 16'h0F1F;
defparam \fsx|LessThan20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \fsx|ondoubletile~1 (
// Equation(s):
// \fsx|ondoubletile~1_combout  = \fsx|displayGen|Add0~8_combout  $ (((!\fsx|displayGen|Add0~6_combout  & (!\fsx|displayGen|Add0~4_combout  & \fsx|LessThan20~0_combout ))))

	.dataa(\fsx|displayGen|Add0~8_combout ),
	.datab(\fsx|displayGen|Add0~6_combout ),
	.datac(\fsx|displayGen|Add0~4_combout ),
	.datad(\fsx|LessThan20~0_combout ),
	.cin(gnd),
	.combout(\fsx|ondoubletile~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|ondoubletile~1 .lut_mask = 16'hA9AA;
defparam \fsx|ondoubletile~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \fsx|ondoubletile~2 (
// Equation(s):
// \fsx|ondoubletile~2_combout  = (\fsx|displayGen|Add1~18_combout ) # ((\fsx|ondoubletile~1_combout ) # ((\fsx|displayGen|Add1~14_combout ) # (\fsx|displayGen|Add1~16_combout )))

	.dataa(\fsx|displayGen|Add1~18_combout ),
	.datab(\fsx|ondoubletile~1_combout ),
	.datac(\fsx|displayGen|Add1~14_combout ),
	.datad(\fsx|displayGen|Add1~16_combout ),
	.cin(gnd),
	.combout(\fsx|ondoubletile~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|ondoubletile~2 .lut_mask = 16'hFFFE;
defparam \fsx|ondoubletile~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \fsx|ondoubletile~3 (
// Equation(s):
// \fsx|ondoubletile~3_combout  = (\fsx|LessThan23~0_combout  & (\fsx|ondoubletile~0_combout  & (\fsx|LessThan22~3_combout  & !\fsx|ondoubletile~2_combout )))

	.dataa(\fsx|LessThan23~0_combout ),
	.datab(\fsx|ondoubletile~0_combout ),
	.datac(\fsx|LessThan22~3_combout ),
	.datad(\fsx|ondoubletile~2_combout ),
	.cin(gnd),
	.combout(\fsx|ondoubletile~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|ondoubletile~3 .lut_mask = 16'h0080;
defparam \fsx|ondoubletile~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
cycloneive_lcell_comb \fsx|vga_r[0]~170 (
// Equation(s):
// \fsx|vga_r[0]~170_combout  = (\fsx|vga_r[0]~169_combout  & \fsx|ondoubletile~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|vga_r[0]~169_combout ),
	.datad(\fsx|ondoubletile~3_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[0]~170_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[0]~170 .lut_mask = 16'hF000;
defparam \fsx|vga_r[0]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \fsx|lineBuffer~64 (
// Equation(s):
// \fsx|lineBuffer~64_combout  = (\fsx|Mux2~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a14 ) # ((\fsx|Mux3~20_combout )))) # (!\fsx|Mux2~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a30  & !\fsx|Mux3~20_combout ))))

	.dataa(\fsx|Mux2~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\fsx|Mux3~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~64_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~64 .lut_mask = 16'hAAD8;
defparam \fsx|lineBuffer~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \fsx|lineBuffer~65 (
// Equation(s):
// \fsx|lineBuffer~65_combout  = (\fsx|Mux3~20_combout  & ((\fsx|lineBuffer~64_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout )) # (!\fsx|lineBuffer~64_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a22 ))))) # 
// (!\fsx|Mux3~20_combout  & (((\fsx|lineBuffer~64_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\fsx|Mux3~20_combout ),
	.datac(\fsx|lineBuffer~64_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~65_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~65 .lut_mask = 16'hBCB0;
defparam \fsx|lineBuffer~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneive_lcell_comb \fsx|lineBuffer[193][6]~140 (
// Equation(s):
// \fsx|lineBuffer[193][6]~140_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[193][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[193][6]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[193][6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[193][6]~140 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[193][6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N19
dffeas \fsx|lineBuffer[193][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[193][6]~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[193][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[193][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[193][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \fsx|lineBuffer~79 (
// Equation(s):
// \fsx|lineBuffer~79_combout  = (\fsx|Mux11~20_combout  & (((\fsx|Mux10~20_combout )))) # (!\fsx|Mux11~20_combout  & ((\fsx|Mux10~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a14 ))) # (!\fsx|Mux10~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a30 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\fsx|Mux11~20_combout ),
	.datad(\fsx|Mux10~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~79_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~79 .lut_mask = 16'hFC0A;
defparam \fsx|lineBuffer~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \fsx|lineBuffer~80 (
// Equation(s):
// \fsx|lineBuffer~80_combout  = (\fsx|Mux11~20_combout  & ((\fsx|lineBuffer~79_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (!\fsx|lineBuffer~79_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\fsx|Mux11~20_combout  & (((\fsx|lineBuffer~79_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\fsx|Mux11~20_combout ),
	.datad(\fsx|lineBuffer~79_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~80_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~80 .lut_mask = 16'hCFA0;
defparam \fsx|lineBuffer~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N11
dffeas \fsx|lineBuffer[125][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[125][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[125][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[125][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneive_lcell_comb \fsx|lineBuffer[189][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[189][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[189][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[189][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[189][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N25
dffeas \fsx|lineBuffer[189][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[189][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[189][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[189][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[189][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneive_lcell_comb \fsx|vga_r[5]~262 (
// Equation(s):
// \fsx|vga_r[5]~262_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[189][6]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[125][6]~q )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[125][6]~q ),
	.datad(\fsx|lineBuffer[189][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~262_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~262 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneive_lcell_comb \fsx|lineBuffer[129][6]~139 (
// Equation(s):
// \fsx|lineBuffer[129][6]~139_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[129][6]~q )))

	.dataa(\fsx|lineBuffer[128][5]~27_combout ),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[129][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[129][6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[129][6]~139 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[129][6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N1
dffeas \fsx|lineBuffer[129][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[129][6]~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[129][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[129][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[129][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneive_lcell_comb \fsx|vga_r[5]~263 (
// Equation(s):
// \fsx|vga_r[5]~263_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~262_combout  & (\fsx|lineBuffer[193][6]~q )) # (!\fsx|vga_r[5]~262_combout  & ((\fsx|lineBuffer[129][6]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~262_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[193][6]~q ),
	.datac(\fsx|vga_r[5]~262_combout ),
	.datad(\fsx|lineBuffer[129][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~263_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~263 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[5]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneive_lcell_comb \fsx|lineBuffer~56 (
// Equation(s):
// \fsx|lineBuffer~56_combout  = (\fsx|Mux0~20_combout  & (((\fsx|Mux1~20_combout ) # (\vram32|ram_rtl_0|auto_generated|ram_block1a14 )))) # (!\fsx|Mux0~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a30  & (!\fsx|Mux1~20_combout )))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\fsx|Mux0~20_combout ),
	.datac(\fsx|Mux1~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~56_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~56 .lut_mask = 16'hCEC2;
defparam \fsx|lineBuffer~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneive_lcell_comb \fsx|lineBuffer~57 (
// Equation(s):
// \fsx|lineBuffer~57_combout  = (\fsx|Mux1~20_combout  & ((\fsx|lineBuffer~56_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout )) # (!\fsx|lineBuffer~56_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a22 ))))) # 
// (!\fsx|Mux1~20_combout  & (((\fsx|lineBuffer~56_combout ))))

	.dataa(\fsx|Mux1~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\fsx|lineBuffer~56_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~57_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~57 .lut_mask = 16'hDDA0;
defparam \fsx|lineBuffer~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneive_lcell_comb \fsx|lineBuffer[64][6]~138 (
// Equation(s):
// \fsx|lineBuffer[64][6]~138_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~57_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[64][6]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[64][5]~25_combout ),
	.datac(\fsx|lineBuffer[64][6]~q ),
	.datad(\fsx|lineBuffer~57_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[64][6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[64][6]~138 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[64][6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N11
dffeas \fsx|lineBuffer[64][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[64][6]~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[64][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[64][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[64][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \fsx|lineBuffer~83 (
// Equation(s):
// \fsx|lineBuffer~83_combout  = (\fsx|Mux9~20_combout  & (((\fsx|Mux8~20_combout )))) # (!\fsx|Mux9~20_combout  & ((\fsx|Mux8~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a14 )) # (!\fsx|Mux8~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a30 )))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\fsx|Mux9~20_combout ),
	.datac(\fsx|Mux8~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~83_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~83 .lut_mask = 16'hE3E0;
defparam \fsx|lineBuffer~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneive_lcell_comb \fsx|lineBuffer~84 (
// Equation(s):
// \fsx|lineBuffer~84_combout  = (\fsx|Mux9~20_combout  & ((\fsx|lineBuffer~83_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout )) # (!\fsx|lineBuffer~83_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a22 ))))) # 
// (!\fsx|Mux9~20_combout  & (((\fsx|lineBuffer~83_combout ))))

	.dataa(\fsx|Mux9~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\fsx|lineBuffer~83_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~84_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~84 .lut_mask = 16'hDDA0;
defparam \fsx|lineBuffer~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \fsx|lineBuffer[60][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[60][6]~feeder_combout  = \fsx|lineBuffer~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[60][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[60][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[60][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \fsx|lineBuffer[60][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[60][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[60][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[60][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[60][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N17
dffeas \fsx|lineBuffer[252][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[252][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[252][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[252][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneive_lcell_comb \fsx|vga_r[5]~259 (
// Equation(s):
// \fsx|vga_r[5]~259_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[60][6]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[252][6]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[60][6]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[252][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~259_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~259 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[5]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneive_lcell_comb \fsx|lineBuffer[0][6]~137 (
// Equation(s):
// \fsx|lineBuffer[0][6]~137_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~57_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[0][6]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[0][5]~29_combout ),
	.datac(\fsx|lineBuffer[0][6]~q ),
	.datad(\fsx|lineBuffer~57_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[0][6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[0][6]~137 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[0][6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N23
dffeas \fsx|lineBuffer[0][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[0][6]~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[0][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneive_lcell_comb \fsx|vga_r[5]~260 (
// Equation(s):
// \fsx|vga_r[5]~260_combout  = (\fsx|vga_r[5]~259_combout  & ((\fsx|lineBuffer[64][6]~q ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~259_combout  & (((\fsx|lineBuffer[0][6]~q  & \fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[64][6]~q ),
	.datab(\fsx|vga_r[5]~259_combout ),
	.datac(\fsx|lineBuffer[0][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~260_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~260 .lut_mask = 16'hB8CC;
defparam \fsx|vga_r[5]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneive_lcell_comb \fsx|lineBuffer[65][6]~136 (
// Equation(s):
// \fsx|lineBuffer[65][6]~136_combout  = (\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer[65][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[65][6]~q ),
	.datad(\fsx|lineBuffer[64][5]~25_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[65][6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[65][6]~136 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[65][6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N3
dffeas \fsx|lineBuffer[65][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[65][6]~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[65][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[65][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[65][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cycloneive_lcell_comb \fsx|lineBuffer[61][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[61][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~80_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[61][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[61][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[61][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N17
dffeas \fsx|lineBuffer[61][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[61][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[61][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[61][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[61][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N9
dffeas \fsx|lineBuffer[253][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[253][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[253][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[253][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneive_lcell_comb \fsx|vga_r[5]~257 (
// Equation(s):
// \fsx|vga_r[5]~257_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[61][6]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[253][6]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[61][6]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[253][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~257_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~257 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[5]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneive_lcell_comb \fsx|lineBuffer[1][6]~135 (
// Equation(s):
// \fsx|lineBuffer[1][6]~135_combout  = (\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer[1][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[1][6]~q ),
	.datad(\fsx|lineBuffer[0][5]~29_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[1][6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[1][6]~135 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[1][6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N15
dffeas \fsx|lineBuffer[1][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[1][6]~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[1][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneive_lcell_comb \fsx|vga_r[5]~258 (
// Equation(s):
// \fsx|vga_r[5]~258_combout  = (\fsx|vga_r[5]~257_combout  & ((\fsx|lineBuffer[65][6]~q ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~257_combout  & (((\fsx|lineBuffer[1][6]~q  & \fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[65][6]~q ),
	.datab(\fsx|vga_r[5]~257_combout ),
	.datac(\fsx|lineBuffer[1][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~258_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~258 .lut_mask = 16'hB8CC;
defparam \fsx|vga_r[5]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneive_lcell_comb \fsx|vga_r[5]~261 (
// Equation(s):
// \fsx|vga_r[5]~261_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|vga_r[5]~258_combout ) # (\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[5]~260_combout  & ((!\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[5]~260_combout ),
	.datac(\fsx|vga_r[5]~258_combout ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~261_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~261 .lut_mask = 16'hAAE4;
defparam \fsx|vga_r[5]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \fsx|lineBuffer[188][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[188][6]~feeder_combout  = \fsx|lineBuffer~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[188][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[188][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[188][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \fsx|lineBuffer[188][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[188][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[188][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[188][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[188][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas \fsx|lineBuffer[124][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[124][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[124][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[124][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \fsx|vga_r[5]~255 (
// Equation(s):
// \fsx|vga_r[5]~255_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[188][6]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[124][6]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[188][6]~q ),
	.datac(\fsx|lineBuffer[124][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~255_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~255 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[5]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneive_lcell_comb \fsx|lineBuffer[128][6]~133 (
// Equation(s):
// \fsx|lineBuffer[128][6]~133_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[128][6]~q )))

	.dataa(\fsx|lineBuffer[128][5]~27_combout ),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[128][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[128][6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[128][6]~133 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[128][6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N25
dffeas \fsx|lineBuffer[128][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[128][6]~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[128][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[128][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[128][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneive_lcell_comb \fsx|lineBuffer[192][6]~134 (
// Equation(s):
// \fsx|lineBuffer[192][6]~134_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[192][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[192][6]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[192][6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[192][6]~134 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[192][6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N27
dffeas \fsx|lineBuffer[192][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[192][6]~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[192][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[192][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[192][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneive_lcell_comb \fsx|vga_r[5]~256 (
// Equation(s):
// \fsx|vga_r[5]~256_combout  = (\fsx|vga_r[5]~255_combout  & (((\fsx|lineBuffer[192][6]~q ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~255_combout  & (\fsx|lineBuffer[128][6]~q  & ((\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|vga_r[5]~255_combout ),
	.datab(\fsx|lineBuffer[128][6]~q ),
	.datac(\fsx|lineBuffer[192][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~256_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~256 .lut_mask = 16'hE4AA;
defparam \fsx|vga_r[5]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneive_lcell_comb \fsx|vga_r[5]~264 (
// Equation(s):
// \fsx|vga_r[5]~264_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[5]~261_combout  & (\fsx|vga_r[5]~263_combout )) # (!\fsx|vga_r[5]~261_combout  & ((\fsx|vga_r[5]~256_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_r[5]~261_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[5]~263_combout ),
	.datac(\fsx|vga_r[5]~261_combout ),
	.datad(\fsx|vga_r[5]~256_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~264_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~264 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[5]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \fsx|lineBuffer[93][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[93][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[93][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[93][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[93][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \fsx|lineBuffer[93][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[93][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[93][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[93][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[93][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \fsx|lineBuffer[221][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[221][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[221][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[221][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \fsx|vga_r[5]~275 (
// Equation(s):
// \fsx|vga_r[5]~275_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[93][6]~q )) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// ((\fsx|lineBuffer[221][6]~q )))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[93][6]~q ),
	.datac(\fsx|lineBuffer[221][6]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~275_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~275 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[5]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \fsx|lineBuffer[225][6]~149 (
// Equation(s):
// \fsx|lineBuffer[225][6]~149_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[225][6]~q )))

	.dataa(\fsx|lineBuffer~65_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[225][6]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[225][6]~149_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[225][6]~149 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[225][6]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \fsx|lineBuffer[225][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[225][6]~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[225][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[225][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[225][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \fsx|lineBuffer[97][6]~150 (
// Equation(s):
// \fsx|lineBuffer[97][6]~150_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[97][6]~q )))

	.dataa(\fsx|lineBuffer~65_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[97][6]~q ),
	.datad(\fsx|lineBuffer[96][5]~28_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[97][6]~150_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[97][6]~150 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[97][6]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \fsx|lineBuffer[97][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[97][6]~150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[97][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[97][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[97][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \fsx|vga_r[5]~276 (
// Equation(s):
// \fsx|vga_r[5]~276_combout  = (\fsx|vga_r[5]~275_combout  & (((\fsx|lineBuffer[97][6]~q ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~275_combout  & (\fsx|lineBuffer[225][6]~q  & (\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|vga_r[5]~275_combout ),
	.datab(\fsx|lineBuffer[225][6]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|lineBuffer[97][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~276_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~276 .lut_mask = 16'hEA4A;
defparam \fsx|vga_r[5]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \fsx|lineBuffer[161][6]~156 (
// Equation(s):
// \fsx|lineBuffer[161][6]~156_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[161][6]~q )))

	.dataa(\fsx|lineBuffer~65_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[161][6]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[161][6]~156_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[161][6]~156 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[161][6]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \fsx|lineBuffer[161][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[161][6]~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[161][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[161][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[161][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \fsx|lineBuffer[29][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[29][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[29][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \fsx|lineBuffer[157][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[157][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[157][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[157][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[157][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \fsx|lineBuffer[157][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[157][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[157][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[157][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[157][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \fsx|vga_r[5]~282 (
// Equation(s):
// \fsx|vga_r[5]~282_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[157][6]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[29][6]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[29][6]~q ),
	.datad(\fsx|lineBuffer[157][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~282_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~282 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \fsx|lineBuffer[33][6]~155 (
// Equation(s):
// \fsx|lineBuffer[33][6]~155_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[33][6]~q )))

	.dataa(\fsx|lineBuffer~65_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[33][6]~q ),
	.datad(\fsx|lineBuffer[32][5]~26_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[33][6]~155_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[33][6]~155 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[33][6]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \fsx|lineBuffer[33][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[33][6]~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[33][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[33][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[33][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \fsx|vga_r[5]~283 (
// Equation(s):
// \fsx|vga_r[5]~283_combout  = (\fsx|vga_r[5]~282_combout  & ((\fsx|lineBuffer[161][6]~q ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~282_combout  & (((\fsx|lineBuffer[33][6]~q  & \fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[161][6]~q ),
	.datab(\fsx|vga_r[5]~282_combout ),
	.datac(\fsx|lineBuffer[33][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~283_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~283 .lut_mask = 16'hB8CC;
defparam \fsx|vga_r[5]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \fsx|lineBuffer[160][6]~152 (
// Equation(s):
// \fsx|lineBuffer[160][6]~152_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[160][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[160][6]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[160][6]~152_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[160][6]~152 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[160][6]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \fsx|lineBuffer[160][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[160][6]~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[160][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[160][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[160][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \fsx|lineBuffer[32][6]~151 (
// Equation(s):
// \fsx|lineBuffer[32][6]~151_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[32][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[32][6]~q ),
	.datad(\fsx|lineBuffer[32][5]~26_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[32][6]~151_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[32][6]~151 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[32][6]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \fsx|lineBuffer[32][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[32][6]~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[32][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[32][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[32][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \fsx|lineBuffer[28][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[28][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \fsx|lineBuffer[156][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[156][6]~feeder_combout  = \fsx|lineBuffer~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~84_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[156][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[156][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[156][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \fsx|lineBuffer[156][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[156][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[156][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[156][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[156][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \fsx|vga_r[5]~277 (
// Equation(s):
// \fsx|vga_r[5]~277_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[156][6]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[28][6]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[28][6]~q ),
	.datad(\fsx|lineBuffer[156][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~277_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~277 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \fsx|vga_r[5]~278 (
// Equation(s):
// \fsx|vga_r[5]~278_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~277_combout  & (\fsx|lineBuffer[160][6]~q )) # (!\fsx|vga_r[5]~277_combout  & ((\fsx|lineBuffer[32][6]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~277_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[160][6]~q ),
	.datac(\fsx|lineBuffer[32][6]~q ),
	.datad(\fsx|vga_r[5]~277_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~278_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~278 .lut_mask = 16'hDDA0;
defparam \fsx|vga_r[5]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \fsx|lineBuffer[224][6]~153 (
// Equation(s):
// \fsx|lineBuffer[224][6]~153_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[224][6]~q )))

	.dataa(\fsx|lineBuffer[224][5]~30_combout ),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[224][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[224][6]~153_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[224][6]~153 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[224][6]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \fsx|lineBuffer[224][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[224][6]~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[224][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[224][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[224][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \fsx|lineBuffer[96][6]~154 (
// Equation(s):
// \fsx|lineBuffer[96][6]~154_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[96][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[96][6]~q ),
	.datad(\fsx|lineBuffer[96][5]~28_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[96][6]~154_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[96][6]~154 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[96][6]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \fsx|lineBuffer[96][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[96][6]~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[96][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[96][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[96][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \fsx|lineBuffer[220][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[220][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[220][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[220][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \fsx|lineBuffer[92][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[92][6]~feeder_combout  = \fsx|lineBuffer~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~84_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[92][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[92][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[92][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \fsx|lineBuffer[92][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[92][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[92][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[92][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[92][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \fsx|vga_r[5]~279 (
// Equation(s):
// \fsx|vga_r[5]~279_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[92][6]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[220][6]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[220][6]~q ),
	.datad(\fsx|lineBuffer[92][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~279_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~279 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \fsx|vga_r[5]~280 (
// Equation(s):
// \fsx|vga_r[5]~280_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~279_combout  & ((\fsx|lineBuffer[96][6]~q ))) # (!\fsx|vga_r[5]~279_combout  & (\fsx|lineBuffer[224][6]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~279_combout ))))

	.dataa(\fsx|lineBuffer[224][6]~q ),
	.datab(\fsx|lineBuffer[96][6]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_r[5]~279_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~280_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~280 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[5]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \fsx|vga_r[5]~281 (
// Equation(s):
// \fsx|vga_r[5]~281_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[5]~278_combout ) # ((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((!\fsx|displayGen|o_h[1]~10_combout  & \fsx|vga_r[5]~280_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_r[5]~278_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[5]~280_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~281_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~281 .lut_mask = 16'hADA8;
defparam \fsx|vga_r[5]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \fsx|vga_r[5]~284 (
// Equation(s):
// \fsx|vga_r[5]~284_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[5]~281_combout  & ((\fsx|vga_r[5]~283_combout ))) # (!\fsx|vga_r[5]~281_combout  & (\fsx|vga_r[5]~276_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_r[5]~281_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[5]~276_combout ),
	.datac(\fsx|vga_r[5]~283_combout ),
	.datad(\fsx|vga_r[5]~281_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~284_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~284 .lut_mask = 16'hF588;
defparam \fsx|vga_r[5]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \fsx|lineBuffer~81 (
// Equation(s):
// \fsx|lineBuffer~81_combout  = (\fsx|Mux12~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a14 ) # (\fsx|Mux13~20_combout )))) # (!\fsx|Mux12~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a30  & ((!\fsx|Mux13~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\fsx|Mux12~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\fsx|Mux13~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~81_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~81 .lut_mask = 16'hCCE2;
defparam \fsx|lineBuffer~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \fsx|lineBuffer~82 (
// Equation(s):
// \fsx|lineBuffer~82_combout  = (\fsx|Mux13~20_combout  & ((\fsx|lineBuffer~81_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout )) # (!\fsx|lineBuffer~81_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a22 ))))) # 
// (!\fsx|Mux13~20_combout  & (((\fsx|lineBuffer~81_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\fsx|Mux13~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\fsx|lineBuffer~81_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~82_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~82 .lut_mask = 16'hBBC0;
defparam \fsx|lineBuffer~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \fsx|lineBuffer[94][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[94][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[94][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[94][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \fsx|lineBuffer~77 (
// Equation(s):
// \fsx|lineBuffer~77_combout  = (\fsx|Mux15~20_combout  & (\fsx|Mux14~20_combout )) # (!\fsx|Mux15~20_combout  & ((\fsx|Mux14~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a14 )) # (!\fsx|Mux14~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a30 )))))

	.dataa(\fsx|Mux15~20_combout ),
	.datab(\fsx|Mux14~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~77_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~77 .lut_mask = 16'hD9C8;
defparam \fsx|lineBuffer~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \fsx|lineBuffer~78 (
// Equation(s):
// \fsx|lineBuffer~78_combout  = (\fsx|Mux15~20_combout  & ((\fsx|lineBuffer~77_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (!\fsx|lineBuffer~77_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\fsx|Mux15~20_combout  & (\fsx|lineBuffer~77_combout ))

	.dataa(\fsx|Mux15~20_combout ),
	.datab(\fsx|lineBuffer~77_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~78_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~78 .lut_mask = 16'hEC64;
defparam \fsx|lineBuffer~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \fsx|lineBuffer[95][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[95][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~78_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[95][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[95][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[95][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \fsx|lineBuffer[95][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[95][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[95][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[95][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[95][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \fsx|vga_r[5]~267 (
// Equation(s):
// \fsx|vga_r[5]~267_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[95][6]~q ))) # (!\fsx|displayGen|o_h[1]~10_combout  
// & (\fsx|lineBuffer[94][6]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[94][6]~q ),
	.datad(\fsx|lineBuffer[95][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~267_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~267 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \fsx|lineBuffer~61 (
// Equation(s):
// \fsx|lineBuffer~61_combout  = (\fsx|Mux7~20_combout  & (((\fsx|Mux6~20_combout )))) # (!\fsx|Mux7~20_combout  & ((\fsx|Mux6~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a14 )) # (!\fsx|Mux6~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a30 )))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\fsx|Mux7~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\fsx|Mux6~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~61_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~61 .lut_mask = 16'hEE30;
defparam \fsx|lineBuffer~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneive_lcell_comb \fsx|lineBuffer~62 (
// Equation(s):
// \fsx|lineBuffer~62_combout  = (\fsx|Mux7~20_combout  & ((\fsx|lineBuffer~61_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout )) # (!\fsx|lineBuffer~61_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a22 ))))) # 
// (!\fsx|Mux7~20_combout  & (((\fsx|lineBuffer~61_combout ))))

	.dataa(\fsx|Mux7~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\fsx|lineBuffer~61_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~62_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~62 .lut_mask = 16'hDDA0;
defparam \fsx|lineBuffer~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneive_lcell_comb \fsx|lineBuffer[99][6]~144 (
// Equation(s):
// \fsx|lineBuffer[99][6]~144_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[99][6]~q )))

	.dataa(\fsx|lineBuffer~62_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[99][6]~q ),
	.datad(\fsx|lineBuffer[96][5]~28_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[99][6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[99][6]~144 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[99][6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N5
dffeas \fsx|lineBuffer[99][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[99][6]~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[99][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[99][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[99][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \fsx|lineBuffer~53 (
// Equation(s):
// \fsx|lineBuffer~53_combout  = (\fsx|Mux4~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a14 ) # (\fsx|Mux5~20_combout )))) # (!\fsx|Mux4~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a30  & ((!\fsx|Mux5~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\fsx|Mux4~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\fsx|Mux5~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~53_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~53 .lut_mask = 16'hCCE2;
defparam \fsx|lineBuffer~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \fsx|lineBuffer~54 (
// Equation(s):
// \fsx|lineBuffer~54_combout  = (\fsx|Mux5~20_combout  & ((\fsx|lineBuffer~53_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout )) # (!\fsx|lineBuffer~53_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a22 ))))) # 
// (!\fsx|Mux5~20_combout  & (((\fsx|lineBuffer~53_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\fsx|Mux5~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\fsx|lineBuffer~53_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~54_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~54 .lut_mask = 16'hBBC0;
defparam \fsx|lineBuffer~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneive_lcell_comb \fsx|lineBuffer[98][6]~143 (
// Equation(s):
// \fsx|lineBuffer[98][6]~143_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[98][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~54_combout ),
	.datac(\fsx|lineBuffer[98][6]~q ),
	.datad(\fsx|lineBuffer[96][5]~28_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[98][6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[98][6]~143 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[98][6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N27
dffeas \fsx|lineBuffer[98][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[98][6]~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[98][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[98][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[98][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneive_lcell_comb \fsx|vga_r[5]~268 (
// Equation(s):
// \fsx|vga_r[5]~268_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~267_combout  & (\fsx|lineBuffer[99][6]~q )) # (!\fsx|vga_r[5]~267_combout  & ((\fsx|lineBuffer[98][6]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|vga_r[5]~267_combout ))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|vga_r[5]~267_combout ),
	.datac(\fsx|lineBuffer[99][6]~q ),
	.datad(\fsx|lineBuffer[98][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~268_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~268 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[5]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneive_lcell_comb \fsx|lineBuffer[227][6]~146 (
// Equation(s):
// \fsx|lineBuffer[227][6]~146_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[227][6]~q )))

	.dataa(\fsx|lineBuffer~62_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[227][6]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[227][6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[227][6]~146 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[227][6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \fsx|lineBuffer[227][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[227][6]~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[227][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[227][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[227][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneive_lcell_comb \fsx|lineBuffer[226][6]~145 (
// Equation(s):
// \fsx|lineBuffer[226][6]~145_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[226][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~54_combout ),
	.datac(\fsx|lineBuffer[226][6]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[226][6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[226][6]~145 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[226][6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N25
dffeas \fsx|lineBuffer[226][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[226][6]~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[226][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[226][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[226][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N5
dffeas \fsx|lineBuffer[222][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[222][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[222][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[222][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \fsx|lineBuffer[223][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[223][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[223][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[223][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[223][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N3
dffeas \fsx|lineBuffer[223][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[223][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[223][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[223][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[223][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \fsx|vga_r[5]~269 (
// Equation(s):
// \fsx|vga_r[5]~269_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[223][6]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[222][6]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[222][6]~q ),
	.datad(\fsx|lineBuffer[223][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~269_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~269 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneive_lcell_comb \fsx|vga_r[5]~270 (
// Equation(s):
// \fsx|vga_r[5]~270_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~269_combout  & (\fsx|lineBuffer[227][6]~q )) # (!\fsx|vga_r[5]~269_combout  & ((\fsx|lineBuffer[226][6]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~269_combout ))))

	.dataa(\fsx|lineBuffer[227][6]~q ),
	.datab(\fsx|lineBuffer[226][6]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_r[5]~269_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~270_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~270 .lut_mask = 16'hAFC0;
defparam \fsx|vga_r[5]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneive_lcell_comb \fsx|vga_r[5]~271 (
// Equation(s):
// \fsx|vga_r[5]~271_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & (\fsx|vga_r[5]~268_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// ((\fsx|vga_r[5]~270_combout )))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_r[5]~268_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[5]~270_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~271_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~271 .lut_mask = 16'hE5E0;
defparam \fsx|vga_r[5]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneive_lcell_comb \fsx|lineBuffer[31][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[31][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[31][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[31][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[31][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N19
dffeas \fsx|lineBuffer[31][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[31][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[31][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N21
dffeas \fsx|lineBuffer[30][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[30][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[30][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneive_lcell_comb \fsx|vga_r[5]~265 (
// Equation(s):
// \fsx|vga_r[5]~265_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[31][6]~q )) # (!\fsx|displayGen|o_h[1]~10_combout 
//  & ((\fsx|lineBuffer[30][6]~q )))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[31][6]~q ),
	.datac(\fsx|lineBuffer[30][6]~q ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~265_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~265 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[5]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneive_lcell_comb \fsx|lineBuffer[34][6]~141 (
// Equation(s):
// \fsx|lineBuffer[34][6]~141_combout  = (\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer~54_combout ))) # (!\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer[34][6]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[34][6]~q ),
	.datad(\fsx|lineBuffer~54_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[34][6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[34][6]~141 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[34][6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N9
dffeas \fsx|lineBuffer[34][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[34][6]~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[34][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[34][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[34][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneive_lcell_comb \fsx|lineBuffer[35][6]~142 (
// Equation(s):
// \fsx|lineBuffer[35][6]~142_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[35][6]~q )))

	.dataa(\fsx|lineBuffer~62_combout ),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[35][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[35][6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[35][6]~142 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[35][6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N7
dffeas \fsx|lineBuffer[35][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[35][6]~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[35][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[35][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[35][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneive_lcell_comb \fsx|vga_r[5]~266 (
// Equation(s):
// \fsx|vga_r[5]~266_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~265_combout  & ((\fsx|lineBuffer[35][6]~q ))) # (!\fsx|vga_r[5]~265_combout  & (\fsx|lineBuffer[34][6]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|vga_r[5]~265_combout ))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|vga_r[5]~265_combout ),
	.datac(\fsx|lineBuffer[34][6]~q ),
	.datad(\fsx|lineBuffer[35][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~266_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~266 .lut_mask = 16'hEC64;
defparam \fsx|vga_r[5]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N15
dffeas \fsx|lineBuffer[158][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[158][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[158][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[158][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneive_lcell_comb \fsx|lineBuffer[159][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[159][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~78_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[159][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[159][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[159][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N13
dffeas \fsx|lineBuffer[159][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[159][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[159][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[159][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[159][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneive_lcell_comb \fsx|vga_r[5]~272 (
// Equation(s):
// \fsx|vga_r[5]~272_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[159][6]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[158][6]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[158][6]~q ),
	.datad(\fsx|lineBuffer[159][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~272_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~272 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneive_lcell_comb \fsx|lineBuffer[162][6]~147 (
// Equation(s):
// \fsx|lineBuffer[162][6]~147_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[162][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~54_combout ),
	.datac(\fsx|lineBuffer[162][6]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[162][6]~147_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[162][6]~147 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[162][6]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \fsx|lineBuffer[162][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[162][6]~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[162][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[162][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[162][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneive_lcell_comb \fsx|lineBuffer[163][6]~148 (
// Equation(s):
// \fsx|lineBuffer[163][6]~148_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[163][6]~q )))

	.dataa(\fsx|lineBuffer~62_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[163][6]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[163][6]~148_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[163][6]~148 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[163][6]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N3
dffeas \fsx|lineBuffer[163][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[163][6]~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[163][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[163][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[163][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneive_lcell_comb \fsx|vga_r[5]~273 (
// Equation(s):
// \fsx|vga_r[5]~273_combout  = (\fsx|vga_r[5]~272_combout  & (((\fsx|lineBuffer[163][6]~q ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~272_combout  & (\fsx|lineBuffer[162][6]~q  & (\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|vga_r[5]~272_combout ),
	.datab(\fsx|lineBuffer[162][6]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|lineBuffer[163][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~273_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~273 .lut_mask = 16'hEA4A;
defparam \fsx|vga_r[5]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneive_lcell_comb \fsx|vga_r[5]~274 (
// Equation(s):
// \fsx|vga_r[5]~274_combout  = (\fsx|vga_r[5]~271_combout  & (((\fsx|vga_r[5]~273_combout ) # (!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_r[5]~271_combout  & (\fsx|vga_r[5]~266_combout  & (\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|vga_r[5]~271_combout ),
	.datab(\fsx|vga_r[5]~266_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[5]~273_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~274_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~274 .lut_mask = 16'hEA4A;
defparam \fsx|vga_r[5]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \fsx|vga_r[5]~285 (
// Equation(s):
// \fsx|vga_r[5]~285_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|vga_r[5]~274_combout ) # (\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_r[5]~284_combout  & ((!\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|vga_r[5]~284_combout ),
	.datac(\fsx|vga_r[5]~274_combout ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~285_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~285 .lut_mask = 16'hAAE4;
defparam \fsx|vga_r[5]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \fsx|lineBuffer[2][6]~161 (
// Equation(s):
// \fsx|lineBuffer[2][6]~161_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~54_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[2][6]~q ))

	.dataa(\fsx|lineBuffer[0][5]~29_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[2][6]~q ),
	.datad(\fsx|lineBuffer~54_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[2][6]~161_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[2][6]~161 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[2][6]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \fsx|lineBuffer[2][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[2][6]~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[2][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \fsx|lineBuffer[130][6]~162 (
// Equation(s):
// \fsx|lineBuffer[130][6]~162_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[130][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~54_combout ),
	.datac(\fsx|lineBuffer[130][6]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[130][6]~162_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[130][6]~162 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[130][6]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \fsx|lineBuffer[130][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[130][6]~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[130][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[130][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[130][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \fsx|lineBuffer[254][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[254][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[254][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[254][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \fsx|lineBuffer[126][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[126][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~82_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[126][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[126][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[126][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \fsx|lineBuffer[126][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[126][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[126][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[126][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[126][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \fsx|vga_r[5]~290 (
// Equation(s):
// \fsx|vga_r[5]~290_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[126][6]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[254][6]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[254][6]~q ),
	.datad(\fsx|lineBuffer[126][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~290_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~290 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \fsx|vga_r[5]~291 (
// Equation(s):
// \fsx|vga_r[5]~291_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~290_combout  & ((\fsx|lineBuffer[130][6]~q ))) # (!\fsx|vga_r[5]~290_combout  & (\fsx|lineBuffer[2][6]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~290_combout ))))

	.dataa(\fsx|lineBuffer[2][6]~q ),
	.datab(\fsx|lineBuffer[130][6]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_r[5]~290_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~291_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~291 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[5]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \fsx|lineBuffer[194][6]~160 (
// Equation(s):
// \fsx|lineBuffer[194][6]~160_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[194][6]~q )))

	.dataa(\fsx|lineBuffer[192][5]~31_combout ),
	.datab(\fsx|lineBuffer~54_combout ),
	.datac(\fsx|lineBuffer[194][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[194][6]~160_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[194][6]~160 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[194][6]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \fsx|lineBuffer[194][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[194][6]~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[194][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[194][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[194][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \fsx|lineBuffer[66][6]~159 (
// Equation(s):
// \fsx|lineBuffer[66][6]~159_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~54_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[66][6]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[64][5]~25_combout ),
	.datac(\fsx|lineBuffer[66][6]~q ),
	.datad(\fsx|lineBuffer~54_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[66][6]~159_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[66][6]~159 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[66][6]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N9
dffeas \fsx|lineBuffer[66][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[66][6]~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[66][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[66][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[66][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \fsx|lineBuffer[190][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[190][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[190][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[190][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[190][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \fsx|lineBuffer[190][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[190][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[190][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[190][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[190][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \fsx|lineBuffer[62][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[62][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[62][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[62][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \fsx|vga_r[5]~288 (
// Equation(s):
// \fsx|vga_r[5]~288_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[190][6]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[62][6]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[190][6]~q ),
	.datac(\fsx|lineBuffer[62][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~288_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~288 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[5]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \fsx|vga_r[5]~289 (
// Equation(s):
// \fsx|vga_r[5]~289_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~288_combout  & (\fsx|lineBuffer[194][6]~q )) # (!\fsx|vga_r[5]~288_combout  & ((\fsx|lineBuffer[66][6]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~288_combout ))))

	.dataa(\fsx|lineBuffer[194][6]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[66][6]~q ),
	.datad(\fsx|vga_r[5]~288_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~289_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~289 .lut_mask = 16'hBBC0;
defparam \fsx|vga_r[5]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \fsx|vga_r[5]~292 (
// Equation(s):
// \fsx|vga_r[5]~292_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[5]~289_combout ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|vga_r[5]~291_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_r[5]~291_combout ),
	.datad(\fsx|vga_r[5]~289_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~292_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~292 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \fsx|lineBuffer[195][6]~164 (
// Equation(s):
// \fsx|lineBuffer[195][6]~164_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[195][6]~q )))

	.dataa(\fsx|lineBuffer[192][5]~31_combout ),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[195][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[195][6]~164_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[195][6]~164 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[195][6]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \fsx|lineBuffer[195][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[195][6]~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[195][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[195][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[195][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \fsx|lineBuffer[191][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[191][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[191][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[191][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[191][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \fsx|lineBuffer[191][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[191][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[191][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[191][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[191][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \fsx|lineBuffer[63][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[63][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[63][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[63][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \fsx|vga_r[5]~293 (
// Equation(s):
// \fsx|vga_r[5]~293_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[191][6]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[63][6]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[191][6]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[63][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~293_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~293 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[5]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \fsx|lineBuffer[67][6]~163 (
// Equation(s):
// \fsx|lineBuffer[67][6]~163_combout  = (\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer[67][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[67][6]~q ),
	.datad(\fsx|lineBuffer[64][5]~25_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[67][6]~163_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[67][6]~163 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[67][6]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \fsx|lineBuffer[67][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[67][6]~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[67][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[67][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[67][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \fsx|vga_r[5]~294 (
// Equation(s):
// \fsx|vga_r[5]~294_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~293_combout  & (\fsx|lineBuffer[195][6]~q )) # (!\fsx|vga_r[5]~293_combout  & ((\fsx|lineBuffer[67][6]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~293_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[195][6]~q ),
	.datac(\fsx|vga_r[5]~293_combout ),
	.datad(\fsx|lineBuffer[67][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~294_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~294 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[5]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \fsx|lineBuffer[255][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[255][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[255][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[255][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \fsx|lineBuffer[127][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[127][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~78_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[127][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[127][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[127][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \fsx|lineBuffer[127][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[127][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[127][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[127][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[127][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \fsx|vga_r[5]~286 (
// Equation(s):
// \fsx|vga_r[5]~286_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[127][6]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[255][6]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[255][6]~q ),
	.datad(\fsx|lineBuffer[127][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~286_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~286 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \fsx|lineBuffer[131][6]~158 (
// Equation(s):
// \fsx|lineBuffer[131][6]~158_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[131][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[131][6]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[131][6]~158_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[131][6]~158 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[131][6]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \fsx|lineBuffer[131][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[131][6]~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[131][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[131][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[131][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \fsx|lineBuffer[3][6]~157 (
// Equation(s):
// \fsx|lineBuffer[3][6]~157_combout  = (\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer[3][6]~q )))

	.dataa(\fsx|lineBuffer[0][5]~29_combout ),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[3][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[3][6]~157_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[3][6]~157 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[3][6]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \fsx|lineBuffer[3][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[3][6]~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[3][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \fsx|vga_r[5]~287 (
// Equation(s):
// \fsx|vga_r[5]~287_combout  = (\fsx|vga_r[5]~286_combout  & ((\fsx|lineBuffer[131][6]~q ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~286_combout  & (((\fsx|displayGen|o_h[3]~13_combout  & \fsx|lineBuffer[3][6]~q ))))

	.dataa(\fsx|vga_r[5]~286_combout ),
	.datab(\fsx|lineBuffer[131][6]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|lineBuffer[3][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~287_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~287 .lut_mask = 16'hDA8A;
defparam \fsx|vga_r[5]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \fsx|vga_r[5]~295 (
// Equation(s):
// \fsx|vga_r[5]~295_combout  = (\fsx|vga_r[5]~292_combout  & ((\fsx|vga_r[5]~294_combout ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_r[5]~292_combout  & (((\fsx|vga_r[5]~287_combout  & \fsx|displayGen|o_h[1]~10_combout ))))

	.dataa(\fsx|vga_r[5]~292_combout ),
	.datab(\fsx|vga_r[5]~294_combout ),
	.datac(\fsx|vga_r[5]~287_combout ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~295_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~295 .lut_mask = 16'hD8AA;
defparam \fsx|vga_r[5]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \fsx|vga_r[5]~296 (
// Equation(s):
// \fsx|vga_r[5]~296_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[5]~285_combout  & ((\fsx|vga_r[5]~295_combout ))) # (!\fsx|vga_r[5]~285_combout  & (\fsx|vga_r[5]~264_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_r[5]~285_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_r[5]~264_combout ),
	.datac(\fsx|vga_r[5]~285_combout ),
	.datad(\fsx|vga_r[5]~295_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~296_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~296 .lut_mask = 16'hF858;
defparam \fsx|vga_r[5]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \fsx|lineBuffer[242][6]~113 (
// Equation(s):
// \fsx|lineBuffer[242][6]~113_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[242][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~54_combout ),
	.datac(\fsx|lineBuffer[242][6]~q ),
	.datad(\fsx|lineBuffer[240][5]~14_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[242][6]~113_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[242][6]~113 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[242][6]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \fsx|lineBuffer[242][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[242][6]~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[242][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[242][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[242][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \fsx|lineBuffer[114][6]~114 (
// Equation(s):
// \fsx|lineBuffer[114][6]~114_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[114][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~54_combout ),
	.datac(\fsx|lineBuffer[114][6]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[114][6]~114_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[114][6]~114 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[114][6]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \fsx|lineBuffer[114][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[114][6]~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[114][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[114][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[114][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \fsx|lineBuffer[238][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[238][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[238][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[238][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \fsx|lineBuffer[110][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[110][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[110][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[110][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[110][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N25
dffeas \fsx|lineBuffer[110][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[110][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[110][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[110][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[110][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \fsx|vga_r[5]~227 (
// Equation(s):
// \fsx|vga_r[5]~227_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[110][6]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[238][6]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[238][6]~q ),
	.datad(\fsx|lineBuffer[110][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~227_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~227 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \fsx|vga_r[5]~228 (
// Equation(s):
// \fsx|vga_r[5]~228_combout  = (\fsx|vga_r[5]~227_combout  & (((\fsx|lineBuffer[114][6]~q ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~227_combout  & (\fsx|lineBuffer[242][6]~q  & ((\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[242][6]~q ),
	.datab(\fsx|lineBuffer[114][6]~q ),
	.datac(\fsx|vga_r[5]~227_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~228_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~228 .lut_mask = 16'hCAF0;
defparam \fsx|vga_r[5]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneive_lcell_comb \fsx|lineBuffer[174][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[174][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[174][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[174][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[174][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N17
dffeas \fsx|lineBuffer[174][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[174][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[174][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[174][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[174][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N3
dffeas \fsx|lineBuffer[46][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[46][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[46][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[46][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \fsx|vga_r[5]~225 (
// Equation(s):
// \fsx|vga_r[5]~225_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[174][6]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[46][6]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[174][6]~q ),
	.datac(\fsx|lineBuffer[46][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~225_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~225 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[5]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \fsx|lineBuffer[178][6]~112 (
// Equation(s):
// \fsx|lineBuffer[178][6]~112_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[178][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~54_combout ),
	.datac(\fsx|lineBuffer[178][6]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[178][6]~112_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[178][6]~112 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[178][6]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \fsx|lineBuffer[178][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[178][6]~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[178][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[178][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[178][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \fsx|lineBuffer[50][6]~111 (
// Equation(s):
// \fsx|lineBuffer[50][6]~111_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[50][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~54_combout ),
	.datac(\fsx|lineBuffer[50][6]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[50][6]~111_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[50][6]~111 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[50][6]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \fsx|lineBuffer[50][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[50][6]~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[50][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[50][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[50][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \fsx|vga_r[5]~226 (
// Equation(s):
// \fsx|vga_r[5]~226_combout  = (\fsx|vga_r[5]~225_combout  & ((\fsx|lineBuffer[178][6]~q ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~225_combout  & (((\fsx|displayGen|o_h[3]~13_combout  & \fsx|lineBuffer[50][6]~q ))))

	.dataa(\fsx|vga_r[5]~225_combout ),
	.datab(\fsx|lineBuffer[178][6]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|lineBuffer[50][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~226_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~226 .lut_mask = 16'hDA8A;
defparam \fsx|vga_r[5]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \fsx|vga_r[5]~229 (
// Equation(s):
// \fsx|vga_r[5]~229_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[1]~10_combout ) # (\fsx|vga_r[5]~226_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_r[5]~228_combout  & (!\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_r[5]~228_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[5]~226_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~229_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~229 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[5]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \fsx|lineBuffer[239][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[239][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[239][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[239][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \fsx|lineBuffer[111][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[111][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[111][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[111][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[111][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N23
dffeas \fsx|lineBuffer[111][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[111][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[111][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[111][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[111][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \fsx|vga_r[5]~223 (
// Equation(s):
// \fsx|vga_r[5]~223_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[111][6]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[239][6]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[239][6]~q ),
	.datad(\fsx|lineBuffer[111][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~223_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~223 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \fsx|lineBuffer[115][6]~110 (
// Equation(s):
// \fsx|lineBuffer[115][6]~110_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[115][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[115][6]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[115][6]~110_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[115][6]~110 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[115][6]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \fsx|lineBuffer[115][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[115][6]~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[115][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[115][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[115][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \fsx|lineBuffer[243][6]~109 (
// Equation(s):
// \fsx|lineBuffer[243][6]~109_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[243][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[243][6]~q ),
	.datad(\fsx|lineBuffer[240][5]~14_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[243][6]~109_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[243][6]~109 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[243][6]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \fsx|lineBuffer[243][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[243][6]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[243][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[243][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[243][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \fsx|vga_r[5]~224 (
// Equation(s):
// \fsx|vga_r[5]~224_combout  = (\fsx|vga_r[5]~223_combout  & (((\fsx|lineBuffer[115][6]~q )) # (!\fsx|displayGen|o_h[3]~13_combout ))) # (!\fsx|vga_r[5]~223_combout  & (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[243][6]~q ))))

	.dataa(\fsx|vga_r[5]~223_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[115][6]~q ),
	.datad(\fsx|lineBuffer[243][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~224_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~224 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[5]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneive_lcell_comb \fsx|lineBuffer[175][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[175][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~78_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[175][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[175][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[175][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N27
dffeas \fsx|lineBuffer[175][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[175][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[175][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[175][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[175][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \fsx|lineBuffer[47][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[47][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[47][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[47][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \fsx|vga_r[5]~230 (
// Equation(s):
// \fsx|vga_r[5]~230_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[175][6]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[47][6]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[175][6]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[47][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~230_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~230 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[5]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \fsx|lineBuffer[179][6]~116 (
// Equation(s):
// \fsx|lineBuffer[179][6]~116_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[179][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[179][6]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[179][6]~116_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[179][6]~116 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[179][6]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \fsx|lineBuffer[179][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[179][6]~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[179][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[179][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[179][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \fsx|lineBuffer[51][6]~115 (
// Equation(s):
// \fsx|lineBuffer[51][6]~115_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[51][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[51][6]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[51][6]~115_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[51][6]~115 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[51][6]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \fsx|lineBuffer[51][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[51][6]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[51][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[51][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[51][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \fsx|vga_r[5]~231 (
// Equation(s):
// \fsx|vga_r[5]~231_combout  = (\fsx|vga_r[5]~230_combout  & (((\fsx|lineBuffer[179][6]~q )) # (!\fsx|displayGen|o_h[3]~13_combout ))) # (!\fsx|vga_r[5]~230_combout  & (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[51][6]~q ))))

	.dataa(\fsx|vga_r[5]~230_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[179][6]~q ),
	.datad(\fsx|lineBuffer[51][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~231_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~231 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[5]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \fsx|vga_r[5]~232 (
// Equation(s):
// \fsx|vga_r[5]~232_combout  = (\fsx|vga_r[5]~229_combout  & (((\fsx|vga_r[5]~231_combout )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_r[5]~229_combout  & (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[5]~224_combout )))

	.dataa(\fsx|vga_r[5]~229_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_r[5]~224_combout ),
	.datad(\fsx|vga_r[5]~231_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~232_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~232 .lut_mask = 16'hEA62;
defparam \fsx|vga_r[5]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \fsx|lineBuffer[172][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[172][6]~feeder_combout  = \fsx|lineBuffer~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~84_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[172][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[172][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[172][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \fsx|lineBuffer[172][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[172][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[172][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[172][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[172][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \fsx|lineBuffer[108][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[108][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[108][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[108][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \fsx|vga_r[5]~233 (
// Equation(s):
// \fsx|vga_r[5]~233_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[172][6]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|lineBuffer[108][6]~q )))))

	.dataa(\fsx|lineBuffer[172][6]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[108][6]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~233_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~233 .lut_mask = 16'hEE30;
defparam \fsx|vga_r[5]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \fsx|lineBuffer[176][6]~118 (
// Equation(s):
// \fsx|lineBuffer[176][6]~118_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[176][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[176][6]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[176][6]~118_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[176][6]~118 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[176][6]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \fsx|lineBuffer[176][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[176][6]~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[176][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[176][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[176][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \fsx|lineBuffer[112][6]~117 (
// Equation(s):
// \fsx|lineBuffer[112][6]~117_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[112][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[112][6]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[112][6]~117_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[112][6]~117 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[112][6]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \fsx|lineBuffer[112][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[112][6]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[112][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[112][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[112][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \fsx|vga_r[5]~234 (
// Equation(s):
// \fsx|vga_r[5]~234_combout  = (\fsx|vga_r[5]~233_combout  & (((\fsx|lineBuffer[176][6]~q )) # (!\fsx|displayGen|o_h[3]~13_combout ))) # (!\fsx|vga_r[5]~233_combout  & (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[112][6]~q ))))

	.dataa(\fsx|vga_r[5]~233_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[176][6]~q ),
	.datad(\fsx|lineBuffer[112][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~234_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~234 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[5]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \fsx|lineBuffer[240][6]~121 (
// Equation(s):
// \fsx|lineBuffer[240][6]~121_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~57_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[240][6]~q ))

	.dataa(\fsx|lineBuffer[240][5]~14_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[240][6]~q ),
	.datad(\fsx|lineBuffer~57_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[240][6]~121_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[240][6]~121 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[240][6]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \fsx|lineBuffer[240][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[240][6]~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[240][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[240][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[240][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \fsx|lineBuffer[236][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[236][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[236][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[236][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \fsx|lineBuffer[44][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[44][6]~feeder_combout  = \fsx|lineBuffer~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[44][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[44][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[44][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \fsx|lineBuffer[44][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[44][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[44][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[44][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[44][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \fsx|vga_r[5]~237 (
// Equation(s):
// \fsx|vga_r[5]~237_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[44][6]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[236][6]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[236][6]~q ),
	.datad(\fsx|lineBuffer[44][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~237_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~237 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \fsx|lineBuffer[48][6]~122 (
// Equation(s):
// \fsx|lineBuffer[48][6]~122_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[48][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[48][6]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[48][6]~122_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[48][6]~122 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[48][6]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \fsx|lineBuffer[48][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[48][6]~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[48][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[48][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[48][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \fsx|vga_r[5]~238 (
// Equation(s):
// \fsx|vga_r[5]~238_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~237_combout  & ((\fsx|lineBuffer[48][6]~q ))) # (!\fsx|vga_r[5]~237_combout  & (\fsx|lineBuffer[240][6]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~237_combout ))))

	.dataa(\fsx|lineBuffer[240][6]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_r[5]~237_combout ),
	.datad(\fsx|lineBuffer[48][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~238_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~238 .lut_mask = 16'hF838;
defparam \fsx|vga_r[5]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N21
dffeas \fsx|lineBuffer[237][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[237][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[237][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[237][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \fsx|lineBuffer[45][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[45][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~80_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[45][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[45][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[45][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N3
dffeas \fsx|lineBuffer[45][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[45][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[45][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[45][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[45][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \fsx|vga_r[5]~235 (
// Equation(s):
// \fsx|vga_r[5]~235_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[45][6]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[237][6]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[237][6]~q ),
	.datad(\fsx|lineBuffer[45][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~235_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~235 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \fsx|lineBuffer[49][6]~120 (
// Equation(s):
// \fsx|lineBuffer[49][6]~120_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[49][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[49][6]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[49][6]~120_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[49][6]~120 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[49][6]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \fsx|lineBuffer[49][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[49][6]~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[49][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[49][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[49][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \fsx|lineBuffer[241][6]~119 (
// Equation(s):
// \fsx|lineBuffer[241][6]~119_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[241][6]~q )))

	.dataa(\fsx|lineBuffer[240][5]~14_combout ),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[241][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[241][6]~119_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[241][6]~119 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[241][6]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \fsx|lineBuffer[241][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[241][6]~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[241][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[241][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[241][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \fsx|vga_r[5]~236 (
// Equation(s):
// \fsx|vga_r[5]~236_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~235_combout  & (\fsx|lineBuffer[49][6]~q )) # (!\fsx|vga_r[5]~235_combout  & ((\fsx|lineBuffer[241][6]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|vga_r[5]~235_combout ))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|vga_r[5]~235_combout ),
	.datac(\fsx|lineBuffer[49][6]~q ),
	.datad(\fsx|lineBuffer[241][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~236_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~236 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[5]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \fsx|vga_r[5]~239 (
// Equation(s):
// \fsx|vga_r[5]~239_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout ) # (\fsx|vga_r[5]~236_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[5]~238_combout  & (!\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[5]~238_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[5]~236_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~239_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~239 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[5]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \fsx|lineBuffer[113][6]~123 (
// Equation(s):
// \fsx|lineBuffer[113][6]~123_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[113][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[113][6]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[113][6]~123_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[113][6]~123 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[113][6]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \fsx|lineBuffer[113][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[113][6]~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[113][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[113][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[113][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \fsx|lineBuffer[177][6]~124 (
// Equation(s):
// \fsx|lineBuffer[177][6]~124_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[177][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[177][6]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[177][6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[177][6]~124 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[177][6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \fsx|lineBuffer[177][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[177][6]~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[177][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[177][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[177][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \fsx|lineBuffer[173][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[173][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[173][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[173][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[173][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \fsx|lineBuffer[173][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[173][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[173][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[173][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[173][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \fsx|lineBuffer[109][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[109][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[109][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[109][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \fsx|vga_r[5]~240 (
// Equation(s):
// \fsx|vga_r[5]~240_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[173][6]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[109][6]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[173][6]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[109][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~240_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~240 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[5]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \fsx|vga_r[5]~241 (
// Equation(s):
// \fsx|vga_r[5]~241_combout  = (\fsx|vga_r[5]~240_combout  & (((\fsx|lineBuffer[177][6]~q ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~240_combout  & (\fsx|lineBuffer[113][6]~q  & ((\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[113][6]~q ),
	.datab(\fsx|lineBuffer[177][6]~q ),
	.datac(\fsx|vga_r[5]~240_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~241_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~241 .lut_mask = 16'hCAF0;
defparam \fsx|vga_r[5]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \fsx|vga_r[5]~242 (
// Equation(s):
// \fsx|vga_r[5]~242_combout  = (\fsx|vga_r[5]~239_combout  & (((\fsx|vga_r[5]~241_combout ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_r[5]~239_combout  & (\fsx|vga_r[5]~234_combout  & (\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|vga_r[5]~234_combout ),
	.datab(\fsx|vga_r[5]~239_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[5]~241_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~242_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~242 .lut_mask = 16'hEC2C;
defparam \fsx|vga_r[5]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \fsx|vga_r[5]~243 (
// Equation(s):
// \fsx|vga_r[5]~243_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_r[5]~232_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  
// & ((\fsx|vga_r[5]~242_combout )))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_r[5]~232_combout ),
	.datac(\fsx|vga_r[5]~242_combout ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~243_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~243 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[5]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneive_lcell_comb \fsx|lineBuffer[80][6]~101 (
// Equation(s):
// \fsx|lineBuffer[80][6]~101_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[80][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[80][6]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[80][6]~101_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[80][6]~101 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[80][6]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \fsx|lineBuffer[80][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[80][6]~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[80][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[80][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[80][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneive_lcell_comb \fsx|lineBuffer[81][6]~102 (
// Equation(s):
// \fsx|lineBuffer[81][6]~102_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[81][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[81][6]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[81][6]~102_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[81][6]~102 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[81][6]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \fsx|lineBuffer[81][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[81][6]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[81][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[81][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[81][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneive_lcell_comb \fsx|lineBuffer[77][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[77][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~80_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[77][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[77][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[77][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \fsx|lineBuffer[77][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[77][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[77][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[77][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[77][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \fsx|lineBuffer[76][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[76][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[76][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[76][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneive_lcell_comb \fsx|vga_r[5]~213 (
// Equation(s):
// \fsx|vga_r[5]~213_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[77][6]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|lineBuffer[76][6]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[77][6]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[76][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~213_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~213 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[5]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneive_lcell_comb \fsx|vga_r[5]~214 (
// Equation(s):
// \fsx|vga_r[5]~214_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~213_combout  & ((\fsx|lineBuffer[81][6]~q ))) # (!\fsx|vga_r[5]~213_combout  & (\fsx|lineBuffer[80][6]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~213_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[80][6]~q ),
	.datac(\fsx|lineBuffer[81][6]~q ),
	.datad(\fsx|vga_r[5]~213_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~214_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~214 .lut_mask = 16'hF588;
defparam \fsx|vga_r[5]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneive_lcell_comb \fsx|lineBuffer[16][6]~105 (
// Equation(s):
// \fsx|lineBuffer[16][6]~105_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[16][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[16][6]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[16][6]~105_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[16][6]~105 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[16][6]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \fsx|lineBuffer[16][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[16][6]~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[16][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \fsx|lineBuffer[12][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[12][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \fsx|lineBuffer[13][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[13][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~80_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[13][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[13][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[13][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \fsx|lineBuffer[13][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[13][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \fsx|vga_r[5]~217 (
// Equation(s):
// \fsx|vga_r[5]~217_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[13][6]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[12][6]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[12][6]~q ),
	.datad(\fsx|lineBuffer[13][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~217_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~217 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneive_lcell_comb \fsx|lineBuffer[17][6]~106 (
// Equation(s):
// \fsx|lineBuffer[17][6]~106_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[17][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[17][6]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[17][6]~106_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[17][6]~106 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[17][6]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \fsx|lineBuffer[17][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[17][6]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[17][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneive_lcell_comb \fsx|vga_r[5]~218 (
// Equation(s):
// \fsx|vga_r[5]~218_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~217_combout  & ((\fsx|lineBuffer[17][6]~q ))) # (!\fsx|vga_r[5]~217_combout  & (\fsx|lineBuffer[16][6]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~217_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[16][6]~q ),
	.datac(\fsx|vga_r[5]~217_combout ),
	.datad(\fsx|lineBuffer[17][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~218_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~218 .lut_mask = 16'hF858;
defparam \fsx|vga_r[5]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneive_lcell_comb \fsx|lineBuffer[145][6]~104 (
// Equation(s):
// \fsx|lineBuffer[145][6]~104_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[145][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[145][6]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[145][6]~104_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[145][6]~104 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[145][6]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \fsx|lineBuffer[145][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[145][6]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[145][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[145][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[145][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N3
dffeas \fsx|lineBuffer[140][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[140][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[140][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[140][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \fsx|lineBuffer[141][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[141][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[141][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[141][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[141][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \fsx|lineBuffer[141][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[141][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[141][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[141][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[141][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \fsx|vga_r[5]~215 (
// Equation(s):
// \fsx|vga_r[5]~215_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[141][6]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[140][6]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[140][6]~q ),
	.datad(\fsx|lineBuffer[141][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~215_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~215 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneive_lcell_comb \fsx|lineBuffer[144][6]~103 (
// Equation(s):
// \fsx|lineBuffer[144][6]~103_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[144][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[144][6]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[144][6]~103_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[144][6]~103 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[144][6]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \fsx|lineBuffer[144][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[144][6]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[144][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[144][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[144][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneive_lcell_comb \fsx|vga_r[5]~216 (
// Equation(s):
// \fsx|vga_r[5]~216_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~215_combout  & (\fsx|lineBuffer[145][6]~q )) # (!\fsx|vga_r[5]~215_combout  & ((\fsx|lineBuffer[144][6]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~215_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[145][6]~q ),
	.datac(\fsx|vga_r[5]~215_combout ),
	.datad(\fsx|lineBuffer[144][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~216_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~216 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[5]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneive_lcell_comb \fsx|vga_r[5]~219 (
// Equation(s):
// \fsx|vga_r[5]~219_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[7]~8_combout ) # (\fsx|vga_r[5]~216_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|vga_r[5]~218_combout  & (!\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[5]~218_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[5]~216_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~219_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~219 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[5]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneive_lcell_comb \fsx|lineBuffer[209][6]~108 (
// Equation(s):
// \fsx|lineBuffer[209][6]~108_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[209][6]~q )))

	.dataa(\fsx|lineBuffer[208][5]~8_combout ),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[209][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[209][6]~108_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[209][6]~108 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[209][6]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \fsx|lineBuffer[209][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[209][6]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[209][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[209][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[209][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N5
dffeas \fsx|lineBuffer[204][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[204][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[204][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[204][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneive_lcell_comb \fsx|lineBuffer[205][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[205][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~80_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[205][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[205][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[205][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N19
dffeas \fsx|lineBuffer[205][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[205][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[205][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[205][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[205][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneive_lcell_comb \fsx|vga_r[5]~220 (
// Equation(s):
// \fsx|vga_r[5]~220_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[205][6]~q ))) # (!\fsx|displayGen|o_h[1]~10_combout  
// & (\fsx|lineBuffer[204][6]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[204][6]~q ),
	.datad(\fsx|lineBuffer[205][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~220_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~220 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneive_lcell_comb \fsx|lineBuffer[208][6]~107 (
// Equation(s):
// \fsx|lineBuffer[208][6]~107_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[208][6]~q )))

	.dataa(\fsx|lineBuffer[208][5]~8_combout ),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[208][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[208][6]~107_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[208][6]~107 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[208][6]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \fsx|lineBuffer[208][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[208][6]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[208][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[208][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[208][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneive_lcell_comb \fsx|vga_r[5]~221 (
// Equation(s):
// \fsx|vga_r[5]~221_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~220_combout  & (\fsx|lineBuffer[209][6]~q )) # (!\fsx|vga_r[5]~220_combout  & ((\fsx|lineBuffer[208][6]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~220_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[209][6]~q ),
	.datac(\fsx|vga_r[5]~220_combout ),
	.datad(\fsx|lineBuffer[208][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~221_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~221 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[5]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneive_lcell_comb \fsx|vga_r[5]~222 (
// Equation(s):
// \fsx|vga_r[5]~222_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[5]~219_combout  & ((\fsx|vga_r[5]~221_combout ))) # (!\fsx|vga_r[5]~219_combout  & (\fsx|vga_r[5]~214_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_r[5]~219_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_r[5]~214_combout ),
	.datac(\fsx|vga_r[5]~219_combout ),
	.datad(\fsx|vga_r[5]~221_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~222_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~222 .lut_mask = 16'hF858;
defparam \fsx|vga_r[5]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \fsx|lineBuffer[18][6]~129 (
// Equation(s):
// \fsx|lineBuffer[18][6]~129_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[18][6]~q )))

	.dataa(\fsx|lineBuffer~54_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[18][6]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[18][6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[18][6]~129 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[18][6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N7
dffeas \fsx|lineBuffer[18][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[18][6]~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[18][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N3
dffeas \fsx|lineBuffer[14][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[14][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cycloneive_lcell_comb \fsx|lineBuffer[78][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[78][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[78][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[78][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[78][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N25
dffeas \fsx|lineBuffer[78][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[78][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[78][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[78][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[78][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N2
cycloneive_lcell_comb \fsx|vga_r[5]~248 (
// Equation(s):
// \fsx|vga_r[5]~248_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[78][6]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[14][6]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[14][6]~q ),
	.datad(\fsx|lineBuffer[78][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~248_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~248 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \fsx|lineBuffer[82][6]~130 (
// Equation(s):
// \fsx|lineBuffer[82][6]~130_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[82][6]~q )))

	.dataa(\fsx|lineBuffer~54_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[82][6]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[82][6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[82][6]~130 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[82][6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \fsx|lineBuffer[82][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[82][6]~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[82][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[82][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[82][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \fsx|vga_r[5]~249 (
// Equation(s):
// \fsx|vga_r[5]~249_combout  = (\fsx|vga_r[5]~248_combout  & (((\fsx|lineBuffer[82][6]~q ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~248_combout  & (\fsx|lineBuffer[18][6]~q  & (\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|lineBuffer[18][6]~q ),
	.datab(\fsx|vga_r[5]~248_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|lineBuffer[82][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~249_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~249 .lut_mask = 16'hEC2C;
defparam \fsx|vga_r[5]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \fsx|lineBuffer[83][6]~128 (
// Equation(s):
// \fsx|lineBuffer[83][6]~128_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[83][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[83][6]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[83][6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[83][6]~128 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[83][6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \fsx|lineBuffer[83][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[83][6]~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[83][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[83][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[83][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \fsx|lineBuffer[79][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[79][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[79][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[79][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[79][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \fsx|lineBuffer[79][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[79][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[79][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[79][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[79][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N17
dffeas \fsx|lineBuffer[15][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[15][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
cycloneive_lcell_comb \fsx|vga_r[5]~246 (
// Equation(s):
// \fsx|vga_r[5]~246_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[79][6]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[15][6]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[79][6]~q ),
	.datac(\fsx|lineBuffer[15][6]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~246_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~246 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[5]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \fsx|lineBuffer[19][6]~127 (
// Equation(s):
// \fsx|lineBuffer[19][6]~127_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[19][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[19][6]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[19][6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[19][6]~127 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[19][6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \fsx|lineBuffer[19][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[19][6]~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[19][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \fsx|vga_r[5]~247 (
// Equation(s):
// \fsx|vga_r[5]~247_combout  = (\fsx|vga_r[5]~246_combout  & ((\fsx|lineBuffer[83][6]~q ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~246_combout  & (((\fsx|displayGen|o_h[3]~13_combout  & \fsx|lineBuffer[19][6]~q ))))

	.dataa(\fsx|lineBuffer[83][6]~q ),
	.datab(\fsx|vga_r[5]~246_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|lineBuffer[19][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~247_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~247 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[5]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \fsx|vga_r[5]~250 (
// Equation(s):
// \fsx|vga_r[5]~250_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[5]~247_combout ))) # 
// (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[5]~249_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[5]~249_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[5]~247_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~250_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~250 .lut_mask = 16'hF4A4;
defparam \fsx|vga_r[5]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \fsx|lineBuffer[210][6]~126 (
// Equation(s):
// \fsx|lineBuffer[210][6]~126_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[210][6]~q )))

	.dataa(\fsx|lineBuffer~54_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[210][6]~q ),
	.datad(\fsx|lineBuffer[208][5]~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[210][6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[210][6]~126 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[210][6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \fsx|lineBuffer[210][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[210][6]~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[210][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[210][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[210][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \fsx|lineBuffer[146][6]~125 (
// Equation(s):
// \fsx|lineBuffer[146][6]~125_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[146][6]~q )))

	.dataa(\fsx|lineBuffer~54_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[146][6]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[146][6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[146][6]~125 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[146][6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \fsx|lineBuffer[146][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[146][6]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[146][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[146][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[146][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N11
dffeas \fsx|lineBuffer[142][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[142][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[142][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[142][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneive_lcell_comb \fsx|lineBuffer[206][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[206][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[206][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[206][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[206][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N7
dffeas \fsx|lineBuffer[206][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[206][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[206][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[206][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[206][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \fsx|vga_r[5]~244 (
// Equation(s):
// \fsx|vga_r[5]~244_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[206][6]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[142][6]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[142][6]~q ),
	.datad(\fsx|lineBuffer[206][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~244_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~244 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \fsx|vga_r[5]~245 (
// Equation(s):
// \fsx|vga_r[5]~245_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~244_combout  & (\fsx|lineBuffer[210][6]~q )) # (!\fsx|vga_r[5]~244_combout  & ((\fsx|lineBuffer[146][6]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~244_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[210][6]~q ),
	.datac(\fsx|lineBuffer[146][6]~q ),
	.datad(\fsx|vga_r[5]~244_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~245_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~245 .lut_mask = 16'hDDA0;
defparam \fsx|vga_r[5]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \fsx|lineBuffer[147][6]~131 (
// Equation(s):
// \fsx|lineBuffer[147][6]~131_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[147][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[147][6]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[147][6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[147][6]~131 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[147][6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \fsx|lineBuffer[147][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[147][6]~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[147][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[147][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[147][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \fsx|lineBuffer[211][6]~132 (
// Equation(s):
// \fsx|lineBuffer[211][6]~132_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[211][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[211][6]~q ),
	.datad(\fsx|lineBuffer[208][5]~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[211][6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[211][6]~132 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[211][6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \fsx|lineBuffer[211][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[211][6]~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[211][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[211][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[211][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \fsx|lineBuffer[143][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[143][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[143][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[143][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cycloneive_lcell_comb \fsx|lineBuffer[207][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[207][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[207][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[207][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[207][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N9
dffeas \fsx|lineBuffer[207][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[207][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[207][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[207][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[207][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \fsx|vga_r[5]~251 (
// Equation(s):
// \fsx|vga_r[5]~251_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[207][6]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[143][6]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[143][6]~q ),
	.datad(\fsx|lineBuffer[207][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~251_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~251 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \fsx|vga_r[5]~252 (
// Equation(s):
// \fsx|vga_r[5]~252_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~251_combout  & ((\fsx|lineBuffer[211][6]~q ))) # (!\fsx|vga_r[5]~251_combout  & (\fsx|lineBuffer[147][6]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~251_combout ))))

	.dataa(\fsx|lineBuffer[147][6]~q ),
	.datab(\fsx|lineBuffer[211][6]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_r[5]~251_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~252_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~252 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[5]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \fsx|vga_r[5]~253 (
// Equation(s):
// \fsx|vga_r[5]~253_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[5]~250_combout  & ((\fsx|vga_r[5]~252_combout ))) # (!\fsx|vga_r[5]~250_combout  & (\fsx|vga_r[5]~245_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_r[5]~250_combout ))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[5]~250_combout ),
	.datac(\fsx|vga_r[5]~245_combout ),
	.datad(\fsx|vga_r[5]~252_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~253_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~253 .lut_mask = 16'hEC64;
defparam \fsx|vga_r[5]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \fsx|vga_r[5]~254 (
// Equation(s):
// \fsx|vga_r[5]~254_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[5]~243_combout  & ((\fsx|vga_r[5]~253_combout ))) # (!\fsx|vga_r[5]~243_combout  & (\fsx|vga_r[5]~222_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|vga_r[5]~243_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_r[5]~243_combout ),
	.datac(\fsx|vga_r[5]~222_combout ),
	.datad(\fsx|vga_r[5]~253_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~254_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~254 .lut_mask = 16'hEC64;
defparam \fsx|vga_r[5]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \fsx|vga_r[5]~297 (
// Equation(s):
// \fsx|vga_r[5]~297_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[5]~254_combout ))) # (!\fsx|displayGen|o_h[5]~11_combout  
// & (\fsx|vga_r[5]~296_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|vga_r[5]~296_combout ),
	.datad(\fsx|vga_r[5]~254_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~297_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~297 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \fsx|lineBuffer[69][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[69][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[69][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[69][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \fsx|lineBuffer[197][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[197][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[197][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[197][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[197][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N29
dffeas \fsx|lineBuffer[197][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[197][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[197][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[197][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[197][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \fsx|vga_r[5]~188 (
// Equation(s):
// \fsx|vga_r[5]~188_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[197][6]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[69][6]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[69][6]~q ),
	.datad(\fsx|lineBuffer[197][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~188_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~188 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \fsx|lineBuffer[71][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[71][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[71][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[71][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[71][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \fsx|lineBuffer[71][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[71][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[71][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[71][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[71][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N21
dffeas \fsx|lineBuffer[199][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[199][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[199][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[199][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \fsx|vga_r[5]~189 (
// Equation(s):
// \fsx|vga_r[5]~189_combout  = (\fsx|vga_r[5]~188_combout  & (((\fsx|lineBuffer[199][6]~q ) # (!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[5]~188_combout  & (\fsx|lineBuffer[71][6]~q  & ((\fsx|displayGen|o_h[2]~14_combout ))))

	.dataa(\fsx|vga_r[5]~188_combout ),
	.datab(\fsx|lineBuffer[71][6]~q ),
	.datac(\fsx|lineBuffer[199][6]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~189_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~189 .lut_mask = 16'hE4AA;
defparam \fsx|vga_r[5]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N1
dffeas \fsx|lineBuffer[68][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[68][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[68][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[68][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \fsx|lineBuffer[196][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[196][6]~feeder_combout  = \fsx|lineBuffer~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[196][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[196][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[196][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N11
dffeas \fsx|lineBuffer[196][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[196][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[196][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[196][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[196][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \fsx|vga_r[5]~183 (
// Equation(s):
// \fsx|vga_r[5]~183_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[196][6]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[68][6]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[68][6]~q ),
	.datad(\fsx|lineBuffer[196][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~183_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~183 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[5]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N27
dffeas \fsx|lineBuffer[198][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[198][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[198][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[198][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N0
cycloneive_lcell_comb \fsx|lineBuffer[70][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[70][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[70][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[70][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[70][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N1
dffeas \fsx|lineBuffer[70][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[70][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[70][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[70][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[70][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N26
cycloneive_lcell_comb \fsx|vga_r[5]~184 (
// Equation(s):
// \fsx|vga_r[5]~184_combout  = (\fsx|vga_r[5]~183_combout  & (((\fsx|lineBuffer[198][6]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_r[5]~183_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[70][6]~q ))))

	.dataa(\fsx|vga_r[5]~183_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[198][6]~q ),
	.datad(\fsx|lineBuffer[70][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~184_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~184 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[5]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \fsx|lineBuffer[6][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[6][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~82_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[6][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \fsx|lineBuffer[6][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[6][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N5
dffeas \fsx|lineBuffer[134][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[134][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[134][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[134][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \fsx|lineBuffer[132][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[132][6]~feeder_combout  = \fsx|lineBuffer~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~84_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[132][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[132][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[132][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \fsx|lineBuffer[132][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[132][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[132][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[132][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[132][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N19
dffeas \fsx|lineBuffer[4][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[4][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \fsx|vga_r[5]~185 (
// Equation(s):
// \fsx|vga_r[5]~185_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[132][6]~q ) # ((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[4][6]~q  & !\fsx|displayGen|o_h[2]~14_combout ))))

	.dataa(\fsx|lineBuffer[132][6]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[4][6]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~185_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~185 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[5]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \fsx|vga_r[5]~186 (
// Equation(s):
// \fsx|vga_r[5]~186_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~185_combout  & ((\fsx|lineBuffer[134][6]~q ))) # (!\fsx|vga_r[5]~185_combout  & (\fsx|lineBuffer[6][6]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~185_combout ))))

	.dataa(\fsx|lineBuffer[6][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[134][6]~q ),
	.datad(\fsx|vga_r[5]~185_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~186_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~186 .lut_mask = 16'hF388;
defparam \fsx|vga_r[5]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \fsx|vga_r[5]~187 (
// Equation(s):
// \fsx|vga_r[5]~187_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_r[5]~184_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|vga_r[5]~186_combout )))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[5]~184_combout ),
	.datac(\fsx|vga_r[5]~186_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~187_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~187 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[5]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \fsx|lineBuffer[7][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[7][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~78_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[7][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N9
dffeas \fsx|lineBuffer[7][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[7][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N11
dffeas \fsx|lineBuffer[135][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[135][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[135][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[135][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N17
dffeas \fsx|lineBuffer[5][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[5][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \fsx|lineBuffer[133][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[133][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~80_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[133][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[133][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[133][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N17
dffeas \fsx|lineBuffer[133][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[133][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[133][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[133][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[133][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \fsx|vga_r[5]~181 (
// Equation(s):
// \fsx|vga_r[5]~181_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[133][6]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[5][6]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[5][6]~q ),
	.datad(\fsx|lineBuffer[133][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~181_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~181 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \fsx|vga_r[5]~182 (
// Equation(s):
// \fsx|vga_r[5]~182_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~181_combout  & ((\fsx|lineBuffer[135][6]~q ))) # (!\fsx|vga_r[5]~181_combout  & (\fsx|lineBuffer[7][6]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~181_combout ))))

	.dataa(\fsx|lineBuffer[7][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[135][6]~q ),
	.datad(\fsx|vga_r[5]~181_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~182_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~182 .lut_mask = 16'hF388;
defparam \fsx|vga_r[5]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \fsx|vga_r[5]~190 (
// Equation(s):
// \fsx|vga_r[5]~190_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[5]~187_combout  & (\fsx|vga_r[5]~189_combout )) # (!\fsx|vga_r[5]~187_combout  & ((\fsx|vga_r[5]~182_combout ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_r[5]~187_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[5]~189_combout ),
	.datac(\fsx|vga_r[5]~187_combout ),
	.datad(\fsx|vga_r[5]~182_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~190_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~190 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[5]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N11
dffeas \fsx|lineBuffer[164][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[164][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[164][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[164][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \fsx|lineBuffer[165][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[165][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[165][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[165][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[165][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N17
dffeas \fsx|lineBuffer[165][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[165][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[165][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[165][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[165][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \fsx|vga_r[5]~198 (
// Equation(s):
// \fsx|vga_r[5]~198_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[165][6]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[164][6]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[164][6]~q ),
	.datad(\fsx|lineBuffer[165][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~198_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~198 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N13
dffeas \fsx|lineBuffer[167][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[167][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[167][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[167][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \fsx|lineBuffer[166][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[166][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[166][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[166][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[166][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N7
dffeas \fsx|lineBuffer[166][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[166][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[166][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[166][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[166][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \fsx|vga_r[5]~199 (
// Equation(s):
// \fsx|vga_r[5]~199_combout  = (\fsx|vga_r[5]~198_combout  & (((\fsx|lineBuffer[167][6]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_r[5]~198_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[166][6]~q ))))

	.dataa(\fsx|vga_r[5]~198_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[167][6]~q ),
	.datad(\fsx|lineBuffer[166][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~199_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~199 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[5]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N7
dffeas \fsx|lineBuffer[36][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[36][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[36][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[36][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \fsx|lineBuffer[37][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[37][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~80_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[37][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[37][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[37][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N13
dffeas \fsx|lineBuffer[37][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[37][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[37][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[37][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[37][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \fsx|vga_r[5]~191 (
// Equation(s):
// \fsx|vga_r[5]~191_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[37][6]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[36][6]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[36][6]~q ),
	.datad(\fsx|lineBuffer[37][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~191_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~191 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N25
dffeas \fsx|lineBuffer[39][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[39][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[39][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[39][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \fsx|lineBuffer[38][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[38][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[38][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[38][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[38][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N19
dffeas \fsx|lineBuffer[38][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[38][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[38][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[38][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[38][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \fsx|vga_r[5]~192 (
// Equation(s):
// \fsx|vga_r[5]~192_combout  = (\fsx|vga_r[5]~191_combout  & (((\fsx|lineBuffer[39][6]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_r[5]~191_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[38][6]~q ))))

	.dataa(\fsx|vga_r[5]~191_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[39][6]~q ),
	.datad(\fsx|lineBuffer[38][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~192_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~192 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[5]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N7
dffeas \fsx|lineBuffer[100][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[100][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[100][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[100][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \fsx|lineBuffer[101][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[101][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~80_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[101][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[101][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[101][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N29
dffeas \fsx|lineBuffer[101][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[101][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[101][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[101][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[101][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \fsx|vga_r[5]~193 (
// Equation(s):
// \fsx|vga_r[5]~193_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[101][6]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[100][6]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[100][6]~q ),
	.datad(\fsx|lineBuffer[101][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~193_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~193 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N25
dffeas \fsx|lineBuffer[103][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[103][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[103][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[103][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \fsx|lineBuffer[102][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[102][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[102][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[102][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[102][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \fsx|lineBuffer[102][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[102][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[102][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[102][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[102][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \fsx|vga_r[5]~194 (
// Equation(s):
// \fsx|vga_r[5]~194_combout  = (\fsx|vga_r[5]~193_combout  & (((\fsx|lineBuffer[103][6]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_r[5]~193_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[102][6]~q ))))

	.dataa(\fsx|vga_r[5]~193_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[103][6]~q ),
	.datad(\fsx|lineBuffer[102][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~194_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~194 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[5]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N11
dffeas \fsx|lineBuffer[228][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[228][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[228][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[228][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N16
cycloneive_lcell_comb \fsx|lineBuffer[229][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[229][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~80_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[229][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[229][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[229][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N17
dffeas \fsx|lineBuffer[229][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[229][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[229][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[229][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[229][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N10
cycloneive_lcell_comb \fsx|vga_r[5]~195 (
// Equation(s):
// \fsx|vga_r[5]~195_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[229][6]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[228][6]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[228][6]~q ),
	.datad(\fsx|lineBuffer[229][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~195_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~195 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N13
dffeas \fsx|lineBuffer[231][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[231][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[231][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[231][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N6
cycloneive_lcell_comb \fsx|lineBuffer[230][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[230][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[230][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[230][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[230][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N7
dffeas \fsx|lineBuffer[230][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[230][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[230][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[230][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[230][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N12
cycloneive_lcell_comb \fsx|vga_r[5]~196 (
// Equation(s):
// \fsx|vga_r[5]~196_combout  = (\fsx|vga_r[5]~195_combout  & (((\fsx|lineBuffer[231][6]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_r[5]~195_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[230][6]~q ))))

	.dataa(\fsx|vga_r[5]~195_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[231][6]~q ),
	.datad(\fsx|lineBuffer[230][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~196_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~196 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[5]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N30
cycloneive_lcell_comb \fsx|vga_r[5]~197 (
// Equation(s):
// \fsx|vga_r[5]~197_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|vga_r[5]~194_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[5]~196_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_r[5]~194_combout ),
	.datad(\fsx|vga_r[5]~196_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~197_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~197 .lut_mask = 16'hB9A8;
defparam \fsx|vga_r[5]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \fsx|vga_r[5]~200 (
// Equation(s):
// \fsx|vga_r[5]~200_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[5]~197_combout  & (\fsx|vga_r[5]~199_combout )) # (!\fsx|vga_r[5]~197_combout  & ((\fsx|vga_r[5]~192_combout ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_r[5]~197_combout ))))

	.dataa(\fsx|vga_r[5]~199_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_r[5]~192_combout ),
	.datad(\fsx|vga_r[5]~197_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~200_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~200 .lut_mask = 16'hBBC0;
defparam \fsx|vga_r[5]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \fsx|vga_r[5]~201 (
// Equation(s):
// \fsx|vga_r[5]~201_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[6]~7_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_r[5]~190_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// ((\fsx|vga_r[5]~200_combout )))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|vga_r[5]~190_combout ),
	.datad(\fsx|vga_r[5]~200_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~201_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~201 .lut_mask = 16'hD9C8;
defparam \fsx|vga_r[5]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneive_lcell_comb \fsx|lineBuffer[40][6]~70 (
// Equation(s):
// \fsx|lineBuffer[40][6]~70_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~57_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[40][6]~q ))

	.dataa(\fsx|lineBuffer[40][5]~23_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[40][6]~q ),
	.datad(\fsx|lineBuffer~57_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[40][6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[40][6]~70 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[40][6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N11
dffeas \fsx|lineBuffer[40][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[40][6]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[40][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[40][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[40][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneive_lcell_comb \fsx|lineBuffer[232][6]~71 (
// Equation(s):
// \fsx|lineBuffer[232][6]~71_combout  = (\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer[232][6]~q )))

	.dataa(\fsx|lineBuffer~57_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[232][6]~q ),
	.datad(\fsx|lineBuffer[232][5]~18_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[232][6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[232][6]~71 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[232][6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N21
dffeas \fsx|lineBuffer[232][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[232][6]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[232][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[232][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[232][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cycloneive_lcell_comb \fsx|vga_r[5]~175 (
// Equation(s):
// \fsx|vga_r[5]~175_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[40][6]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|lineBuffer[232][6]~q )))))

	.dataa(\fsx|lineBuffer[40][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[232][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~175_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~175 .lut_mask = 16'hE3E0;
defparam \fsx|vga_r[5]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneive_lcell_comb \fsx|lineBuffer[42][6]~72 (
// Equation(s):
// \fsx|lineBuffer[42][6]~72_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~54_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[42][6]~q ))

	.dataa(\fsx|lineBuffer[40][5]~23_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[42][6]~q ),
	.datad(\fsx|lineBuffer~54_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[42][6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[42][6]~72 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[42][6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N9
dffeas \fsx|lineBuffer[42][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[42][6]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[42][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[42][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[42][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneive_lcell_comb \fsx|lineBuffer[234][6]~69 (
// Equation(s):
// \fsx|lineBuffer[234][6]~69_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~54_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[234][6]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[234][6]~q ),
	.datad(\fsx|lineBuffer~54_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[234][6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[234][6]~69 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[234][6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N25
dffeas \fsx|lineBuffer[234][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[234][6]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[234][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[234][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[234][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneive_lcell_comb \fsx|vga_r[5]~176 (
// Equation(s):
// \fsx|vga_r[5]~176_combout  = (\fsx|vga_r[5]~175_combout  & (((\fsx|lineBuffer[42][6]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_r[5]~175_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[234][6]~q ))))

	.dataa(\fsx|vga_r[5]~175_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[42][6]~q ),
	.datad(\fsx|lineBuffer[234][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~176_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~176 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[5]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneive_lcell_comb \fsx|lineBuffer[235][6]~63 (
// Equation(s):
// \fsx|lineBuffer[235][6]~63_combout  = (\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer[235][6]~q )))

	.dataa(\fsx|lineBuffer~62_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[235][6]~q ),
	.datad(\fsx|lineBuffer[232][5]~18_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[235][6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[235][6]~63 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[235][6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N13
dffeas \fsx|lineBuffer[235][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[235][6]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[235][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[235][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[235][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneive_lcell_comb \fsx|lineBuffer[43][6]~68 (
// Equation(s):
// \fsx|lineBuffer[43][6]~68_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[43][6]~q )))

	.dataa(\fsx|lineBuffer[40][5]~23_combout ),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[43][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[43][6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[43][6]~68 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[43][6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N29
dffeas \fsx|lineBuffer[43][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[43][6]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[43][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[43][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[43][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneive_lcell_comb \fsx|lineBuffer[41][6]~66 (
// Equation(s):
// \fsx|lineBuffer[41][6]~66_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[41][6]~q )))

	.dataa(\fsx|lineBuffer[40][5]~23_combout ),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[41][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[41][6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[41][6]~66 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[41][6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N7
dffeas \fsx|lineBuffer[41][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[41][6]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[41][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[41][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[41][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneive_lcell_comb \fsx|lineBuffer[233][6]~67 (
// Equation(s):
// \fsx|lineBuffer[233][6]~67_combout  = (\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer[233][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[233][6]~q ),
	.datad(\fsx|lineBuffer[232][5]~18_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[233][6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[233][6]~67 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[233][6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N1
dffeas \fsx|lineBuffer[233][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[233][6]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[233][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[233][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[233][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneive_lcell_comb \fsx|vga_r[5]~173 (
// Equation(s):
// \fsx|vga_r[5]~173_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[41][6]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|lineBuffer[233][6]~q )))))

	.dataa(\fsx|lineBuffer[41][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[233][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~173_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~173 .lut_mask = 16'hE3E0;
defparam \fsx|vga_r[5]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneive_lcell_comb \fsx|vga_r[5]~174 (
// Equation(s):
// \fsx|vga_r[5]~174_combout  = (\fsx|vga_r[5]~173_combout  & (((\fsx|lineBuffer[43][6]~q ) # (!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[5]~173_combout  & (\fsx|lineBuffer[235][6]~q  & ((\fsx|displayGen|o_h[2]~14_combout ))))

	.dataa(\fsx|lineBuffer[235][6]~q ),
	.datab(\fsx|lineBuffer[43][6]~q ),
	.datac(\fsx|vga_r[5]~173_combout ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~174_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~174 .lut_mask = 16'hCAF0;
defparam \fsx|vga_r[5]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneive_lcell_comb \fsx|vga_r[5]~177 (
// Equation(s):
// \fsx|vga_r[5]~177_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|vga_r[5]~174_combout ) # (\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[5]~176_combout  & ((!\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[5]~176_combout ),
	.datac(\fsx|vga_r[5]~174_combout ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~177_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~177 .lut_mask = 16'hAAE4;
defparam \fsx|vga_r[5]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \fsx|lineBuffer[107][6]~73 (
// Equation(s):
// \fsx|lineBuffer[107][6]~73_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[107][6]~q )))

	.dataa(\fsx|lineBuffer~62_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[107][6]~q ),
	.datad(\fsx|lineBuffer[104][5]~17_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[107][6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[107][6]~73 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[107][6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \fsx|lineBuffer[107][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[107][6]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[107][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[107][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[107][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \fsx|lineBuffer[171][6]~76 (
// Equation(s):
// \fsx|lineBuffer[171][6]~76_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~62_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[171][6]~q ))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[171][6]~q ),
	.datad(\fsx|lineBuffer~62_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[171][6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[171][6]~76 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[171][6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \fsx|lineBuffer[171][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[171][6]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[171][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[171][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[171][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \fsx|lineBuffer[169][6]~74 (
// Equation(s):
// \fsx|lineBuffer[169][6]~74_combout  = (\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer[169][6]~q )))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[169][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[169][6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[169][6]~74 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[169][6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \fsx|lineBuffer[169][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[169][6]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[169][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[169][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[169][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \fsx|lineBuffer[105][6]~75 (
// Equation(s):
// \fsx|lineBuffer[105][6]~75_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[105][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[105][6]~q ),
	.datad(\fsx|lineBuffer[104][5]~17_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[105][6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[105][6]~75 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[105][6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \fsx|lineBuffer[105][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[105][6]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[105][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[105][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[105][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \fsx|vga_r[5]~178 (
// Equation(s):
// \fsx|vga_r[5]~178_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[169][6]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|lineBuffer[105][6]~q )))))

	.dataa(\fsx|lineBuffer[169][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[105][6]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~178_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~178 .lut_mask = 16'hEE30;
defparam \fsx|vga_r[5]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \fsx|vga_r[5]~179 (
// Equation(s):
// \fsx|vga_r[5]~179_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~178_combout  & ((\fsx|lineBuffer[171][6]~q ))) # (!\fsx|vga_r[5]~178_combout  & (\fsx|lineBuffer[107][6]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~178_combout ))))

	.dataa(\fsx|lineBuffer[107][6]~q ),
	.datab(\fsx|lineBuffer[171][6]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_r[5]~178_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~179_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~179 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[5]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \fsx|lineBuffer[170][6]~60 (
// Equation(s):
// \fsx|lineBuffer[170][6]~60_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~54_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[170][6]~q ))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[170][6]~q ),
	.datad(\fsx|lineBuffer~54_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[170][6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[170][6]~60 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[170][6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \fsx|lineBuffer[170][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[170][6]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[170][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[170][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[170][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \fsx|lineBuffer[168][6]~58 (
// Equation(s):
// \fsx|lineBuffer[168][6]~58_combout  = (\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer[168][6]~q )))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[168][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[168][6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[168][6]~58 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[168][6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \fsx|lineBuffer[168][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[168][6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[168][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[168][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[168][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \fsx|lineBuffer[104][6]~59 (
// Equation(s):
// \fsx|lineBuffer[104][6]~59_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[104][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[104][6]~q ),
	.datad(\fsx|lineBuffer[104][5]~17_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[104][6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[104][6]~59 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[104][6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \fsx|lineBuffer[104][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[104][6]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[104][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[104][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[104][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \fsx|vga_r[5]~171 (
// Equation(s):
// \fsx|vga_r[5]~171_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[168][6]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[104][6]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[168][6]~q ),
	.datad(\fsx|lineBuffer[104][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~171_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~171 .lut_mask = 16'hB9A8;
defparam \fsx|vga_r[5]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \fsx|lineBuffer[106][6]~55 (
// Equation(s):
// \fsx|lineBuffer[106][6]~55_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~54_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[106][6]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[104][5]~17_combout ),
	.datac(\fsx|lineBuffer[106][6]~q ),
	.datad(\fsx|lineBuffer~54_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[106][6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[106][6]~55 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[106][6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \fsx|lineBuffer[106][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[106][6]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[106][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[106][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[106][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \fsx|vga_r[5]~172 (
// Equation(s):
// \fsx|vga_r[5]~172_combout  = (\fsx|vga_r[5]~171_combout  & ((\fsx|lineBuffer[170][6]~q ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[5]~171_combout  & (((\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[106][6]~q ))))

	.dataa(\fsx|lineBuffer[170][6]~q ),
	.datab(\fsx|vga_r[5]~171_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[106][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~172_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~172 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[5]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \fsx|vga_r[5]~180 (
// Equation(s):
// \fsx|vga_r[5]~180_combout  = (\fsx|vga_r[5]~177_combout  & ((\fsx|vga_r[5]~179_combout ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_r[5]~177_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|vga_r[5]~172_combout ))))

	.dataa(\fsx|vga_r[5]~177_combout ),
	.datab(\fsx|vga_r[5]~179_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[5]~172_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~180_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~180 .lut_mask = 16'hDA8A;
defparam \fsx|vga_r[5]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \fsx|lineBuffer[75][6]~88 (
// Equation(s):
// \fsx|lineBuffer[75][6]~88_combout  = (\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer~62_combout ))) # (!\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer[75][6]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[72][5]~20_combout ),
	.datac(\fsx|lineBuffer[75][6]~q ),
	.datad(\fsx|lineBuffer~62_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[75][6]~88_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[75][6]~88 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[75][6]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \fsx|lineBuffer[75][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[75][6]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[75][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[75][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[75][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \fsx|lineBuffer[72][6]~87 (
// Equation(s):
// \fsx|lineBuffer[72][6]~87_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[72][6]~q )))

	.dataa(\fsx|lineBuffer~57_combout ),
	.datab(\fsx|lineBuffer[72][5]~20_combout ),
	.datac(\fsx|lineBuffer[72][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[72][6]~87_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[72][6]~87 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[72][6]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \fsx|lineBuffer[72][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[72][6]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[72][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[72][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[72][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \fsx|lineBuffer[73][6]~86 (
// Equation(s):
// \fsx|lineBuffer[73][6]~86_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[73][6]~q )))

	.dataa(\fsx|lineBuffer~65_combout ),
	.datab(\fsx|lineBuffer[72][5]~20_combout ),
	.datac(\fsx|lineBuffer[73][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[73][6]~86_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[73][6]~86 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[73][6]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N21
dffeas \fsx|lineBuffer[73][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[73][6]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[73][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[73][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[73][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \fsx|vga_r[5]~202 (
// Equation(s):
// \fsx|vga_r[5]~202_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[73][6]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[72][6]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[72][6]~q ),
	.datad(\fsx|lineBuffer[73][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~202_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~202 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \fsx|lineBuffer[74][6]~85 (
// Equation(s):
// \fsx|lineBuffer[74][6]~85_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[74][6]~q )))

	.dataa(\fsx|lineBuffer~54_combout ),
	.datab(\fsx|lineBuffer[72][5]~20_combout ),
	.datac(\fsx|lineBuffer[74][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[74][6]~85_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[74][6]~85 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[74][6]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \fsx|lineBuffer[74][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[74][6]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[74][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[74][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[74][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \fsx|vga_r[5]~203 (
// Equation(s):
// \fsx|vga_r[5]~203_combout  = (\fsx|vga_r[5]~202_combout  & ((\fsx|lineBuffer[75][6]~q ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[5]~202_combout  & (((\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[74][6]~q ))))

	.dataa(\fsx|lineBuffer[75][6]~q ),
	.datab(\fsx|vga_r[5]~202_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[74][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~203_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~203 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[5]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \fsx|lineBuffer[203][6]~100 (
// Equation(s):
// \fsx|lineBuffer[203][6]~100_combout  = (\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer~62_combout ))) # (!\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer[203][6]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[200][5]~24_combout ),
	.datac(\fsx|lineBuffer[203][6]~q ),
	.datad(\fsx|lineBuffer~62_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[203][6]~100_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[203][6]~100 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[203][6]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \fsx|lineBuffer[203][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[203][6]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[203][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[203][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[203][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \fsx|lineBuffer[202][6]~97 (
// Equation(s):
// \fsx|lineBuffer[202][6]~97_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[202][6]~q )))

	.dataa(\fsx|lineBuffer~54_combout ),
	.datab(\fsx|lineBuffer[200][5]~24_combout ),
	.datac(\fsx|lineBuffer[202][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[202][6]~97_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[202][6]~97 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[202][6]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \fsx|lineBuffer[202][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[202][6]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[202][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[202][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[202][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \fsx|lineBuffer[200][6]~99 (
// Equation(s):
// \fsx|lineBuffer[200][6]~99_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[200][6]~q )))

	.dataa(\fsx|lineBuffer~57_combout ),
	.datab(\fsx|lineBuffer[200][5]~24_combout ),
	.datac(\fsx|lineBuffer[200][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[200][6]~99_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[200][6]~99 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[200][6]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \fsx|lineBuffer[200][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[200][6]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[200][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[200][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[200][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \fsx|lineBuffer[201][6]~98 (
// Equation(s):
// \fsx|lineBuffer[201][6]~98_combout  = (\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer~65_combout ))) # (!\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer[201][6]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[200][5]~24_combout ),
	.datac(\fsx|lineBuffer[201][6]~q ),
	.datad(\fsx|lineBuffer~65_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[201][6]~98_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[201][6]~98 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[201][6]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \fsx|lineBuffer[201][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[201][6]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[201][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[201][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[201][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \fsx|vga_r[5]~209 (
// Equation(s):
// \fsx|vga_r[5]~209_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[2]~14_combout ) # (\fsx|lineBuffer[201][6]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[200][6]~q  & (!\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[200][6]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[201][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~209_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~209 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[5]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \fsx|vga_r[5]~210 (
// Equation(s):
// \fsx|vga_r[5]~210_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~209_combout  & (\fsx|lineBuffer[203][6]~q )) # (!\fsx|vga_r[5]~209_combout  & ((\fsx|lineBuffer[202][6]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~209_combout ))))

	.dataa(\fsx|lineBuffer[203][6]~q ),
	.datab(\fsx|lineBuffer[202][6]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_r[5]~209_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~210_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~210 .lut_mask = 16'hAFC0;
defparam \fsx|vga_r[5]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \fsx|lineBuffer[11][6]~96 (
// Equation(s):
// \fsx|lineBuffer[11][6]~96_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[11][6]~q )))

	.dataa(\fsx|lineBuffer~62_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[11][6]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[11][6]~96_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[11][6]~96 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[11][6]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \fsx|lineBuffer[11][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[11][6]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[11][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \fsx|lineBuffer[9][6]~94 (
// Equation(s):
// \fsx|lineBuffer[9][6]~94_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[9][6]~q )))

	.dataa(\fsx|lineBuffer~65_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[9][6]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[9][6]~94_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[9][6]~94 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[9][6]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \fsx|lineBuffer[9][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[9][6]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[9][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \fsx|lineBuffer[8][6]~95 (
// Equation(s):
// \fsx|lineBuffer[8][6]~95_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[8][6]~q )))

	.dataa(\fsx|lineBuffer~57_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[8][6]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[8][6]~95_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[8][6]~95 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[8][6]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \fsx|lineBuffer[8][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[8][6]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[8][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \fsx|vga_r[5]~206 (
// Equation(s):
// \fsx|vga_r[5]~206_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[9][6]~q ) # ((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((!\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[8][6]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[9][6]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[8][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~206_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~206 .lut_mask = 16'hADA8;
defparam \fsx|vga_r[5]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \fsx|lineBuffer[10][6]~93 (
// Equation(s):
// \fsx|lineBuffer[10][6]~93_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[10][6]~q )))

	.dataa(\fsx|lineBuffer~54_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[10][6]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[10][6]~93_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[10][6]~93 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[10][6]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N7
dffeas \fsx|lineBuffer[10][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[10][6]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[10][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \fsx|vga_r[5]~207 (
// Equation(s):
// \fsx|vga_r[5]~207_combout  = (\fsx|vga_r[5]~206_combout  & ((\fsx|lineBuffer[11][6]~q ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[5]~206_combout  & (((\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[10][6]~q ))))

	.dataa(\fsx|lineBuffer[11][6]~q ),
	.datab(\fsx|vga_r[5]~206_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[10][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~207_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~207 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[5]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \fsx|lineBuffer[136][6]~91 (
// Equation(s):
// \fsx|lineBuffer[136][6]~91_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[136][6]~q )))

	.dataa(\fsx|lineBuffer~57_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[136][6]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[136][6]~91_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[136][6]~91 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[136][6]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \fsx|lineBuffer[136][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[136][6]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[136][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[136][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[136][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \fsx|lineBuffer[137][6]~90 (
// Equation(s):
// \fsx|lineBuffer[137][6]~90_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[137][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~65_combout ),
	.datac(\fsx|lineBuffer[137][6]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[137][6]~90_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[137][6]~90 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[137][6]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \fsx|lineBuffer[137][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[137][6]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[137][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[137][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[137][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \fsx|vga_r[5]~204 (
// Equation(s):
// \fsx|vga_r[5]~204_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[2]~14_combout ) # (\fsx|lineBuffer[137][6]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[136][6]~q  & (!\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[136][6]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[137][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~204_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~204 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[5]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \fsx|lineBuffer[139][6]~92 (
// Equation(s):
// \fsx|lineBuffer[139][6]~92_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[139][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[139][6]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[139][6]~92_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[139][6]~92 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[139][6]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \fsx|lineBuffer[139][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[139][6]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[139][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[139][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[139][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \fsx|lineBuffer[138][6]~89 (
// Equation(s):
// \fsx|lineBuffer[138][6]~89_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[138][6]~q )))

	.dataa(\fsx|lineBuffer~54_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[138][6]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[138][6]~89_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[138][6]~89 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[138][6]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \fsx|lineBuffer[138][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[138][6]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[138][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[138][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[138][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \fsx|vga_r[5]~205 (
// Equation(s):
// \fsx|vga_r[5]~205_combout  = (\fsx|vga_r[5]~204_combout  & ((\fsx|lineBuffer[139][6]~q ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[5]~204_combout  & (((\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[138][6]~q ))))

	.dataa(\fsx|vga_r[5]~204_combout ),
	.datab(\fsx|lineBuffer[139][6]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[138][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~205_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~205 .lut_mask = 16'hDA8A;
defparam \fsx|vga_r[5]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \fsx|vga_r[5]~208 (
// Equation(s):
// \fsx|vga_r[5]~208_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[7]~8_combout ) # (\fsx|vga_r[5]~205_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|vga_r[5]~207_combout  & (!\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|vga_r[5]~207_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[5]~205_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~208_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~208 .lut_mask = 16'hCEC2;
defparam \fsx|vga_r[5]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \fsx|vga_r[5]~211 (
// Equation(s):
// \fsx|vga_r[5]~211_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[5]~208_combout  & ((\fsx|vga_r[5]~210_combout ))) # (!\fsx|vga_r[5]~208_combout  & (\fsx|vga_r[5]~203_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_r[5]~208_combout ))))

	.dataa(\fsx|vga_r[5]~203_combout ),
	.datab(\fsx|vga_r[5]~210_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[5]~208_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~211_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~211 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[5]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \fsx|vga_r[5]~212 (
// Equation(s):
// \fsx|vga_r[5]~212_combout  = (\fsx|vga_r[5]~201_combout  & (((\fsx|vga_r[5]~211_combout ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_r[5]~201_combout  & (\fsx|vga_r[5]~180_combout  & (\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|vga_r[5]~201_combout ),
	.datab(\fsx|vga_r[5]~180_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_r[5]~211_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~212_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~212 .lut_mask = 16'hEA4A;
defparam \fsx|vga_r[5]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cycloneive_lcell_comb \fsx|lineBuffer[91][6]~193 (
// Equation(s):
// \fsx|lineBuffer[91][6]~193_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[91][6]~q )))

	.dataa(\fsx|lineBuffer[88][5]~33_combout ),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[91][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[91][6]~193_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[91][6]~193 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[91][6]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N31
dffeas \fsx|lineBuffer[91][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[91][6]~193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[91][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[91][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[91][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneive_lcell_comb \fsx|lineBuffer[219][6]~196 (
// Equation(s):
// \fsx|lineBuffer[219][6]~196_combout  = (\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer~62_combout ))) # (!\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer[219][6]~q ))

	.dataa(\fsx|lineBuffer[220][5]~39_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[219][6]~q ),
	.datad(\fsx|lineBuffer~62_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[219][6]~196_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[219][6]~196 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[219][6]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N15
dffeas \fsx|lineBuffer[219][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[219][6]~196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[219][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[219][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[219][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneive_lcell_comb \fsx|lineBuffer[89][6]~195 (
// Equation(s):
// \fsx|lineBuffer[89][6]~195_combout  = (\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer~65_combout ))) # (!\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer[89][6]~q ))

	.dataa(\fsx|lineBuffer[88][5]~33_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[89][6]~q ),
	.datad(\fsx|lineBuffer~65_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[89][6]~195_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[89][6]~195 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[89][6]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N27
dffeas \fsx|lineBuffer[89][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[89][6]~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[89][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[89][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[89][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneive_lcell_comb \fsx|lineBuffer[217][6]~194 (
// Equation(s):
// \fsx|lineBuffer[217][6]~194_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[217][6]~q )))

	.dataa(\fsx|lineBuffer~65_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[217][6]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[217][6]~194_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[217][6]~194 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[217][6]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \fsx|lineBuffer[217][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[217][6]~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[217][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[217][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[217][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneive_lcell_comb \fsx|vga_r[5]~336 (
// Equation(s):
// \fsx|vga_r[5]~336_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[217][6]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout 
//  & (\fsx|lineBuffer[89][6]~q ))))

	.dataa(\fsx|lineBuffer[89][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[217][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~336_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~336 .lut_mask = 16'hF2C2;
defparam \fsx|vga_r[5]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneive_lcell_comb \fsx|vga_r[5]~337 (
// Equation(s):
// \fsx|vga_r[5]~337_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~336_combout  & ((\fsx|lineBuffer[219][6]~q ))) # (!\fsx|vga_r[5]~336_combout  & (\fsx|lineBuffer[91][6]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~336_combout ))))

	.dataa(\fsx|lineBuffer[91][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[219][6]~q ),
	.datad(\fsx|vga_r[5]~336_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~337_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~337 .lut_mask = 16'hF388;
defparam \fsx|vga_r[5]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneive_lcell_comb \fsx|lineBuffer[154][6]~192 (
// Equation(s):
// \fsx|lineBuffer[154][6]~192_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[154][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~54_combout ),
	.datac(\fsx|lineBuffer[154][6]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[154][6]~192_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[154][6]~192 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[154][6]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N31
dffeas \fsx|lineBuffer[154][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[154][6]~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[154][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[154][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[154][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneive_lcell_comb \fsx|lineBuffer[24][6]~191 (
// Equation(s):
// \fsx|lineBuffer[24][6]~191_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[24][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[24][6]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[24][6]~191_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[24][6]~191 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[24][6]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N27
dffeas \fsx|lineBuffer[24][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[24][6]~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[24][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneive_lcell_comb \fsx|lineBuffer[152][6]~190 (
// Equation(s):
// \fsx|lineBuffer[152][6]~190_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[152][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[152][6]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[152][6]~190_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[152][6]~190 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[152][6]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N25
dffeas \fsx|lineBuffer[152][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[152][6]~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[152][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[152][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[152][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneive_lcell_comb \fsx|vga_r[5]~333 (
// Equation(s):
// \fsx|vga_r[5]~333_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[2]~14_combout ) # (\fsx|lineBuffer[152][6]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[24][6]~q  & (!\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|lineBuffer[24][6]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[152][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~333_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~333 .lut_mask = 16'hCEC2;
defparam \fsx|vga_r[5]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneive_lcell_comb \fsx|lineBuffer[26][6]~189 (
// Equation(s):
// \fsx|lineBuffer[26][6]~189_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[26][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~54_combout ),
	.datac(\fsx|lineBuffer[26][6]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[26][6]~189_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[26][6]~189 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[26][6]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N7
dffeas \fsx|lineBuffer[26][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[26][6]~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[26][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[26][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneive_lcell_comb \fsx|vga_r[5]~334 (
// Equation(s):
// \fsx|vga_r[5]~334_combout  = (\fsx|vga_r[5]~333_combout  & ((\fsx|lineBuffer[154][6]~q ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[5]~333_combout  & (((\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[26][6]~q ))))

	.dataa(\fsx|lineBuffer[154][6]~q ),
	.datab(\fsx|vga_r[5]~333_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[26][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~334_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~334 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[5]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneive_lcell_comb \fsx|lineBuffer[90][6]~185 (
// Equation(s):
// \fsx|lineBuffer[90][6]~185_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~54_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[90][6]~q )))

	.dataa(\fsx|lineBuffer[88][5]~33_combout ),
	.datab(\fsx|lineBuffer~54_combout ),
	.datac(\fsx|lineBuffer[90][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[90][6]~185_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[90][6]~185 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[90][6]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N11
dffeas \fsx|lineBuffer[90][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[90][6]~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[90][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[90][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[90][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneive_lcell_comb \fsx|lineBuffer[218][6]~188 (
// Equation(s):
// \fsx|lineBuffer[218][6]~188_combout  = (\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer~54_combout ))) # (!\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer[218][6]~q ))

	.dataa(\fsx|lineBuffer[220][5]~39_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[218][6]~q ),
	.datad(\fsx|lineBuffer~54_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[218][6]~188_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[218][6]~188 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[218][6]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N19
dffeas \fsx|lineBuffer[218][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[218][6]~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[218][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[218][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[218][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneive_lcell_comb \fsx|lineBuffer[88][6]~187 (
// Equation(s):
// \fsx|lineBuffer[88][6]~187_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[88][6]~q )))

	.dataa(\fsx|lineBuffer[88][5]~33_combout ),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[88][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[88][6]~187_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[88][6]~187 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[88][6]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N7
dffeas \fsx|lineBuffer[88][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[88][6]~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[88][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[88][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[88][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneive_lcell_comb \fsx|lineBuffer[216][6]~186 (
// Equation(s):
// \fsx|lineBuffer[216][6]~186_combout  = (\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer~57_combout ))) # (!\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer[216][6]~q ))

	.dataa(\fsx|lineBuffer[220][5]~39_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[216][6]~q ),
	.datad(\fsx|lineBuffer~57_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[216][6]~186_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[216][6]~186 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[216][6]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N5
dffeas \fsx|lineBuffer[216][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[216][6]~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[216][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[216][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[216][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneive_lcell_comb \fsx|vga_r[5]~331 (
// Equation(s):
// \fsx|vga_r[5]~331_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[216][6]~q ) # (\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[88][6]~q  & ((!\fsx|displayGen|o_h[2]~14_combout ))))

	.dataa(\fsx|lineBuffer[88][6]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[216][6]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~331_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~331 .lut_mask = 16'hCCE2;
defparam \fsx|vga_r[5]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneive_lcell_comb \fsx|vga_r[5]~332 (
// Equation(s):
// \fsx|vga_r[5]~332_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~331_combout  & ((\fsx|lineBuffer[218][6]~q ))) # (!\fsx|vga_r[5]~331_combout  & (\fsx|lineBuffer[90][6]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~331_combout ))))

	.dataa(\fsx|lineBuffer[90][6]~q ),
	.datab(\fsx|lineBuffer[218][6]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_r[5]~331_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~332_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~332 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[5]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneive_lcell_comb \fsx|vga_r[5]~335 (
// Equation(s):
// \fsx|vga_r[5]~335_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[5]~332_combout ))) # (!\fsx|displayGen|o_h[7]~8_combout 
//  & (\fsx|vga_r[5]~334_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[5]~334_combout ),
	.datac(\fsx|vga_r[5]~332_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~335_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~335 .lut_mask = 16'hFA44;
defparam \fsx|vga_r[5]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \fsx|lineBuffer[27][6]~181 (
// Equation(s):
// \fsx|lineBuffer[27][6]~181_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[27][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[27][6]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[27][6]~181_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[27][6]~181 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[27][6]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \fsx|lineBuffer[27][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[27][6]~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[27][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneive_lcell_comb \fsx|lineBuffer[155][6]~184 (
// Equation(s):
// \fsx|lineBuffer[155][6]~184_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[155][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[155][6]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[155][6]~184_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[155][6]~184 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[155][6]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N19
dffeas \fsx|lineBuffer[155][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[155][6]~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[155][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[155][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[155][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneive_lcell_comb \fsx|lineBuffer[25][6]~183 (
// Equation(s):
// \fsx|lineBuffer[25][6]~183_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[25][6]~q )))

	.dataa(\fsx|lineBuffer~65_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[25][6]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[25][6]~183_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[25][6]~183 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[25][6]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N23
dffeas \fsx|lineBuffer[25][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[25][6]~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[25][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[25][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneive_lcell_comb \fsx|lineBuffer[153][6]~182 (
// Equation(s):
// \fsx|lineBuffer[153][6]~182_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[153][6]~q )))

	.dataa(\fsx|lineBuffer~65_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[153][6]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[153][6]~182_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[153][6]~182 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[153][6]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N5
dffeas \fsx|lineBuffer[153][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[153][6]~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[153][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[153][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[153][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneive_lcell_comb \fsx|vga_r[5]~329 (
// Equation(s):
// \fsx|vga_r[5]~329_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[153][6]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout 
//  & (\fsx|lineBuffer[25][6]~q ))))

	.dataa(\fsx|lineBuffer[25][6]~q ),
	.datab(\fsx|lineBuffer[153][6]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~329_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~329 .lut_mask = 16'hFC0A;
defparam \fsx|vga_r[5]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \fsx|vga_r[5]~330 (
// Equation(s):
// \fsx|vga_r[5]~330_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~329_combout  & ((\fsx|lineBuffer[155][6]~q ))) # (!\fsx|vga_r[5]~329_combout  & (\fsx|lineBuffer[27][6]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~329_combout ))))

	.dataa(\fsx|lineBuffer[27][6]~q ),
	.datab(\fsx|lineBuffer[155][6]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_r[5]~329_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~330_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~330 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[5]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \fsx|vga_r[5]~338 (
// Equation(s):
// \fsx|vga_r[5]~338_combout  = (\fsx|vga_r[5]~335_combout  & ((\fsx|vga_r[5]~337_combout ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_r[5]~335_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|vga_r[5]~330_combout ))))

	.dataa(\fsx|vga_r[5]~337_combout ),
	.datab(\fsx|vga_r[5]~335_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[5]~330_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~338_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~338 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[5]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[120][6]~171 (
// Equation(s):
// \fsx|lineBuffer[120][6]~171_combout  = (\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer[120][6]~q )))

	.dataa(\fsx|lineBuffer[120][5]~36_combout ),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[120][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[120][6]~171_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[120][6]~171 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[120][6]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \fsx|lineBuffer[120][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[120][6]~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[120][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[120][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[120][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \fsx|lineBuffer[121][6]~170 (
// Equation(s):
// \fsx|lineBuffer[121][6]~170_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~65_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[121][6]~q ))

	.dataa(\fsx|lineBuffer[120][5]~36_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[121][6]~q ),
	.datad(\fsx|lineBuffer~65_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[121][6]~170_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[121][6]~170 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[121][6]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \fsx|lineBuffer[121][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[121][6]~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[121][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[121][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[121][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \fsx|vga_r[5]~300 (
// Equation(s):
// \fsx|vga_r[5]~300_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[2]~14_combout ) # (\fsx|lineBuffer[121][6]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[120][6]~q  & (!\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|lineBuffer[120][6]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[121][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~300_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~300 .lut_mask = 16'hCEC2;
defparam \fsx|vga_r[5]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \fsx|lineBuffer[122][6]~169 (
// Equation(s):
// \fsx|lineBuffer[122][6]~169_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~54_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[122][6]~q ))

	.dataa(\fsx|lineBuffer[120][5]~36_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[122][6]~q ),
	.datad(\fsx|lineBuffer~54_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[122][6]~169_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[122][6]~169 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[122][6]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \fsx|lineBuffer[122][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[122][6]~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[122][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[122][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[122][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \fsx|lineBuffer[123][6]~172 (
// Equation(s):
// \fsx|lineBuffer[123][6]~172_combout  = (\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer[123][6]~q )))

	.dataa(\fsx|lineBuffer[120][5]~36_combout ),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[123][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[123][6]~172_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[123][6]~172 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[123][6]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \fsx|lineBuffer[123][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[123][6]~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[123][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[123][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[123][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \fsx|vga_r[5]~301 (
// Equation(s):
// \fsx|vga_r[5]~301_combout  = (\fsx|vga_r[5]~300_combout  & (((\fsx|lineBuffer[123][6]~q ) # (!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[5]~300_combout  & (\fsx|lineBuffer[122][6]~q  & (\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|vga_r[5]~300_combout ),
	.datab(\fsx|lineBuffer[122][6]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[123][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~301_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~301 .lut_mask = 16'hEA4A;
defparam \fsx|vga_r[5]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \fsx|lineBuffer[249][6]~174 (
// Equation(s):
// \fsx|lineBuffer[249][6]~174_combout  = (\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer[249][6]~q )))

	.dataa(\fsx|lineBuffer~65_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[249][6]~q ),
	.datad(\fsx|lineBuffer[248][5]~38_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[249][6]~174_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[249][6]~174 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[249][6]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \fsx|lineBuffer[249][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[249][6]~174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[249][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[249][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[249][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \fsx|lineBuffer[248][6]~175 (
// Equation(s):
// \fsx|lineBuffer[248][6]~175_combout  = (\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer~57_combout )) # (!\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer[248][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~57_combout ),
	.datac(\fsx|lineBuffer[248][6]~q ),
	.datad(\fsx|lineBuffer[248][5]~38_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[248][6]~175_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[248][6]~175 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[248][6]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \fsx|lineBuffer[248][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[248][6]~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[248][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[248][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[248][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \fsx|vga_r[5]~302 (
// Equation(s):
// \fsx|vga_r[5]~302_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[249][6]~q ) # ((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((!\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[248][6]~q ))))

	.dataa(\fsx|lineBuffer[249][6]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[248][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~302_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~302 .lut_mask = 16'hCBC8;
defparam \fsx|vga_r[5]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \fsx|lineBuffer[250][6]~173 (
// Equation(s):
// \fsx|lineBuffer[250][6]~173_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~54_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[250][6]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[250][6]~q ),
	.datad(\fsx|lineBuffer~54_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[250][6]~173_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[250][6]~173 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[250][6]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \fsx|lineBuffer[250][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[250][6]~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[250][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[250][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[250][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \fsx|lineBuffer[251][6]~176 (
// Equation(s):
// \fsx|lineBuffer[251][6]~176_combout  = (\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer[251][6]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[251][6]~q ),
	.datad(\fsx|lineBuffer[248][5]~38_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[251][6]~176_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[251][6]~176 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[251][6]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \fsx|lineBuffer[251][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[251][6]~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[251][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[251][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[251][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \fsx|vga_r[5]~303 (
// Equation(s):
// \fsx|vga_r[5]~303_combout  = (\fsx|vga_r[5]~302_combout  & (((\fsx|lineBuffer[251][6]~q ) # (!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[5]~302_combout  & (\fsx|lineBuffer[250][6]~q  & (\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|vga_r[5]~302_combout ),
	.datab(\fsx|lineBuffer[250][6]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[251][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~303_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~303 .lut_mask = 16'hEA4A;
defparam \fsx|vga_r[5]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \fsx|vga_r[5]~304 (
// Equation(s):
// \fsx|vga_r[5]~304_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[5]~301_combout ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|vga_r[5]~303_combout  & !\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|vga_r[5]~301_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_r[5]~303_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~304_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~304 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[5]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneive_lcell_comb \fsx|lineBuffer[59][6]~168 (
// Equation(s):
// \fsx|lineBuffer[59][6]~168_combout  = (\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer[59][6]~q )))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(\fsx|lineBuffer~62_combout ),
	.datac(\fsx|lineBuffer[59][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[59][6]~168_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[59][6]~168 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[59][6]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N3
dffeas \fsx|lineBuffer[59][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[59][6]~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[59][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[59][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[59][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneive_lcell_comb \fsx|lineBuffer[58][6]~165 (
// Equation(s):
// \fsx|lineBuffer[58][6]~165_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~54_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[58][6]~q ))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[58][6]~q ),
	.datad(\fsx|lineBuffer~54_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[58][6]~165_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[58][6]~165 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[58][6]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \fsx|lineBuffer[58][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[58][6]~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[58][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[58][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[58][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneive_lcell_comb \fsx|lineBuffer[57][6]~166 (
// Equation(s):
// \fsx|lineBuffer[57][6]~166_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~65_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[57][6]~q ))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[57][6]~q ),
	.datad(\fsx|lineBuffer~65_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[57][6]~166_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[57][6]~166 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[57][6]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \fsx|lineBuffer[57][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[57][6]~166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[57][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[57][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[57][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneive_lcell_comb \fsx|lineBuffer[56][6]~167 (
// Equation(s):
// \fsx|lineBuffer[56][6]~167_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~57_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[56][6]~q ))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[56][6]~q ),
	.datad(\fsx|lineBuffer~57_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[56][6]~167_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[56][6]~167 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[56][6]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N7
dffeas \fsx|lineBuffer[56][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[56][6]~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[56][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[56][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[56][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneive_lcell_comb \fsx|vga_r[5]~298 (
// Equation(s):
// \fsx|vga_r[5]~298_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[57][6]~q )) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// ((\fsx|lineBuffer[56][6]~q )))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[57][6]~q ),
	.datad(\fsx|lineBuffer[56][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~298_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~298 .lut_mask = 16'hD9C8;
defparam \fsx|vga_r[5]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneive_lcell_comb \fsx|vga_r[5]~299 (
// Equation(s):
// \fsx|vga_r[5]~299_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~298_combout  & (\fsx|lineBuffer[59][6]~q )) # (!\fsx|vga_r[5]~298_combout  & ((\fsx|lineBuffer[58][6]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~298_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[59][6]~q ),
	.datac(\fsx|lineBuffer[58][6]~q ),
	.datad(\fsx|vga_r[5]~298_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~299_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~299 .lut_mask = 16'hDDA0;
defparam \fsx|vga_r[5]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
cycloneive_lcell_comb \fsx|lineBuffer[187][6]~180 (
// Equation(s):
// \fsx|lineBuffer[187][6]~180_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~62_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[187][6]~q )))

	.dataa(\fsx|lineBuffer~62_combout ),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[187][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[187][6]~180_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[187][6]~180 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[187][6]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N15
dffeas \fsx|lineBuffer[187][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[187][6]~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[187][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[187][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[187][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneive_lcell_comb \fsx|lineBuffer[186][6]~177 (
// Equation(s):
// \fsx|lineBuffer[186][6]~177_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~54_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[186][6]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[186][6]~q ),
	.datad(\fsx|lineBuffer~54_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[186][6]~177_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[186][6]~177 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[186][6]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N31
dffeas \fsx|lineBuffer[186][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[186][6]~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[186][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[186][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[186][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneive_lcell_comb \fsx|lineBuffer[185][6]~178 (
// Equation(s):
// \fsx|lineBuffer[185][6]~178_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~65_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[185][6]~q )))

	.dataa(\fsx|lineBuffer~65_combout ),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[185][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[185][6]~178_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[185][6]~178 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[185][6]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N9
dffeas \fsx|lineBuffer[185][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[185][6]~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[185][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[185][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[185][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneive_lcell_comb \fsx|lineBuffer[184][6]~179 (
// Equation(s):
// \fsx|lineBuffer[184][6]~179_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~57_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[184][6]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[184][6]~q ),
	.datad(\fsx|lineBuffer~57_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[184][6]~179_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[184][6]~179 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[184][6]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \fsx|lineBuffer[184][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[184][6]~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[184][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[184][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[184][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneive_lcell_comb \fsx|vga_r[5]~305 (
// Equation(s):
// \fsx|vga_r[5]~305_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[185][6]~q )) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// ((\fsx|lineBuffer[184][6]~q )))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[185][6]~q ),
	.datad(\fsx|lineBuffer[184][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~305_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~305 .lut_mask = 16'hD9C8;
defparam \fsx|vga_r[5]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneive_lcell_comb \fsx|vga_r[5]~306 (
// Equation(s):
// \fsx|vga_r[5]~306_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~305_combout  & (\fsx|lineBuffer[187][6]~q )) # (!\fsx|vga_r[5]~305_combout  & ((\fsx|lineBuffer[186][6]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~305_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[187][6]~q ),
	.datac(\fsx|lineBuffer[186][6]~q ),
	.datad(\fsx|vga_r[5]~305_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~306_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~306 .lut_mask = 16'hDDA0;
defparam \fsx|vga_r[5]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneive_lcell_comb \fsx|vga_r[5]~307 (
// Equation(s):
// \fsx|vga_r[5]~307_combout  = (\fsx|vga_r[5]~304_combout  & (((\fsx|vga_r[5]~306_combout ) # (!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_r[5]~304_combout  & (\fsx|vga_r[5]~299_combout  & (\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|vga_r[5]~304_combout ),
	.datab(\fsx|vga_r[5]~299_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[5]~306_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~307_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~307 .lut_mask = 16'hEA4A;
defparam \fsx|vga_r[5]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \fsx|lineBuffer[22][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[22][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~82_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[22][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[22][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[22][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N31
dffeas \fsx|lineBuffer[22][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[22][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[22][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N29
dffeas \fsx|lineBuffer[86][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[86][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[86][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[86][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \fsx|lineBuffer[84][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[84][6]~feeder_combout  = \fsx|lineBuffer~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[84][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[84][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[84][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \fsx|lineBuffer[84][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[84][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[84][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[84][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[84][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \fsx|lineBuffer[20][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[20][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[20][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \fsx|vga_r[5]~312 (
// Equation(s):
// \fsx|vga_r[5]~312_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[84][6]~q ) # ((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[20][6]~q  & !\fsx|displayGen|o_h[2]~14_combout ))))

	.dataa(\fsx|lineBuffer[84][6]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[20][6]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~312_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~312 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[5]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \fsx|vga_r[5]~313 (
// Equation(s):
// \fsx|vga_r[5]~313_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~312_combout  & ((\fsx|lineBuffer[86][6]~q ))) # (!\fsx|vga_r[5]~312_combout  & (\fsx|lineBuffer[22][6]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~312_combout ))))

	.dataa(\fsx|lineBuffer[22][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[86][6]~q ),
	.datad(\fsx|vga_r[5]~312_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~313_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~313 .lut_mask = 16'hF388;
defparam \fsx|vga_r[5]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N28
cycloneive_lcell_comb \fsx|lineBuffer[85][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[85][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~80_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[85][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[85][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[85][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N29
dffeas \fsx|lineBuffer[85][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[85][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[85][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[85][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[85][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N29
dffeas \fsx|lineBuffer[21][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[21][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N28
cycloneive_lcell_comb \fsx|vga_r[5]~310 (
// Equation(s):
// \fsx|vga_r[5]~310_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[85][6]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|lineBuffer[21][6]~q )))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[85][6]~q ),
	.datac(\fsx|lineBuffer[21][6]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~310_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~310 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[5]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N19
dffeas \fsx|lineBuffer[87][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[87][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[87][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[87][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \fsx|lineBuffer[23][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[23][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~78_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[23][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[23][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[23][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \fsx|lineBuffer[23][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[23][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[23][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[23][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \fsx|vga_r[5]~311 (
// Equation(s):
// \fsx|vga_r[5]~311_combout  = (\fsx|vga_r[5]~310_combout  & (((\fsx|lineBuffer[87][6]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_r[5]~310_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[23][6]~q ))))

	.dataa(\fsx|vga_r[5]~310_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[87][6]~q ),
	.datad(\fsx|lineBuffer[23][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~311_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~311 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[5]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \fsx|vga_r[5]~314 (
// Equation(s):
// \fsx|vga_r[5]~314_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[5]~311_combout ))) # 
// (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[5]~313_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[5]~313_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[5]~311_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~314_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~314 .lut_mask = 16'hF4A4;
defparam \fsx|vga_r[5]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \fsx|lineBuffer[151][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[151][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~78_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[151][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[151][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[151][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N5
dffeas \fsx|lineBuffer[151][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[151][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[151][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[151][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[151][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \fsx|lineBuffer[215][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[215][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[215][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[215][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \fsx|lineBuffer[149][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[149][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[149][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[149][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \fsx|lineBuffer[213][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[213][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~80_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[213][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[213][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[213][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \fsx|lineBuffer[213][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[213][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[213][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[213][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[213][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \fsx|vga_r[5]~315 (
// Equation(s):
// \fsx|vga_r[5]~315_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[213][6]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[149][6]~q )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[149][6]~q ),
	.datad(\fsx|lineBuffer[213][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~315_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~315 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \fsx|vga_r[5]~316 (
// Equation(s):
// \fsx|vga_r[5]~316_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~315_combout  & ((\fsx|lineBuffer[215][6]~q ))) # (!\fsx|vga_r[5]~315_combout  & (\fsx|lineBuffer[151][6]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~315_combout ))))

	.dataa(\fsx|lineBuffer[151][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[215][6]~q ),
	.datad(\fsx|vga_r[5]~315_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~316_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~316 .lut_mask = 16'hF388;
defparam \fsx|vga_r[5]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \fsx|lineBuffer[150][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[150][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[150][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[150][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[150][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N3
dffeas \fsx|lineBuffer[150][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[150][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[150][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[150][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[150][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \fsx|lineBuffer[214][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[214][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[214][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[214][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \fsx|lineBuffer[212][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[212][6]~feeder_combout  = \fsx|lineBuffer~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[212][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[212][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[212][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N7
dffeas \fsx|lineBuffer[212][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[212][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[212][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[212][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[212][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \fsx|lineBuffer[148][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[148][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[148][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[148][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \fsx|vga_r[5]~308 (
// Equation(s):
// \fsx|vga_r[5]~308_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[212][6]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|lineBuffer[148][6]~q )))))

	.dataa(\fsx|lineBuffer[212][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[148][6]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~308_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~308 .lut_mask = 16'hEE30;
defparam \fsx|vga_r[5]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \fsx|vga_r[5]~309 (
// Equation(s):
// \fsx|vga_r[5]~309_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~308_combout  & ((\fsx|lineBuffer[214][6]~q ))) # (!\fsx|vga_r[5]~308_combout  & (\fsx|lineBuffer[150][6]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~308_combout ))))

	.dataa(\fsx|lineBuffer[150][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[214][6]~q ),
	.datad(\fsx|vga_r[5]~308_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~309_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~309 .lut_mask = 16'hF388;
defparam \fsx|vga_r[5]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \fsx|vga_r[5]~317 (
// Equation(s):
// \fsx|vga_r[5]~317_combout  = (\fsx|vga_r[5]~314_combout  & ((\fsx|vga_r[5]~316_combout ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_r[5]~314_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|vga_r[5]~309_combout ))))

	.dataa(\fsx|vga_r[5]~314_combout ),
	.datab(\fsx|vga_r[5]~316_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[5]~309_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~317_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~317 .lut_mask = 16'hDA8A;
defparam \fsx|vga_r[5]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N9
dffeas \fsx|lineBuffer[245][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[245][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[245][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[245][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneive_lcell_comb \fsx|lineBuffer[117][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[117][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~80_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[117][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[117][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[117][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N3
dffeas \fsx|lineBuffer[117][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[117][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[117][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[117][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[117][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
cycloneive_lcell_comb \fsx|vga_r[5]~318 (
// Equation(s):
// \fsx|vga_r[5]~318_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[117][6]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[245][6]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[245][6]~q ),
	.datad(\fsx|lineBuffer[117][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~318_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~318 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N25
dffeas \fsx|lineBuffer[119][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[119][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[119][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[119][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \fsx|lineBuffer[247][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[247][6]~feeder_combout  = \fsx|lineBuffer~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[247][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[247][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[247][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N9
dffeas \fsx|lineBuffer[247][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[247][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[247][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[247][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[247][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N24
cycloneive_lcell_comb \fsx|vga_r[5]~319 (
// Equation(s):
// \fsx|vga_r[5]~319_combout  = (\fsx|vga_r[5]~318_combout  & (((\fsx|lineBuffer[119][6]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_r[5]~318_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[247][6]~q ))))

	.dataa(\fsx|vga_r[5]~318_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[119][6]~q ),
	.datad(\fsx|lineBuffer[247][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~319_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~319 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[5]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \fsx|lineBuffer[116][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[116][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[116][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[116][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N9
dffeas \fsx|lineBuffer[244][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[244][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[244][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[244][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \fsx|vga_r[5]~322 (
// Equation(s):
// \fsx|vga_r[5]~322_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[116][6]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[244][6]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[116][6]~q ),
	.datad(\fsx|lineBuffer[244][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~322_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~322 .lut_mask = 16'hB9A8;
defparam \fsx|vga_r[5]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N17
dffeas \fsx|lineBuffer[246][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[246][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[246][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[246][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \fsx|lineBuffer[118][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[118][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~82_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[118][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[118][6]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[118][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \fsx|lineBuffer[118][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[118][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[118][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[118][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[118][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneive_lcell_comb \fsx|vga_r[5]~323 (
// Equation(s):
// \fsx|vga_r[5]~323_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~322_combout  & ((\fsx|lineBuffer[118][6]~q ))) # (!\fsx|vga_r[5]~322_combout  & (\fsx|lineBuffer[246][6]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (\fsx|vga_r[5]~322_combout ))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|vga_r[5]~322_combout ),
	.datac(\fsx|lineBuffer[246][6]~q ),
	.datad(\fsx|lineBuffer[118][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~323_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~323 .lut_mask = 16'hEC64;
defparam \fsx|vga_r[5]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N12
cycloneive_lcell_comb \fsx|lineBuffer[54][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[54][6]~feeder_combout  = \fsx|lineBuffer~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[54][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[54][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[54][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N13
dffeas \fsx|lineBuffer[54][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[54][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[54][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[54][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[54][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N27
dffeas \fsx|lineBuffer[182][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[182][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[182][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[182][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N1
dffeas \fsx|lineBuffer[52][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[52][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[52][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[52][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N6
cycloneive_lcell_comb \fsx|lineBuffer[180][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[180][6]~feeder_combout  = \fsx|lineBuffer~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[180][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[180][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[180][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N7
dffeas \fsx|lineBuffer[180][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[180][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[180][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[180][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[180][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N0
cycloneive_lcell_comb \fsx|vga_r[5]~320 (
// Equation(s):
// \fsx|vga_r[5]~320_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[180][6]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[52][6]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[52][6]~q ),
	.datad(\fsx|lineBuffer[180][6]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~320_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~320 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[5]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N26
cycloneive_lcell_comb \fsx|vga_r[5]~321 (
// Equation(s):
// \fsx|vga_r[5]~321_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~320_combout  & ((\fsx|lineBuffer[182][6]~q ))) # (!\fsx|vga_r[5]~320_combout  & (\fsx|lineBuffer[54][6]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~320_combout ))))

	.dataa(\fsx|lineBuffer[54][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[182][6]~q ),
	.datad(\fsx|vga_r[5]~320_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~321_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~321 .lut_mask = 16'hF388;
defparam \fsx|vga_r[5]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \fsx|vga_r[5]~324 (
// Equation(s):
// \fsx|vga_r[5]~324_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[5]~321_combout ))) # (!\fsx|displayGen|o_h[7]~8_combout 
//  & (\fsx|vga_r[5]~323_combout ))))

	.dataa(\fsx|vga_r[5]~323_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[5]~321_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~324_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~324 .lut_mask = 16'hF2C2;
defparam \fsx|vga_r[5]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \fsx|lineBuffer[183][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[183][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[183][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[183][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \fsx|lineBuffer[55][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[55][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[55][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[55][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \fsx|lineBuffer[53][6]~feeder (
// Equation(s):
// \fsx|lineBuffer[53][6]~feeder_combout  = \fsx|lineBuffer~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[53][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[53][6]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[53][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \fsx|lineBuffer[53][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[53][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[53][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[53][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[53][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \fsx|lineBuffer[181][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[181][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[181][6] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[181][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \fsx|vga_r[5]~325 (
// Equation(s):
// \fsx|vga_r[5]~325_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[181][6]~q ) # (\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[53][6]~q  & ((!\fsx|displayGen|o_h[2]~14_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[53][6]~q ),
	.datac(\fsx|lineBuffer[181][6]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~325_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~325 .lut_mask = 16'hAAE4;
defparam \fsx|vga_r[5]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \fsx|vga_r[5]~326 (
// Equation(s):
// \fsx|vga_r[5]~326_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[5]~325_combout  & (\fsx|lineBuffer[183][6]~q )) # (!\fsx|vga_r[5]~325_combout  & ((\fsx|lineBuffer[55][6]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[5]~325_combout ))))

	.dataa(\fsx|lineBuffer[183][6]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[55][6]~q ),
	.datad(\fsx|vga_r[5]~325_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~326_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~326 .lut_mask = 16'hBBC0;
defparam \fsx|vga_r[5]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \fsx|vga_r[5]~327 (
// Equation(s):
// \fsx|vga_r[5]~327_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[5]~324_combout  & ((\fsx|vga_r[5]~326_combout ))) # (!\fsx|vga_r[5]~324_combout  & (\fsx|vga_r[5]~319_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_r[5]~324_combout ))))

	.dataa(\fsx|vga_r[5]~319_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_r[5]~324_combout ),
	.datad(\fsx|vga_r[5]~326_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~327_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~327 .lut_mask = 16'hF838;
defparam \fsx|vga_r[5]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \fsx|vga_r[5]~328 (
// Equation(s):
// \fsx|vga_r[5]~328_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[5]~317_combout ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((!\fsx|displayGen|o_h[3]~13_combout  & \fsx|vga_r[5]~327_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_r[5]~317_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_r[5]~327_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~328_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~328 .lut_mask = 16'hADA8;
defparam \fsx|vga_r[5]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \fsx|vga_r[5]~339 (
// Equation(s):
// \fsx|vga_r[5]~339_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[5]~328_combout  & (\fsx|vga_r[5]~338_combout )) # (!\fsx|vga_r[5]~328_combout  & ((\fsx|vga_r[5]~307_combout ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_r[5]~328_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|vga_r[5]~338_combout ),
	.datac(\fsx|vga_r[5]~307_combout ),
	.datad(\fsx|vga_r[5]~328_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~339_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~339 .lut_mask = 16'hDDA0;
defparam \fsx|vga_r[5]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \fsx|vga_r[5]~340 (
// Equation(s):
// \fsx|vga_r[5]~340_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[5]~297_combout  & ((\fsx|vga_r[5]~339_combout ))) # (!\fsx|vga_r[5]~297_combout  & (\fsx|vga_r[5]~212_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[5]~297_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[5]~297_combout ),
	.datac(\fsx|vga_r[5]~212_combout ),
	.datad(\fsx|vga_r[5]~339_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~340_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~340 .lut_mask = 16'hEC64;
defparam \fsx|vga_r[5]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N16
cycloneive_lcell_comb \fsx|vga_r[5]~341 (
// Equation(s):
// \fsx|vga_r[5]~341_combout  = (\fsx|ondoubletile~3_combout  & \fsx|vga_r[5]~340_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|ondoubletile~3_combout ),
	.datad(\fsx|vga_r[5]~340_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[5]~341_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[5]~341 .lut_mask = 16'hF000;
defparam \fsx|vga_r[5]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \fsx|lineBuffer~201 (
// Equation(s):
// \fsx|lineBuffer~201_combout  = (\fsx|Mux11~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a23 ) # ((\fsx|Mux10~20_combout )))) # (!\fsx|Mux11~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a31  & !\fsx|Mux10~20_combout ))))

	.dataa(\fsx|Mux11~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\fsx|Mux10~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~201_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~201 .lut_mask = 16'hAAD8;
defparam \fsx|lineBuffer~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \fsx|lineBuffer~202 (
// Equation(s):
// \fsx|lineBuffer~202_combout  = (\fsx|Mux10~20_combout  & ((\fsx|lineBuffer~201_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (!\fsx|lineBuffer~201_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a15 )))) # 
// (!\fsx|Mux10~20_combout  & (((\fsx|lineBuffer~201_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\fsx|Mux10~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\fsx|lineBuffer~201_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~202_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~202 .lut_mask = 16'hF388;
defparam \fsx|lineBuffer~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \fsx|lineBuffer[21][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[21][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[21][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[21][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[21][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \fsx|lineBuffer[21][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[21][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \fsx|lineBuffer[149][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[149][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[149][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[149][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \fsx|lineBuffer[141][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[141][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[141][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[141][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[141][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \fsx|lineBuffer[141][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[141][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[141][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[141][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[141][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N3
dffeas \fsx|lineBuffer[13][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[13][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cycloneive_lcell_comb \fsx|vga_r[7]~352 (
// Equation(s):
// \fsx|vga_r[7]~352_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[141][7]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[13][7]~q  & !\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[141][7]~q ),
	.datac(\fsx|lineBuffer[13][7]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~352_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~352 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[7]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \fsx|vga_r[7]~353 (
// Equation(s):
// \fsx|vga_r[7]~353_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[7]~352_combout  & ((\fsx|lineBuffer[149][7]~q ))) # (!\fsx|vga_r[7]~352_combout  & (\fsx|lineBuffer[21][7]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_r[7]~352_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[21][7]~q ),
	.datac(\fsx|lineBuffer[149][7]~q ),
	.datad(\fsx|vga_r[7]~352_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~353_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~353 .lut_mask = 16'hF588;
defparam \fsx|vga_r[7]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_lcell_comb \fsx|lineBuffer[205][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[205][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[205][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[205][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[205][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N1
dffeas \fsx|lineBuffer[205][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[205][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[205][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[205][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[205][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N1
dffeas \fsx|lineBuffer[77][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[77][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[77][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[77][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneive_lcell_comb \fsx|vga_r[7]~359 (
// Equation(s):
// \fsx|vga_r[7]~359_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[205][7]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[77][7]~q  & !\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|lineBuffer[205][7]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[77][7]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~359_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~359 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[7]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N27
dffeas \fsx|lineBuffer[213][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[213][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[213][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[213][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneive_lcell_comb \fsx|lineBuffer[85][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[85][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[85][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[85][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[85][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N3
dffeas \fsx|lineBuffer[85][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[85][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[85][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[85][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[85][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \fsx|vga_r[7]~360 (
// Equation(s):
// \fsx|vga_r[7]~360_combout  = (\fsx|vga_r[7]~359_combout  & (((\fsx|lineBuffer[213][7]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_r[7]~359_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[85][7]~q ))))

	.dataa(\fsx|vga_r[7]~359_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[213][7]~q ),
	.datad(\fsx|lineBuffer[85][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~360_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~360 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
cycloneive_lcell_comb \fsx|lineBuffer~203 (
// Equation(s):
// \fsx|lineBuffer~203_combout  = (\fsx|Mux8~20_combout  & (((\fsx|Mux9~20_combout )))) # (!\fsx|Mux8~20_combout  & ((\fsx|Mux9~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a23 ))) # (!\fsx|Mux9~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a31 ))))

	.dataa(\fsx|Mux8~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\fsx|Mux9~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~203_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~203 .lut_mask = 16'hFA44;
defparam \fsx|lineBuffer~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \fsx|lineBuffer~204 (
// Equation(s):
// \fsx|lineBuffer~204_combout  = (\fsx|Mux8~20_combout  & ((\fsx|lineBuffer~203_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout )) # (!\fsx|lineBuffer~203_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a15 ))))) # 
// (!\fsx|Mux8~20_combout  & (((\fsx|lineBuffer~203_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\fsx|Mux8~20_combout ),
	.datad(\fsx|lineBuffer~203_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~204_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~204 .lut_mask = 16'hAFC0;
defparam \fsx|lineBuffer~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \fsx|lineBuffer[140][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[140][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~204_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[140][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[140][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[140][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \fsx|lineBuffer[140][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[140][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[140][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[140][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[140][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \fsx|lineBuffer[12][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[12][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \fsx|vga_r[7]~356 (
// Equation(s):
// \fsx|vga_r[7]~356_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[140][7]~q )) # (!\fsx|displayGen|o_h[8]~9_combout  
// & ((\fsx|lineBuffer[12][7]~q )))))

	.dataa(\fsx|lineBuffer[140][7]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[12][7]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~356_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~356 .lut_mask = 16'hEE30;
defparam \fsx|vga_r[7]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \fsx|lineBuffer[148][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[148][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[148][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[148][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \fsx|lineBuffer[20][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[20][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[20][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[20][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[20][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \fsx|lineBuffer[20][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[20][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[20][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \fsx|vga_r[7]~357 (
// Equation(s):
// \fsx|vga_r[7]~357_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[7]~356_combout  & (\fsx|lineBuffer[148][7]~q )) # (!\fsx|vga_r[7]~356_combout  & ((\fsx|lineBuffer[20][7]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[7]~356_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[7]~356_combout ),
	.datac(\fsx|lineBuffer[148][7]~q ),
	.datad(\fsx|lineBuffer[20][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~357_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~357 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[7]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \fsx|lineBuffer[84][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[84][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[84][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[84][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[84][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \fsx|lineBuffer[84][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[84][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[84][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[84][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[84][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \fsx|lineBuffer[212][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[212][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[212][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[212][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N23
dffeas \fsx|lineBuffer[76][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[76][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[76][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[76][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneive_lcell_comb \fsx|lineBuffer[204][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[204][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~204_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[204][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[204][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[204][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N9
dffeas \fsx|lineBuffer[204][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[204][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[204][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[204][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[204][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneive_lcell_comb \fsx|vga_r[7]~354 (
// Equation(s):
// \fsx|vga_r[7]~354_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[204][7]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[76][7]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[76][7]~q ),
	.datad(\fsx|lineBuffer[204][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~354_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~354 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \fsx|vga_r[7]~355 (
// Equation(s):
// \fsx|vga_r[7]~355_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[7]~354_combout  & ((\fsx|lineBuffer[212][7]~q ))) # (!\fsx|vga_r[7]~354_combout  & (\fsx|lineBuffer[84][7]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_r[7]~354_combout ))))

	.dataa(\fsx|lineBuffer[84][7]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[212][7]~q ),
	.datad(\fsx|vga_r[7]~354_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~355_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~355 .lut_mask = 16'hF388;
defparam \fsx|vga_r[7]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \fsx|vga_r[7]~358 (
// Equation(s):
// \fsx|vga_r[7]~358_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[7]~355_combout ))) # (!\fsx|displayGen|o_h[7]~8_combout 
//  & (\fsx|vga_r[7]~357_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[7]~357_combout ),
	.datac(\fsx|vga_r[7]~355_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~358_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~358 .lut_mask = 16'hFA44;
defparam \fsx|vga_r[7]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \fsx|vga_r[7]~361 (
// Equation(s):
// \fsx|vga_r[7]~361_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[7]~358_combout  & ((\fsx|vga_r[7]~360_combout ))) # (!\fsx|vga_r[7]~358_combout  & (\fsx|vga_r[7]~353_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_r[7]~358_combout ))))

	.dataa(\fsx|vga_r[7]~353_combout ),
	.datab(\fsx|vga_r[7]~360_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[7]~358_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~361_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~361 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[7]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \fsx|lineBuffer[188][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[188][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[188][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[188][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[188][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \fsx|lineBuffer[188][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[188][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[188][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[188][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[188][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \fsx|lineBuffer[124][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[124][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[124][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[124][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \fsx|vga_r[7]~362 (
// Equation(s):
// \fsx|vga_r[7]~362_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[188][7]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|lineBuffer[124][7]~q )))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[188][7]~q ),
	.datac(\fsx|lineBuffer[124][7]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~362_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~362 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[7]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N3
dffeas \fsx|lineBuffer[196][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[196][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[196][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[196][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \fsx|lineBuffer[132][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[132][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[132][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[132][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[132][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \fsx|lineBuffer[132][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[132][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[132][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[132][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[132][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \fsx|vga_r[7]~363 (
// Equation(s):
// \fsx|vga_r[7]~363_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[7]~362_combout  & (\fsx|lineBuffer[196][7]~q )) # (!\fsx|vga_r[7]~362_combout  & ((\fsx|lineBuffer[132][7]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[7]~362_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[7]~362_combout ),
	.datac(\fsx|lineBuffer[196][7]~q ),
	.datad(\fsx|lineBuffer[132][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~363_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~363 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[7]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \fsx|lineBuffer[252][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[252][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[252][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[252][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \fsx|lineBuffer[60][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[60][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[60][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[60][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[60][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \fsx|lineBuffer[60][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[60][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[60][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[60][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[60][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \fsx|vga_r[7]~366 (
// Equation(s):
// \fsx|vga_r[7]~366_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[60][7]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[252][7]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[252][7]~q ),
	.datad(\fsx|lineBuffer[60][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~366_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~366 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \fsx|lineBuffer[68][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[68][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[68][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[68][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \fsx|lineBuffer[4][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[4][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[4][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N11
dffeas \fsx|lineBuffer[4][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[4][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \fsx|vga_r[7]~367 (
// Equation(s):
// \fsx|vga_r[7]~367_combout  = (\fsx|vga_r[7]~366_combout  & (((\fsx|lineBuffer[68][7]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_r[7]~366_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[4][7]~q ))))

	.dataa(\fsx|vga_r[7]~366_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[68][7]~q ),
	.datad(\fsx|lineBuffer[4][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~367_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~367 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \fsx|lineBuffer[253][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[253][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[253][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[253][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \fsx|lineBuffer[61][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[61][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[61][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[61][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[61][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \fsx|lineBuffer[61][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[61][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[61][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[61][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[61][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \fsx|vga_r[7]~364 (
// Equation(s):
// \fsx|vga_r[7]~364_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[61][7]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[253][7]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[253][7]~q ),
	.datad(\fsx|lineBuffer[61][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~364_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~364 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \fsx|lineBuffer[69][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[69][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[69][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[69][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \fsx|lineBuffer[5][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[5][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[5][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \fsx|lineBuffer[5][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[5][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \fsx|vga_r[7]~365 (
// Equation(s):
// \fsx|vga_r[7]~365_combout  = (\fsx|vga_r[7]~364_combout  & (((\fsx|lineBuffer[69][7]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_r[7]~364_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[5][7]~q ))))

	.dataa(\fsx|vga_r[7]~364_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[69][7]~q ),
	.datad(\fsx|lineBuffer[5][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~365_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~365 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \fsx|vga_r[7]~368 (
// Equation(s):
// \fsx|vga_r[7]~368_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[7]~365_combout ))) # 
// (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[7]~367_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[7]~367_combout ),
	.datac(\fsx|vga_r[7]~365_combout ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~368_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~368 .lut_mask = 16'hFA44;
defparam \fsx|vga_r[7]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \fsx|lineBuffer[189][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[189][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[189][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[189][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[189][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \fsx|lineBuffer[189][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[189][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[189][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[189][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[189][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N9
dffeas \fsx|lineBuffer[125][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[125][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[125][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[125][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \fsx|vga_r[7]~369 (
// Equation(s):
// \fsx|vga_r[7]~369_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[189][7]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|lineBuffer[125][7]~q )))))

	.dataa(\fsx|lineBuffer[189][7]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[125][7]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~369_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~369 .lut_mask = 16'hEE30;
defparam \fsx|vga_r[7]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N7
dffeas \fsx|lineBuffer[197][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[197][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[197][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[197][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[133][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[133][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[133][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[133][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[133][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \fsx|lineBuffer[133][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[133][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[133][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[133][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[133][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \fsx|vga_r[7]~370 (
// Equation(s):
// \fsx|vga_r[7]~370_combout  = (\fsx|vga_r[7]~369_combout  & (((\fsx|lineBuffer[197][7]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_r[7]~369_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[133][7]~q ))))

	.dataa(\fsx|vga_r[7]~369_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[197][7]~q ),
	.datad(\fsx|lineBuffer[133][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~370_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~370 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \fsx|vga_r[7]~371 (
// Equation(s):
// \fsx|vga_r[7]~371_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[7]~368_combout  & ((\fsx|vga_r[7]~370_combout ))) # (!\fsx|vga_r[7]~368_combout  & (\fsx|vga_r[7]~363_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_r[7]~368_combout ))))

	.dataa(\fsx|vga_r[7]~363_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_r[7]~368_combout ),
	.datad(\fsx|vga_r[7]~370_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~371_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~371 .lut_mask = 16'hF838;
defparam \fsx|vga_r[7]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \fsx|vga_r[7]~372 (
// Equation(s):
// \fsx|vga_r[7]~372_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|vga_r[7]~361_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[7]~371_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_r[7]~361_combout ),
	.datad(\fsx|vga_r[7]~371_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~372_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~372 .lut_mask = 16'hB9A8;
defparam \fsx|vga_r[7]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \fsx|lineBuffer~197 (
// Equation(s):
// \fsx|lineBuffer~197_combout  = (\fsx|Mux12~20_combout  & (((\fsx|Mux13~20_combout )))) # (!\fsx|Mux12~20_combout  & ((\fsx|Mux13~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a23 )) # (!\fsx|Mux13~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a31 )))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\fsx|Mux12~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\fsx|Mux13~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~197_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~197 .lut_mask = 16'hEE30;
defparam \fsx|lineBuffer~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \fsx|lineBuffer~198 (
// Equation(s):
// \fsx|lineBuffer~198_combout  = (\fsx|lineBuffer~197_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout )) # (!\fsx|Mux12~20_combout ))) # (!\fsx|lineBuffer~197_combout  & (\fsx|Mux12~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\fsx|lineBuffer~197_combout ),
	.datab(\fsx|Mux12~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~198_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~198 .lut_mask = 16'hE6A2;
defparam \fsx|lineBuffer~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \fsx|lineBuffer[142][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[142][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[142][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[142][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \fsx|lineBuffer~199 (
// Equation(s):
// \fsx|lineBuffer~199_combout  = (\fsx|Mux14~20_combout  & (((\fsx|Mux15~20_combout )))) # (!\fsx|Mux14~20_combout  & ((\fsx|Mux15~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a23 )) # (!\fsx|Mux15~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a31 )))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\fsx|Mux14~20_combout ),
	.datac(\fsx|Mux15~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~199_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~199 .lut_mask = 16'hE3E0;
defparam \fsx|lineBuffer~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \fsx|lineBuffer~200 (
// Equation(s):
// \fsx|lineBuffer~200_combout  = (\fsx|lineBuffer~199_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ) # (!\fsx|Mux14~20_combout )))) # (!\fsx|lineBuffer~199_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a15  & 
// (\fsx|Mux14~20_combout )))

	.dataa(\fsx|lineBuffer~199_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\fsx|Mux14~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~200_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~200 .lut_mask = 16'hEA4A;
defparam \fsx|lineBuffer~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \fsx|lineBuffer[143][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[143][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[143][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[143][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[143][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \fsx|lineBuffer[143][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[143][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[143][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[143][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[143][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \fsx|vga_r[7]~373 (
// Equation(s):
// \fsx|vga_r[7]~373_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[143][7]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[142][7]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[142][7]~q ),
	.datad(\fsx|lineBuffer[143][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~373_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~373 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[7]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \fsx|lineBuffer[151][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[151][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[151][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[151][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \fsx|lineBuffer[150][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[150][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[150][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[150][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[150][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \fsx|lineBuffer[150][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[150][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[150][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[150][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[150][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \fsx|vga_r[7]~374 (
// Equation(s):
// \fsx|vga_r[7]~374_combout  = (\fsx|vga_r[7]~373_combout  & (((\fsx|lineBuffer[151][7]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_r[7]~373_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[150][7]~q ))))

	.dataa(\fsx|vga_r[7]~373_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[151][7]~q ),
	.datad(\fsx|lineBuffer[150][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~374_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~374 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N31
dffeas \fsx|lineBuffer[206][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[206][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[206][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[206][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneive_lcell_comb \fsx|lineBuffer[207][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[207][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[207][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[207][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[207][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N21
dffeas \fsx|lineBuffer[207][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[207][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[207][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[207][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[207][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneive_lcell_comb \fsx|vga_r[7]~380 (
// Equation(s):
// \fsx|vga_r[7]~380_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[207][7]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[206][7]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[206][7]~q ),
	.datad(\fsx|lineBuffer[207][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~380_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~380 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[7]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \fsx|lineBuffer[215][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[215][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[215][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[215][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneive_lcell_comb \fsx|lineBuffer[214][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[214][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[214][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[214][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[214][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N11
dffeas \fsx|lineBuffer[214][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[214][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[214][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[214][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[214][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneive_lcell_comb \fsx|vga_r[7]~381 (
// Equation(s):
// \fsx|vga_r[7]~381_combout  = (\fsx|vga_r[7]~380_combout  & (((\fsx|lineBuffer[215][7]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_r[7]~380_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[214][7]~q ))))

	.dataa(\fsx|vga_r[7]~380_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[215][7]~q ),
	.datad(\fsx|lineBuffer[214][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~381_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~381 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \fsx|lineBuffer[14][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[14][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \fsx|lineBuffer[15][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[15][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[15][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[15][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[15][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \fsx|lineBuffer[15][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[15][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[15][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \fsx|vga_r[7]~377 (
// Equation(s):
// \fsx|vga_r[7]~377_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[15][7]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[14][7]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[14][7]~q ),
	.datad(\fsx|lineBuffer[15][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~377_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~377 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[7]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \fsx|lineBuffer[23][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[23][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[23][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \fsx|lineBuffer[22][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[22][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[22][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[22][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[22][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \fsx|lineBuffer[22][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[22][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \fsx|vga_r[7]~378 (
// Equation(s):
// \fsx|vga_r[7]~378_combout  = (\fsx|vga_r[7]~377_combout  & (((\fsx|lineBuffer[23][7]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_r[7]~377_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[22][7]~q ))))

	.dataa(\fsx|vga_r[7]~377_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[23][7]~q ),
	.datad(\fsx|lineBuffer[22][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~378_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~378 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N21
dffeas \fsx|lineBuffer[78][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[78][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[78][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[78][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneive_lcell_comb \fsx|lineBuffer[79][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[79][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~200_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[79][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[79][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[79][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N3
dffeas \fsx|lineBuffer[79][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[79][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[79][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[79][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[79][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneive_lcell_comb \fsx|vga_r[7]~375 (
// Equation(s):
// \fsx|vga_r[7]~375_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[79][7]~q ))) # (!\fsx|displayGen|o_h[1]~10_combout  
// & (\fsx|lineBuffer[78][7]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[78][7]~q ),
	.datad(\fsx|lineBuffer[79][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~375_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~375 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \fsx|lineBuffer[87][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[87][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[87][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[87][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \fsx|lineBuffer[86][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[86][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[86][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[86][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[86][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \fsx|lineBuffer[86][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[86][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[86][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[86][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[86][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \fsx|vga_r[7]~376 (
// Equation(s):
// \fsx|vga_r[7]~376_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[7]~375_combout  & (\fsx|lineBuffer[87][7]~q )) # (!\fsx|vga_r[7]~375_combout  & ((\fsx|lineBuffer[86][7]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[7]~375_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[7]~375_combout ),
	.datac(\fsx|lineBuffer[87][7]~q ),
	.datad(\fsx|lineBuffer[86][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~376_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~376 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[7]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \fsx|vga_r[7]~379 (
// Equation(s):
// \fsx|vga_r[7]~379_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[8]~9_combout ) # (\fsx|vga_r[7]~376_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_r[7]~378_combout  & (!\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|vga_r[7]~378_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[7]~376_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~379_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~379 .lut_mask = 16'hCEC2;
defparam \fsx|vga_r[7]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \fsx|vga_r[7]~382 (
// Equation(s):
// \fsx|vga_r[7]~382_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[7]~379_combout  & ((\fsx|vga_r[7]~381_combout ))) # (!\fsx|vga_r[7]~379_combout  & (\fsx|vga_r[7]~374_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_r[7]~379_combout ))))

	.dataa(\fsx|vga_r[7]~374_combout ),
	.datab(\fsx|vga_r[7]~381_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[7]~379_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~382_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~382 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[7]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \fsx|lineBuffer[127][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[127][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[127][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[127][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \fsx|lineBuffer[191][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[191][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~200_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[191][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[191][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[191][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \fsx|lineBuffer[191][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[191][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[191][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[191][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[191][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \fsx|vga_r[7]~349 (
// Equation(s):
// \fsx|vga_r[7]~349_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[191][7]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[127][7]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[127][7]~q ),
	.datad(\fsx|lineBuffer[191][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~349_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~349 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \fsx|lineBuffer[135][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[135][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[135][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[135][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[135][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \fsx|lineBuffer[135][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[135][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[135][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[135][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[135][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \fsx|lineBuffer[199][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[199][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[199][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[199][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \fsx|vga_r[7]~350 (
// Equation(s):
// \fsx|vga_r[7]~350_combout  = (\fsx|vga_r[7]~349_combout  & (((\fsx|lineBuffer[199][7]~q ) # (!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_r[7]~349_combout  & (\fsx|lineBuffer[135][7]~q  & ((\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|vga_r[7]~349_combout ),
	.datab(\fsx|lineBuffer[135][7]~q ),
	.datac(\fsx|lineBuffer[199][7]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~350_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~350 .lut_mask = 16'hE4AA;
defparam \fsx|vga_r[7]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \fsx|lineBuffer[63][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[63][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[63][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[63][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[63][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N9
dffeas \fsx|lineBuffer[63][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[63][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[63][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[63][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[63][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \fsx|lineBuffer[255][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[255][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[255][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[255][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \fsx|vga_r[7]~344 (
// Equation(s):
// \fsx|vga_r[7]~344_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[63][7]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|lineBuffer[255][7]~q )))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[63][7]~q ),
	.datac(\fsx|lineBuffer[255][7]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~344_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~344 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[7]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \fsx|lineBuffer[71][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[71][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[71][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[71][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \fsx|lineBuffer[7][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[7][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[7][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \fsx|lineBuffer[7][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[7][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \fsx|vga_r[7]~345 (
// Equation(s):
// \fsx|vga_r[7]~345_combout  = (\fsx|vga_r[7]~344_combout  & (((\fsx|lineBuffer[71][7]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_r[7]~344_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[7][7]~q ))))

	.dataa(\fsx|vga_r[7]~344_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[71][7]~q ),
	.datad(\fsx|lineBuffer[7][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~345_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~345 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \fsx|lineBuffer[62][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[62][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[62][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[62][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[62][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \fsx|lineBuffer[62][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[62][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[62][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[62][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[62][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \fsx|lineBuffer[254][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[254][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[254][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[254][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \fsx|vga_r[7]~346 (
// Equation(s):
// \fsx|vga_r[7]~346_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[62][7]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|lineBuffer[254][7]~q )))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[62][7]~q ),
	.datac(\fsx|lineBuffer[254][7]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~346_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~346 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[7]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \fsx|lineBuffer[70][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[70][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[70][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[70][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \fsx|lineBuffer[6][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[6][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[6][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \fsx|lineBuffer[6][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[6][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \fsx|vga_r[7]~347 (
// Equation(s):
// \fsx|vga_r[7]~347_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[7]~346_combout  & (\fsx|lineBuffer[70][7]~q )) # (!\fsx|vga_r[7]~346_combout  & ((\fsx|lineBuffer[6][7]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[7]~346_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[7]~346_combout ),
	.datac(\fsx|lineBuffer[70][7]~q ),
	.datad(\fsx|lineBuffer[6][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~347_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~347 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[7]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \fsx|vga_r[7]~348 (
// Equation(s):
// \fsx|vga_r[7]~348_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[7]~345_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// ((\fsx|vga_r[7]~347_combout )))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_r[7]~345_combout ),
	.datad(\fsx|vga_r[7]~347_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~348_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~348 .lut_mask = 16'hD9C8;
defparam \fsx|vga_r[7]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \fsx|lineBuffer[190][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[190][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[190][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[190][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[190][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \fsx|lineBuffer[190][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[190][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[190][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[190][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[190][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N3
dffeas \fsx|lineBuffer[126][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[126][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[126][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[126][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \fsx|vga_r[7]~342 (
// Equation(s):
// \fsx|vga_r[7]~342_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[190][7]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|lineBuffer[126][7]~q )))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[190][7]~q ),
	.datac(\fsx|lineBuffer[126][7]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~342_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~342 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[7]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \fsx|lineBuffer[198][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[198][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[198][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[198][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[134][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[134][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[134][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[134][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[134][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \fsx|lineBuffer[134][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[134][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[134][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[134][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[134][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \fsx|vga_r[7]~343 (
// Equation(s):
// \fsx|vga_r[7]~343_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_r[7]~342_combout  & (\fsx|lineBuffer[198][7]~q )) # (!\fsx|vga_r[7]~342_combout  & ((\fsx|lineBuffer[134][7]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_r[7]~342_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[7]~342_combout ),
	.datac(\fsx|lineBuffer[198][7]~q ),
	.datad(\fsx|lineBuffer[134][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~343_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~343 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[7]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \fsx|vga_r[7]~351 (
// Equation(s):
// \fsx|vga_r[7]~351_combout  = (\fsx|vga_r[7]~348_combout  & ((\fsx|vga_r[7]~350_combout ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_r[7]~348_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|vga_r[7]~343_combout ))))

	.dataa(\fsx|vga_r[7]~350_combout ),
	.datab(\fsx|vga_r[7]~348_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[7]~343_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~351_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~351 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[7]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \fsx|vga_r[7]~383 (
// Equation(s):
// \fsx|vga_r[7]~383_combout  = (\fsx|vga_r[7]~372_combout  & ((\fsx|vga_r[7]~382_combout ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[7]~372_combout  & (((\fsx|vga_r[7]~351_combout  & \fsx|displayGen|o_h[2]~14_combout ))))

	.dataa(\fsx|vga_r[7]~372_combout ),
	.datab(\fsx|vga_r[7]~382_combout ),
	.datac(\fsx|vga_r[7]~351_combout ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~383_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~383 .lut_mask = 16'hD8AA;
defparam \fsx|vga_r[7]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \fsx|lineBuffer~216 (
// Equation(s):
// \fsx|lineBuffer~216_combout  = (\fsx|Mux3~20_combout  & ((\fsx|Mux2~20_combout ) # ((\vram32|ram_rtl_0|auto_generated|ram_block1a23 )))) # (!\fsx|Mux3~20_combout  & (!\fsx|Mux2~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\fsx|Mux3~20_combout ),
	.datab(\fsx|Mux2~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~216_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~216 .lut_mask = 16'hBA98;
defparam \fsx|lineBuffer~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \fsx|lineBuffer~217 (
// Equation(s):
// \fsx|lineBuffer~217_combout  = (\fsx|Mux2~20_combout  & ((\fsx|lineBuffer~216_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout )) # (!\fsx|lineBuffer~216_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a15 ))))) # 
// (!\fsx|Mux2~20_combout  & (((\fsx|lineBuffer~216_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\fsx|Mux2~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\fsx|lineBuffer~216_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~217_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~217 .lut_mask = 16'hBBC0;
defparam \fsx|lineBuffer~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \fsx|lineBuffer[161][7]~227 (
// Equation(s):
// \fsx|lineBuffer[161][7]~227_combout  = (\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer[161][7]~q ))

	.dataa(\fsx|lineBuffer[160][5]~32_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[161][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[161][7]~227_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[161][7]~227 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[161][7]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \fsx|lineBuffer[161][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[161][7]~227_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[161][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[161][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[161][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneive_lcell_comb \fsx|lineBuffer~213 (
// Equation(s):
// \fsx|lineBuffer~213_combout  = (\fsx|Mux6~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ) # (!\fsx|Mux7~20_combout )))) # (!\fsx|Mux6~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a23  & (\fsx|Mux7~20_combout )))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\fsx|Mux6~20_combout ),
	.datac(\fsx|Mux7~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~213_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~213 .lut_mask = 16'hEC2C;
defparam \fsx|lineBuffer~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \fsx|lineBuffer~214 (
// Equation(s):
// \fsx|lineBuffer~214_combout  = (\fsx|Mux7~20_combout  & (((\fsx|lineBuffer~213_combout )))) # (!\fsx|Mux7~20_combout  & ((\fsx|lineBuffer~213_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a15 )) # (!\fsx|lineBuffer~213_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a31 )))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\fsx|Mux7~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\fsx|lineBuffer~213_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~214_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~214 .lut_mask = 16'hEE30;
defparam \fsx|lineBuffer~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \fsx|lineBuffer[163][7]~226 (
// Equation(s):
// \fsx|lineBuffer[163][7]~226_combout  = (\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer[163][7]~q ))

	.dataa(\fsx|lineBuffer[160][5]~32_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[163][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[163][7]~226_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[163][7]~226 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[163][7]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \fsx|lineBuffer[163][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[163][7]~226_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[163][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[163][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[163][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \fsx|vga_r[7]~391 (
// Equation(s):
// \fsx|vga_r[7]~391_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[163][7]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[161][7]~q ))))

	.dataa(\fsx|lineBuffer[161][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[163][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~391_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~391 .lut_mask = 16'hF2C2;
defparam \fsx|vga_r[7]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \fsx|lineBuffer[179][7]~228 (
// Equation(s):
// \fsx|lineBuffer[179][7]~228_combout  = (\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer[179][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[176][5]~6_combout ),
	.datac(\fsx|lineBuffer[179][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[179][7]~228_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[179][7]~228 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[179][7]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \fsx|lineBuffer[179][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[179][7]~228_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[179][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[179][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[179][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \fsx|lineBuffer[177][7]~225 (
// Equation(s):
// \fsx|lineBuffer[177][7]~225_combout  = (\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer[177][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[176][5]~6_combout ),
	.datac(\fsx|lineBuffer[177][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[177][7]~225_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[177][7]~225 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[177][7]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \fsx|lineBuffer[177][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[177][7]~225_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[177][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[177][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[177][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \fsx|vga_r[7]~392 (
// Equation(s):
// \fsx|vga_r[7]~392_combout  = (\fsx|vga_r[7]~391_combout  & (((\fsx|lineBuffer[179][7]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_r[7]~391_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[177][7]~q ))))

	.dataa(\fsx|vga_r[7]~391_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[179][7]~q ),
	.datad(\fsx|lineBuffer[177][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~392_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~392 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \fsx|lineBuffer~208 (
// Equation(s):
// \fsx|lineBuffer~208_combout  = (\fsx|Mux4~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ) # ((!\fsx|Mux5~20_combout )))) # (!\fsx|Mux4~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a23  & \fsx|Mux5~20_combout 
// ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\fsx|Mux4~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\fsx|Mux5~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~208_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~208 .lut_mask = 16'hB8CC;
defparam \fsx|lineBuffer~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \fsx|lineBuffer~209 (
// Equation(s):
// \fsx|lineBuffer~209_combout  = (\fsx|Mux5~20_combout  & (((\fsx|lineBuffer~208_combout )))) # (!\fsx|Mux5~20_combout  & ((\fsx|lineBuffer~208_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a15 ))) # (!\fsx|lineBuffer~208_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a31 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datab(\fsx|Mux5~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\fsx|lineBuffer~208_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~209_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~209 .lut_mask = 16'hFC22;
defparam \fsx|lineBuffer~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \fsx|lineBuffer[114][7]~224 (
// Equation(s):
// \fsx|lineBuffer[114][7]~224_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[114][7]~q )))

	.dataa(\fsx|lineBuffer~209_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[114][7]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[114][7]~224_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[114][7]~224 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[114][7]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \fsx|lineBuffer[114][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[114][7]~224_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[114][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[114][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[114][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \fsx|lineBuffer~205 (
// Equation(s):
// \fsx|lineBuffer~205_combout  = (\fsx|Mux1~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a23 ) # (\fsx|Mux0~20_combout )))) # (!\fsx|Mux1~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a31  & ((!\fsx|Mux0~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datab(\fsx|Mux1~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\fsx|Mux0~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~205_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~205 .lut_mask = 16'hCCE2;
defparam \fsx|lineBuffer~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \fsx|lineBuffer~206 (
// Equation(s):
// \fsx|lineBuffer~206_combout  = (\fsx|lineBuffer~205_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout )) # (!\fsx|Mux0~20_combout ))) # (!\fsx|lineBuffer~205_combout  & (\fsx|Mux0~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a15 )))

	.dataa(\fsx|lineBuffer~205_combout ),
	.datab(\fsx|Mux0~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~206_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~206 .lut_mask = 16'hEA62;
defparam \fsx|lineBuffer~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \fsx|lineBuffer[96][7]~223 (
// Equation(s):
// \fsx|lineBuffer[96][7]~223_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[96][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[96][7]~q ),
	.datad(\fsx|lineBuffer[96][5]~28_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[96][7]~223_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[96][7]~223 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[96][7]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \fsx|lineBuffer[96][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[96][7]~223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[96][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[96][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[96][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \fsx|lineBuffer[112][7]~222 (
// Equation(s):
// \fsx|lineBuffer[112][7]~222_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[112][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[112][7]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[112][7]~222_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[112][7]~222 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[112][7]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N7
dffeas \fsx|lineBuffer[112][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[112][7]~222_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[112][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[112][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[112][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \fsx|vga_r[7]~388 (
// Equation(s):
// \fsx|vga_r[7]~388_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[112][7]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  
// & (\fsx|lineBuffer[96][7]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[96][7]~q ),
	.datad(\fsx|lineBuffer[112][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~388_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~388 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \fsx|lineBuffer[98][7]~221 (
// Equation(s):
// \fsx|lineBuffer[98][7]~221_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[98][7]~q )))

	.dataa(\fsx|lineBuffer~209_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[98][7]~q ),
	.datad(\fsx|lineBuffer[96][5]~28_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[98][7]~221_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[98][7]~221 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[98][7]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \fsx|lineBuffer[98][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[98][7]~221_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[98][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[98][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[98][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \fsx|vga_r[7]~389 (
// Equation(s):
// \fsx|vga_r[7]~389_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[7]~388_combout  & (\fsx|lineBuffer[114][7]~q )) # (!\fsx|vga_r[7]~388_combout  & ((\fsx|lineBuffer[98][7]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[7]~388_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[114][7]~q ),
	.datac(\fsx|vga_r[7]~388_combout ),
	.datad(\fsx|lineBuffer[98][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~389_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~389 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[7]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \fsx|lineBuffer[115][7]~220 (
// Equation(s):
// \fsx|lineBuffer[115][7]~220_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~214_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[115][7]~q )))

	.dataa(\fsx|lineBuffer~214_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[115][7]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[115][7]~220_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[115][7]~220 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[115][7]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \fsx|lineBuffer[115][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[115][7]~220_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[115][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[115][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[115][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \fsx|lineBuffer[97][7]~219 (
// Equation(s):
// \fsx|lineBuffer[97][7]~219_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~217_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[97][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~217_combout ),
	.datac(\fsx|lineBuffer[97][7]~q ),
	.datad(\fsx|lineBuffer[96][5]~28_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[97][7]~219_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[97][7]~219 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[97][7]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \fsx|lineBuffer[97][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[97][7]~219_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[97][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[97][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[97][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \fsx|lineBuffer[113][7]~218 (
// Equation(s):
// \fsx|lineBuffer[113][7]~218_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~217_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[113][7]~q )))

	.dataa(\fsx|lineBuffer[112][5]~7_combout ),
	.datab(\fsx|lineBuffer~217_combout ),
	.datac(\fsx|lineBuffer[113][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[113][7]~218_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[113][7]~218 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[113][7]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N11
dffeas \fsx|lineBuffer[113][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[113][7]~218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[113][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[113][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[113][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \fsx|vga_r[7]~386 (
// Equation(s):
// \fsx|vga_r[7]~386_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[113][7]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  
// & (\fsx|lineBuffer[97][7]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[97][7]~q ),
	.datad(\fsx|lineBuffer[113][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~386_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~386 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \fsx|lineBuffer[99][7]~215 (
// Equation(s):
// \fsx|lineBuffer[99][7]~215_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~214_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[99][7]~q )))

	.dataa(\fsx|lineBuffer~214_combout ),
	.datab(\fsx|lineBuffer[96][5]~28_combout ),
	.datac(\fsx|lineBuffer[99][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[99][7]~215_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[99][7]~215 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[99][7]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N1
dffeas \fsx|lineBuffer[99][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[99][7]~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[99][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[99][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[99][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \fsx|vga_r[7]~387 (
// Equation(s):
// \fsx|vga_r[7]~387_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[7]~386_combout  & (\fsx|lineBuffer[115][7]~q )) # (!\fsx|vga_r[7]~386_combout  & ((\fsx|lineBuffer[99][7]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[7]~386_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[115][7]~q ),
	.datac(\fsx|vga_r[7]~386_combout ),
	.datad(\fsx|lineBuffer[99][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~387_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~387 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[7]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \fsx|vga_r[7]~390 (
// Equation(s):
// \fsx|vga_r[7]~390_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout ) # (\fsx|vga_r[7]~387_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[7]~389_combout  & (!\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[7]~389_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[7]~387_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~390_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~390 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[7]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \fsx|lineBuffer[162][7]~210 (
// Equation(s):
// \fsx|lineBuffer[162][7]~210_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[162][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[162][7]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[162][7]~210_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[162][7]~210 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[162][7]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \fsx|lineBuffer[162][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[162][7]~210_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[162][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[162][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[162][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \fsx|lineBuffer[160][7]~211 (
// Equation(s):
// \fsx|lineBuffer[160][7]~211_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[160][7]~q )))

	.dataa(\fsx|lineBuffer~206_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[160][7]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[160][7]~211_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[160][7]~211 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[160][7]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \fsx|lineBuffer[160][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[160][7]~211_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[160][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[160][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[160][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \fsx|vga_r[7]~384 (
// Equation(s):
// \fsx|vga_r[7]~384_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[162][7]~q )) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[160][7]~q )))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[162][7]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[160][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~384_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~384 .lut_mask = 16'hE5E0;
defparam \fsx|vga_r[7]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \fsx|lineBuffer[178][7]~212 (
// Equation(s):
// \fsx|lineBuffer[178][7]~212_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[178][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[178][7]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[178][7]~212_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[178][7]~212 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[178][7]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N3
dffeas \fsx|lineBuffer[178][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[178][7]~212_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[178][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[178][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[178][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \fsx|lineBuffer[176][7]~207 (
// Equation(s):
// \fsx|lineBuffer[176][7]~207_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[176][7]~q )))

	.dataa(\fsx|lineBuffer~206_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[176][7]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[176][7]~207_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[176][7]~207 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[176][7]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N25
dffeas \fsx|lineBuffer[176][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[176][7]~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[176][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[176][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[176][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \fsx|vga_r[7]~385 (
// Equation(s):
// \fsx|vga_r[7]~385_combout  = (\fsx|vga_r[7]~384_combout  & ((\fsx|lineBuffer[178][7]~q ) # ((!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_r[7]~384_combout  & (((\fsx|displayGen|o_h[5]~11_combout  & \fsx|lineBuffer[176][7]~q ))))

	.dataa(\fsx|vga_r[7]~384_combout ),
	.datab(\fsx|lineBuffer[178][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[176][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~385_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~385 .lut_mask = 16'hDA8A;
defparam \fsx|vga_r[7]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \fsx|vga_r[7]~393 (
// Equation(s):
// \fsx|vga_r[7]~393_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[7]~390_combout  & (\fsx|vga_r[7]~392_combout )) # (!\fsx|vga_r[7]~390_combout  & ((\fsx|vga_r[7]~385_combout ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_r[7]~390_combout ))))

	.dataa(\fsx|vga_r[7]~392_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_r[7]~390_combout ),
	.datad(\fsx|vga_r[7]~385_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~393_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~393 .lut_mask = 16'hBCB0;
defparam \fsx|vga_r[7]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \fsx|lineBuffer[187][7]~276 (
// Equation(s):
// \fsx|lineBuffer[187][7]~276_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[187][7]~q ))

	.dataa(\fsx|lineBuffer[184][5]~40_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[187][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[187][7]~276_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[187][7]~276 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[187][7]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \fsx|lineBuffer[187][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[187][7]~276_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[187][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[187][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[187][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \fsx|lineBuffer[185][7]~273 (
// Equation(s):
// \fsx|lineBuffer[185][7]~273_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[185][7]~q ))

	.dataa(\fsx|lineBuffer[184][5]~40_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[185][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[185][7]~273_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[185][7]~273 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[185][7]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \fsx|lineBuffer[185][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[185][7]~273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[185][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[185][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[185][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \fsx|lineBuffer[169][7]~275 (
// Equation(s):
// \fsx|lineBuffer[169][7]~275_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[169][7]~q ))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[169][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[169][7]~275_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[169][7]~275 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[169][7]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \fsx|lineBuffer[169][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[169][7]~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[169][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[169][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[169][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \fsx|lineBuffer[171][7]~274 (
// Equation(s):
// \fsx|lineBuffer[171][7]~274_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[171][7]~q ))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[171][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[171][7]~274_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[171][7]~274 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[171][7]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \fsx|lineBuffer[171][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[171][7]~274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[171][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[171][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[171][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \fsx|vga_r[7]~422 (
// Equation(s):
// \fsx|vga_r[7]~422_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[171][7]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[169][7]~q ))))

	.dataa(\fsx|lineBuffer[169][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[171][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~422_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~422 .lut_mask = 16'hF2C2;
defparam \fsx|vga_r[7]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \fsx|vga_r[7]~423 (
// Equation(s):
// \fsx|vga_r[7]~423_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~422_combout  & (\fsx|lineBuffer[187][7]~q )) # (!\fsx|vga_r[7]~422_combout  & ((\fsx|lineBuffer[185][7]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~422_combout ))))

	.dataa(\fsx|lineBuffer[187][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[185][7]~q ),
	.datad(\fsx|vga_r[7]~422_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~423_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~423 .lut_mask = 16'hBBC0;
defparam \fsx|vga_r[7]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \fsx|lineBuffer[122][7]~272 (
// Equation(s):
// \fsx|lineBuffer[122][7]~272_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~209_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[122][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[120][5]~36_combout ),
	.datac(\fsx|lineBuffer[122][7]~q ),
	.datad(\fsx|lineBuffer~209_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[122][7]~272_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[122][7]~272 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[122][7]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \fsx|lineBuffer[122][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[122][7]~272_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[122][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[122][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[122][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \fsx|lineBuffer[120][7]~270 (
// Equation(s):
// \fsx|lineBuffer[120][7]~270_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~206_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[120][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[120][5]~36_combout ),
	.datac(\fsx|lineBuffer[120][7]~q ),
	.datad(\fsx|lineBuffer~206_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[120][7]~270_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[120][7]~270 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[120][7]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N15
dffeas \fsx|lineBuffer[120][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[120][7]~270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[120][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[120][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[120][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneive_lcell_comb \fsx|lineBuffer[104][7]~271 (
// Equation(s):
// \fsx|lineBuffer[104][7]~271_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[104][7]~q )))

	.dataa(\fsx|lineBuffer~206_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[104][7]~q ),
	.datad(\fsx|lineBuffer[104][5]~17_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[104][7]~271_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[104][7]~271 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[104][7]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N15
dffeas \fsx|lineBuffer[104][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[104][7]~271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[104][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[104][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[104][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneive_lcell_comb \fsx|vga_r[7]~419 (
// Equation(s):
// \fsx|vga_r[7]~419_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[120][7]~q )) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[104][7]~q )))))

	.dataa(\fsx|lineBuffer[120][7]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[104][7]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~419_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~419 .lut_mask = 16'hEE30;
defparam \fsx|vga_r[7]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneive_lcell_comb \fsx|lineBuffer[106][7]~269 (
// Equation(s):
// \fsx|lineBuffer[106][7]~269_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[106][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[106][7]~q ),
	.datad(\fsx|lineBuffer[104][5]~17_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[106][7]~269_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[106][7]~269 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[106][7]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \fsx|lineBuffer[106][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[106][7]~269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[106][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[106][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[106][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneive_lcell_comb \fsx|vga_r[7]~420 (
// Equation(s):
// \fsx|vga_r[7]~420_combout  = (\fsx|vga_r[7]~419_combout  & ((\fsx|lineBuffer[122][7]~q ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[7]~419_combout  & (((\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[106][7]~q ))))

	.dataa(\fsx|lineBuffer[122][7]~q ),
	.datab(\fsx|vga_r[7]~419_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[106][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~420_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~420 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[7]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \fsx|lineBuffer[123][7]~268 (
// Equation(s):
// \fsx|lineBuffer[123][7]~268_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[123][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[120][5]~36_combout ),
	.datac(\fsx|lineBuffer[123][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[123][7]~268_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[123][7]~268 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[123][7]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \fsx|lineBuffer[123][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[123][7]~268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[123][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[123][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[123][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \fsx|lineBuffer[105][7]~267 (
// Equation(s):
// \fsx|lineBuffer[105][7]~267_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[105][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[104][5]~17_combout ),
	.datac(\fsx|lineBuffer[105][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[105][7]~267_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[105][7]~267 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[105][7]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \fsx|lineBuffer[105][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[105][7]~267_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[105][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[105][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[105][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \fsx|lineBuffer[121][7]~266 (
// Equation(s):
// \fsx|lineBuffer[121][7]~266_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[121][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[120][5]~36_combout ),
	.datac(\fsx|lineBuffer[121][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[121][7]~266_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[121][7]~266 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[121][7]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \fsx|lineBuffer[121][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[121][7]~266_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[121][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[121][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[121][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneive_lcell_comb \fsx|vga_r[7]~417 (
// Equation(s):
// \fsx|vga_r[7]~417_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[2]~14_combout ) # (\fsx|lineBuffer[121][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[105][7]~q  & (!\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|lineBuffer[105][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[121][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~417_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~417 .lut_mask = 16'hCEC2;
defparam \fsx|vga_r[7]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \fsx|lineBuffer[107][7]~265 (
// Equation(s):
// \fsx|lineBuffer[107][7]~265_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[107][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[104][5]~17_combout ),
	.datac(\fsx|lineBuffer[107][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[107][7]~265_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[107][7]~265 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[107][7]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \fsx|lineBuffer[107][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[107][7]~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[107][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[107][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[107][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneive_lcell_comb \fsx|vga_r[7]~418 (
// Equation(s):
// \fsx|vga_r[7]~418_combout  = (\fsx|vga_r[7]~417_combout  & ((\fsx|lineBuffer[123][7]~q ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[7]~417_combout  & (((\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[107][7]~q ))))

	.dataa(\fsx|lineBuffer[123][7]~q ),
	.datab(\fsx|vga_r[7]~417_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[107][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~418_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~418 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[7]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \fsx|vga_r[7]~421 (
// Equation(s):
// \fsx|vga_r[7]~421_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|vga_r[7]~418_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_r[7]~420_combout )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_r[7]~420_combout ),
	.datad(\fsx|vga_r[7]~418_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~421_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~421 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[7]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \fsx|lineBuffer[184][7]~261 (
// Equation(s):
// \fsx|lineBuffer[184][7]~261_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~206_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[184][7]~q ))

	.dataa(\fsx|lineBuffer[184][5]~40_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[184][7]~q ),
	.datad(\fsx|lineBuffer~206_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[184][7]~261_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[184][7]~261 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[184][7]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \fsx|lineBuffer[184][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[184][7]~261_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[184][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[184][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[184][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \fsx|lineBuffer[186][7]~264 (
// Equation(s):
// \fsx|lineBuffer[186][7]~264_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[186][7]~q )))

	.dataa(\fsx|lineBuffer[184][5]~40_combout ),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[186][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[186][7]~264_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[186][7]~264 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[186][7]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N19
dffeas \fsx|lineBuffer[186][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[186][7]~264_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[186][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[186][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[186][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \fsx|lineBuffer[168][7]~263 (
// Equation(s):
// \fsx|lineBuffer[168][7]~263_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~206_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[168][7]~q ))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[168][7]~q ),
	.datad(\fsx|lineBuffer~206_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[168][7]~263_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[168][7]~263 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[168][7]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N31
dffeas \fsx|lineBuffer[168][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[168][7]~263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[168][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[168][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[168][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \fsx|lineBuffer[170][7]~262 (
// Equation(s):
// \fsx|lineBuffer[170][7]~262_combout  = (\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer[170][7]~q )))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[170][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[170][7]~262_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[170][7]~262 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[170][7]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \fsx|lineBuffer[170][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[170][7]~262_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[170][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[170][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[170][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \fsx|vga_r[7]~415 (
// Equation(s):
// \fsx|vga_r[7]~415_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[170][7]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  
// & (\fsx|lineBuffer[168][7]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[168][7]~q ),
	.datad(\fsx|lineBuffer[170][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~415_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~415 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \fsx|vga_r[7]~416 (
// Equation(s):
// \fsx|vga_r[7]~416_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~415_combout  & ((\fsx|lineBuffer[186][7]~q ))) # (!\fsx|vga_r[7]~415_combout  & (\fsx|lineBuffer[184][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~415_combout ))))

	.dataa(\fsx|lineBuffer[184][7]~q ),
	.datab(\fsx|lineBuffer[186][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|vga_r[7]~415_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~416_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~416 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[7]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \fsx|vga_r[7]~424 (
// Equation(s):
// \fsx|vga_r[7]~424_combout  = (\fsx|vga_r[7]~421_combout  & ((\fsx|vga_r[7]~423_combout ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_r[7]~421_combout  & (((\fsx|vga_r[7]~416_combout  & \fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|vga_r[7]~423_combout ),
	.datab(\fsx|vga_r[7]~421_combout ),
	.datac(\fsx|vga_r[7]~416_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~424_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~424 .lut_mask = 16'hB8CC;
defparam \fsx|vga_r[7]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneive_lcell_comb \fsx|lineBuffer[50][7]~248 (
// Equation(s):
// \fsx|lineBuffer[50][7]~248_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[50][7]~q )))

	.dataa(\fsx|lineBuffer~209_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[50][7]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[50][7]~248_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[50][7]~248 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[50][7]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \fsx|lineBuffer[50][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[50][7]~248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[50][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[50][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[50][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \fsx|lineBuffer[48][7]~246 (
// Equation(s):
// \fsx|lineBuffer[48][7]~246_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[48][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[48][7]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[48][7]~246_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[48][7]~246 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[48][7]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \fsx|lineBuffer[48][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[48][7]~246_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[48][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[48][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[48][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \fsx|lineBuffer[32][7]~247 (
// Equation(s):
// \fsx|lineBuffer[32][7]~247_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[32][7]~q )))

	.dataa(\fsx|lineBuffer[32][5]~26_combout ),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[32][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[32][7]~247_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[32][7]~247 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[32][7]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \fsx|lineBuffer[32][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[32][7]~247_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[32][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[32][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[32][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneive_lcell_comb \fsx|vga_r[7]~404 (
// Equation(s):
// \fsx|vga_r[7]~404_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[48][7]~q ) # ((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|lineBuffer[32][7]~q  & !\fsx|displayGen|o_h[2]~14_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[48][7]~q ),
	.datac(\fsx|lineBuffer[32][7]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~404_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~404 .lut_mask = 16'hAAD8;
defparam \fsx|vga_r[7]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \fsx|lineBuffer[34][7]~245 (
// Equation(s):
// \fsx|lineBuffer[34][7]~245_combout  = (\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer~209_combout ))) # (!\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer[34][7]~q ))

	.dataa(\fsx|lineBuffer[32][5]~26_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[34][7]~q ),
	.datad(\fsx|lineBuffer~209_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[34][7]~245_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[34][7]~245 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[34][7]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \fsx|lineBuffer[34][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[34][7]~245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[34][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[34][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[34][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \fsx|vga_r[7]~405 (
// Equation(s):
// \fsx|vga_r[7]~405_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[7]~404_combout  & (\fsx|lineBuffer[50][7]~q )) # (!\fsx|vga_r[7]~404_combout  & ((\fsx|lineBuffer[34][7]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[7]~404_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[50][7]~q ),
	.datac(\fsx|vga_r[7]~404_combout ),
	.datad(\fsx|lineBuffer[34][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~405_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~405 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[7]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \fsx|lineBuffer[35][7]~257 (
// Equation(s):
// \fsx|lineBuffer[35][7]~257_combout  = (\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer[35][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[35][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[35][7]~257_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[35][7]~257 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[35][7]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \fsx|lineBuffer[35][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[35][7]~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[35][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[35][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[35][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \fsx|lineBuffer[49][7]~258 (
// Equation(s):
// \fsx|lineBuffer[49][7]~258_combout  = (\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer[49][7]~q ))

	.dataa(\fsx|lineBuffer[48][5]~12_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[49][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[49][7]~258_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[49][7]~258 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[49][7]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \fsx|lineBuffer[49][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[49][7]~258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[49][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[49][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[49][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \fsx|lineBuffer[33][7]~259 (
// Equation(s):
// \fsx|lineBuffer[33][7]~259_combout  = (\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer[33][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[33][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[33][7]~259_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[33][7]~259 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[33][7]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \fsx|lineBuffer[33][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[33][7]~259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[33][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[33][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[33][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \fsx|vga_r[7]~411 (
// Equation(s):
// \fsx|vga_r[7]~411_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[49][7]~q )) # (!\fsx|displayGen|o_h[5]~11_combout 
//  & ((\fsx|lineBuffer[33][7]~q )))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[49][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[33][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~411_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~411 .lut_mask = 16'hE5E0;
defparam \fsx|vga_r[7]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \fsx|lineBuffer[51][7]~260 (
// Equation(s):
// \fsx|lineBuffer[51][7]~260_combout  = (\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer[51][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[48][5]~12_combout ),
	.datac(\fsx|lineBuffer[51][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[51][7]~260_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[51][7]~260 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[51][7]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \fsx|lineBuffer[51][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[51][7]~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[51][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[51][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[51][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \fsx|vga_r[7]~412 (
// Equation(s):
// \fsx|vga_r[7]~412_combout  = (\fsx|vga_r[7]~411_combout  & (((\fsx|lineBuffer[51][7]~q ) # (!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[7]~411_combout  & (\fsx|lineBuffer[35][7]~q  & (\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|lineBuffer[35][7]~q ),
	.datab(\fsx|vga_r[7]~411_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[51][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~412_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~412 .lut_mask = 16'hEC2C;
defparam \fsx|vga_r[7]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \fsx|lineBuffer[241][7]~250 (
// Equation(s):
// \fsx|lineBuffer[241][7]~250_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[241][7]~q ))

	.dataa(\fsx|lineBuffer[240][5]~14_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[241][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[241][7]~250_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[241][7]~250 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[241][7]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N11
dffeas \fsx|lineBuffer[241][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[241][7]~250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[241][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[241][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[241][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \fsx|lineBuffer[225][7]~251 (
// Equation(s):
// \fsx|lineBuffer[225][7]~251_combout  = (\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer[225][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[224][5]~30_combout ),
	.datac(\fsx|lineBuffer[225][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[225][7]~251_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[225][7]~251 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[225][7]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \fsx|lineBuffer[225][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[225][7]~251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[225][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[225][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[225][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \fsx|vga_r[7]~406 (
// Equation(s):
// \fsx|vga_r[7]~406_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[241][7]~q ) # ((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((!\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[225][7]~q ))))

	.dataa(\fsx|lineBuffer[241][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[225][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~406_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~406 .lut_mask = 16'hCBC8;
defparam \fsx|vga_r[7]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \fsx|lineBuffer[243][7]~252 (
// Equation(s):
// \fsx|lineBuffer[243][7]~252_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[243][7]~q ))

	.dataa(\fsx|lineBuffer[240][5]~14_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[243][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[243][7]~252_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[243][7]~252 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[243][7]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N9
dffeas \fsx|lineBuffer[243][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[243][7]~252_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[243][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[243][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[243][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \fsx|lineBuffer[227][7]~249 (
// Equation(s):
// \fsx|lineBuffer[227][7]~249_combout  = (\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer[227][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[224][5]~30_combout ),
	.datac(\fsx|lineBuffer[227][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[227][7]~249_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[227][7]~249 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[227][7]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \fsx|lineBuffer[227][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[227][7]~249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[227][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[227][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[227][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \fsx|vga_r[7]~407 (
// Equation(s):
// \fsx|vga_r[7]~407_combout  = (\fsx|vga_r[7]~406_combout  & ((\fsx|lineBuffer[243][7]~q ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[7]~406_combout  & (((\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[227][7]~q ))))

	.dataa(\fsx|vga_r[7]~406_combout ),
	.datab(\fsx|lineBuffer[243][7]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[227][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~407_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~407 .lut_mask = 16'hDA8A;
defparam \fsx|vga_r[7]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \fsx|lineBuffer[242][7]~256 (
// Equation(s):
// \fsx|lineBuffer[242][7]~256_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[242][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[242][7]~q ),
	.datad(\fsx|lineBuffer[240][5]~14_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[242][7]~256_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[242][7]~256 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[242][7]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \fsx|lineBuffer[242][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[242][7]~256_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[242][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[242][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[242][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \fsx|lineBuffer[224][7]~255 (
// Equation(s):
// \fsx|lineBuffer[224][7]~255_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[224][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[224][7]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[224][7]~255_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[224][7]~255 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[224][7]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \fsx|lineBuffer[224][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[224][7]~255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[224][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[224][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[224][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \fsx|lineBuffer[240][7]~254 (
// Equation(s):
// \fsx|lineBuffer[240][7]~254_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[240][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[240][7]~q ),
	.datad(\fsx|lineBuffer[240][5]~14_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[240][7]~254_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[240][7]~254 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[240][7]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \fsx|lineBuffer[240][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[240][7]~254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[240][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[240][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[240][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \fsx|vga_r[7]~408 (
// Equation(s):
// \fsx|vga_r[7]~408_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[240][7]~q ))) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[224][7]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[224][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[240][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~408_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~408 .lut_mask = 16'hF4A4;
defparam \fsx|vga_r[7]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \fsx|lineBuffer[226][7]~253 (
// Equation(s):
// \fsx|lineBuffer[226][7]~253_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[226][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[226][7]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[226][7]~253_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[226][7]~253 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[226][7]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \fsx|lineBuffer[226][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[226][7]~253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[226][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[226][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[226][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \fsx|vga_r[7]~409 (
// Equation(s):
// \fsx|vga_r[7]~409_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[7]~408_combout  & (\fsx|lineBuffer[242][7]~q )) # (!\fsx|vga_r[7]~408_combout  & ((\fsx|lineBuffer[226][7]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[7]~408_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[242][7]~q ),
	.datac(\fsx|vga_r[7]~408_combout ),
	.datad(\fsx|lineBuffer[226][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~409_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~409 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[7]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \fsx|vga_r[7]~410 (
// Equation(s):
// \fsx|vga_r[7]~410_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[7]~407_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  
// & ((\fsx|vga_r[7]~409_combout )))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_r[7]~407_combout ),
	.datac(\fsx|vga_r[7]~409_combout ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~410_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~410 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[7]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \fsx|vga_r[7]~413 (
// Equation(s):
// \fsx|vga_r[7]~413_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_r[7]~410_combout  & ((\fsx|vga_r[7]~412_combout ))) # (!\fsx|vga_r[7]~410_combout  & (\fsx|vga_r[7]~405_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_r[7]~410_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_r[7]~405_combout ),
	.datac(\fsx|vga_r[7]~412_combout ),
	.datad(\fsx|vga_r[7]~410_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~413_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~413 .lut_mask = 16'hF588;
defparam \fsx|vga_r[7]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \fsx|lineBuffer[57][7]~241 (
// Equation(s):
// \fsx|lineBuffer[57][7]~241_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[57][7]~q ))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[57][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[57][7]~241_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[57][7]~241 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[57][7]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \fsx|lineBuffer[57][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[57][7]~241_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[57][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[57][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[57][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \fsx|lineBuffer[59][7]~244 (
// Equation(s):
// \fsx|lineBuffer[59][7]~244_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[59][7]~q ))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[59][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[59][7]~244_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[59][7]~244 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[59][7]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \fsx|lineBuffer[59][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[59][7]~244_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[59][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[59][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[59][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \fsx|lineBuffer[41][7]~243 (
// Equation(s):
// \fsx|lineBuffer[41][7]~243_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[41][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[40][5]~23_combout ),
	.datac(\fsx|lineBuffer[41][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[41][7]~243_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[41][7]~243 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[41][7]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \fsx|lineBuffer[41][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[41][7]~243_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[41][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[41][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[41][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \fsx|lineBuffer[43][7]~242 (
// Equation(s):
// \fsx|lineBuffer[43][7]~242_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[43][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[40][5]~23_combout ),
	.datac(\fsx|lineBuffer[43][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[43][7]~242_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[43][7]~242 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[43][7]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \fsx|lineBuffer[43][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[43][7]~242_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[43][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[43][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[43][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \fsx|vga_r[7]~401 (
// Equation(s):
// \fsx|vga_r[7]~401_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[43][7]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[41][7]~q )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[41][7]~q ),
	.datad(\fsx|lineBuffer[43][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~401_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~401 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[7]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \fsx|vga_r[7]~402 (
// Equation(s):
// \fsx|vga_r[7]~402_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~401_combout  & ((\fsx|lineBuffer[59][7]~q ))) # (!\fsx|vga_r[7]~401_combout  & (\fsx|lineBuffer[57][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~401_combout ))))

	.dataa(\fsx|lineBuffer[57][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[59][7]~q ),
	.datad(\fsx|vga_r[7]~401_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~402_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~402 .lut_mask = 16'hF388;
defparam \fsx|vga_r[7]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \fsx|lineBuffer[235][7]~233 (
// Equation(s):
// \fsx|lineBuffer[235][7]~233_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[235][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[235][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[235][7]~233_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[235][7]~233 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[235][7]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \fsx|lineBuffer[235][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[235][7]~233_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[235][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[235][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[235][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \fsx|lineBuffer[233][7]~235 (
// Equation(s):
// \fsx|lineBuffer[233][7]~235_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[233][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[233][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[233][7]~235_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[233][7]~235 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[233][7]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N3
dffeas \fsx|lineBuffer[233][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[233][7]~235_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[233][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[233][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[233][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \fsx|lineBuffer[249][7]~234 (
// Equation(s):
// \fsx|lineBuffer[249][7]~234_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[249][7]~q ))

	.dataa(\fsx|lineBuffer[248][5]~38_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[249][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[249][7]~234_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[249][7]~234 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[249][7]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \fsx|lineBuffer[249][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[249][7]~234_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[249][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[249][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[249][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneive_lcell_comb \fsx|vga_r[7]~396 (
// Equation(s):
// \fsx|vga_r[7]~396_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[249][7]~q ))) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[233][7]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[233][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[249][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~396_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~396 .lut_mask = 16'hF4A4;
defparam \fsx|vga_r[7]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \fsx|lineBuffer[251][7]~236 (
// Equation(s):
// \fsx|lineBuffer[251][7]~236_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[251][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[251][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[251][7]~236_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[251][7]~236 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[251][7]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \fsx|lineBuffer[251][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[251][7]~236_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[251][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[251][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[251][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \fsx|vga_r[7]~397 (
// Equation(s):
// \fsx|vga_r[7]~397_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[7]~396_combout  & ((\fsx|lineBuffer[251][7]~q ))) # (!\fsx|vga_r[7]~396_combout  & (\fsx|lineBuffer[235][7]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[7]~396_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[235][7]~q ),
	.datac(\fsx|vga_r[7]~396_combout ),
	.datad(\fsx|lineBuffer[251][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~397_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~397 .lut_mask = 16'hF858;
defparam \fsx|vga_r[7]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \fsx|lineBuffer[234][7]~237 (
// Equation(s):
// \fsx|lineBuffer[234][7]~237_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~209_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[234][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[234][7]~q ),
	.datad(\fsx|lineBuffer~209_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[234][7]~237_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[234][7]~237 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[234][7]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N15
dffeas \fsx|lineBuffer[234][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[234][7]~237_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[234][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[234][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[234][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \fsx|lineBuffer[250][7]~240 (
// Equation(s):
// \fsx|lineBuffer[250][7]~240_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~209_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[250][7]~q ))

	.dataa(\fsx|lineBuffer[248][5]~38_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[250][7]~q ),
	.datad(\fsx|lineBuffer~209_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[250][7]~240_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[250][7]~240 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[250][7]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N23
dffeas \fsx|lineBuffer[250][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[250][7]~240_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[250][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[250][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[250][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \fsx|lineBuffer[232][7]~239 (
// Equation(s):
// \fsx|lineBuffer[232][7]~239_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~206_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[232][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[232][7]~q ),
	.datad(\fsx|lineBuffer~206_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[232][7]~239_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[232][7]~239 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[232][7]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N27
dffeas \fsx|lineBuffer[232][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[232][7]~239_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[232][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[232][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[232][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \fsx|lineBuffer[248][7]~238 (
// Equation(s):
// \fsx|lineBuffer[248][7]~238_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~206_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[248][7]~q ))

	.dataa(\fsx|lineBuffer[248][5]~38_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[248][7]~q ),
	.datad(\fsx|lineBuffer~206_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[248][7]~238_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[248][7]~238 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[248][7]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \fsx|lineBuffer[248][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[248][7]~238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[248][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[248][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[248][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \fsx|vga_r[7]~398 (
// Equation(s):
// \fsx|vga_r[7]~398_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[248][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[232][7]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[232][7]~q ),
	.datad(\fsx|lineBuffer[248][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~398_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~398 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[7]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \fsx|vga_r[7]~399 (
// Equation(s):
// \fsx|vga_r[7]~399_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[7]~398_combout  & ((\fsx|lineBuffer[250][7]~q ))) # (!\fsx|vga_r[7]~398_combout  & (\fsx|lineBuffer[234][7]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[7]~398_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[234][7]~q ),
	.datac(\fsx|lineBuffer[250][7]~q ),
	.datad(\fsx|vga_r[7]~398_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~399_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~399 .lut_mask = 16'hF588;
defparam \fsx|vga_r[7]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \fsx|vga_r[7]~400 (
// Equation(s):
// \fsx|vga_r[7]~400_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[7]~397_combout ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((!\fsx|displayGen|o_h[7]~8_combout  & \fsx|vga_r[7]~399_combout ))))

	.dataa(\fsx|vga_r[7]~397_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[7]~399_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~400_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~400 .lut_mask = 16'hCBC8;
defparam \fsx|vga_r[7]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \fsx|lineBuffer[40][7]~231 (
// Equation(s):
// \fsx|lineBuffer[40][7]~231_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~206_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[40][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[40][5]~23_combout ),
	.datac(\fsx|lineBuffer[40][7]~q ),
	.datad(\fsx|lineBuffer~206_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[40][7]~231_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[40][7]~231 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[40][7]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \fsx|lineBuffer[40][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[40][7]~231_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[40][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[40][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[40][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \fsx|lineBuffer[42][7]~230 (
// Equation(s):
// \fsx|lineBuffer[42][7]~230_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[42][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[42][7]~q ),
	.datad(\fsx|lineBuffer[40][5]~23_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[42][7]~230_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[42][7]~230 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[42][7]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \fsx|lineBuffer[42][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[42][7]~230_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[42][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[42][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[42][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \fsx|vga_r[7]~394 (
// Equation(s):
// \fsx|vga_r[7]~394_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[42][7]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[40][7]~q )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[40][7]~q ),
	.datad(\fsx|lineBuffer[42][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~394_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~394 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[7]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \fsx|lineBuffer[58][7]~232 (
// Equation(s):
// \fsx|lineBuffer[58][7]~232_combout  = (\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer[58][7]~q )))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[58][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[58][7]~232_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[58][7]~232 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[58][7]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N9
dffeas \fsx|lineBuffer[58][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[58][7]~232_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[58][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[58][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[58][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \fsx|lineBuffer[56][7]~229 (
// Equation(s):
// \fsx|lineBuffer[56][7]~229_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~206_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[56][7]~q ))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[56][7]~q ),
	.datad(\fsx|lineBuffer~206_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[56][7]~229_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[56][7]~229 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[56][7]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \fsx|lineBuffer[56][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[56][7]~229_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[56][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[56][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[56][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \fsx|vga_r[7]~395 (
// Equation(s):
// \fsx|vga_r[7]~395_combout  = (\fsx|vga_r[7]~394_combout  & (((\fsx|lineBuffer[58][7]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_r[7]~394_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[56][7]~q ))))

	.dataa(\fsx|vga_r[7]~394_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[58][7]~q ),
	.datad(\fsx|lineBuffer[56][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~395_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~395 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \fsx|vga_r[7]~403 (
// Equation(s):
// \fsx|vga_r[7]~403_combout  = (\fsx|vga_r[7]~400_combout  & ((\fsx|vga_r[7]~402_combout ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_r[7]~400_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|vga_r[7]~395_combout ))))

	.dataa(\fsx|vga_r[7]~402_combout ),
	.datab(\fsx|vga_r[7]~400_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[7]~395_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~403_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~403 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[7]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \fsx|vga_r[7]~414 (
// Equation(s):
// \fsx|vga_r[7]~414_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[8]~9_combout ) # (\fsx|vga_r[7]~403_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_r[7]~413_combout  & (!\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|vga_r[7]~413_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[7]~403_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~414_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~414 .lut_mask = 16'hCEC2;
defparam \fsx|vga_r[7]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \fsx|vga_r[7]~425 (
// Equation(s):
// \fsx|vga_r[7]~425_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[7]~414_combout  & ((\fsx|vga_r[7]~424_combout ))) # (!\fsx|vga_r[7]~414_combout  & (\fsx|vga_r[7]~393_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_r[7]~414_combout ))))

	.dataa(\fsx|vga_r[7]~393_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_r[7]~424_combout ),
	.datad(\fsx|vga_r[7]~414_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~425_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~425 .lut_mask = 16'hF388;
defparam \fsx|vga_r[7]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N6
cycloneive_lcell_comb \fsx|lineBuffer[167][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[167][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[167][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[167][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[167][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N7
dffeas \fsx|lineBuffer[167][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[167][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[167][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[167][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[167][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N23
dffeas \fsx|lineBuffer[159][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[159][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[159][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[159][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \fsx|vga_r[7]~464 (
// Equation(s):
// \fsx|vga_r[7]~464_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[167][7]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|lineBuffer[159][7]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|lineBuffer[167][7]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[159][7]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~464_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~464 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[7]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \fsx|lineBuffer[183][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[183][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~200_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[183][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[183][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[183][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \fsx|lineBuffer[183][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[183][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[183][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[183][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[183][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N5
dffeas \fsx|lineBuffer[175][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[175][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[175][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[175][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \fsx|vga_r[7]~465 (
// Equation(s):
// \fsx|vga_r[7]~465_combout  = (\fsx|vga_r[7]~464_combout  & ((\fsx|lineBuffer[183][7]~q ) # ((!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_r[7]~464_combout  & (((\fsx|lineBuffer[175][7]~q  & \fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|vga_r[7]~464_combout ),
	.datab(\fsx|lineBuffer[183][7]~q ),
	.datac(\fsx|lineBuffer[175][7]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~465_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~465 .lut_mask = 16'hD8AA;
defparam \fsx|vga_r[7]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N20
cycloneive_lcell_comb \fsx|lineBuffer[166][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[166][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[166][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[166][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[166][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N21
dffeas \fsx|lineBuffer[166][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[166][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[166][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[166][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[166][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N19
dffeas \fsx|lineBuffer[158][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[158][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[158][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[158][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \fsx|vga_r[7]~457 (
// Equation(s):
// \fsx|vga_r[7]~457_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[166][7]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|lineBuffer[158][7]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|lineBuffer[166][7]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[158][7]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~457_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~457 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[7]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \fsx|lineBuffer[182][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[182][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[182][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[182][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \fsx|lineBuffer[174][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[174][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[174][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[174][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[174][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N17
dffeas \fsx|lineBuffer[174][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[174][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[174][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[174][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[174][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \fsx|vga_r[7]~458 (
// Equation(s):
// \fsx|vga_r[7]~458_combout  = (\fsx|vga_r[7]~457_combout  & (((\fsx|lineBuffer[182][7]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_r[7]~457_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[174][7]~q ))))

	.dataa(\fsx|vga_r[7]~457_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[182][7]~q ),
	.datad(\fsx|lineBuffer[174][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~458_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~458 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \fsx|lineBuffer[54][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[54][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[54][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[54][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[54][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \fsx|lineBuffer[54][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[54][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[54][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[54][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[54][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \fsx|lineBuffer[46][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[46][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[46][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[46][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \fsx|lineBuffer[30][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[30][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[30][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N20
cycloneive_lcell_comb \fsx|lineBuffer[38][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[38][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~198_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[38][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[38][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[38][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N21
dffeas \fsx|lineBuffer[38][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[38][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[38][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[38][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[38][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \fsx|vga_r[7]~461 (
// Equation(s):
// \fsx|vga_r[7]~461_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[38][7]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  
// & (\fsx|lineBuffer[30][7]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[30][7]~q ),
	.datad(\fsx|lineBuffer[38][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~461_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~461 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \fsx|vga_r[7]~462 (
// Equation(s):
// \fsx|vga_r[7]~462_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~461_combout  & (\fsx|lineBuffer[54][7]~q )) # (!\fsx|vga_r[7]~461_combout  & ((\fsx|lineBuffer[46][7]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~461_combout ))))

	.dataa(\fsx|lineBuffer[54][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[46][7]~q ),
	.datad(\fsx|vga_r[7]~461_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~462_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~462 .lut_mask = 16'hBBC0;
defparam \fsx|vga_r[7]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \fsx|lineBuffer[47][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[47][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[47][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[47][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[47][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \fsx|lineBuffer[47][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[47][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[47][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[47][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[47][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \fsx|lineBuffer[55][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[55][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[55][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[55][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N27
dffeas \fsx|lineBuffer[31][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[31][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N24
cycloneive_lcell_comb \fsx|lineBuffer[39][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[39][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[39][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[39][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[39][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N25
dffeas \fsx|lineBuffer[39][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[39][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[39][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[39][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[39][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N26
cycloneive_lcell_comb \fsx|vga_r[7]~459 (
// Equation(s):
// \fsx|vga_r[7]~459_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[39][7]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[31][7]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[31][7]~q ),
	.datad(\fsx|lineBuffer[39][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~459_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~459 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[7]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \fsx|vga_r[7]~460 (
// Equation(s):
// \fsx|vga_r[7]~460_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~459_combout  & ((\fsx|lineBuffer[55][7]~q ))) # (!\fsx|vga_r[7]~459_combout  & (\fsx|lineBuffer[47][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~459_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[47][7]~q ),
	.datac(\fsx|lineBuffer[55][7]~q ),
	.datad(\fsx|vga_r[7]~459_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~460_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~460 .lut_mask = 16'hF588;
defparam \fsx|vga_r[7]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \fsx|vga_r[7]~463 (
// Equation(s):
// \fsx|vga_r[7]~463_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[7]~460_combout ))) # 
// (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[7]~462_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[7]~462_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[7]~460_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~463_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~463 .lut_mask = 16'hF4A4;
defparam \fsx|vga_r[7]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \fsx|vga_r[7]~466 (
// Equation(s):
// \fsx|vga_r[7]~466_combout  = (\fsx|vga_r[7]~463_combout  & ((\fsx|vga_r[7]~465_combout ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_r[7]~463_combout  & (((\fsx|vga_r[7]~458_combout  & \fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|vga_r[7]~465_combout ),
	.datab(\fsx|vga_r[7]~458_combout ),
	.datac(\fsx|vga_r[7]~463_combout ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~466_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~466 .lut_mask = 16'hACF0;
defparam \fsx|vga_r[7]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \fsx|lineBuffer[244][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[244][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[244][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[244][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[244][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N29
dffeas \fsx|lineBuffer[244][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[244][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[244][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[244][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[244][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \fsx|lineBuffer[236][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[236][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[236][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[236][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \fsx|lineBuffer[220][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[220][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[220][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[220][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \fsx|lineBuffer[228][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[228][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~204_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[228][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[228][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[228][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas \fsx|lineBuffer[228][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[228][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[228][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[228][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[228][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \fsx|vga_r[7]~450 (
// Equation(s):
// \fsx|vga_r[7]~450_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[228][7]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[220][7]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[220][7]~q ),
	.datad(\fsx|lineBuffer[228][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~450_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~450 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[7]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \fsx|vga_r[7]~451 (
// Equation(s):
// \fsx|vga_r[7]~451_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~450_combout  & (\fsx|lineBuffer[244][7]~q )) # (!\fsx|vga_r[7]~450_combout  & ((\fsx|lineBuffer[236][7]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~450_combout ))))

	.dataa(\fsx|lineBuffer[244][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[236][7]~q ),
	.datad(\fsx|vga_r[7]~450_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~451_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~451 .lut_mask = 16'hBBC0;
defparam \fsx|vga_r[7]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \fsx|lineBuffer[108][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[108][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~204_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[108][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[108][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[108][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N1
dffeas \fsx|lineBuffer[108][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[108][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[108][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[108][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[108][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N17
dffeas \fsx|lineBuffer[116][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[116][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[116][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[116][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N19
dffeas \fsx|lineBuffer[92][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[92][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[92][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[92][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \fsx|lineBuffer[100][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[100][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[100][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[100][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[100][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \fsx|lineBuffer[100][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[100][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[100][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[100][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[100][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \fsx|vga_r[7]~448 (
// Equation(s):
// \fsx|vga_r[7]~448_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[100][7]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  
// & (\fsx|lineBuffer[92][7]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[92][7]~q ),
	.datad(\fsx|lineBuffer[100][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~448_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~448 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N16
cycloneive_lcell_comb \fsx|vga_r[7]~449 (
// Equation(s):
// \fsx|vga_r[7]~449_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~448_combout  & ((\fsx|lineBuffer[116][7]~q ))) # (!\fsx|vga_r[7]~448_combout  & (\fsx|lineBuffer[108][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~448_combout ))))

	.dataa(\fsx|lineBuffer[108][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[116][7]~q ),
	.datad(\fsx|vga_r[7]~448_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~449_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~449 .lut_mask = 16'hF388;
defparam \fsx|vga_r[7]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \fsx|vga_r[7]~452 (
// Equation(s):
// \fsx|vga_r[7]~452_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[7]~449_combout ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_r[7]~451_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_r[7]~451_combout ),
	.datad(\fsx|vga_r[7]~449_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~452_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~452 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \fsx|lineBuffer[237][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[237][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~202_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[237][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[237][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[237][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \fsx|lineBuffer[237][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[237][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[237][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[237][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[237][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N21
dffeas \fsx|lineBuffer[245][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[245][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[245][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[245][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \fsx|lineBuffer[221][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[221][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[221][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[221][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N2
cycloneive_lcell_comb \fsx|lineBuffer[229][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[229][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[229][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[229][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[229][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N3
dffeas \fsx|lineBuffer[229][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[229][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[229][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[229][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[229][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \fsx|vga_r[7]~446 (
// Equation(s):
// \fsx|vga_r[7]~446_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[229][7]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[221][7]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[221][7]~q ),
	.datad(\fsx|lineBuffer[229][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~446_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~446 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[7]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneive_lcell_comb \fsx|vga_r[7]~447 (
// Equation(s):
// \fsx|vga_r[7]~447_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~446_combout  & ((\fsx|lineBuffer[245][7]~q ))) # (!\fsx|vga_r[7]~446_combout  & (\fsx|lineBuffer[237][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~446_combout ))))

	.dataa(\fsx|lineBuffer[237][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[245][7]~q ),
	.datad(\fsx|vga_r[7]~446_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~447_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~447 .lut_mask = 16'hF388;
defparam \fsx|vga_r[7]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N31
dffeas \fsx|lineBuffer[93][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[93][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[93][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[93][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \fsx|lineBuffer[101][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[101][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[101][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[101][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[101][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N21
dffeas \fsx|lineBuffer[101][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[101][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[101][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[101][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[101][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \fsx|vga_r[7]~453 (
// Equation(s):
// \fsx|vga_r[7]~453_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[101][7]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  
// & (\fsx|lineBuffer[93][7]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[93][7]~q ),
	.datad(\fsx|lineBuffer[101][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~453_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~453 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N9
dffeas \fsx|lineBuffer[109][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[109][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[109][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[109][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N2
cycloneive_lcell_comb \fsx|lineBuffer[117][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[117][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~202_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[117][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[117][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[117][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N3
dffeas \fsx|lineBuffer[117][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[117][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[117][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[117][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[117][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N8
cycloneive_lcell_comb \fsx|vga_r[7]~454 (
// Equation(s):
// \fsx|vga_r[7]~454_combout  = (\fsx|vga_r[7]~453_combout  & (((\fsx|lineBuffer[117][7]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_r[7]~453_combout  & (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[109][7]~q )))

	.dataa(\fsx|vga_r[7]~453_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[109][7]~q ),
	.datad(\fsx|lineBuffer[117][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~454_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~454 .lut_mask = 16'hEA62;
defparam \fsx|vga_r[7]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \fsx|vga_r[7]~455 (
// Equation(s):
// \fsx|vga_r[7]~455_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[7]~452_combout  & ((\fsx|vga_r[7]~454_combout ))) # (!\fsx|vga_r[7]~452_combout  & (\fsx|vga_r[7]~447_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_r[7]~452_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[7]~452_combout ),
	.datac(\fsx|vga_r[7]~447_combout ),
	.datad(\fsx|vga_r[7]~454_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~455_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~455 .lut_mask = 16'hEC64;
defparam \fsx|vga_r[7]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \fsx|lineBuffer[238][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[238][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[238][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[238][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[238][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \fsx|lineBuffer[238][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[238][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[238][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[238][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[238][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N17
dffeas \fsx|lineBuffer[246][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[246][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[246][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[246][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N11
dffeas \fsx|lineBuffer[222][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[222][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[222][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[222][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \fsx|lineBuffer[230][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[230][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[230][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[230][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[230][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N25
dffeas \fsx|lineBuffer[230][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[230][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[230][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[230][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[230][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \fsx|vga_r[7]~440 (
// Equation(s):
// \fsx|vga_r[7]~440_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[230][7]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  
// & (\fsx|lineBuffer[222][7]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[222][7]~q ),
	.datad(\fsx|lineBuffer[230][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~440_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~440 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \fsx|vga_r[7]~441 (
// Equation(s):
// \fsx|vga_r[7]~441_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~440_combout  & ((\fsx|lineBuffer[246][7]~q ))) # (!\fsx|vga_r[7]~440_combout  & (\fsx|lineBuffer[238][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~440_combout ))))

	.dataa(\fsx|lineBuffer[238][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[246][7]~q ),
	.datad(\fsx|vga_r[7]~440_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~441_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~441 .lut_mask = 16'hF388;
defparam \fsx|vga_r[7]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \fsx|lineBuffer[110][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[110][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~198_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[110][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[110][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[110][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N31
dffeas \fsx|lineBuffer[110][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[110][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[110][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[110][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[110][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N13
dffeas \fsx|lineBuffer[118][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[118][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[118][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[118][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N3
dffeas \fsx|lineBuffer[94][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[94][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[94][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[94][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \fsx|lineBuffer[102][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[102][7]~feeder_combout  = \fsx|lineBuffer~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[102][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[102][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[102][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \fsx|lineBuffer[102][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[102][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[102][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[102][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[102][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \fsx|vga_r[7]~438 (
// Equation(s):
// \fsx|vga_r[7]~438_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[102][7]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  
// & (\fsx|lineBuffer[94][7]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[94][7]~q ),
	.datad(\fsx|lineBuffer[102][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~438_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~438 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N12
cycloneive_lcell_comb \fsx|vga_r[7]~439 (
// Equation(s):
// \fsx|vga_r[7]~439_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~438_combout  & ((\fsx|lineBuffer[118][7]~q ))) # (!\fsx|vga_r[7]~438_combout  & (\fsx|lineBuffer[110][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~438_combout ))))

	.dataa(\fsx|lineBuffer[110][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[118][7]~q ),
	.datad(\fsx|vga_r[7]~438_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~439_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~439 .lut_mask = 16'hF388;
defparam \fsx|vga_r[7]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \fsx|vga_r[7]~442 (
// Equation(s):
// \fsx|vga_r[7]~442_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[7]~439_combout ))) # (!\fsx|displayGen|o_h[8]~9_combout 
//  & (\fsx|vga_r[7]~441_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[7]~441_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[7]~439_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~442_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~442 .lut_mask = 16'hF4A4;
defparam \fsx|vga_r[7]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N1
dffeas \fsx|lineBuffer[223][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[223][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[223][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[223][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N8
cycloneive_lcell_comb \fsx|lineBuffer[231][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[231][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~200_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[231][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[231][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[231][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N9
dffeas \fsx|lineBuffer[231][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[231][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[231][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[231][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[231][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneive_lcell_comb \fsx|vga_r[7]~436 (
// Equation(s):
// \fsx|vga_r[7]~436_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[231][7]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[223][7]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[223][7]~q ),
	.datad(\fsx|lineBuffer[231][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~436_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~436 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[7]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N16
cycloneive_lcell_comb \fsx|lineBuffer[239][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[239][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[239][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[239][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[239][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N17
dffeas \fsx|lineBuffer[239][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[239][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[239][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[239][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[239][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N23
dffeas \fsx|lineBuffer[247][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[247][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[247][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[247][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \fsx|vga_r[7]~437 (
// Equation(s):
// \fsx|vga_r[7]~437_combout  = (\fsx|vga_r[7]~436_combout  & (((\fsx|lineBuffer[247][7]~q ) # (!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_r[7]~436_combout  & (\fsx|lineBuffer[239][7]~q  & ((\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|vga_r[7]~436_combout ),
	.datab(\fsx|lineBuffer[239][7]~q ),
	.datac(\fsx|lineBuffer[247][7]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~437_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~437 .lut_mask = 16'hE4AA;
defparam \fsx|vga_r[7]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \fsx|lineBuffer[111][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[111][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~200_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[111][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[111][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[111][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \fsx|lineBuffer[111][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[111][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[111][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[111][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[111][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N23
dffeas \fsx|lineBuffer[119][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[119][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[119][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[119][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N15
dffeas \fsx|lineBuffer[95][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[95][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[95][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[95][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \fsx|lineBuffer[103][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[103][7]~feeder_combout  = \fsx|lineBuffer~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[103][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[103][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[103][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N13
dffeas \fsx|lineBuffer[103][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[103][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[103][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[103][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[103][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \fsx|vga_r[7]~443 (
// Equation(s):
// \fsx|vga_r[7]~443_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[103][7]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  
// & (\fsx|lineBuffer[95][7]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[95][7]~q ),
	.datad(\fsx|lineBuffer[103][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~443_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~443 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N22
cycloneive_lcell_comb \fsx|vga_r[7]~444 (
// Equation(s):
// \fsx|vga_r[7]~444_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~443_combout  & ((\fsx|lineBuffer[119][7]~q ))) # (!\fsx|vga_r[7]~443_combout  & (\fsx|lineBuffer[111][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~443_combout ))))

	.dataa(\fsx|lineBuffer[111][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[119][7]~q ),
	.datad(\fsx|vga_r[7]~443_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~444_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~444 .lut_mask = 16'hF388;
defparam \fsx|vga_r[7]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \fsx|vga_r[7]~445 (
// Equation(s):
// \fsx|vga_r[7]~445_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[7]~442_combout  & ((\fsx|vga_r[7]~444_combout ))) # (!\fsx|vga_r[7]~442_combout  & (\fsx|vga_r[7]~437_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_r[7]~442_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[7]~442_combout ),
	.datac(\fsx|vga_r[7]~437_combout ),
	.datad(\fsx|vga_r[7]~444_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~445_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~445 .lut_mask = 16'hEC64;
defparam \fsx|vga_r[7]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \fsx|vga_r[7]~456 (
// Equation(s):
// \fsx|vga_r[7]~456_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[7]~8_combout ) # (\fsx|vga_r[7]~445_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_r[7]~455_combout  & (!\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|vga_r[7]~455_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[7]~445_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~456_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~456 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[7]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \fsx|lineBuffer[44][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[44][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[44][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[44][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[44][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N31
dffeas \fsx|lineBuffer[44][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[44][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[44][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[44][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[44][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \fsx|lineBuffer[52][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[52][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[52][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[52][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N3
dffeas \fsx|lineBuffer[28][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[28][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[28][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N10
cycloneive_lcell_comb \fsx|lineBuffer[36][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[36][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~204_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[36][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[36][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[36][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N11
dffeas \fsx|lineBuffer[36][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[36][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[36][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[36][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[36][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \fsx|vga_r[7]~430 (
// Equation(s):
// \fsx|vga_r[7]~430_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[36][7]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  
// & (\fsx|lineBuffer[28][7]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[28][7]~q ),
	.datad(\fsx|lineBuffer[36][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~430_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~430 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \fsx|vga_r[7]~431 (
// Equation(s):
// \fsx|vga_r[7]~431_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~430_combout  & ((\fsx|lineBuffer[52][7]~q ))) # (!\fsx|vga_r[7]~430_combout  & (\fsx|lineBuffer[44][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~430_combout ))))

	.dataa(\fsx|lineBuffer[44][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[52][7]~q ),
	.datad(\fsx|vga_r[7]~430_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~431_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~431 .lut_mask = 16'hF388;
defparam \fsx|vga_r[7]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N0
cycloneive_lcell_comb \fsx|lineBuffer[164][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[164][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[164][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[164][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[164][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N1
dffeas \fsx|lineBuffer[164][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[164][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[164][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[164][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[164][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N3
dffeas \fsx|lineBuffer[156][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[156][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[156][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[156][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \fsx|vga_r[7]~428 (
// Equation(s):
// \fsx|vga_r[7]~428_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[164][7]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|lineBuffer[156][7]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|lineBuffer[164][7]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[156][7]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~428_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~428 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[7]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \fsx|lineBuffer[180][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[180][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[180][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[180][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \fsx|lineBuffer[172][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[172][7]~feeder_combout  = \fsx|lineBuffer~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[172][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[172][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[172][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N1
dffeas \fsx|lineBuffer[172][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[172][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[172][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[172][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[172][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \fsx|vga_r[7]~429 (
// Equation(s):
// \fsx|vga_r[7]~429_combout  = (\fsx|vga_r[7]~428_combout  & (((\fsx|lineBuffer[180][7]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_r[7]~428_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[172][7]~q ))))

	.dataa(\fsx|vga_r[7]~428_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[180][7]~q ),
	.datad(\fsx|lineBuffer[172][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~429_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~429 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \fsx|vga_r[7]~432 (
// Equation(s):
// \fsx|vga_r[7]~432_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout ) # (\fsx|vga_r[7]~429_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|vga_r[7]~431_combout  & (!\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|vga_r[7]~431_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[7]~429_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~432_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~432 .lut_mask = 16'hCEC2;
defparam \fsx|vga_r[7]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[45][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[45][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[45][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[45][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[45][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \fsx|lineBuffer[45][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[45][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[45][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[45][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[45][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N19
dffeas \fsx|lineBuffer[53][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[53][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[53][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[53][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \fsx|lineBuffer[29][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[29][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \fsx|lineBuffer[37][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[37][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~202_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[37][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[37][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[37][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N9
dffeas \fsx|lineBuffer[37][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[37][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[37][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[37][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[37][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \fsx|vga_r[7]~426 (
// Equation(s):
// \fsx|vga_r[7]~426_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[37][7]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  
// & (\fsx|lineBuffer[29][7]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[29][7]~q ),
	.datad(\fsx|lineBuffer[37][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~426_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~426 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \fsx|vga_r[7]~427 (
// Equation(s):
// \fsx|vga_r[7]~427_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~426_combout  & ((\fsx|lineBuffer[53][7]~q ))) # (!\fsx|vga_r[7]~426_combout  & (\fsx|lineBuffer[45][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~426_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[45][7]~q ),
	.datac(\fsx|lineBuffer[53][7]~q ),
	.datad(\fsx|vga_r[7]~426_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~427_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~427 .lut_mask = 16'hF588;
defparam \fsx|vga_r[7]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \fsx|lineBuffer[173][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[173][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[173][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[173][7]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[173][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N21
dffeas \fsx|lineBuffer[173][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[173][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[173][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[173][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[173][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N26
cycloneive_lcell_comb \fsx|lineBuffer[165][7]~feeder (
// Equation(s):
// \fsx|lineBuffer[165][7]~feeder_combout  = \fsx|lineBuffer~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~202_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[165][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[165][7]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[165][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N27
dffeas \fsx|lineBuffer[165][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[165][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[165][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[165][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[165][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N31
dffeas \fsx|lineBuffer[157][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[157][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[157][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[157][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \fsx|vga_r[7]~433 (
// Equation(s):
// \fsx|vga_r[7]~433_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[165][7]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|lineBuffer[157][7]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|lineBuffer[165][7]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[157][7]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~433_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~433 .lut_mask = 16'hCCB8;
defparam \fsx|vga_r[7]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \fsx|lineBuffer[181][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[181][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[181][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[181][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \fsx|vga_r[7]~434 (
// Equation(s):
// \fsx|vga_r[7]~434_combout  = (\fsx|vga_r[7]~433_combout  & (((\fsx|lineBuffer[181][7]~q ) # (!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_r[7]~433_combout  & (\fsx|lineBuffer[173][7]~q  & ((\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|lineBuffer[173][7]~q ),
	.datab(\fsx|vga_r[7]~433_combout ),
	.datac(\fsx|lineBuffer[181][7]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~434_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~434 .lut_mask = 16'hE2CC;
defparam \fsx|vga_r[7]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \fsx|vga_r[7]~435 (
// Equation(s):
// \fsx|vga_r[7]~435_combout  = (\fsx|vga_r[7]~432_combout  & (((\fsx|vga_r[7]~434_combout ) # (!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_r[7]~432_combout  & (\fsx|vga_r[7]~427_combout  & (\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|vga_r[7]~432_combout ),
	.datab(\fsx|vga_r[7]~427_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[7]~434_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~435_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~435 .lut_mask = 16'hEA4A;
defparam \fsx|vga_r[7]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \fsx|vga_r[7]~467 (
// Equation(s):
// \fsx|vga_r[7]~467_combout  = (\fsx|vga_r[7]~456_combout  & ((\fsx|vga_r[7]~466_combout ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_r[7]~456_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|vga_r[7]~435_combout ))))

	.dataa(\fsx|vga_r[7]~466_combout ),
	.datab(\fsx|vga_r[7]~456_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[7]~435_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~467_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~467 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[7]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \fsx|vga_r[7]~468 (
// Equation(s):
// \fsx|vga_r[7]~468_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_r[7]~425_combout ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (((!\fsx|displayGen|o_h[6]~7_combout  & \fsx|vga_r[7]~467_combout ))))

	.dataa(\fsx|vga_r[7]~425_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|vga_r[7]~467_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~468_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~468 .lut_mask = 16'hCBC8;
defparam \fsx|vga_r[7]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \fsx|lineBuffer[129][7]~323 (
// Equation(s):
// \fsx|lineBuffer[129][7]~323_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~217_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[129][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~217_combout ),
	.datac(\fsx|lineBuffer[129][7]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[129][7]~323_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[129][7]~323 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[129][7]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \fsx|lineBuffer[129][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[129][7]~323_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[129][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[129][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[129][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \fsx|lineBuffer[131][7]~322 (
// Equation(s):
// \fsx|lineBuffer[131][7]~322_combout  = (\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer[131][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[128][5]~27_combout ),
	.datac(\fsx|lineBuffer[131][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[131][7]~322_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[131][7]~322 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[131][7]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \fsx|lineBuffer[131][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[131][7]~322_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[131][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[131][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[131][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \fsx|vga_r[7]~496 (
// Equation(s):
// \fsx|vga_r[7]~496_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[131][7]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[129][7]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[129][7]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[131][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~496_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~496 .lut_mask = 16'hF4A4;
defparam \fsx|vga_r[7]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \fsx|lineBuffer[147][7]~324 (
// Equation(s):
// \fsx|lineBuffer[147][7]~324_combout  = (\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer[147][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[144][5]~5_combout ),
	.datac(\fsx|lineBuffer[147][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[147][7]~324_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[147][7]~324 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[147][7]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \fsx|lineBuffer[147][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[147][7]~324_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[147][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[147][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[147][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \fsx|lineBuffer[145][7]~321 (
// Equation(s):
// \fsx|lineBuffer[145][7]~321_combout  = (\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer[145][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[144][5]~5_combout ),
	.datac(\fsx|lineBuffer[145][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[145][7]~321_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[145][7]~321 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[145][7]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \fsx|lineBuffer[145][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[145][7]~321_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[145][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[145][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[145][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \fsx|vga_r[7]~497 (
// Equation(s):
// \fsx|vga_r[7]~497_combout  = (\fsx|vga_r[7]~496_combout  & (((\fsx|lineBuffer[147][7]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_r[7]~496_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[145][7]~q ))))

	.dataa(\fsx|vga_r[7]~496_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[147][7]~q ),
	.datad(\fsx|lineBuffer[145][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~497_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~497 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \fsx|lineBuffer[2][7]~317 (
// Equation(s):
// \fsx|lineBuffer[2][7]~317_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~209_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[2][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[0][5]~29_combout ),
	.datac(\fsx|lineBuffer[2][7]~q ),
	.datad(\fsx|lineBuffer~209_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[2][7]~317_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[2][7]~317 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[2][7]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \fsx|lineBuffer[2][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[2][7]~317_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[2][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \fsx|lineBuffer[18][7]~320 (
// Equation(s):
// \fsx|lineBuffer[18][7]~320_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[18][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[18][7]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[18][7]~320_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[18][7]~320 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[18][7]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N21
dffeas \fsx|lineBuffer[18][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[18][7]~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[18][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \fsx|lineBuffer[16][7]~318 (
// Equation(s):
// \fsx|lineBuffer[16][7]~318_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[16][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[16][7]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[16][7]~318_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[16][7]~318 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[16][7]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N7
dffeas \fsx|lineBuffer[16][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[16][7]~318_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[16][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \fsx|lineBuffer[0][7]~319 (
// Equation(s):
// \fsx|lineBuffer[0][7]~319_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~206_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[0][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[0][5]~29_combout ),
	.datac(\fsx|lineBuffer[0][7]~q ),
	.datad(\fsx|lineBuffer~206_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[0][7]~319_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[0][7]~319 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[0][7]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \fsx|lineBuffer[0][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[0][7]~319_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[0][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \fsx|vga_r[7]~493 (
// Equation(s):
// \fsx|vga_r[7]~493_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[16][7]~q ) # ((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((!\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[0][7]~q ))))

	.dataa(\fsx|lineBuffer[16][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[0][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~493_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~493 .lut_mask = 16'hCBC8;
defparam \fsx|vga_r[7]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \fsx|vga_r[7]~494 (
// Equation(s):
// \fsx|vga_r[7]~494_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[7]~493_combout  & ((\fsx|lineBuffer[18][7]~q ))) # (!\fsx|vga_r[7]~493_combout  & (\fsx|lineBuffer[2][7]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[7]~493_combout ))))

	.dataa(\fsx|lineBuffer[2][7]~q ),
	.datab(\fsx|lineBuffer[18][7]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_r[7]~493_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~494_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~494 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[7]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \fsx|lineBuffer[19][7]~316 (
// Equation(s):
// \fsx|lineBuffer[19][7]~316_combout  = (\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer[19][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[16][5]~11_combout ),
	.datac(\fsx|lineBuffer[19][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[19][7]~316_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[19][7]~316 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[19][7]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \fsx|lineBuffer[19][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[19][7]~316_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[19][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \fsx|lineBuffer[17][7]~314 (
// Equation(s):
// \fsx|lineBuffer[17][7]~314_combout  = (\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer[17][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[16][5]~11_combout ),
	.datac(\fsx|lineBuffer[17][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[17][7]~314_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[17][7]~314 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[17][7]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N11
dffeas \fsx|lineBuffer[17][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[17][7]~314_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[17][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \fsx|lineBuffer[1][7]~315 (
// Equation(s):
// \fsx|lineBuffer[1][7]~315_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[1][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[0][5]~29_combout ),
	.datac(\fsx|lineBuffer[1][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[1][7]~315_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[1][7]~315 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[1][7]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N5
dffeas \fsx|lineBuffer[1][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[1][7]~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[1][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \fsx|vga_r[7]~491 (
// Equation(s):
// \fsx|vga_r[7]~491_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[17][7]~q )) # (!\fsx|displayGen|o_h[5]~11_combout 
//  & ((\fsx|lineBuffer[1][7]~q )))))

	.dataa(\fsx|lineBuffer[17][7]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[1][7]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~491_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~491 .lut_mask = 16'hEE30;
defparam \fsx|vga_r[7]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \fsx|lineBuffer[3][7]~313 (
// Equation(s):
// \fsx|lineBuffer[3][7]~313_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[3][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[0][5]~29_combout ),
	.datac(\fsx|lineBuffer[3][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[3][7]~313_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[3][7]~313 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[3][7]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \fsx|lineBuffer[3][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[3][7]~313_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[3][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \fsx|vga_r[7]~492 (
// Equation(s):
// \fsx|vga_r[7]~492_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[7]~491_combout  & (\fsx|lineBuffer[19][7]~q )) # (!\fsx|vga_r[7]~491_combout  & ((\fsx|lineBuffer[3][7]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[7]~491_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[19][7]~q ),
	.datac(\fsx|vga_r[7]~491_combout ),
	.datad(\fsx|lineBuffer[3][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~492_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~492 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[7]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \fsx|vga_r[7]~495 (
// Equation(s):
// \fsx|vga_r[7]~495_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout ) # (\fsx|vga_r[7]~492_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[7]~494_combout  & (!\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|vga_r[7]~494_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[7]~492_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~495_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~495 .lut_mask = 16'hCEC2;
defparam \fsx|vga_r[7]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \fsx|lineBuffer[128][7]~311 (
// Equation(s):
// \fsx|lineBuffer[128][7]~311_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[128][7]~q )))

	.dataa(\fsx|lineBuffer[128][5]~27_combout ),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[128][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[128][7]~311_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[128][7]~311 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[128][7]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \fsx|lineBuffer[128][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[128][7]~311_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[128][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[128][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[128][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \fsx|lineBuffer[130][7]~310 (
// Equation(s):
// \fsx|lineBuffer[130][7]~310_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[130][7]~q )))

	.dataa(\fsx|lineBuffer[128][5]~27_combout ),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[130][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[130][7]~310_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[130][7]~310 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[130][7]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \fsx|lineBuffer[130][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[130][7]~310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[130][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[130][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[130][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \fsx|vga_r[7]~489 (
// Equation(s):
// \fsx|vga_r[7]~489_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[130][7]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[128][7]~q )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[128][7]~q ),
	.datad(\fsx|lineBuffer[130][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~489_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~489 .lut_mask = 16'hBA98;
defparam \fsx|vga_r[7]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \fsx|lineBuffer[146][7]~312 (
// Equation(s):
// \fsx|lineBuffer[146][7]~312_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[146][7]~q )))

	.dataa(\fsx|lineBuffer[144][5]~5_combout ),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[146][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[146][7]~312_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[146][7]~312 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[146][7]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \fsx|lineBuffer[146][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[146][7]~312_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[146][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[146][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[146][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \fsx|lineBuffer[144][7]~309 (
// Equation(s):
// \fsx|lineBuffer[144][7]~309_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[144][7]~q )))

	.dataa(\fsx|lineBuffer[144][5]~5_combout ),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[144][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[144][7]~309_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[144][7]~309 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[144][7]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \fsx|lineBuffer[144][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[144][7]~309_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[144][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[144][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[144][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \fsx|vga_r[7]~490 (
// Equation(s):
// \fsx|vga_r[7]~490_combout  = (\fsx|vga_r[7]~489_combout  & (((\fsx|lineBuffer[146][7]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_r[7]~489_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[144][7]~q ))))

	.dataa(\fsx|vga_r[7]~489_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[146][7]~q ),
	.datad(\fsx|lineBuffer[144][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~490_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~490 .lut_mask = 16'hE6A2;
defparam \fsx|vga_r[7]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \fsx|vga_r[7]~498 (
// Equation(s):
// \fsx|vga_r[7]~498_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[7]~495_combout  & (\fsx|vga_r[7]~497_combout )) # (!\fsx|vga_r[7]~495_combout  & ((\fsx|vga_r[7]~490_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_r[7]~495_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[7]~497_combout ),
	.datac(\fsx|vga_r[7]~495_combout ),
	.datad(\fsx|vga_r[7]~490_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~498_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~498 .lut_mask = 16'hDAD0;
defparam \fsx|vga_r[7]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneive_lcell_comb \fsx|lineBuffer[9][7]~295 (
// Equation(s):
// \fsx|lineBuffer[9][7]~295_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~217_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[9][7]~q )))

	.dataa(\fsx|lineBuffer[8][5]~16_combout ),
	.datab(\fsx|lineBuffer~217_combout ),
	.datac(\fsx|lineBuffer[9][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[9][7]~295_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[9][7]~295 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[9][7]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N15
dffeas \fsx|lineBuffer[9][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[9][7]~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[9][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneive_lcell_comb \fsx|lineBuffer[25][7]~294 (
// Equation(s):
// \fsx|lineBuffer[25][7]~294_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~217_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[25][7]~q )))

	.dataa(\fsx|lineBuffer[24][5]~37_combout ),
	.datab(\fsx|lineBuffer~217_combout ),
	.datac(\fsx|lineBuffer[25][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[25][7]~294_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[25][7]~294 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[25][7]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N21
dffeas \fsx|lineBuffer[25][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[25][7]~294_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[25][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneive_lcell_comb \fsx|vga_r[7]~479 (
// Equation(s):
// \fsx|vga_r[7]~479_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[25][7]~q ))) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[9][7]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[9][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[25][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~479_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~479 .lut_mask = 16'hF4A4;
defparam \fsx|vga_r[7]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N26
cycloneive_lcell_comb \fsx|lineBuffer[27][7]~296 (
// Equation(s):
// \fsx|lineBuffer[27][7]~296_combout  = (\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer[27][7]~q ))

	.dataa(\fsx|lineBuffer[24][5]~37_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[27][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[27][7]~296_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[27][7]~296 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[27][7]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N27
dffeas \fsx|lineBuffer[27][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[27][7]~296_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[27][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N10
cycloneive_lcell_comb \fsx|lineBuffer[11][7]~293 (
// Equation(s):
// \fsx|lineBuffer[11][7]~293_combout  = (\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer[11][7]~q ))

	.dataa(\fsx|lineBuffer[8][5]~16_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[11][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[11][7]~293_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[11][7]~293 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[11][7]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N11
dffeas \fsx|lineBuffer[11][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[11][7]~293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[11][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneive_lcell_comb \fsx|vga_r[7]~480 (
// Equation(s):
// \fsx|vga_r[7]~480_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[7]~479_combout  & (\fsx|lineBuffer[27][7]~q )) # (!\fsx|vga_r[7]~479_combout  & ((\fsx|lineBuffer[11][7]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (\fsx|vga_r[7]~479_combout ))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|vga_r[7]~479_combout ),
	.datac(\fsx|lineBuffer[27][7]~q ),
	.datad(\fsx|lineBuffer[11][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~480_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~480 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[7]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \fsx|lineBuffer[153][7]~305 (
// Equation(s):
// \fsx|lineBuffer[153][7]~305_combout  = (\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer[153][7]~q ))

	.dataa(\fsx|lineBuffer[152][5]~35_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[153][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[153][7]~305_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[153][7]~305 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[153][7]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \fsx|lineBuffer[153][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[153][7]~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[153][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[153][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[153][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \fsx|lineBuffer[155][7]~308 (
// Equation(s):
// \fsx|lineBuffer[155][7]~308_combout  = (\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer[155][7]~q ))

	.dataa(\fsx|lineBuffer[152][5]~35_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[155][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[155][7]~308_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[155][7]~308 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[155][7]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \fsx|lineBuffer[155][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[155][7]~308_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[155][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[155][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[155][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \fsx|lineBuffer[137][7]~307 (
// Equation(s):
// \fsx|lineBuffer[137][7]~307_combout  = (\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer[137][7]~q ))

	.dataa(\fsx|lineBuffer[136][5]~19_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[137][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[137][7]~307_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[137][7]~307 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[137][7]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \fsx|lineBuffer[137][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[137][7]~307_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[137][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[137][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[137][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \fsx|lineBuffer[139][7]~306 (
// Equation(s):
// \fsx|lineBuffer[139][7]~306_combout  = (\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer[139][7]~q ))

	.dataa(\fsx|lineBuffer[136][5]~19_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[139][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[139][7]~306_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[139][7]~306 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[139][7]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \fsx|lineBuffer[139][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[139][7]~306_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[139][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[139][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[139][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \fsx|vga_r[7]~486 (
// Equation(s):
// \fsx|vga_r[7]~486_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[139][7]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[137][7]~q ))))

	.dataa(\fsx|lineBuffer[137][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[139][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~486_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~486 .lut_mask = 16'hF2C2;
defparam \fsx|vga_r[7]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \fsx|vga_r[7]~487 (
// Equation(s):
// \fsx|vga_r[7]~487_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~486_combout  & ((\fsx|lineBuffer[155][7]~q ))) # (!\fsx|vga_r[7]~486_combout  & (\fsx|lineBuffer[153][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~486_combout ))))

	.dataa(\fsx|lineBuffer[153][7]~q ),
	.datab(\fsx|lineBuffer[155][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|vga_r[7]~486_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~487_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~487 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[7]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \fsx|lineBuffer[152][7]~297 (
// Equation(s):
// \fsx|lineBuffer[152][7]~297_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[152][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[152][7]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[152][7]~297_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[152][7]~297 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[152][7]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \fsx|lineBuffer[152][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[152][7]~297_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[152][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[152][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[152][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \fsx|lineBuffer[154][7]~300 (
// Equation(s):
// \fsx|lineBuffer[154][7]~300_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[154][7]~q )))

	.dataa(\fsx|lineBuffer~209_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[154][7]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[154][7]~300_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[154][7]~300 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[154][7]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \fsx|lineBuffer[154][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[154][7]~300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[154][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[154][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[154][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \fsx|lineBuffer[138][7]~298 (
// Equation(s):
// \fsx|lineBuffer[138][7]~298_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[138][7]~q )))

	.dataa(\fsx|lineBuffer~209_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[138][7]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[138][7]~298_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[138][7]~298 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[138][7]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \fsx|lineBuffer[138][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[138][7]~298_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[138][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[138][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[138][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \fsx|lineBuffer[136][7]~299 (
// Equation(s):
// \fsx|lineBuffer[136][7]~299_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[136][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[136][7]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[136][7]~299_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[136][7]~299 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[136][7]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \fsx|lineBuffer[136][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[136][7]~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[136][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[136][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[136][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \fsx|vga_r[7]~481 (
// Equation(s):
// \fsx|vga_r[7]~481_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[138][7]~q )) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[136][7]~q )))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[138][7]~q ),
	.datac(\fsx|lineBuffer[136][7]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~481_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~481 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[7]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \fsx|vga_r[7]~482 (
// Equation(s):
// \fsx|vga_r[7]~482_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~481_combout  & ((\fsx|lineBuffer[154][7]~q ))) # (!\fsx|vga_r[7]~481_combout  & (\fsx|lineBuffer[152][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~481_combout ))))

	.dataa(\fsx|lineBuffer[152][7]~q ),
	.datab(\fsx|lineBuffer[154][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|vga_r[7]~481_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~482_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~482 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[7]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneive_lcell_comb \fsx|lineBuffer[8][7]~303 (
// Equation(s):
// \fsx|lineBuffer[8][7]~303_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[8][7]~q )))

	.dataa(\fsx|lineBuffer[8][5]~16_combout ),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[8][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[8][7]~303_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[8][7]~303 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[8][7]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N19
dffeas \fsx|lineBuffer[8][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[8][7]~303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[8][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N24
cycloneive_lcell_comb \fsx|lineBuffer[24][7]~302 (
// Equation(s):
// \fsx|lineBuffer[24][7]~302_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[24][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[24][7]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[24][7]~302_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[24][7]~302 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[24][7]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N25
dffeas \fsx|lineBuffer[24][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[24][7]~302_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[24][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[24][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneive_lcell_comb \fsx|vga_r[7]~483 (
// Equation(s):
// \fsx|vga_r[7]~483_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[24][7]~q ))) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[8][7]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[8][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[24][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~483_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~483 .lut_mask = 16'hF4A4;
defparam \fsx|vga_r[7]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N30
cycloneive_lcell_comb \fsx|lineBuffer[26][7]~304 (
// Equation(s):
// \fsx|lineBuffer[26][7]~304_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[26][7]~q )))

	.dataa(\fsx|lineBuffer~209_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[26][7]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[26][7]~304_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[26][7]~304 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[26][7]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N31
dffeas \fsx|lineBuffer[26][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[26][7]~304_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[26][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[26][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneive_lcell_comb \fsx|lineBuffer[10][7]~301 (
// Equation(s):
// \fsx|lineBuffer[10][7]~301_combout  = (\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer~209_combout ))) # (!\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer[10][7]~q ))

	.dataa(\fsx|lineBuffer[8][5]~16_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[10][7]~q ),
	.datad(\fsx|lineBuffer~209_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[10][7]~301_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[10][7]~301 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[10][7]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N7
dffeas \fsx|lineBuffer[10][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[10][7]~301_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[10][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneive_lcell_comb \fsx|vga_r[7]~484 (
// Equation(s):
// \fsx|vga_r[7]~484_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[7]~483_combout  & (\fsx|lineBuffer[26][7]~q )) # (!\fsx|vga_r[7]~483_combout  & ((\fsx|lineBuffer[10][7]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (\fsx|vga_r[7]~483_combout ))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|vga_r[7]~483_combout ),
	.datac(\fsx|lineBuffer[26][7]~q ),
	.datad(\fsx|lineBuffer[10][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~484_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~484 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[7]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneive_lcell_comb \fsx|vga_r[7]~485 (
// Equation(s):
// \fsx|vga_r[7]~485_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[7]~482_combout ) # ((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((!\fsx|displayGen|o_h[1]~10_combout  & \fsx|vga_r[7]~484_combout ))))

	.dataa(\fsx|vga_r[7]~482_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[7]~484_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~485_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~485 .lut_mask = 16'hCBC8;
defparam \fsx|vga_r[7]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneive_lcell_comb \fsx|vga_r[7]~488 (
// Equation(s):
// \fsx|vga_r[7]~488_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_r[7]~485_combout  & ((\fsx|vga_r[7]~487_combout ))) # (!\fsx|vga_r[7]~485_combout  & (\fsx|vga_r[7]~480_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_r[7]~485_combout ))))

	.dataa(\fsx|vga_r[7]~480_combout ),
	.datab(\fsx|vga_r[7]~487_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_r[7]~485_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~488_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~488 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[7]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \fsx|vga_r[7]~499 (
// Equation(s):
// \fsx|vga_r[7]~499_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[7]~8_combout ) # (\fsx|vga_r[7]~488_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_r[7]~498_combout  & (!\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_r[7]~498_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[7]~488_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~499_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~499 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[7]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \fsx|lineBuffer[75][7]~329 (
// Equation(s):
// \fsx|lineBuffer[75][7]~329_combout  = (\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer[75][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[72][5]~20_combout ),
	.datac(\fsx|lineBuffer[75][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[75][7]~329_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[75][7]~329 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[75][7]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \fsx|lineBuffer[75][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[75][7]~329_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[75][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[75][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[75][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \fsx|lineBuffer[73][7]~331 (
// Equation(s):
// \fsx|lineBuffer[73][7]~331_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~217_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[73][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~217_combout ),
	.datac(\fsx|lineBuffer[73][7]~q ),
	.datad(\fsx|lineBuffer[72][5]~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[73][7]~331_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[73][7]~331 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[73][7]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \fsx|lineBuffer[73][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[73][7]~331_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[73][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[73][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[73][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \fsx|lineBuffer[89][7]~330 (
// Equation(s):
// \fsx|lineBuffer[89][7]~330_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~217_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[89][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~217_combout ),
	.datac(\fsx|lineBuffer[89][7]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[89][7]~330_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[89][7]~330 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[89][7]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \fsx|lineBuffer[89][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[89][7]~330_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[89][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[89][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[89][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \fsx|vga_r[7]~502 (
// Equation(s):
// \fsx|vga_r[7]~502_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|lineBuffer[89][7]~q ) # (\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[73][7]~q  & ((!\fsx|displayGen|o_h[2]~14_combout ))))

	.dataa(\fsx|lineBuffer[73][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[89][7]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~502_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~502 .lut_mask = 16'hCCE2;
defparam \fsx|vga_r[7]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \fsx|lineBuffer[91][7]~332 (
// Equation(s):
// \fsx|lineBuffer[91][7]~332_combout  = (\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer[91][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[88][5]~33_combout ),
	.datac(\fsx|lineBuffer[91][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[91][7]~332_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[91][7]~332 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[91][7]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \fsx|lineBuffer[91][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[91][7]~332_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[91][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[91][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[91][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \fsx|vga_r[7]~503 (
// Equation(s):
// \fsx|vga_r[7]~503_combout  = (\fsx|vga_r[7]~502_combout  & (((\fsx|lineBuffer[91][7]~q ) # (!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[7]~502_combout  & (\fsx|lineBuffer[75][7]~q  & (\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|lineBuffer[75][7]~q ),
	.datab(\fsx|vga_r[7]~502_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[91][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~503_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~503 .lut_mask = 16'hEC2C;
defparam \fsx|vga_r[7]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \fsx|lineBuffer[90][7]~336 (
// Equation(s):
// \fsx|lineBuffer[90][7]~336_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[90][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[90][7]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[90][7]~336_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[90][7]~336 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[90][7]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \fsx|lineBuffer[90][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[90][7]~336_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[90][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[90][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[90][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \fsx|lineBuffer[72][7]~335 (
// Equation(s):
// \fsx|lineBuffer[72][7]~335_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[72][7]~q )))

	.dataa(\fsx|lineBuffer~206_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[72][7]~q ),
	.datad(\fsx|lineBuffer[72][5]~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[72][7]~335_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[72][7]~335 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[72][7]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \fsx|lineBuffer[72][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[72][7]~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[72][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[72][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[72][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \fsx|lineBuffer[88][7]~334 (
// Equation(s):
// \fsx|lineBuffer[88][7]~334_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[88][7]~q )))

	.dataa(\fsx|lineBuffer~206_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[88][7]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[88][7]~334_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[88][7]~334 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[88][7]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \fsx|lineBuffer[88][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[88][7]~334_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[88][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[88][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[88][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \fsx|vga_r[7]~504 (
// Equation(s):
// \fsx|vga_r[7]~504_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[88][7]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  
// & (\fsx|lineBuffer[72][7]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[72][7]~q ),
	.datad(\fsx|lineBuffer[88][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~504_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~504 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \fsx|lineBuffer[74][7]~333 (
// Equation(s):
// \fsx|lineBuffer[74][7]~333_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[74][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[74][7]~q ),
	.datad(\fsx|lineBuffer[72][5]~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[74][7]~333_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[74][7]~333 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[74][7]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \fsx|lineBuffer[74][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[74][7]~333_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[74][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[74][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[74][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \fsx|vga_r[7]~505 (
// Equation(s):
// \fsx|vga_r[7]~505_combout  = (\fsx|vga_r[7]~504_combout  & ((\fsx|lineBuffer[90][7]~q ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[7]~504_combout  & (((\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[74][7]~q ))))

	.dataa(\fsx|lineBuffer[90][7]~q ),
	.datab(\fsx|vga_r[7]~504_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[74][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~505_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~505 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[7]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \fsx|vga_r[7]~506 (
// Equation(s):
// \fsx|vga_r[7]~506_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[7]~503_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  
// & ((\fsx|vga_r[7]~505_combout )))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[7]~503_combout ),
	.datac(\fsx|vga_r[7]~505_combout ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~506_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~506 .lut_mask = 16'hEE50;
defparam \fsx|vga_r[7]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \fsx|lineBuffer[201][7]~339 (
// Equation(s):
// \fsx|lineBuffer[201][7]~339_combout  = (\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer[201][7]~q ))

	.dataa(\fsx|lineBuffer[200][5]~24_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[201][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[201][7]~339_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[201][7]~339 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[201][7]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N9
dffeas \fsx|lineBuffer[201][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[201][7]~339_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[201][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[201][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[201][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \fsx|lineBuffer[203][7]~338 (
// Equation(s):
// \fsx|lineBuffer[203][7]~338_combout  = (\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer[203][7]~q ))

	.dataa(\fsx|lineBuffer[200][5]~24_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[203][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[203][7]~338_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[203][7]~338 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[203][7]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N7
dffeas \fsx|lineBuffer[203][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[203][7]~338_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[203][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[203][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[203][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \fsx|vga_r[7]~507 (
// Equation(s):
// \fsx|vga_r[7]~507_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[203][7]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  
// & (\fsx|lineBuffer[201][7]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[201][7]~q ),
	.datad(\fsx|lineBuffer[203][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~507_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~507 .lut_mask = 16'hDC98;
defparam \fsx|vga_r[7]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \fsx|lineBuffer[219][7]~340 (
// Equation(s):
// \fsx|lineBuffer[219][7]~340_combout  = (\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer[219][7]~q ))

	.dataa(\fsx|lineBuffer[220][5]~39_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[219][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[219][7]~340_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[219][7]~340 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[219][7]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N29
dffeas \fsx|lineBuffer[219][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[219][7]~340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[219][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[219][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[219][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \fsx|lineBuffer[217][7]~337 (
// Equation(s):
// \fsx|lineBuffer[217][7]~337_combout  = (\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer[217][7]~q ))

	.dataa(\fsx|lineBuffer[220][5]~39_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[217][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[217][7]~337_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[217][7]~337 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[217][7]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N13
dffeas \fsx|lineBuffer[217][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[217][7]~337_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[217][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[217][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[217][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \fsx|vga_r[7]~508 (
// Equation(s):
// \fsx|vga_r[7]~508_combout  = (\fsx|vga_r[7]~507_combout  & ((\fsx|lineBuffer[219][7]~q ) # ((!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_r[7]~507_combout  & (((\fsx|displayGen|o_h[5]~11_combout  & \fsx|lineBuffer[217][7]~q ))))

	.dataa(\fsx|vga_r[7]~507_combout ),
	.datab(\fsx|lineBuffer[219][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[217][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~508_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~508 .lut_mask = 16'hDA8A;
defparam \fsx|vga_r[7]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \fsx|lineBuffer[200][7]~327 (
// Equation(s):
// \fsx|lineBuffer[200][7]~327_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[200][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[200][7]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[200][7]~327_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[200][7]~327 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[200][7]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N21
dffeas \fsx|lineBuffer[200][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[200][7]~327_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[200][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[200][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[200][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \fsx|lineBuffer[202][7]~326 (
// Equation(s):
// \fsx|lineBuffer[202][7]~326_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[202][7]~q )))

	.dataa(\fsx|lineBuffer~209_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[202][7]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[202][7]~326_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[202][7]~326 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[202][7]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N19
dffeas \fsx|lineBuffer[202][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[202][7]~326_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[202][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[202][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[202][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneive_lcell_comb \fsx|vga_r[7]~500 (
// Equation(s):
// \fsx|vga_r[7]~500_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[5]~11_combout ) # (\fsx|lineBuffer[202][7]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[200][7]~q  & (!\fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[200][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[202][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~500_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~500 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[7]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \fsx|lineBuffer[218][7]~328 (
// Equation(s):
// \fsx|lineBuffer[218][7]~328_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[218][7]~q )))

	.dataa(\fsx|lineBuffer~209_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[218][7]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[218][7]~328_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[218][7]~328 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[218][7]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N1
dffeas \fsx|lineBuffer[218][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[218][7]~328_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[218][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[218][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[218][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \fsx|lineBuffer[216][7]~325 (
// Equation(s):
// \fsx|lineBuffer[216][7]~325_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[216][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~206_combout ),
	.datac(\fsx|lineBuffer[216][7]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[216][7]~325_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[216][7]~325 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[216][7]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N25
dffeas \fsx|lineBuffer[216][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[216][7]~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[216][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[216][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[216][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \fsx|vga_r[7]~501 (
// Equation(s):
// \fsx|vga_r[7]~501_combout  = (\fsx|vga_r[7]~500_combout  & ((\fsx|lineBuffer[218][7]~q ) # ((!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_r[7]~500_combout  & (((\fsx|displayGen|o_h[5]~11_combout  & \fsx|lineBuffer[216][7]~q ))))

	.dataa(\fsx|vga_r[7]~500_combout ),
	.datab(\fsx|lineBuffer[218][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[216][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~501_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~501 .lut_mask = 16'hDA8A;
defparam \fsx|vga_r[7]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \fsx|vga_r[7]~509 (
// Equation(s):
// \fsx|vga_r[7]~509_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[7]~506_combout  & (\fsx|vga_r[7]~508_combout )) # (!\fsx|vga_r[7]~506_combout  & ((\fsx|vga_r[7]~501_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_r[7]~506_combout ))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[7]~506_combout ),
	.datac(\fsx|vga_r[7]~508_combout ),
	.datad(\fsx|vga_r[7]~501_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~509_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~509 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[7]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \fsx|lineBuffer[66][7]~285 (
// Equation(s):
// \fsx|lineBuffer[66][7]~285_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~209_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[66][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[64][5]~25_combout ),
	.datac(\fsx|lineBuffer[66][7]~q ),
	.datad(\fsx|lineBuffer~209_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[66][7]~285_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[66][7]~285 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[66][7]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \fsx|lineBuffer[66][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[66][7]~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[66][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[66][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[66][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \fsx|lineBuffer[82][7]~288 (
// Equation(s):
// \fsx|lineBuffer[82][7]~288_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[82][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[82][7]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[82][7]~288_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[82][7]~288 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[82][7]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \fsx|lineBuffer[82][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[82][7]~288_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[82][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[82][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[82][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \fsx|lineBuffer[64][7]~287 (
// Equation(s):
// \fsx|lineBuffer[64][7]~287_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~206_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[64][7]~q ))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[64][7]~q ),
	.datad(\fsx|lineBuffer~206_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[64][7]~287_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[64][7]~287 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[64][7]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \fsx|lineBuffer[64][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[64][7]~287_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[64][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[64][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[64][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \fsx|lineBuffer[80][7]~286 (
// Equation(s):
// \fsx|lineBuffer[80][7]~286_combout  = (\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer~206_combout ))) # (!\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer[80][7]~q ))

	.dataa(\fsx|lineBuffer[80][5]~15_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[80][7]~q ),
	.datad(\fsx|lineBuffer~206_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[80][7]~286_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[80][7]~286 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[80][7]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \fsx|lineBuffer[80][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[80][7]~286_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[80][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[80][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[80][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \fsx|vga_r[7]~473 (
// Equation(s):
// \fsx|vga_r[7]~473_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[2]~14_combout ) # (\fsx|lineBuffer[80][7]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[64][7]~q  & (!\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[64][7]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[80][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~473_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~473 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[7]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \fsx|vga_r[7]~474 (
// Equation(s):
// \fsx|vga_r[7]~474_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_r[7]~473_combout  & ((\fsx|lineBuffer[82][7]~q ))) # (!\fsx|vga_r[7]~473_combout  & (\fsx|lineBuffer[66][7]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_r[7]~473_combout ))))

	.dataa(\fsx|lineBuffer[66][7]~q ),
	.datab(\fsx|lineBuffer[82][7]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_r[7]~473_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~474_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~474 .lut_mask = 16'hCFA0;
defparam \fsx|vga_r[7]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \fsx|lineBuffer[83][7]~284 (
// Equation(s):
// \fsx|lineBuffer[83][7]~284_combout  = (\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer[83][7]~q ))

	.dataa(\fsx|lineBuffer[80][5]~15_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[83][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[83][7]~284_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[83][7]~284 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[83][7]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \fsx|lineBuffer[83][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[83][7]~284_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[83][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[83][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[83][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \fsx|lineBuffer[65][7]~283 (
// Equation(s):
// \fsx|lineBuffer[65][7]~283_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[65][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[64][5]~25_combout ),
	.datac(\fsx|lineBuffer[65][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[65][7]~283_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[65][7]~283 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[65][7]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \fsx|lineBuffer[65][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[65][7]~283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[65][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[65][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[65][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \fsx|lineBuffer[81][7]~282 (
// Equation(s):
// \fsx|lineBuffer[81][7]~282_combout  = (\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer[81][7]~q ))

	.dataa(\fsx|lineBuffer[80][5]~15_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[81][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[81][7]~282_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[81][7]~282 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[81][7]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \fsx|lineBuffer[81][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[81][7]~282_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[81][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[81][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[81][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \fsx|vga_r[7]~471 (
// Equation(s):
// \fsx|vga_r[7]~471_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[81][7]~q ))) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[65][7]~q ))))

	.dataa(\fsx|lineBuffer[65][7]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[81][7]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~471_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~471 .lut_mask = 16'hFC22;
defparam \fsx|vga_r[7]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \fsx|lineBuffer[67][7]~281 (
// Equation(s):
// \fsx|lineBuffer[67][7]~281_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~214_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[67][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[64][5]~25_combout ),
	.datac(\fsx|lineBuffer[67][7]~q ),
	.datad(\fsx|lineBuffer~214_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[67][7]~281_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[67][7]~281 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[67][7]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \fsx|lineBuffer[67][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[67][7]~281_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[67][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[67][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[67][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \fsx|vga_r[7]~472 (
// Equation(s):
// \fsx|vga_r[7]~472_combout  = (\fsx|vga_r[7]~471_combout  & ((\fsx|lineBuffer[83][7]~q ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_r[7]~471_combout  & (((\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[67][7]~q ))))

	.dataa(\fsx|lineBuffer[83][7]~q ),
	.datab(\fsx|vga_r[7]~471_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[67][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~472_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~472 .lut_mask = 16'hBC8C;
defparam \fsx|vga_r[7]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \fsx|vga_r[7]~475 (
// Equation(s):
// \fsx|vga_r[7]~475_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout ) # (\fsx|vga_r[7]~472_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_r[7]~474_combout  & (!\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_r[7]~474_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_r[7]~472_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~475_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~475 .lut_mask = 16'hAEA4;
defparam \fsx|vga_r[7]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneive_lcell_comb \fsx|lineBuffer[211][7]~292 (
// Equation(s):
// \fsx|lineBuffer[211][7]~292_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~214_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[211][7]~q )))

	.dataa(\fsx|lineBuffer[208][5]~8_combout ),
	.datab(\fsx|lineBuffer~214_combout ),
	.datac(\fsx|lineBuffer[211][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[211][7]~292_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[211][7]~292 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[211][7]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N5
dffeas \fsx|lineBuffer[211][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[211][7]~292_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[211][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[211][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[211][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \fsx|lineBuffer[209][7]~289 (
// Equation(s):
// \fsx|lineBuffer[209][7]~289_combout  = (\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer~217_combout ))) # (!\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer[209][7]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[208][5]~8_combout ),
	.datac(\fsx|lineBuffer[209][7]~q ),
	.datad(\fsx|lineBuffer~217_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[209][7]~289_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[209][7]~289 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[209][7]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \fsx|lineBuffer[209][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[209][7]~289_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[209][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[209][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[209][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneive_lcell_comb \fsx|lineBuffer[193][7]~291 (
// Equation(s):
// \fsx|lineBuffer[193][7]~291_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~217_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[193][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~217_combout ),
	.datac(\fsx|lineBuffer[193][7]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[193][7]~291_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[193][7]~291 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[193][7]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N1
dffeas \fsx|lineBuffer[193][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[193][7]~291_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[193][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[193][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[193][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneive_lcell_comb \fsx|lineBuffer[195][7]~290 (
// Equation(s):
// \fsx|lineBuffer[195][7]~290_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~214_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[195][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~214_combout ),
	.datac(\fsx|lineBuffer[195][7]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[195][7]~290_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[195][7]~290 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[195][7]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \fsx|lineBuffer[195][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[195][7]~290_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[195][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[195][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[195][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneive_lcell_comb \fsx|vga_r[7]~476 (
// Equation(s):
// \fsx|vga_r[7]~476_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[195][7]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[193][7]~q ))))

	.dataa(\fsx|lineBuffer[193][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[195][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~476_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~476 .lut_mask = 16'hF2C2;
defparam \fsx|vga_r[7]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneive_lcell_comb \fsx|vga_r[7]~477 (
// Equation(s):
// \fsx|vga_r[7]~477_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_r[7]~476_combout  & (\fsx|lineBuffer[211][7]~q )) # (!\fsx|vga_r[7]~476_combout  & ((\fsx|lineBuffer[209][7]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_r[7]~476_combout ))))

	.dataa(\fsx|lineBuffer[211][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[209][7]~q ),
	.datad(\fsx|vga_r[7]~476_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~477_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~477 .lut_mask = 16'hBBC0;
defparam \fsx|vga_r[7]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneive_lcell_comb \fsx|lineBuffer[194][7]~278 (
// Equation(s):
// \fsx|lineBuffer[194][7]~278_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[194][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[194][7]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[194][7]~278_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[194][7]~278 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[194][7]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N7
dffeas \fsx|lineBuffer[194][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[194][7]~278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[194][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[194][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[194][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneive_lcell_comb \fsx|lineBuffer[192][7]~279 (
// Equation(s):
// \fsx|lineBuffer[192][7]~279_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[192][7]~q )))

	.dataa(\fsx|lineBuffer~206_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[192][7]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[192][7]~279_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[192][7]~279 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[192][7]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \fsx|lineBuffer[192][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[192][7]~279_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[192][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[192][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[192][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneive_lcell_comb \fsx|vga_r[7]~469 (
// Equation(s):
// \fsx|vga_r[7]~469_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[194][7]~q )) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[192][7]~q )))))

	.dataa(\fsx|lineBuffer[194][7]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[192][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~469_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~469 .lut_mask = 16'hE3E0;
defparam \fsx|vga_r[7]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneive_lcell_comb \fsx|lineBuffer[210][7]~280 (
// Equation(s):
// \fsx|lineBuffer[210][7]~280_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~209_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[210][7]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~209_combout ),
	.datac(\fsx|lineBuffer[210][7]~q ),
	.datad(\fsx|lineBuffer[208][5]~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[210][7]~280_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[210][7]~280 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[210][7]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \fsx|lineBuffer[210][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[210][7]~280_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[210][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[210][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[210][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneive_lcell_comb \fsx|lineBuffer[208][7]~277 (
// Equation(s):
// \fsx|lineBuffer[208][7]~277_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~206_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[208][7]~q )))

	.dataa(\fsx|lineBuffer~206_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[208][7]~q ),
	.datad(\fsx|lineBuffer[208][5]~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[208][7]~277_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[208][7]~277 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[208][7]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \fsx|lineBuffer[208][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[208][7]~277_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[208][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[208][7] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[208][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneive_lcell_comb \fsx|vga_r[7]~470 (
// Equation(s):
// \fsx|vga_r[7]~470_combout  = (\fsx|vga_r[7]~469_combout  & ((\fsx|lineBuffer[210][7]~q ) # ((!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_r[7]~469_combout  & (((\fsx|displayGen|o_h[5]~11_combout  & \fsx|lineBuffer[208][7]~q ))))

	.dataa(\fsx|vga_r[7]~469_combout ),
	.datab(\fsx|lineBuffer[210][7]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[208][7]~q ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~470_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~470 .lut_mask = 16'hDA8A;
defparam \fsx|vga_r[7]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \fsx|vga_r[7]~478 (
// Equation(s):
// \fsx|vga_r[7]~478_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_r[7]~475_combout  & (\fsx|vga_r[7]~477_combout )) # (!\fsx|vga_r[7]~475_combout  & ((\fsx|vga_r[7]~470_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_r[7]~475_combout ))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_r[7]~475_combout ),
	.datac(\fsx|vga_r[7]~477_combout ),
	.datad(\fsx|vga_r[7]~470_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~478_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~478 .lut_mask = 16'hE6C4;
defparam \fsx|vga_r[7]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \fsx|vga_r[7]~510 (
// Equation(s):
// \fsx|vga_r[7]~510_combout  = (\fsx|vga_r[7]~499_combout  & ((\fsx|vga_r[7]~509_combout ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_r[7]~499_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|vga_r[7]~478_combout ))))

	.dataa(\fsx|vga_r[7]~499_combout ),
	.datab(\fsx|vga_r[7]~509_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_r[7]~478_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~510_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~510 .lut_mask = 16'hDA8A;
defparam \fsx|vga_r[7]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \fsx|vga_r[7]~511 (
// Equation(s):
// \fsx|vga_r[7]~511_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_r[7]~468_combout  & ((\fsx|vga_r[7]~510_combout ))) # (!\fsx|vga_r[7]~468_combout  & (\fsx|vga_r[7]~383_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_r[7]~468_combout ))))

	.dataa(\fsx|vga_r[7]~383_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|vga_r[7]~468_combout ),
	.datad(\fsx|vga_r[7]~510_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~511_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~511 .lut_mask = 16'hF838;
defparam \fsx|vga_r[7]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N18
cycloneive_lcell_comb \fsx|vga_r[7]~512 (
// Equation(s):
// \fsx|vga_r[7]~512_combout  = (\fsx|ondoubletile~3_combout  & \fsx|vga_r[7]~511_combout )

	.dataa(gnd),
	.datab(\fsx|ondoubletile~3_combout ),
	.datac(gnd),
	.datad(\fsx|vga_r[7]~511_combout ),
	.cin(gnd),
	.combout(\fsx|vga_r[7]~512_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_r[7]~512 .lut_mask = 16'hCC00;
defparam \fsx|vga_r[7]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneive_lcell_comb \fsx|lineBuffer~395 (
// Equation(s):
// \fsx|lineBuffer~395_combout  = (\fsx|Mux1~20_combout  & (\fsx|Mux0~20_combout )) # (!\fsx|Mux1~20_combout  & ((\fsx|Mux0~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a10 ))) # (!\fsx|Mux0~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a26 ))))

	.dataa(\fsx|Mux1~20_combout ),
	.datab(\fsx|Mux0~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~395_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~395 .lut_mask = 16'hDC98;
defparam \fsx|lineBuffer~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneive_lcell_comb \fsx|lineBuffer~396 (
// Equation(s):
// \fsx|lineBuffer~396_combout  = (\fsx|Mux1~20_combout  & ((\fsx|lineBuffer~395_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (!\fsx|lineBuffer~395_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\fsx|Mux1~20_combout  & (\fsx|lineBuffer~395_combout ))

	.dataa(\fsx|Mux1~20_combout ),
	.datab(\fsx|lineBuffer~395_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~396_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~396 .lut_mask = 16'hEC64;
defparam \fsx|lineBuffer~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \fsx|lineBuffer[80][2]~444 (
// Equation(s):
// \fsx|lineBuffer[80][2]~444_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[80][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[80][2]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[80][2]~444_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[80][2]~444 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[80][2]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N29
dffeas \fsx|lineBuffer[80][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[80][2]~444_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[80][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[80][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[80][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \fsx|lineBuffer~393 (
// Equation(s):
// \fsx|lineBuffer~393_combout  = (\fsx|Mux8~20_combout  & (((\fsx|Mux9~20_combout ) # (\vram32|ram_rtl_0|auto_generated|ram_block1a10 )))) # (!\fsx|Mux8~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a26  & (!\fsx|Mux9~20_combout )))

	.dataa(\fsx|Mux8~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\fsx|Mux9~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~393_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~393 .lut_mask = 16'hAEA4;
defparam \fsx|lineBuffer~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \fsx|lineBuffer~394 (
// Equation(s):
// \fsx|lineBuffer~394_combout  = (\fsx|Mux9~20_combout  & ((\fsx|lineBuffer~393_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout )) # (!\fsx|lineBuffer~393_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a18 ))))) # 
// (!\fsx|Mux9~20_combout  & (((\fsx|lineBuffer~393_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\fsx|Mux9~20_combout ),
	.datad(\fsx|lineBuffer~393_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~394_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~394 .lut_mask = 16'hAFC0;
defparam \fsx|lineBuffer~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \fsx|lineBuffer[44][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[44][2]~feeder_combout  = \fsx|lineBuffer~394_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~394_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[44][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[44][2]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[44][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \fsx|lineBuffer[44][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[44][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[44][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[44][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[44][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \fsx|lineBuffer[48][2]~443 (
// Equation(s):
// \fsx|lineBuffer[48][2]~443_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[48][2]~q )))

	.dataa(\fsx|lineBuffer~396_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[48][2]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[48][2]~443_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[48][2]~443 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[48][2]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N25
dffeas \fsx|lineBuffer[48][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[48][2]~443_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[48][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[48][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[48][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \fsx|vga_g[0]~111 (
// Equation(s):
// \fsx|vga_g[0]~111_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[48][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout 
//  & (\fsx|lineBuffer[44][2]~q ))))

	.dataa(\fsx|lineBuffer[44][2]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|lineBuffer[48][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~111_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~111 .lut_mask = 16'hF2C2;
defparam \fsx|vga_g[0]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \fsx|lineBuffer[76][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[76][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[76][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[76][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cycloneive_lcell_comb \fsx|vga_g[0]~112 (
// Equation(s):
// \fsx|vga_g[0]~112_combout  = (\fsx|vga_g[0]~111_combout  & ((\fsx|lineBuffer[80][2]~q ) # ((!\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|vga_g[0]~111_combout  & (((\fsx|lineBuffer[76][2]~q  & \fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|lineBuffer[80][2]~q ),
	.datab(\fsx|vga_g[0]~111_combout ),
	.datac(\fsx|lineBuffer[76][2]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~112_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~112 .lut_mask = 16'hB8CC;
defparam \fsx|vga_g[0]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \fsx|lineBuffer[0][2]~442 (
// Equation(s):
// \fsx|lineBuffer[0][2]~442_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~396_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[0][2]~q ))

	.dataa(\fsx|lineBuffer[0][5]~29_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[0][2]~q ),
	.datad(\fsx|lineBuffer~396_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[0][2]~442_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[0][2]~442 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[0][2]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N11
dffeas \fsx|lineBuffer[0][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[0][2]~442_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[0][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \fsx|lineBuffer[252][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[252][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[252][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[252][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneive_lcell_comb \fsx|lineBuffer[224][2]~441 (
// Equation(s):
// \fsx|lineBuffer[224][2]~441_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[224][2]~q )))

	.dataa(\fsx|lineBuffer[224][5]~30_combout ),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[224][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[224][2]~441_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[224][2]~441 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[224][2]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N27
dffeas \fsx|lineBuffer[224][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[224][2]~441_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[224][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[224][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[224][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N5
dffeas \fsx|lineBuffer[220][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[220][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[220][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[220][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N4
cycloneive_lcell_comb \fsx|vga_g[0]~108 (
// Equation(s):
// \fsx|vga_g[0]~108_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[224][2]~q ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|lineBuffer[220][2]~q  & !\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|lineBuffer[224][2]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[220][2]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~108_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~108 .lut_mask = 16'hCCB8;
defparam \fsx|vga_g[0]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \fsx|vga_g[0]~109 (
// Equation(s):
// \fsx|vga_g[0]~109_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~108_combout  & (\fsx|lineBuffer[0][2]~q )) # (!\fsx|vga_g[0]~108_combout  & ((\fsx|lineBuffer[252][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~108_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[0][2]~q ),
	.datac(\fsx|lineBuffer[252][2]~q ),
	.datad(\fsx|vga_g[0]~108_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~109_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~109 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas \fsx|lineBuffer[236][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[236][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[236][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[236][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \fsx|lineBuffer[240][2]~439 (
// Equation(s):
// \fsx|lineBuffer[240][2]~439_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~396_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[240][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[240][5]~14_combout ),
	.datac(\fsx|lineBuffer[240][2]~q ),
	.datad(\fsx|lineBuffer~396_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[240][2]~439_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[240][2]~439 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[240][2]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N29
dffeas \fsx|lineBuffer[240][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[240][2]~439_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[240][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[240][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[240][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneive_lcell_comb \fsx|vga_g[0]~106 (
// Equation(s):
// \fsx|vga_g[0]~106_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[240][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[236][2]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[236][2]~q ),
	.datad(\fsx|lineBuffer[240][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~106_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~106 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \fsx|lineBuffer[12][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[12][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \fsx|lineBuffer[16][2]~440 (
// Equation(s):
// \fsx|lineBuffer[16][2]~440_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[16][2]~q )))

	.dataa(\fsx|lineBuffer~396_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[16][2]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[16][2]~440_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[16][2]~440 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[16][2]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \fsx|lineBuffer[16][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[16][2]~440_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[16][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_lcell_comb \fsx|vga_g[0]~107 (
// Equation(s):
// \fsx|vga_g[0]~107_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~106_combout  & ((\fsx|lineBuffer[16][2]~q ))) # (!\fsx|vga_g[0]~106_combout  & (\fsx|lineBuffer[12][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|vga_g[0]~106_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[0]~106_combout ),
	.datac(\fsx|lineBuffer[12][2]~q ),
	.datad(\fsx|lineBuffer[16][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~107_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~107 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[0]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \fsx|vga_g[0]~110 (
// Equation(s):
// \fsx|vga_g[0]~110_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[7]~8_combout ) # (\fsx|vga_g[0]~107_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_g[0]~109_combout  & (!\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|vga_g[0]~109_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[0]~107_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~110_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~110 .lut_mask = 16'hAEA4;
defparam \fsx|vga_g[0]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \fsx|lineBuffer[64][2]~438 (
// Equation(s):
// \fsx|lineBuffer[64][2]~438_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~396_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[64][2]~q ))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[64][2]~q ),
	.datad(\fsx|lineBuffer~396_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[64][2]~438_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[64][2]~438 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[64][2]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \fsx|lineBuffer[64][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[64][2]~438_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[64][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[64][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[64][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N21
dffeas \fsx|lineBuffer[60][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[60][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[60][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[60][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \fsx|lineBuffer[32][2]~437 (
// Equation(s):
// \fsx|lineBuffer[32][2]~437_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[32][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[32][2]~q ),
	.datad(\fsx|lineBuffer[32][5]~26_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[32][2]~437_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[32][2]~437 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[32][2]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \fsx|lineBuffer[32][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[32][2]~437_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[32][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[32][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[32][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N9
dffeas \fsx|lineBuffer[28][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[28][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N8
cycloneive_lcell_comb \fsx|vga_g[0]~104 (
// Equation(s):
// \fsx|vga_g[0]~104_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[32][2]~q )) # (!\fsx|displayGen|o_h[3]~13_combout  
// & ((\fsx|lineBuffer[28][2]~q )))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[32][2]~q ),
	.datac(\fsx|lineBuffer[28][2]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~104_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~104 .lut_mask = 16'hEE50;
defparam \fsx|vga_g[0]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N20
cycloneive_lcell_comb \fsx|vga_g[0]~105 (
// Equation(s):
// \fsx|vga_g[0]~105_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~104_combout  & (\fsx|lineBuffer[64][2]~q )) # (!\fsx|vga_g[0]~104_combout  & ((\fsx|lineBuffer[60][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~104_combout ))))

	.dataa(\fsx|lineBuffer[64][2]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[60][2]~q ),
	.datad(\fsx|vga_g[0]~104_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~105_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~105 .lut_mask = 16'hBBC0;
defparam \fsx|vga_g[0]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N18
cycloneive_lcell_comb \fsx|vga_g[0]~113 (
// Equation(s):
// \fsx|vga_g[0]~113_combout  = (\fsx|vga_g[0]~110_combout  & ((\fsx|vga_g[0]~112_combout ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[0]~110_combout  & (((\fsx|vga_g[0]~105_combout  & \fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|vga_g[0]~112_combout ),
	.datab(\fsx|vga_g[0]~110_combout ),
	.datac(\fsx|vga_g[0]~105_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~113_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~113 .lut_mask = 16'hB8CC;
defparam \fsx|vga_g[0]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \fsx|lineBuffer[144][2]~432 (
// Equation(s):
// \fsx|lineBuffer[144][2]~432_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[144][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[144][2]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[144][2]~432_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[144][2]~432 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[144][2]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \fsx|lineBuffer[144][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[144][2]~432_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[144][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[144][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[144][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N7
dffeas \fsx|lineBuffer[140][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[140][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[140][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[140][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N29
dffeas \fsx|lineBuffer[108][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[108][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[108][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[108][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \fsx|lineBuffer[112][2]~431 (
// Equation(s):
// \fsx|lineBuffer[112][2]~431_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[112][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[112][2]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[112][2]~431_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[112][2]~431 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[112][2]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N15
dffeas \fsx|lineBuffer[112][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[112][2]~431_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[112][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[112][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[112][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \fsx|vga_g[0]~96 (
// Equation(s):
// \fsx|vga_g[0]~96_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[112][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[108][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[108][2]~q ),
	.datad(\fsx|lineBuffer[112][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~96 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \fsx|vga_g[0]~97 (
// Equation(s):
// \fsx|vga_g[0]~97_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~96_combout  & (\fsx|lineBuffer[144][2]~q )) # (!\fsx|vga_g[0]~96_combout  & ((\fsx|lineBuffer[140][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~96_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[144][2]~q ),
	.datac(\fsx|lineBuffer[140][2]~q ),
	.datad(\fsx|vga_g[0]~96_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~97 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \fsx|lineBuffer[128][2]~434 (
// Equation(s):
// \fsx|lineBuffer[128][2]~434_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[128][2]~q )))

	.dataa(\fsx|lineBuffer~396_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[128][2]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[128][2]~434_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[128][2]~434 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[128][2]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N13
dffeas \fsx|lineBuffer[128][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[128][2]~434_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[128][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[128][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[128][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N21
dffeas \fsx|lineBuffer[124][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[124][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[124][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[124][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N15
dffeas \fsx|lineBuffer[92][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[92][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[92][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[92][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \fsx|lineBuffer[96][2]~433 (
// Equation(s):
// \fsx|lineBuffer[96][2]~433_combout  = (\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer~396_combout ))) # (!\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer[96][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[96][5]~28_combout ),
	.datac(\fsx|lineBuffer[96][2]~q ),
	.datad(\fsx|lineBuffer~396_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[96][2]~433_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[96][2]~433 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[96][2]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N19
dffeas \fsx|lineBuffer[96][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[96][2]~433_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[96][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[96][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[96][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \fsx|vga_g[0]~98 (
// Equation(s):
// \fsx|vga_g[0]~98_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[96][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[92][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[92][2]~q ),
	.datad(\fsx|lineBuffer[96][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~98 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N20
cycloneive_lcell_comb \fsx|vga_g[0]~99 (
// Equation(s):
// \fsx|vga_g[0]~99_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~98_combout  & (\fsx|lineBuffer[128][2]~q )) # (!\fsx|vga_g[0]~98_combout  & ((\fsx|lineBuffer[124][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~98_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[128][2]~q ),
	.datac(\fsx|lineBuffer[124][2]~q ),
	.datad(\fsx|vga_g[0]~98_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~99 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N6
cycloneive_lcell_comb \fsx|vga_g[0]~100 (
// Equation(s):
// \fsx|vga_g[0]~100_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_g[0]~97_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  
// & ((\fsx|vga_g[0]~99_combout )))))

	.dataa(\fsx|vga_g[0]~97_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|vga_g[0]~99_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~100_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~100 .lut_mask = 16'hE3E0;
defparam \fsx|vga_g[0]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \fsx|lineBuffer[208][2]~436 (
// Equation(s):
// \fsx|lineBuffer[208][2]~436_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[208][2]~q )))

	.dataa(\fsx|lineBuffer[208][5]~8_combout ),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[208][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[208][2]~436_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[208][2]~436 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[208][2]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \fsx|lineBuffer[208][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[208][2]~436_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[208][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[208][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[208][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N31
dffeas \fsx|lineBuffer[204][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[204][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[204][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[204][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N17
dffeas \fsx|lineBuffer[172][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[172][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[172][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[172][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \fsx|lineBuffer[176][2]~435 (
// Equation(s):
// \fsx|lineBuffer[176][2]~435_combout  = (\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer~396_combout ))) # (!\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer[176][2]~q ))

	.dataa(\fsx|lineBuffer[176][5]~6_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[176][2]~q ),
	.datad(\fsx|lineBuffer~396_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[176][2]~435_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[176][2]~435 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[176][2]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N11
dffeas \fsx|lineBuffer[176][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[176][2]~435_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[176][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[176][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[176][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneive_lcell_comb \fsx|vga_g[0]~101 (
// Equation(s):
// \fsx|vga_g[0]~101_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[176][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[172][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[172][2]~q ),
	.datad(\fsx|lineBuffer[176][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~101_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~101 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N30
cycloneive_lcell_comb \fsx|vga_g[0]~102 (
// Equation(s):
// \fsx|vga_g[0]~102_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~101_combout  & (\fsx|lineBuffer[208][2]~q )) # (!\fsx|vga_g[0]~101_combout  & ((\fsx|lineBuffer[204][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~101_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[208][2]~q ),
	.datac(\fsx|lineBuffer[204][2]~q ),
	.datad(\fsx|vga_g[0]~101_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~102_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~102 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \fsx|lineBuffer[192][2]~430 (
// Equation(s):
// \fsx|lineBuffer[192][2]~430_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[192][2]~q )))

	.dataa(\fsx|lineBuffer[192][5]~31_combout ),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[192][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[192][2]~430_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[192][2]~430 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[192][2]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \fsx|lineBuffer[192][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[192][2]~430_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[192][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[192][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[192][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \fsx|lineBuffer[156][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[156][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[156][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[156][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \fsx|lineBuffer[160][2]~429 (
// Equation(s):
// \fsx|lineBuffer[160][2]~429_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[160][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[160][2]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[160][2]~429_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[160][2]~429 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[160][2]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N19
dffeas \fsx|lineBuffer[160][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[160][2]~429_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[160][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[160][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[160][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \fsx|vga_g[0]~94 (
// Equation(s):
// \fsx|vga_g[0]~94_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[160][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[156][2]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[156][2]~q ),
	.datad(\fsx|lineBuffer[160][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~94 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N11
dffeas \fsx|lineBuffer[188][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[188][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[188][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[188][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N10
cycloneive_lcell_comb \fsx|vga_g[0]~95 (
// Equation(s):
// \fsx|vga_g[0]~95_combout  = (\fsx|vga_g[0]~94_combout  & ((\fsx|lineBuffer[192][2]~q ) # ((!\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|vga_g[0]~94_combout  & (((\fsx|lineBuffer[188][2]~q  & \fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|lineBuffer[192][2]~q ),
	.datab(\fsx|vga_g[0]~94_combout ),
	.datac(\fsx|lineBuffer[188][2]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~95 .lut_mask = 16'hB8CC;
defparam \fsx|vga_g[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N0
cycloneive_lcell_comb \fsx|vga_g[0]~103 (
// Equation(s):
// \fsx|vga_g[0]~103_combout  = (\fsx|vga_g[0]~100_combout  & ((\fsx|vga_g[0]~102_combout ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[0]~100_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|vga_g[0]~95_combout ))))

	.dataa(\fsx|vga_g[0]~100_combout ),
	.datab(\fsx|vga_g[0]~102_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[0]~95_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~103_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~103 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[0]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N12
cycloneive_lcell_comb \fsx|vga_g[0]~114 (
// Equation(s):
// \fsx|vga_g[0]~114_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[0]~103_combout ))) # (!\fsx|displayGen|o_h[8]~9_combout 
//  & (\fsx|vga_g[0]~113_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_g[0]~113_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_g[0]~103_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~114_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~114 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[0]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \fsx|lineBuffer~381 (
// Equation(s):
// \fsx|lineBuffer~381_combout  = (\fsx|Mux3~20_combout  & (((\fsx|Mux2~20_combout )))) # (!\fsx|Mux3~20_combout  & ((\fsx|Mux2~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a10 )) # (!\fsx|Mux2~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a26 )))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\fsx|Mux3~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\fsx|Mux2~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~381_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~381 .lut_mask = 16'hEE30;
defparam \fsx|lineBuffer~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \fsx|lineBuffer~382 (
// Equation(s):
// \fsx|lineBuffer~382_combout  = (\fsx|lineBuffer~381_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout )) # (!\fsx|Mux3~20_combout ))) # (!\fsx|lineBuffer~381_combout  & (\fsx|Mux3~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\fsx|lineBuffer~381_combout ),
	.datab(\fsx|Mux3~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~382_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~382 .lut_mask = 16'hE6A2;
defparam \fsx|lineBuffer~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneive_lcell_comb \fsx|lineBuffer[145][2]~448 (
// Equation(s):
// \fsx|lineBuffer[145][2]~448_combout  = (\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer~382_combout ))) # (!\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer[145][2]~q ))

	.dataa(\fsx|lineBuffer[144][5]~5_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[145][2]~q ),
	.datad(\fsx|lineBuffer~382_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[145][2]~448_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[145][2]~448 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[145][2]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N5
dffeas \fsx|lineBuffer[145][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[145][2]~448_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[145][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[145][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[145][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \fsx|lineBuffer~384 (
// Equation(s):
// \fsx|lineBuffer~384_combout  = (\fsx|Mux10~20_combout  & (((\fsx|Mux11~20_combout ) # (\vram32|ram_rtl_0|auto_generated|ram_block1a10 )))) # (!\fsx|Mux10~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a26  & (!\fsx|Mux11~20_combout )))

	.dataa(\fsx|Mux10~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\fsx|Mux11~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~384_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~384 .lut_mask = 16'hAEA4;
defparam \fsx|lineBuffer~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \fsx|lineBuffer~385 (
// Equation(s):
// \fsx|lineBuffer~385_combout  = (\fsx|Mux11~20_combout  & ((\fsx|lineBuffer~384_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout )) # (!\fsx|lineBuffer~384_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a18 ))))) # 
// (!\fsx|Mux11~20_combout  & (((\fsx|lineBuffer~384_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\fsx|Mux11~20_combout ),
	.datad(\fsx|lineBuffer~384_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~385_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~385 .lut_mask = 16'hAFC0;
defparam \fsx|lineBuffer~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \fsx|lineBuffer[141][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[141][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[141][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[141][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N9
dffeas \fsx|lineBuffer[109][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[109][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[109][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[109][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N10
cycloneive_lcell_comb \fsx|lineBuffer[113][2]~447 (
// Equation(s):
// \fsx|lineBuffer[113][2]~447_combout  = (\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer~382_combout ))) # (!\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer[113][2]~q ))

	.dataa(\fsx|lineBuffer[112][5]~7_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[113][2]~q ),
	.datad(\fsx|lineBuffer~382_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[113][2]~447_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[113][2]~447 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[113][2]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N11
dffeas \fsx|lineBuffer[113][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[113][2]~447_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[113][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[113][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[113][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \fsx|vga_g[0]~117 (
// Equation(s):
// \fsx|vga_g[0]~117_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[113][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[109][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[109][2]~q ),
	.datad(\fsx|lineBuffer[113][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~117_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~117 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \fsx|vga_g[0]~118 (
// Equation(s):
// \fsx|vga_g[0]~118_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~117_combout  & (\fsx|lineBuffer[145][2]~q )) # (!\fsx|vga_g[0]~117_combout  & ((\fsx|lineBuffer[141][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~117_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[145][2]~q ),
	.datac(\fsx|lineBuffer[141][2]~q ),
	.datad(\fsx|vga_g[0]~117_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~118_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~118 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N17
dffeas \fsx|lineBuffer[93][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[93][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[93][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[93][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N16
cycloneive_lcell_comb \fsx|lineBuffer[97][2]~449 (
// Equation(s):
// \fsx|lineBuffer[97][2]~449_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[97][2]~q )))

	.dataa(\fsx|lineBuffer~382_combout ),
	.datab(\fsx|lineBuffer[96][5]~28_combout ),
	.datac(\fsx|lineBuffer[97][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[97][2]~449_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[97][2]~449 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[97][2]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N17
dffeas \fsx|lineBuffer[97][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[97][2]~449_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[97][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[97][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[97][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N16
cycloneive_lcell_comb \fsx|vga_g[0]~119 (
// Equation(s):
// \fsx|vga_g[0]~119_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[97][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[93][2]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[93][2]~q ),
	.datad(\fsx|lineBuffer[97][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~119_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~119 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N9
dffeas \fsx|lineBuffer[125][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[125][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[125][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[125][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \fsx|lineBuffer[129][2]~450 (
// Equation(s):
// \fsx|lineBuffer[129][2]~450_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[129][2]~q )))

	.dataa(\fsx|lineBuffer~382_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[129][2]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[129][2]~450_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[129][2]~450 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[129][2]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N15
dffeas \fsx|lineBuffer[129][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[129][2]~450_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[129][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[129][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[129][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N8
cycloneive_lcell_comb \fsx|vga_g[0]~120 (
// Equation(s):
// \fsx|vga_g[0]~120_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~119_combout  & ((\fsx|lineBuffer[129][2]~q ))) # (!\fsx|vga_g[0]~119_combout  & (\fsx|lineBuffer[125][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|vga_g[0]~119_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[0]~119_combout ),
	.datac(\fsx|lineBuffer[125][2]~q ),
	.datad(\fsx|lineBuffer[129][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~120_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~120 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[0]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N26
cycloneive_lcell_comb \fsx|vga_g[0]~121 (
// Equation(s):
// \fsx|vga_g[0]~121_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[0]~118_combout ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|vga_g[0]~120_combout  & !\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|vga_g[0]~118_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|vga_g[0]~120_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~121_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~121 .lut_mask = 16'hCCB8;
defparam \fsx|vga_g[0]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \fsx|lineBuffer[157][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[157][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[157][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[157][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \fsx|lineBuffer[161][2]~445 (
// Equation(s):
// \fsx|lineBuffer[161][2]~445_combout  = (\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer~382_combout ))) # (!\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer[161][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[160][5]~32_combout ),
	.datac(\fsx|lineBuffer[161][2]~q ),
	.datad(\fsx|lineBuffer~382_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[161][2]~445_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[161][2]~445 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[161][2]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \fsx|lineBuffer[161][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[161][2]~445_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[161][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[161][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[161][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \fsx|vga_g[0]~115 (
// Equation(s):
// \fsx|vga_g[0]~115_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[161][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[157][2]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[157][2]~q ),
	.datad(\fsx|lineBuffer[161][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~115_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~115 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N31
dffeas \fsx|lineBuffer[189][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[189][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[189][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[189][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
cycloneive_lcell_comb \fsx|lineBuffer[193][2]~446 (
// Equation(s):
// \fsx|lineBuffer[193][2]~446_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[193][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~382_combout ),
	.datac(\fsx|lineBuffer[193][2]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[193][2]~446_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[193][2]~446 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[193][2]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N27
dffeas \fsx|lineBuffer[193][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[193][2]~446_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[193][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[193][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[193][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N30
cycloneive_lcell_comb \fsx|vga_g[0]~116 (
// Equation(s):
// \fsx|vga_g[0]~116_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~115_combout  & ((\fsx|lineBuffer[193][2]~q ))) # (!\fsx|vga_g[0]~115_combout  & (\fsx|lineBuffer[189][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|vga_g[0]~115_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[0]~115_combout ),
	.datac(\fsx|lineBuffer[189][2]~q ),
	.datad(\fsx|lineBuffer[193][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~116_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~116 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[0]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \fsx|lineBuffer[177][2]~451 (
// Equation(s):
// \fsx|lineBuffer[177][2]~451_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[177][2]~q )))

	.dataa(\fsx|lineBuffer[176][5]~6_combout ),
	.datab(\fsx|lineBuffer~382_combout ),
	.datac(\fsx|lineBuffer[177][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[177][2]~451_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[177][2]~451 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[177][2]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N5
dffeas \fsx|lineBuffer[177][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[177][2]~451_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[177][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[177][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[177][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \fsx|lineBuffer[173][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[173][2]~feeder_combout  = \fsx|lineBuffer~385_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~385_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[173][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[173][2]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[173][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N31
dffeas \fsx|lineBuffer[173][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[173][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[173][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[173][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[173][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \fsx|vga_g[0]~122 (
// Equation(s):
// \fsx|vga_g[0]~122_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[177][2]~q ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (((!\fsx|displayGen|o_h[6]~7_combout  & \fsx|lineBuffer[173][2]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[177][2]~q ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|lineBuffer[173][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~122_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~122 .lut_mask = 16'hADA8;
defparam \fsx|vga_g[0]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N19
dffeas \fsx|lineBuffer[205][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[205][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[205][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[205][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N20
cycloneive_lcell_comb \fsx|lineBuffer[209][2]~452 (
// Equation(s):
// \fsx|lineBuffer[209][2]~452_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[209][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~382_combout ),
	.datac(\fsx|lineBuffer[209][2]~q ),
	.datad(\fsx|lineBuffer[208][5]~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[209][2]~452_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[209][2]~452 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[209][2]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N21
dffeas \fsx|lineBuffer[209][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[209][2]~452_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[209][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[209][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[209][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneive_lcell_comb \fsx|vga_g[0]~123 (
// Equation(s):
// \fsx|vga_g[0]~123_combout  = (\fsx|vga_g[0]~122_combout  & (((\fsx|lineBuffer[209][2]~q )) # (!\fsx|displayGen|o_h[6]~7_combout ))) # (!\fsx|vga_g[0]~122_combout  & (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[205][2]~q )))

	.dataa(\fsx|vga_g[0]~122_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[205][2]~q ),
	.datad(\fsx|lineBuffer[209][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~123_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~123 .lut_mask = 16'hEA62;
defparam \fsx|vga_g[0]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N28
cycloneive_lcell_comb \fsx|vga_g[0]~124 (
// Equation(s):
// \fsx|vga_g[0]~124_combout  = (\fsx|vga_g[0]~121_combout  & (((\fsx|vga_g[0]~123_combout )) # (!\fsx|displayGen|o_h[7]~8_combout ))) # (!\fsx|vga_g[0]~121_combout  & (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_g[0]~116_combout )))

	.dataa(\fsx|vga_g[0]~121_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_g[0]~116_combout ),
	.datad(\fsx|vga_g[0]~123_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~124_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~124 .lut_mask = 16'hEA62;
defparam \fsx|vga_g[0]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \fsx|lineBuffer[45][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[45][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[45][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[45][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N8
cycloneive_lcell_comb \fsx|lineBuffer[49][2]~427 (
// Equation(s):
// \fsx|lineBuffer[49][2]~427_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[49][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~382_combout ),
	.datac(\fsx|lineBuffer[49][2]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[49][2]~427_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[49][2]~427 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[49][2]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N9
dffeas \fsx|lineBuffer[49][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[49][2]~427_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[49][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[49][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[49][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \fsx|vga_g[0]~91 (
// Equation(s):
// \fsx|vga_g[0]~91_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[49][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[45][2]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[45][2]~q ),
	.datad(\fsx|lineBuffer[49][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~91 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N9
dffeas \fsx|lineBuffer[77][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[77][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[77][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[77][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
cycloneive_lcell_comb \fsx|lineBuffer[81][2]~428 (
// Equation(s):
// \fsx|lineBuffer[81][2]~428_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[81][2]~q )))

	.dataa(\fsx|lineBuffer~382_combout ),
	.datab(\fsx|lineBuffer[80][5]~15_combout ),
	.datac(\fsx|lineBuffer[81][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[81][2]~428_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[81][2]~428 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[81][2]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N11
dffeas \fsx|lineBuffer[81][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[81][2]~428_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[81][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[81][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[81][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N8
cycloneive_lcell_comb \fsx|vga_g[0]~92 (
// Equation(s):
// \fsx|vga_g[0]~92_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~91_combout  & ((\fsx|lineBuffer[81][2]~q ))) # (!\fsx|vga_g[0]~91_combout  & (\fsx|lineBuffer[77][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_g[0]~91_combout 
// ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[0]~91_combout ),
	.datac(\fsx|lineBuffer[77][2]~q ),
	.datad(\fsx|lineBuffer[81][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~92_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~92 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[0]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N28
cycloneive_lcell_comb \fsx|lineBuffer[225][2]~425 (
// Equation(s):
// \fsx|lineBuffer[225][2]~425_combout  = (\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer~382_combout ))) # (!\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer[225][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[224][5]~30_combout ),
	.datac(\fsx|lineBuffer[225][2]~q ),
	.datad(\fsx|lineBuffer~382_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[225][2]~425_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[225][2]~425 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[225][2]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N29
dffeas \fsx|lineBuffer[225][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[225][2]~425_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[225][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[225][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[225][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N27
dffeas \fsx|lineBuffer[221][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[221][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[221][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[221][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N26
cycloneive_lcell_comb \fsx|vga_g[0]~88 (
// Equation(s):
// \fsx|vga_g[0]~88_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[225][2]~q )) # (!\fsx|displayGen|o_h[3]~13_combout  
// & ((\fsx|lineBuffer[221][2]~q )))))

	.dataa(\fsx|lineBuffer[225][2]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[221][2]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~88 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \fsx|lineBuffer[253][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[253][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[253][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[253][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N22
cycloneive_lcell_comb \fsx|lineBuffer[1][2]~426 (
// Equation(s):
// \fsx|lineBuffer[1][2]~426_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~382_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[1][2]~q ))

	.dataa(\fsx|lineBuffer[0][5]~29_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[1][2]~q ),
	.datad(\fsx|lineBuffer~382_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[1][2]~426_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[1][2]~426 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[1][2]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N23
dffeas \fsx|lineBuffer[1][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[1][2]~426_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[1][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \fsx|vga_g[0]~89 (
// Equation(s):
// \fsx|vga_g[0]~89_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~88_combout  & ((\fsx|lineBuffer[1][2]~q ))) # (!\fsx|vga_g[0]~88_combout  & (\fsx|lineBuffer[253][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_g[0]~88_combout 
// ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[0]~88_combout ),
	.datac(\fsx|lineBuffer[253][2]~q ),
	.datad(\fsx|lineBuffer[1][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~89_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~89 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[0]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N16
cycloneive_lcell_comb \fsx|lineBuffer[17][2]~424 (
// Equation(s):
// \fsx|lineBuffer[17][2]~424_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[17][2]~q )))

	.dataa(\fsx|lineBuffer[16][5]~11_combout ),
	.datab(\fsx|lineBuffer~382_combout ),
	.datac(\fsx|lineBuffer[17][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[17][2]~424_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[17][2]~424 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[17][2]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N17
dffeas \fsx|lineBuffer[17][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[17][2]~424_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[17][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N19
dffeas \fsx|lineBuffer[13][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[13][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N18
cycloneive_lcell_comb \fsx|lineBuffer[241][2]~423 (
// Equation(s):
// \fsx|lineBuffer[241][2]~423_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~382_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[241][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[240][5]~14_combout ),
	.datac(\fsx|lineBuffer[241][2]~q ),
	.datad(\fsx|lineBuffer~382_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[241][2]~423_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[241][2]~423 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[241][2]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N19
dffeas \fsx|lineBuffer[241][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[241][2]~423_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[241][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[241][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[241][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N1
dffeas \fsx|lineBuffer[237][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[237][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[237][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[237][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \fsx|vga_g[0]~86 (
// Equation(s):
// \fsx|vga_g[0]~86_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[241][2]~q ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|lineBuffer[237][2]~q  & !\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[241][2]~q ),
	.datac(\fsx|lineBuffer[237][2]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~86_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~86 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[0]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \fsx|vga_g[0]~87 (
// Equation(s):
// \fsx|vga_g[0]~87_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~86_combout  & (\fsx|lineBuffer[17][2]~q )) # (!\fsx|vga_g[0]~86_combout  & ((\fsx|lineBuffer[13][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~86_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[17][2]~q ),
	.datac(\fsx|lineBuffer[13][2]~q ),
	.datad(\fsx|vga_g[0]~86_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~87_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~87 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \fsx|vga_g[0]~90 (
// Equation(s):
// \fsx|vga_g[0]~90_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[0]~87_combout ))) # (!\fsx|displayGen|o_h[5]~11_combout  
// & (\fsx|vga_g[0]~89_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_g[0]~89_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|vga_g[0]~87_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~90 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N5
dffeas \fsx|lineBuffer[29][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[29][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[29][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N30
cycloneive_lcell_comb \fsx|lineBuffer[33][2]~421 (
// Equation(s):
// \fsx|lineBuffer[33][2]~421_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[33][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~382_combout ),
	.datac(\fsx|lineBuffer[33][2]~q ),
	.datad(\fsx|lineBuffer[32][5]~26_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[33][2]~421_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[33][2]~421 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[33][2]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N31
dffeas \fsx|lineBuffer[33][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[33][2]~421_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[33][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[33][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[33][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N4
cycloneive_lcell_comb \fsx|vga_g[0]~84 (
// Equation(s):
// \fsx|vga_g[0]~84_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[33][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[29][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[29][2]~q ),
	.datad(\fsx|lineBuffer[33][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~84_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~84 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N19
dffeas \fsx|lineBuffer[61][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[61][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[61][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[61][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N24
cycloneive_lcell_comb \fsx|lineBuffer[65][2]~422 (
// Equation(s):
// \fsx|lineBuffer[65][2]~422_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~382_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[65][2]~q ))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[65][2]~q ),
	.datad(\fsx|lineBuffer~382_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[65][2]~422_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[65][2]~422 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[65][2]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N25
dffeas \fsx|lineBuffer[65][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[65][2]~422_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[65][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[65][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[65][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N18
cycloneive_lcell_comb \fsx|vga_g[0]~85 (
// Equation(s):
// \fsx|vga_g[0]~85_combout  = (\fsx|vga_g[0]~84_combout  & (((\fsx|lineBuffer[65][2]~q )) # (!\fsx|displayGen|o_h[6]~7_combout ))) # (!\fsx|vga_g[0]~84_combout  & (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[61][2]~q )))

	.dataa(\fsx|vga_g[0]~84_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[61][2]~q ),
	.datad(\fsx|lineBuffer[65][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~85_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~85 .lut_mask = 16'hEA62;
defparam \fsx|vga_g[0]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N24
cycloneive_lcell_comb \fsx|vga_g[0]~93 (
// Equation(s):
// \fsx|vga_g[0]~93_combout  = (\fsx|vga_g[0]~90_combout  & ((\fsx|vga_g[0]~92_combout ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[0]~90_combout  & (((\fsx|vga_g[0]~85_combout  & \fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|vga_g[0]~92_combout ),
	.datab(\fsx|vga_g[0]~90_combout ),
	.datac(\fsx|vga_g[0]~85_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~93 .lut_mask = 16'hB8CC;
defparam \fsx|vga_g[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N22
cycloneive_lcell_comb \fsx|vga_g[0]~125 (
// Equation(s):
// \fsx|vga_g[0]~125_combout  = (\fsx|vga_g[0]~114_combout  & ((\fsx|vga_g[0]~124_combout ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_g[0]~114_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|vga_g[0]~93_combout ))))

	.dataa(\fsx|vga_g[0]~114_combout ),
	.datab(\fsx|vga_g[0]~124_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_g[0]~93_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~125_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~125 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[0]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \fsx|lineBuffer[40][2]~405 (
// Equation(s):
// \fsx|lineBuffer[40][2]~405_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[40][2]~q )))

	.dataa(\fsx|lineBuffer~396_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[40][2]~q ),
	.datad(\fsx|lineBuffer[40][5]~23_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[40][2]~405_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[40][2]~405 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[40][2]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \fsx|lineBuffer[40][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[40][2]~405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[40][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[40][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[40][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \fsx|lineBuffer[72][2]~406 (
// Equation(s):
// \fsx|lineBuffer[72][2]~406_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[72][2]~q )))

	.dataa(\fsx|lineBuffer[72][5]~20_combout ),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[72][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[72][2]~406_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[72][2]~406 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[72][2]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \fsx|lineBuffer[72][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[72][2]~406_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[72][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[72][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[72][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N16
cycloneive_lcell_comb \fsx|lineBuffer[68][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[68][2]~feeder_combout  = \fsx|lineBuffer~394_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~394_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[68][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[68][2]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[68][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N17
dffeas \fsx|lineBuffer[68][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[68][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[68][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[68][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[68][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N19
dffeas \fsx|lineBuffer[36][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[36][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[36][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[36][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N18
cycloneive_lcell_comb \fsx|vga_g[0]~62 (
// Equation(s):
// \fsx|vga_g[0]~62_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[68][2]~q )) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// ((\fsx|lineBuffer[36][2]~q )))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[68][2]~q ),
	.datac(\fsx|lineBuffer[36][2]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~62 .lut_mask = 16'hEE50;
defparam \fsx|vga_g[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \fsx|vga_g[0]~63 (
// Equation(s):
// \fsx|vga_g[0]~63_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[0]~62_combout  & ((\fsx|lineBuffer[72][2]~q ))) # (!\fsx|vga_g[0]~62_combout  & (\fsx|lineBuffer[40][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_g[0]~62_combout ))))

	.dataa(\fsx|lineBuffer[40][2]~q ),
	.datab(\fsx|lineBuffer[72][2]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_g[0]~62_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~63 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \fsx|lineBuffer[88][2]~412 (
// Equation(s):
// \fsx|lineBuffer[88][2]~412_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[88][2]~q )))

	.dataa(\fsx|lineBuffer~396_combout ),
	.datab(\fsx|lineBuffer[88][5]~33_combout ),
	.datac(\fsx|lineBuffer[88][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[88][2]~412_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[88][2]~412 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[88][2]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N19
dffeas \fsx|lineBuffer[88][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[88][2]~412_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[88][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[88][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[88][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \fsx|lineBuffer[84][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[84][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[84][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[84][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \fsx|lineBuffer[56][2]~411 (
// Equation(s):
// \fsx|lineBuffer[56][2]~411_combout  = (\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer[56][2]~q )))

	.dataa(\fsx|lineBuffer~396_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[56][2]~q ),
	.datad(\fsx|lineBuffer[56][5]~34_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[56][2]~411_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[56][2]~411 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[56][2]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \fsx|lineBuffer[56][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[56][2]~411_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[56][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[56][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[56][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \fsx|lineBuffer[52][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[52][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[52][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[52][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \fsx|vga_g[0]~69 (
// Equation(s):
// \fsx|vga_g[0]~69_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[56][2]~q )) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// ((\fsx|lineBuffer[52][2]~q )))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[56][2]~q ),
	.datac(\fsx|lineBuffer[52][2]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~69 .lut_mask = 16'hEE50;
defparam \fsx|vga_g[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \fsx|vga_g[0]~70 (
// Equation(s):
// \fsx|vga_g[0]~70_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~69_combout  & (\fsx|lineBuffer[88][2]~q )) # (!\fsx|vga_g[0]~69_combout  & ((\fsx|lineBuffer[84][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~69_combout ))))

	.dataa(\fsx|lineBuffer[88][2]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[84][2]~q ),
	.datad(\fsx|vga_g[0]~69_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~70 .lut_mask = 16'hBBC0;
defparam \fsx|vga_g[0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \fsx|lineBuffer[24][2]~408 (
// Equation(s):
// \fsx|lineBuffer[24][2]~408_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[24][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[24][2]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[24][2]~408_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[24][2]~408 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[24][2]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \fsx|lineBuffer[24][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[24][2]~408_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[24][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N21
dffeas \fsx|lineBuffer[20][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[20][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N5
dffeas \fsx|lineBuffer[244][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[244][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[244][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[244][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneive_lcell_comb \fsx|lineBuffer[248][2]~407 (
// Equation(s):
// \fsx|lineBuffer[248][2]~407_combout  = (\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer[248][2]~q )))

	.dataa(\fsx|lineBuffer[248][5]~38_combout ),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[248][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[248][2]~407_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[248][2]~407 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[248][2]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N25
dffeas \fsx|lineBuffer[248][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[248][2]~407_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[248][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[248][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[248][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \fsx|vga_g[0]~64 (
// Equation(s):
// \fsx|vga_g[0]~64_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[248][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[244][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[244][2]~q ),
	.datad(\fsx|lineBuffer[248][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~64 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \fsx|vga_g[0]~65 (
// Equation(s):
// \fsx|vga_g[0]~65_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~64_combout  & (\fsx|lineBuffer[24][2]~q )) # (!\fsx|vga_g[0]~64_combout  & ((\fsx|lineBuffer[20][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~64_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[24][2]~q ),
	.datac(\fsx|lineBuffer[20][2]~q ),
	.datad(\fsx|vga_g[0]~64_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~65 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N19
dffeas \fsx|lineBuffer[228][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[228][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[228][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[228][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneive_lcell_comb \fsx|lineBuffer[4][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[4][2]~feeder_combout  = \fsx|lineBuffer~394_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~394_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[4][2]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N25
dffeas \fsx|lineBuffer[4][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[4][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \fsx|vga_g[0]~66 (
// Equation(s):
// \fsx|vga_g[0]~66_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[4][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[228][2]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[228][2]~q ),
	.datad(\fsx|lineBuffer[4][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~66 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \fsx|lineBuffer[8][2]~410 (
// Equation(s):
// \fsx|lineBuffer[8][2]~410_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[8][2]~q )))

	.dataa(\fsx|lineBuffer~396_combout ),
	.datab(\fsx|lineBuffer[8][5]~16_combout ),
	.datac(\fsx|lineBuffer[8][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[8][2]~410_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[8][2]~410 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[8][2]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \fsx|lineBuffer[8][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[8][2]~410_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[8][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \fsx|lineBuffer[232][2]~409 (
// Equation(s):
// \fsx|lineBuffer[232][2]~409_combout  = (\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer[232][2]~q )))

	.dataa(\fsx|lineBuffer~396_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[232][2]~q ),
	.datad(\fsx|lineBuffer[232][5]~18_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[232][2]~409_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[232][2]~409 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[232][2]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \fsx|lineBuffer[232][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[232][2]~409_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[232][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[232][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[232][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \fsx|vga_g[0]~67 (
// Equation(s):
// \fsx|vga_g[0]~67_combout  = (\fsx|vga_g[0]~66_combout  & ((\fsx|lineBuffer[8][2]~q ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_g[0]~66_combout  & (((\fsx|displayGen|o_h[3]~13_combout  & \fsx|lineBuffer[232][2]~q ))))

	.dataa(\fsx|vga_g[0]~66_combout ),
	.datab(\fsx|lineBuffer[8][2]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|lineBuffer[232][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~67 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \fsx|vga_g[0]~68 (
// Equation(s):
// \fsx|vga_g[0]~68_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[0]~65_combout ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|vga_g[0]~67_combout  & !\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|vga_g[0]~65_combout ),
	.datac(\fsx|vga_g[0]~67_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~68 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \fsx|vga_g[0]~71 (
// Equation(s):
// \fsx|vga_g[0]~71_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[0]~68_combout  & ((\fsx|vga_g[0]~70_combout ))) # (!\fsx|vga_g[0]~68_combout  & (\fsx|vga_g[0]~63_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[0]~68_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_g[0]~63_combout ),
	.datac(\fsx|vga_g[0]~70_combout ),
	.datad(\fsx|vga_g[0]~68_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~71_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~71 .lut_mask = 16'hF588;
defparam \fsx|vga_g[0]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y8_N3
dffeas \fsx|lineBuffer[164][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[164][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[164][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[164][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N24
cycloneive_lcell_comb \fsx|lineBuffer[196][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[196][2]~feeder_combout  = \fsx|lineBuffer~394_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~394_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[196][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[196][2]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[196][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y8_N25
dffeas \fsx|lineBuffer[196][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[196][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[196][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[196][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[196][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N2
cycloneive_lcell_comb \fsx|vga_g[0]~54 (
// Equation(s):
// \fsx|vga_g[0]~54_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[6]~7_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[196][2]~q ))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|lineBuffer[164][2]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[164][2]~q ),
	.datad(\fsx|lineBuffer[196][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~54 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \fsx|lineBuffer[200][2]~400 (
// Equation(s):
// \fsx|lineBuffer[200][2]~400_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[200][2]~q )))

	.dataa(\fsx|lineBuffer~396_combout ),
	.datab(\fsx|lineBuffer[200][5]~24_combout ),
	.datac(\fsx|lineBuffer[200][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[200][2]~400_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[200][2]~400 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[200][2]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \fsx|lineBuffer[200][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[200][2]~400_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[200][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[200][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[200][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \fsx|lineBuffer[168][2]~399 (
// Equation(s):
// \fsx|lineBuffer[168][2]~399_combout  = (\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer[168][2]~q )))

	.dataa(\fsx|lineBuffer~396_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[168][2]~q ),
	.datad(\fsx|lineBuffer[168][5]~21_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[168][2]~399_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[168][2]~399 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[168][2]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \fsx|lineBuffer[168][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[168][2]~399_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[168][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[168][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[168][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \fsx|vga_g[0]~55 (
// Equation(s):
// \fsx|vga_g[0]~55_combout  = (\fsx|vga_g[0]~54_combout  & (((\fsx|lineBuffer[200][2]~q )) # (!\fsx|displayGen|o_h[3]~13_combout ))) # (!\fsx|vga_g[0]~54_combout  & (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[168][2]~q ))))

	.dataa(\fsx|vga_g[0]~54_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[200][2]~q ),
	.datad(\fsx|lineBuffer[168][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~55 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \fsx|lineBuffer[100][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[100][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[100][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[100][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \fsx|lineBuffer[132][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[132][2]~feeder_combout  = \fsx|lineBuffer~394_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~394_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[132][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[132][2]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[132][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \fsx|lineBuffer[132][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[132][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[132][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[132][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[132][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \fsx|vga_g[0]~56 (
// Equation(s):
// \fsx|vga_g[0]~56_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[132][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[100][2]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[100][2]~q ),
	.datad(\fsx|lineBuffer[132][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~56 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \fsx|lineBuffer[104][2]~401 (
// Equation(s):
// \fsx|lineBuffer[104][2]~401_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[104][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[104][2]~q ),
	.datad(\fsx|lineBuffer[104][5]~17_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[104][2]~401_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[104][2]~401 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[104][2]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \fsx|lineBuffer[104][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[104][2]~401_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[104][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[104][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[104][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \fsx|lineBuffer[136][2]~402 (
// Equation(s):
// \fsx|lineBuffer[136][2]~402_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[136][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[136][2]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[136][2]~402_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[136][2]~402 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[136][2]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \fsx|lineBuffer[136][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[136][2]~402_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[136][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[136][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[136][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \fsx|vga_g[0]~57 (
// Equation(s):
// \fsx|vga_g[0]~57_combout  = (\fsx|vga_g[0]~56_combout  & (((\fsx|lineBuffer[136][2]~q ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_g[0]~56_combout  & (\fsx|lineBuffer[104][2]~q  & ((\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|vga_g[0]~56_combout ),
	.datab(\fsx|lineBuffer[104][2]~q ),
	.datac(\fsx|lineBuffer[136][2]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~57 .lut_mask = 16'hE4AA;
defparam \fsx|vga_g[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \fsx|vga_g[0]~58 (
// Equation(s):
// \fsx|vga_g[0]~58_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_g[0]~55_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|vga_g[0]~57_combout )))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_g[0]~55_combout ),
	.datad(\fsx|vga_g[0]~57_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~58 .lut_mask = 16'hD9C8;
defparam \fsx|vga_g[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \fsx|lineBuffer[216][2]~404 (
// Equation(s):
// \fsx|lineBuffer[216][2]~404_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[216][2]~q )))

	.dataa(\fsx|lineBuffer[220][5]~39_combout ),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[216][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[216][2]~404_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[216][2]~404 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[216][2]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N27
dffeas \fsx|lineBuffer[216][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[216][2]~404_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[216][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[216][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[216][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \fsx|lineBuffer[212][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[212][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[212][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[212][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N9
dffeas \fsx|lineBuffer[180][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[180][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[180][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[180][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneive_lcell_comb \fsx|lineBuffer[184][2]~403 (
// Equation(s):
// \fsx|lineBuffer[184][2]~403_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[184][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[184][2]~q ),
	.datad(\fsx|lineBuffer[184][5]~40_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[184][2]~403_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[184][2]~403 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[184][2]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N27
dffeas \fsx|lineBuffer[184][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[184][2]~403_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[184][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[184][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[184][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N8
cycloneive_lcell_comb \fsx|vga_g[0]~59 (
// Equation(s):
// \fsx|vga_g[0]~59_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[184][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[180][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[180][2]~q ),
	.datad(\fsx|lineBuffer[184][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~59 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \fsx|vga_g[0]~60 (
// Equation(s):
// \fsx|vga_g[0]~60_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~59_combout  & (\fsx|lineBuffer[216][2]~q )) # (!\fsx|vga_g[0]~59_combout  & ((\fsx|lineBuffer[212][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~59_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[216][2]~q ),
	.datac(\fsx|lineBuffer[212][2]~q ),
	.datad(\fsx|vga_g[0]~59_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~60 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \fsx|lineBuffer[116][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[116][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[116][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[116][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \fsx|lineBuffer[120][2]~397 (
// Equation(s):
// \fsx|lineBuffer[120][2]~397_combout  = (\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer[120][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~396_combout ),
	.datac(\fsx|lineBuffer[120][2]~q ),
	.datad(\fsx|lineBuffer[120][5]~36_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[120][2]~397_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[120][2]~397 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[120][2]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N25
dffeas \fsx|lineBuffer[120][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[120][2]~397_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[120][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[120][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[120][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \fsx|vga_g[0]~52 (
// Equation(s):
// \fsx|vga_g[0]~52_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[120][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[116][2]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[116][2]~q ),
	.datad(\fsx|lineBuffer[120][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~52 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \fsx|lineBuffer[148][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[148][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[148][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[148][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \fsx|lineBuffer[152][2]~398 (
// Equation(s):
// \fsx|lineBuffer[152][2]~398_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~396_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[152][2]~q )))

	.dataa(\fsx|lineBuffer~396_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[152][2]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[152][2]~398_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[152][2]~398 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[152][2]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \fsx|lineBuffer[152][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[152][2]~398_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[152][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[152][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[152][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \fsx|vga_g[0]~53 (
// Equation(s):
// \fsx|vga_g[0]~53_combout  = (\fsx|vga_g[0]~52_combout  & (((\fsx|lineBuffer[152][2]~q )) # (!\fsx|displayGen|o_h[6]~7_combout ))) # (!\fsx|vga_g[0]~52_combout  & (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[148][2]~q )))

	.dataa(\fsx|vga_g[0]~52_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[148][2]~q ),
	.datad(\fsx|lineBuffer[152][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~53 .lut_mask = 16'hEA62;
defparam \fsx|vga_g[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \fsx|vga_g[0]~61 (
// Equation(s):
// \fsx|vga_g[0]~61_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[0]~58_combout  & (\fsx|vga_g[0]~60_combout )) # (!\fsx|vga_g[0]~58_combout  & ((\fsx|vga_g[0]~53_combout ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|vga_g[0]~58_combout ))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|vga_g[0]~58_combout ),
	.datac(\fsx|vga_g[0]~60_combout ),
	.datad(\fsx|vga_g[0]~53_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~61 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \fsx|vga_g[0]~72 (
// Equation(s):
// \fsx|vga_g[0]~72_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[0]~61_combout ))) # (!\fsx|displayGen|o_h[8]~9_combout  
// & (\fsx|vga_g[0]~71_combout ))))

	.dataa(\fsx|vga_g[0]~71_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_g[0]~61_combout ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~72 .lut_mask = 16'hFC22;
defparam \fsx|vga_g[0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N10
cycloneive_lcell_comb \fsx|lineBuffer[169][2]~413 (
// Equation(s):
// \fsx|lineBuffer[169][2]~413_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~382_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[169][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[168][5]~21_combout ),
	.datac(\fsx|lineBuffer[169][2]~q ),
	.datad(\fsx|lineBuffer~382_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[169][2]~413_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[169][2]~413 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[169][2]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N11
dffeas \fsx|lineBuffer[169][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[169][2]~413_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[169][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[169][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[169][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N25
dffeas \fsx|lineBuffer[165][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[165][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[165][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[165][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \fsx|lineBuffer[197][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[197][2]~feeder_combout  = \fsx|lineBuffer~385_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~385_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[197][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[197][2]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[197][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \fsx|lineBuffer[197][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[197][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[197][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[197][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[197][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N24
cycloneive_lcell_comb \fsx|vga_g[0]~73 (
// Equation(s):
// \fsx|vga_g[0]~73_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[6]~7_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[197][2]~q ))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|lineBuffer[165][2]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[165][2]~q ),
	.datad(\fsx|lineBuffer[197][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~73 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N28
cycloneive_lcell_comb \fsx|lineBuffer[201][2]~414 (
// Equation(s):
// \fsx|lineBuffer[201][2]~414_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[201][2]~q )))

	.dataa(\fsx|lineBuffer~382_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[201][2]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[201][2]~414_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[201][2]~414 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[201][2]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N29
dffeas \fsx|lineBuffer[201][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[201][2]~414_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[201][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[201][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[201][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N6
cycloneive_lcell_comb \fsx|vga_g[0]~74 (
// Equation(s):
// \fsx|vga_g[0]~74_combout  = (\fsx|vga_g[0]~73_combout  & (((\fsx|lineBuffer[201][2]~q ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_g[0]~73_combout  & (\fsx|lineBuffer[169][2]~q  & (\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|lineBuffer[169][2]~q ),
	.datab(\fsx|vga_g[0]~73_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|lineBuffer[201][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~74 .lut_mask = 16'hEC2C;
defparam \fsx|vga_g[0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \fsx|lineBuffer[181][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[181][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[181][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[181][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N4
cycloneive_lcell_comb \fsx|lineBuffer[185][2]~419 (
// Equation(s):
// \fsx|lineBuffer[185][2]~419_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[185][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~382_combout ),
	.datac(\fsx|lineBuffer[185][2]~q ),
	.datad(\fsx|lineBuffer[184][5]~40_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[185][2]~419_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[185][2]~419 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[185][2]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N5
dffeas \fsx|lineBuffer[185][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[185][2]~419_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[185][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[185][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[185][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \fsx|vga_g[0]~80 (
// Equation(s):
// \fsx|vga_g[0]~80_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[185][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[181][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[181][2]~q ),
	.datad(\fsx|lineBuffer[185][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~80_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~80 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \fsx|lineBuffer[213][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[213][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[213][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[213][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \fsx|lineBuffer[217][2]~420 (
// Equation(s):
// \fsx|lineBuffer[217][2]~420_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[217][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~382_combout ),
	.datac(\fsx|lineBuffer[217][2]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[217][2]~420_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[217][2]~420 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[217][2]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N3
dffeas \fsx|lineBuffer[217][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[217][2]~420_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[217][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[217][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[217][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \fsx|vga_g[0]~81 (
// Equation(s):
// \fsx|vga_g[0]~81_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~80_combout  & ((\fsx|lineBuffer[217][2]~q ))) # (!\fsx|vga_g[0]~80_combout  & (\fsx|lineBuffer[213][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|vga_g[0]~80_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[0]~80_combout ),
	.datac(\fsx|lineBuffer[213][2]~q ),
	.datad(\fsx|lineBuffer[217][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~81_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~81 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[0]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N11
dffeas \fsx|lineBuffer[117][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[117][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[117][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[117][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N16
cycloneive_lcell_comb \fsx|lineBuffer[121][2]~415 (
// Equation(s):
// \fsx|lineBuffer[121][2]~415_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~382_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[121][2]~q ))

	.dataa(\fsx|lineBuffer[120][5]~36_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[121][2]~q ),
	.datad(\fsx|lineBuffer~382_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[121][2]~415_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[121][2]~415 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[121][2]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N17
dffeas \fsx|lineBuffer[121][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[121][2]~415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[121][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[121][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[121][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N10
cycloneive_lcell_comb \fsx|vga_g[0]~75 (
// Equation(s):
// \fsx|vga_g[0]~75_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[121][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[117][2]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[117][2]~q ),
	.datad(\fsx|lineBuffer[121][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~75 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N1
dffeas \fsx|lineBuffer[149][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[149][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[149][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[149][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneive_lcell_comb \fsx|lineBuffer[153][2]~416 (
// Equation(s):
// \fsx|lineBuffer[153][2]~416_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[153][2]~q )))

	.dataa(\fsx|lineBuffer~382_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[153][2]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[153][2]~416_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[153][2]~416 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[153][2]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N3
dffeas \fsx|lineBuffer[153][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[153][2]~416_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[153][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[153][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[153][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneive_lcell_comb \fsx|vga_g[0]~76 (
// Equation(s):
// \fsx|vga_g[0]~76_combout  = (\fsx|vga_g[0]~75_combout  & (((\fsx|lineBuffer[153][2]~q )) # (!\fsx|displayGen|o_h[6]~7_combout ))) # (!\fsx|vga_g[0]~75_combout  & (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[149][2]~q )))

	.dataa(\fsx|vga_g[0]~75_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[149][2]~q ),
	.datad(\fsx|lineBuffer[153][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~76_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~76 .lut_mask = 16'hEA62;
defparam \fsx|vga_g[0]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N27
dffeas \fsx|lineBuffer[101][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[101][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[101][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[101][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \fsx|lineBuffer[133][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[133][2]~feeder_combout  = \fsx|lineBuffer~385_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~385_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[133][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[133][2]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[133][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N11
dffeas \fsx|lineBuffer[133][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[133][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[133][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[133][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[133][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \fsx|vga_g[0]~77 (
// Equation(s):
// \fsx|vga_g[0]~77_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[133][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[101][2]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[101][2]~q ),
	.datad(\fsx|lineBuffer[133][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~77_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~77 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N0
cycloneive_lcell_comb \fsx|lineBuffer[137][2]~418 (
// Equation(s):
// \fsx|lineBuffer[137][2]~418_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[137][2]~q )))

	.dataa(\fsx|lineBuffer~382_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[137][2]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[137][2]~418_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[137][2]~418 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[137][2]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N1
dffeas \fsx|lineBuffer[137][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[137][2]~418_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[137][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[137][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[137][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N26
cycloneive_lcell_comb \fsx|lineBuffer[105][2]~417 (
// Equation(s):
// \fsx|lineBuffer[105][2]~417_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[105][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~382_combout ),
	.datac(\fsx|lineBuffer[105][2]~q ),
	.datad(\fsx|lineBuffer[104][5]~17_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[105][2]~417_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[105][2]~417 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[105][2]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N27
dffeas \fsx|lineBuffer[105][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[105][2]~417_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[105][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[105][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[105][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N18
cycloneive_lcell_comb \fsx|vga_g[0]~78 (
// Equation(s):
// \fsx|vga_g[0]~78_combout  = (\fsx|vga_g[0]~77_combout  & ((\fsx|lineBuffer[137][2]~q ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_g[0]~77_combout  & (((\fsx|displayGen|o_h[3]~13_combout  & \fsx|lineBuffer[105][2]~q ))))

	.dataa(\fsx|vga_g[0]~77_combout ),
	.datab(\fsx|lineBuffer[137][2]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|lineBuffer[105][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~78_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~78 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[0]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N20
cycloneive_lcell_comb \fsx|vga_g[0]~79 (
// Equation(s):
// \fsx|vga_g[0]~79_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_g[0]~76_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// ((\fsx|vga_g[0]~78_combout )))))

	.dataa(\fsx|vga_g[0]~76_combout ),
	.datab(\fsx|vga_g[0]~78_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~79_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~79 .lut_mask = 16'hFA0C;
defparam \fsx|vga_g[0]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N22
cycloneive_lcell_comb \fsx|vga_g[0]~82 (
// Equation(s):
// \fsx|vga_g[0]~82_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[0]~79_combout  & ((\fsx|vga_g[0]~81_combout ))) # (!\fsx|vga_g[0]~79_combout  & (\fsx|vga_g[0]~74_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[0]~79_combout ))))

	.dataa(\fsx|vga_g[0]~74_combout ),
	.datab(\fsx|vga_g[0]~81_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[0]~79_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~82_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~82 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[0]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N25
dffeas \fsx|lineBuffer[53][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[53][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[53][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[53][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N14
cycloneive_lcell_comb \fsx|lineBuffer[57][2]~391 (
// Equation(s):
// \fsx|lineBuffer[57][2]~391_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~382_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[57][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[56][5]~34_combout ),
	.datac(\fsx|lineBuffer[57][2]~q ),
	.datad(\fsx|lineBuffer~382_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[57][2]~391_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[57][2]~391 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[57][2]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N15
dffeas \fsx|lineBuffer[57][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[57][2]~391_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[57][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[57][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[57][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N24
cycloneive_lcell_comb \fsx|vga_g[0]~49 (
// Equation(s):
// \fsx|vga_g[0]~49_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[57][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[53][2]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[53][2]~q ),
	.datad(\fsx|lineBuffer[57][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~49 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N27
dffeas \fsx|lineBuffer[85][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[85][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[85][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[85][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \fsx|lineBuffer[89][2]~392 (
// Equation(s):
// \fsx|lineBuffer[89][2]~392_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[89][2]~q )))

	.dataa(\fsx|lineBuffer~382_combout ),
	.datab(\fsx|lineBuffer[88][5]~33_combout ),
	.datac(\fsx|lineBuffer[89][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[89][2]~392_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[89][2]~392 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[89][2]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N9
dffeas \fsx|lineBuffer[89][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[89][2]~392_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[89][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[89][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[89][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \fsx|vga_g[0]~50 (
// Equation(s):
// \fsx|vga_g[0]~50_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~49_combout  & ((\fsx|lineBuffer[89][2]~q ))) # (!\fsx|vga_g[0]~49_combout  & (\fsx|lineBuffer[85][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_g[0]~49_combout 
// ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[0]~49_combout ),
	.datac(\fsx|lineBuffer[85][2]~q ),
	.datad(\fsx|lineBuffer[89][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~50 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N3
dffeas \fsx|lineBuffer[245][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[245][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[245][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[245][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N0
cycloneive_lcell_comb \fsx|lineBuffer[249][2]~387 (
// Equation(s):
// \fsx|lineBuffer[249][2]~387_combout  = (\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer[249][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~382_combout ),
	.datac(\fsx|lineBuffer[249][2]~q ),
	.datad(\fsx|lineBuffer[248][5]~38_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[249][2]~387_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[249][2]~387 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[249][2]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N1
dffeas \fsx|lineBuffer[249][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[249][2]~387_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[249][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[249][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[249][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N2
cycloneive_lcell_comb \fsx|vga_g[0]~44 (
// Equation(s):
// \fsx|vga_g[0]~44_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[249][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[245][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[245][2]~q ),
	.datad(\fsx|lineBuffer[249][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~44 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \fsx|lineBuffer[21][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[21][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N12
cycloneive_lcell_comb \fsx|lineBuffer[25][2]~388 (
// Equation(s):
// \fsx|lineBuffer[25][2]~388_combout  = (\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer~382_combout ))) # (!\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer[25][2]~q ))

	.dataa(\fsx|lineBuffer[24][5]~37_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[25][2]~q ),
	.datad(\fsx|lineBuffer~382_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[25][2]~388_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[25][2]~388 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[25][2]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N13
dffeas \fsx|lineBuffer[25][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[25][2]~388_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[25][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[25][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \fsx|vga_g[0]~45 (
// Equation(s):
// \fsx|vga_g[0]~45_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~44_combout  & ((\fsx|lineBuffer[25][2]~q ))) # (!\fsx|vga_g[0]~44_combout  & (\fsx|lineBuffer[21][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_g[0]~44_combout 
// ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[0]~44_combout ),
	.datac(\fsx|lineBuffer[21][2]~q ),
	.datad(\fsx|lineBuffer[25][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~45 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \fsx|lineBuffer[5][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[5][2]~feeder_combout  = \fsx|lineBuffer~385_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~385_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[5][2]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \fsx|lineBuffer[5][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[5][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N31
dffeas \fsx|lineBuffer[229][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[229][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[229][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[229][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N30
cycloneive_lcell_comb \fsx|vga_g[0]~46 (
// Equation(s):
// \fsx|vga_g[0]~46_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[5][2]~q )) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// ((\fsx|lineBuffer[229][2]~q )))))

	.dataa(\fsx|lineBuffer[5][2]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[229][2]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~46 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N8
cycloneive_lcell_comb \fsx|lineBuffer[9][2]~390 (
// Equation(s):
// \fsx|lineBuffer[9][2]~390_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[9][2]~q )))

	.dataa(\fsx|lineBuffer~382_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[9][2]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[9][2]~390_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[9][2]~390 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[9][2]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N9
dffeas \fsx|lineBuffer[9][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[9][2]~390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[9][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N14
cycloneive_lcell_comb \fsx|lineBuffer[233][2]~389 (
// Equation(s):
// \fsx|lineBuffer[233][2]~389_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~382_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[233][2]~q ))

	.dataa(\fsx|lineBuffer[232][5]~18_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[233][2]~q ),
	.datad(\fsx|lineBuffer~382_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[233][2]~389_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[233][2]~389 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[233][2]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N15
dffeas \fsx|lineBuffer[233][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[233][2]~389_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[233][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[233][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[233][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N2
cycloneive_lcell_comb \fsx|vga_g[0]~47 (
// Equation(s):
// \fsx|vga_g[0]~47_combout  = (\fsx|vga_g[0]~46_combout  & ((\fsx|lineBuffer[9][2]~q ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_g[0]~46_combout  & (((\fsx|lineBuffer[233][2]~q  & \fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|vga_g[0]~46_combout ),
	.datab(\fsx|lineBuffer[9][2]~q ),
	.datac(\fsx|lineBuffer[233][2]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~47 .lut_mask = 16'hD8AA;
defparam \fsx|vga_g[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N4
cycloneive_lcell_comb \fsx|vga_g[0]~48 (
// Equation(s):
// \fsx|vga_g[0]~48_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_g[0]~45_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// ((\fsx|vga_g[0]~47_combout )))))

	.dataa(\fsx|vga_g[0]~45_combout ),
	.datab(\fsx|vga_g[0]~47_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~48 .lut_mask = 16'hFA0C;
defparam \fsx|vga_g[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N15
dffeas \fsx|lineBuffer[37][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~385_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[37][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[37][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[37][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \fsx|lineBuffer[69][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[69][2]~feeder_combout  = \fsx|lineBuffer~385_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~385_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[69][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[69][2]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[69][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N9
dffeas \fsx|lineBuffer[69][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[69][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[69][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[69][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[69][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N14
cycloneive_lcell_comb \fsx|vga_g[0]~42 (
// Equation(s):
// \fsx|vga_g[0]~42_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[6]~7_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[69][2]~q ))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|lineBuffer[37][2]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[37][2]~q ),
	.datad(\fsx|lineBuffer[69][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~42 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N26
cycloneive_lcell_comb \fsx|lineBuffer[73][2]~386 (
// Equation(s):
// \fsx|lineBuffer[73][2]~386_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[73][2]~q )))

	.dataa(\fsx|lineBuffer~382_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[73][2]~q ),
	.datad(\fsx|lineBuffer[72][5]~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[73][2]~386_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[73][2]~386 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[73][2]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N27
dffeas \fsx|lineBuffer[73][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[73][2]~386_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[73][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[73][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[73][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N24
cycloneive_lcell_comb \fsx|lineBuffer[41][2]~383 (
// Equation(s):
// \fsx|lineBuffer[41][2]~383_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~382_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[41][2]~q )))

	.dataa(\fsx|lineBuffer~382_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[41][2]~q ),
	.datad(\fsx|lineBuffer[40][5]~23_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[41][2]~383_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[41][2]~383 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[41][2]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N25
dffeas \fsx|lineBuffer[41][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[41][2]~383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[41][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[41][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[41][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N12
cycloneive_lcell_comb \fsx|vga_g[0]~43 (
// Equation(s):
// \fsx|vga_g[0]~43_combout  = (\fsx|vga_g[0]~42_combout  & (((\fsx|lineBuffer[73][2]~q )) # (!\fsx|displayGen|o_h[3]~13_combout ))) # (!\fsx|vga_g[0]~42_combout  & (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[41][2]~q ))))

	.dataa(\fsx|vga_g[0]~42_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[73][2]~q ),
	.datad(\fsx|lineBuffer[41][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~43 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N16
cycloneive_lcell_comb \fsx|vga_g[0]~51 (
// Equation(s):
// \fsx|vga_g[0]~51_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[0]~48_combout  & (\fsx|vga_g[0]~50_combout )) # (!\fsx|vga_g[0]~48_combout  & ((\fsx|vga_g[0]~43_combout ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[0]~48_combout ))))

	.dataa(\fsx|vga_g[0]~50_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_g[0]~48_combout ),
	.datad(\fsx|vga_g[0]~43_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~51 .lut_mask = 16'hBCB0;
defparam \fsx|vga_g[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \fsx|vga_g[0]~83 (
// Equation(s):
// \fsx|vga_g[0]~83_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[0]~72_combout  & (\fsx|vga_g[0]~82_combout )) # (!\fsx|vga_g[0]~72_combout  & ((\fsx|vga_g[0]~51_combout ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_g[0]~72_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_g[0]~72_combout ),
	.datac(\fsx|vga_g[0]~82_combout ),
	.datad(\fsx|vga_g[0]~51_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~83_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~83 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[0]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \fsx|vga_g[0]~126 (
// Equation(s):
// \fsx|vga_g[0]~126_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[0]~83_combout ))) # (!\fsx|displayGen|o_h[4]~12_combout  
// & (\fsx|vga_g[0]~125_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|vga_g[0]~125_combout ),
	.datad(\fsx|vga_g[0]~83_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~126_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~126 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \fsx|lineBuffer~344 (
// Equation(s):
// \fsx|lineBuffer~344_combout  = (\fsx|Mux14~20_combout  & (((\fsx|Mux15~20_combout ) # (\vram32|ram_rtl_0|auto_generated|ram_block1a10 )))) # (!\fsx|Mux14~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a26  & (!\fsx|Mux15~20_combout )))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\fsx|Mux14~20_combout ),
	.datac(\fsx|Mux15~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~344_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~344 .lut_mask = 16'hCEC2;
defparam \fsx|lineBuffer~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \fsx|lineBuffer~345 (
// Equation(s):
// \fsx|lineBuffer~345_combout  = (\fsx|Mux15~20_combout  & ((\fsx|lineBuffer~344_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (!\fsx|lineBuffer~344_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\fsx|Mux15~20_combout  & (\fsx|lineBuffer~344_combout ))

	.dataa(\fsx|Mux15~20_combout ),
	.datab(\fsx|lineBuffer~344_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~345_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~345 .lut_mask = 16'hEC64;
defparam \fsx|lineBuffer~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N29
dffeas \fsx|lineBuffer[175][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[175][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[175][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[175][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneive_lcell_comb \fsx|lineBuffer~341 (
// Equation(s):
// \fsx|lineBuffer~341_combout  = (\fsx|Mux6~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a10 ) # ((\fsx|Mux7~20_combout )))) # (!\fsx|Mux6~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a26  & !\fsx|Mux7~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\fsx|Mux6~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\fsx|Mux7~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~341_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~341 .lut_mask = 16'hCCB8;
defparam \fsx|lineBuffer~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \fsx|lineBuffer~342 (
// Equation(s):
// \fsx|lineBuffer~342_combout  = (\fsx|lineBuffer~341_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ) # (!\fsx|Mux7~20_combout )))) # (!\fsx|lineBuffer~341_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a18  & 
// ((\fsx|Mux7~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\fsx|lineBuffer~341_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\fsx|Mux7~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~342_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~342 .lut_mask = 16'hE2CC;
defparam \fsx|lineBuffer~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \fsx|lineBuffer[179][2]~379 (
// Equation(s):
// \fsx|lineBuffer[179][2]~379_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[179][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[179][2]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[179][2]~379_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[179][2]~379 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[179][2]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N15
dffeas \fsx|lineBuffer[179][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[179][2]~379_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[179][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[179][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[179][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cycloneive_lcell_comb \fsx|vga_g[0]~38 (
// Equation(s):
// \fsx|vga_g[0]~38_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[179][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[175][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[175][2]~q ),
	.datad(\fsx|lineBuffer[179][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~38 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N27
dffeas \fsx|lineBuffer[207][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[207][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[207][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[207][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N12
cycloneive_lcell_comb \fsx|lineBuffer[211][2]~380 (
// Equation(s):
// \fsx|lineBuffer[211][2]~380_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[211][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(\fsx|lineBuffer[208][5]~8_combout ),
	.datac(\fsx|lineBuffer[211][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[211][2]~380_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[211][2]~380 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[211][2]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N13
dffeas \fsx|lineBuffer[211][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[211][2]~380_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[211][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[211][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[211][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneive_lcell_comb \fsx|vga_g[0]~39 (
// Equation(s):
// \fsx|vga_g[0]~39_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~38_combout  & ((\fsx|lineBuffer[211][2]~q ))) # (!\fsx|vga_g[0]~38_combout  & (\fsx|lineBuffer[207][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|vga_g[0]~38_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[0]~38_combout ),
	.datac(\fsx|lineBuffer[207][2]~q ),
	.datad(\fsx|lineBuffer[211][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~39 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \fsx|lineBuffer~347 (
// Equation(s):
// \fsx|lineBuffer~347_combout  = (\fsx|Mux13~20_combout  & (((\fsx|Mux12~20_combout )))) # (!\fsx|Mux13~20_combout  & ((\fsx|Mux12~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a10 ))) # (!\fsx|Mux12~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a26 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\fsx|Mux13~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\fsx|Mux12~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~347_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~347 .lut_mask = 16'hFC22;
defparam \fsx|lineBuffer~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \fsx|lineBuffer~348 (
// Equation(s):
// \fsx|lineBuffer~348_combout  = (\fsx|Mux13~20_combout  & ((\fsx|lineBuffer~347_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (!\fsx|lineBuffer~347_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\fsx|Mux13~20_combout  & (\fsx|lineBuffer~347_combout ))

	.dataa(\fsx|Mux13~20_combout ),
	.datab(\fsx|lineBuffer~347_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~348_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~348 .lut_mask = 16'hEC64;
defparam \fsx|lineBuffer~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N11
dffeas \fsx|lineBuffer[46][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[46][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[46][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[46][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneive_lcell_comb \fsx|lineBuffer[78][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[78][2]~feeder_combout  = \fsx|lineBuffer~348_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~348_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[78][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[78][2]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[78][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \fsx|lineBuffer[78][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[78][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[78][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[78][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[78][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
cycloneive_lcell_comb \fsx|vga_g[0]~35 (
// Equation(s):
// \fsx|vga_g[0]~35_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[6]~7_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[78][2]~q ))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|lineBuffer[46][2]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[46][2]~q ),
	.datad(\fsx|lineBuffer[78][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~35 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \fsx|lineBuffer~349 (
// Equation(s):
// \fsx|lineBuffer~349_combout  = (\fsx|Mux5~20_combout  & (((\fsx|Mux4~20_combout )))) # (!\fsx|Mux5~20_combout  & ((\fsx|Mux4~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a10 ))) # (!\fsx|Mux4~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a26 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\fsx|Mux5~20_combout ),
	.datac(\fsx|Mux4~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~349_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~349 .lut_mask = 16'hF2C2;
defparam \fsx|lineBuffer~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \fsx|lineBuffer~350 (
// Equation(s):
// \fsx|lineBuffer~350_combout  = (\fsx|lineBuffer~349_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ) # ((!\fsx|Mux5~20_combout )))) # (!\fsx|lineBuffer~349_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a18  & 
// \fsx|Mux5~20_combout ))))

	.dataa(\fsx|lineBuffer~349_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\fsx|Mux5~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~350_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~350 .lut_mask = 16'hD8AA;
defparam \fsx|lineBuffer~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \fsx|lineBuffer[82][2]~378 (
// Equation(s):
// \fsx|lineBuffer[82][2]~378_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[82][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[82][2]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[82][2]~378_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[82][2]~378 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[82][2]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N9
dffeas \fsx|lineBuffer[82][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[82][2]~378_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[82][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[82][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[82][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \fsx|lineBuffer[50][2]~377 (
// Equation(s):
// \fsx|lineBuffer[50][2]~377_combout  = (\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer[50][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[48][5]~12_combout ),
	.datac(\fsx|lineBuffer[50][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[50][2]~377_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[50][2]~377 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[50][2]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N17
dffeas \fsx|lineBuffer[50][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[50][2]~377_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[50][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[50][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[50][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \fsx|vga_g[0]~36 (
// Equation(s):
// \fsx|vga_g[0]~36_combout  = (\fsx|vga_g[0]~35_combout  & ((\fsx|lineBuffer[82][2]~q ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_g[0]~35_combout  & (((\fsx|displayGen|o_h[3]~13_combout  & \fsx|lineBuffer[50][2]~q ))))

	.dataa(\fsx|vga_g[0]~35_combout ),
	.datab(\fsx|lineBuffer[82][2]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|lineBuffer[50][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~36 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \fsx|lineBuffer[83][2]~376 (
// Equation(s):
// \fsx|lineBuffer[83][2]~376_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[83][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[83][2]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[83][2]~376_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[83][2]~376 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[83][2]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \fsx|lineBuffer[83][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[83][2]~376_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[83][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[83][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[83][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \fsx|lineBuffer[47][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[47][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[47][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[47][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \fsx|lineBuffer[79][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[79][2]~feeder_combout  = \fsx|lineBuffer~345_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~345_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[79][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[79][2]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[79][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N15
dffeas \fsx|lineBuffer[79][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[79][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[79][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[79][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[79][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \fsx|vga_g[0]~33 (
// Equation(s):
// \fsx|vga_g[0]~33_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[79][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[47][2]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[47][2]~q ),
	.datad(\fsx|lineBuffer[79][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~33 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \fsx|lineBuffer[51][2]~375 (
// Equation(s):
// \fsx|lineBuffer[51][2]~375_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[51][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(\fsx|lineBuffer[48][5]~12_combout ),
	.datac(\fsx|lineBuffer[51][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[51][2]~375_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[51][2]~375 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[51][2]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \fsx|lineBuffer[51][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[51][2]~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[51][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[51][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[51][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \fsx|vga_g[0]~34 (
// Equation(s):
// \fsx|vga_g[0]~34_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[0]~33_combout  & (\fsx|lineBuffer[83][2]~q )) # (!\fsx|vga_g[0]~33_combout  & ((\fsx|lineBuffer[51][2]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_g[0]~33_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[83][2]~q ),
	.datac(\fsx|vga_g[0]~33_combout ),
	.datad(\fsx|lineBuffer[51][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~34 .lut_mask = 16'hDAD0;
defparam \fsx|vga_g[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \fsx|vga_g[0]~37 (
// Equation(s):
// \fsx|vga_g[0]~37_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[0]~34_combout ))) # (!\fsx|displayGen|o_h[1]~10_combout  
// & (\fsx|vga_g[0]~36_combout ))))

	.dataa(\fsx|vga_g[0]~36_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_g[0]~34_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~37 .lut_mask = 16'hF2C2;
defparam \fsx|vga_g[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \fsx|lineBuffer[210][2]~374 (
// Equation(s):
// \fsx|lineBuffer[210][2]~374_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[210][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[210][2]~q ),
	.datad(\fsx|lineBuffer[208][5]~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[210][2]~374_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[210][2]~374 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[210][2]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N15
dffeas \fsx|lineBuffer[210][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[210][2]~374_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[210][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[210][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[210][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N25
dffeas \fsx|lineBuffer[206][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[206][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[206][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[206][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N11
dffeas \fsx|lineBuffer[174][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[174][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[174][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[174][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \fsx|lineBuffer[178][2]~373 (
// Equation(s):
// \fsx|lineBuffer[178][2]~373_combout  = (\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer[178][2]~q ))

	.dataa(\fsx|lineBuffer[176][5]~6_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[178][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[178][2]~373_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[178][2]~373 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[178][2]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \fsx|lineBuffer[178][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[178][2]~373_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[178][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[178][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[178][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \fsx|vga_g[0]~31 (
// Equation(s):
// \fsx|vga_g[0]~31_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[178][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[174][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[174][2]~q ),
	.datad(\fsx|lineBuffer[178][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~31 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneive_lcell_comb \fsx|vga_g[0]~32 (
// Equation(s):
// \fsx|vga_g[0]~32_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~31_combout  & (\fsx|lineBuffer[210][2]~q )) # (!\fsx|vga_g[0]~31_combout  & ((\fsx|lineBuffer[206][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~31_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[210][2]~q ),
	.datac(\fsx|lineBuffer[206][2]~q ),
	.datad(\fsx|vga_g[0]~31_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~32 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \fsx|vga_g[0]~40 (
// Equation(s):
// \fsx|vga_g[0]~40_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[0]~37_combout  & (\fsx|vga_g[0]~39_combout )) # (!\fsx|vga_g[0]~37_combout  & ((\fsx|vga_g[0]~32_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[0]~37_combout ))))

	.dataa(\fsx|vga_g[0]~39_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[0]~37_combout ),
	.datad(\fsx|vga_g[0]~32_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~40 .lut_mask = 16'hBCB0;
defparam \fsx|vga_g[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \fsx|lineBuffer[67][2]~346 (
// Equation(s):
// \fsx|lineBuffer[67][2]~346_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~342_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[67][2]~q ))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[67][2]~q ),
	.datad(\fsx|lineBuffer~342_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[67][2]~346_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[67][2]~346 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[67][2]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \fsx|lineBuffer[67][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[67][2]~346_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[67][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[67][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[67][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \fsx|lineBuffer[63][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[63][2]~feeder_combout  = \fsx|lineBuffer~345_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~345_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[63][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[63][2]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[63][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \fsx|lineBuffer[63][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[63][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[63][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[63][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[63][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \fsx|lineBuffer[31][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[31][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \fsx|vga_g[0]~0 (
// Equation(s):
// \fsx|vga_g[0]~0_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[63][2]~q )) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// ((\fsx|lineBuffer[31][2]~q )))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[63][2]~q ),
	.datac(\fsx|lineBuffer[31][2]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~0 .lut_mask = 16'hEE50;
defparam \fsx|vga_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[35][2]~343 (
// Equation(s):
// \fsx|lineBuffer[35][2]~343_combout  = (\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer~342_combout ))) # (!\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer[35][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[35][2]~q ),
	.datad(\fsx|lineBuffer~342_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[35][2]~343_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[35][2]~343 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[35][2]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \fsx|lineBuffer[35][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[35][2]~343_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[35][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[35][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[35][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \fsx|vga_g[0]~1 (
// Equation(s):
// \fsx|vga_g[0]~1_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[0]~0_combout  & (\fsx|lineBuffer[67][2]~q )) # (!\fsx|vga_g[0]~0_combout  & ((\fsx|lineBuffer[35][2]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|vga_g[0]~0_combout 
// ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[67][2]~q ),
	.datac(\fsx|vga_g[0]~0_combout ),
	.datad(\fsx|lineBuffer[35][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~1 .lut_mask = 16'hDAD0;
defparam \fsx|vga_g[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \fsx|lineBuffer[195][2]~356 (
// Equation(s):
// \fsx|lineBuffer[195][2]~356_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[195][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~342_combout ),
	.datac(\fsx|lineBuffer[195][2]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[195][2]~356_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[195][2]~356 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[195][2]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \fsx|lineBuffer[195][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[195][2]~356_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[195][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[195][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[195][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \fsx|lineBuffer[191][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[191][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[191][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[191][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N31
dffeas \fsx|lineBuffer[159][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[159][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[159][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[159][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneive_lcell_comb \fsx|lineBuffer[163][2]~355 (
// Equation(s):
// \fsx|lineBuffer[163][2]~355_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[163][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(\fsx|lineBuffer[160][5]~32_combout ),
	.datac(\fsx|lineBuffer[163][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[163][2]~355_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[163][2]~355 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[163][2]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \fsx|lineBuffer[163][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[163][2]~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[163][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[163][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[163][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N30
cycloneive_lcell_comb \fsx|vga_g[0]~7 (
// Equation(s):
// \fsx|vga_g[0]~7_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[163][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[159][2]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[159][2]~q ),
	.datad(\fsx|lineBuffer[163][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~7 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \fsx|vga_g[0]~8 (
// Equation(s):
// \fsx|vga_g[0]~8_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~7_combout  & (\fsx|lineBuffer[195][2]~q )) # (!\fsx|vga_g[0]~7_combout  & ((\fsx|lineBuffer[191][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|vga_g[0]~7_combout 
// ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[195][2]~q ),
	.datac(\fsx|lineBuffer[191][2]~q ),
	.datad(\fsx|vga_g[0]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~8 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \fsx|lineBuffer[66][2]~354 (
// Equation(s):
// \fsx|lineBuffer[66][2]~354_combout  = (\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer[66][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[66][2]~q ),
	.datad(\fsx|lineBuffer[64][5]~25_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[66][2]~354_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[66][2]~354 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[66][2]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \fsx|lineBuffer[66][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[66][2]~354_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[66][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[66][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[66][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \fsx|lineBuffer[62][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[62][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[62][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[62][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N3
dffeas \fsx|lineBuffer[30][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[30][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[30][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \fsx|lineBuffer[34][2]~353 (
// Equation(s):
// \fsx|lineBuffer[34][2]~353_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[34][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[34][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[34][2]~353_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[34][2]~353 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[34][2]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \fsx|lineBuffer[34][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[34][2]~353_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[34][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[34][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[34][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N2
cycloneive_lcell_comb \fsx|vga_g[0]~4 (
// Equation(s):
// \fsx|vga_g[0]~4_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[34][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[30][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[30][2]~q ),
	.datad(\fsx|lineBuffer[34][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~4 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \fsx|vga_g[0]~5 (
// Equation(s):
// \fsx|vga_g[0]~5_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~4_combout  & (\fsx|lineBuffer[66][2]~q )) # (!\fsx|vga_g[0]~4_combout  & ((\fsx|lineBuffer[62][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|vga_g[0]~4_combout 
// ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[66][2]~q ),
	.datac(\fsx|lineBuffer[62][2]~q ),
	.datad(\fsx|vga_g[0]~4_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~5 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \fsx|lineBuffer[158][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[158][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[158][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[158][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \fsx|lineBuffer[162][2]~351 (
// Equation(s):
// \fsx|lineBuffer[162][2]~351_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[162][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(\fsx|lineBuffer[160][5]~32_combout ),
	.datac(\fsx|lineBuffer[162][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[162][2]~351_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[162][2]~351 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[162][2]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \fsx|lineBuffer[162][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[162][2]~351_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[162][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[162][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[162][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \fsx|vga_g[0]~2 (
// Equation(s):
// \fsx|vga_g[0]~2_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[162][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[158][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[158][2]~q ),
	.datad(\fsx|lineBuffer[162][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~2 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \fsx|lineBuffer[194][2]~352 (
// Equation(s):
// \fsx|lineBuffer[194][2]~352_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[194][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[194][2]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[194][2]~352_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[194][2]~352 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[194][2]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \fsx|lineBuffer[194][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[194][2]~352_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[194][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[194][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[194][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \fsx|lineBuffer[190][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[190][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[190][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[190][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \fsx|vga_g[0]~3 (
// Equation(s):
// \fsx|vga_g[0]~3_combout  = (\fsx|vga_g[0]~2_combout  & ((\fsx|lineBuffer[194][2]~q ) # ((!\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|vga_g[0]~2_combout  & (((\fsx|lineBuffer[190][2]~q  & \fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|vga_g[0]~2_combout ),
	.datab(\fsx|lineBuffer[194][2]~q ),
	.datac(\fsx|lineBuffer[190][2]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~3 .lut_mask = 16'hD8AA;
defparam \fsx|vga_g[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \fsx|vga_g[0]~6 (
// Equation(s):
// \fsx|vga_g[0]~6_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[0]~3_combout ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_g[0]~5_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[0]~5_combout ),
	.datad(\fsx|vga_g[0]~3_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~6 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \fsx|vga_g[0]~9 (
// Equation(s):
// \fsx|vga_g[0]~9_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[0]~6_combout  & ((\fsx|vga_g[0]~8_combout ))) # (!\fsx|vga_g[0]~6_combout  & (\fsx|vga_g[0]~1_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|vga_g[0]~6_combout 
// ))))

	.dataa(\fsx|vga_g[0]~1_combout ),
	.datab(\fsx|vga_g[0]~8_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_g[0]~6_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~9 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N15
dffeas \fsx|lineBuffer[239][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[239][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[239][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[239][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \fsx|lineBuffer[243][2]~359 (
// Equation(s):
// \fsx|lineBuffer[243][2]~359_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~342_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[243][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[240][5]~14_combout ),
	.datac(\fsx|lineBuffer[243][2]~q ),
	.datad(\fsx|lineBuffer~342_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[243][2]~359_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[243][2]~359 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[243][2]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \fsx|lineBuffer[243][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[243][2]~359_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[243][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[243][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[243][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneive_lcell_comb \fsx|vga_g[0]~12 (
// Equation(s):
// \fsx|vga_g[0]~12_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[243][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[239][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[239][2]~q ),
	.datad(\fsx|lineBuffer[243][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~12 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N29
dffeas \fsx|lineBuffer[15][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[15][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \fsx|lineBuffer[19][2]~360 (
// Equation(s):
// \fsx|lineBuffer[19][2]~360_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[19][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~342_combout ),
	.datac(\fsx|lineBuffer[19][2]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[19][2]~360_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[19][2]~360 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[19][2]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N3
dffeas \fsx|lineBuffer[19][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[19][2]~360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[19][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
cycloneive_lcell_comb \fsx|vga_g[0]~13 (
// Equation(s):
// \fsx|vga_g[0]~13_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~12_combout  & ((\fsx|lineBuffer[19][2]~q ))) # (!\fsx|vga_g[0]~12_combout  & (\fsx|lineBuffer[15][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_g[0]~12_combout 
// ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[0]~12_combout ),
	.datac(\fsx|lineBuffer[15][2]~q ),
	.datad(\fsx|lineBuffer[19][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~13 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \fsx|lineBuffer[18][2]~362 (
// Equation(s):
// \fsx|lineBuffer[18][2]~362_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[18][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(\fsx|lineBuffer[16][5]~11_combout ),
	.datac(\fsx|lineBuffer[18][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[18][2]~362_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[18][2]~362 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[18][2]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N7
dffeas \fsx|lineBuffer[18][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[18][2]~362_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[18][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \fsx|lineBuffer[14][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[14][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N9
dffeas \fsx|lineBuffer[238][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[238][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[238][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[238][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneive_lcell_comb \fsx|lineBuffer[242][2]~361 (
// Equation(s):
// \fsx|lineBuffer[242][2]~361_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[242][2]~q ))

	.dataa(\fsx|lineBuffer[240][5]~14_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[242][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[242][2]~361_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[242][2]~361 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[242][2]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N23
dffeas \fsx|lineBuffer[242][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[242][2]~361_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[242][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[242][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[242][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \fsx|vga_g[0]~14 (
// Equation(s):
// \fsx|vga_g[0]~14_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[242][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[238][2]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[238][2]~q ),
	.datad(\fsx|lineBuffer[242][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~14 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \fsx|vga_g[0]~15 (
// Equation(s):
// \fsx|vga_g[0]~15_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~14_combout  & (\fsx|lineBuffer[18][2]~q )) # (!\fsx|vga_g[0]~14_combout  & ((\fsx|lineBuffer[14][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~14_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[18][2]~q ),
	.datac(\fsx|lineBuffer[14][2]~q ),
	.datad(\fsx|vga_g[0]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~15 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \fsx|vga_g[0]~16 (
// Equation(s):
// \fsx|vga_g[0]~16_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[0]~13_combout ) # ((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|vga_g[0]~15_combout  & !\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|vga_g[0]~13_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_g[0]~15_combout ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~16 .lut_mask = 16'hCCB8;
defparam \fsx|vga_g[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \fsx|lineBuffer[147][2]~364 (
// Equation(s):
// \fsx|lineBuffer[147][2]~364_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[147][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[147][2]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[147][2]~364_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[147][2]~364 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[147][2]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N19
dffeas \fsx|lineBuffer[147][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[147][2]~364_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[147][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[147][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[147][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \fsx|lineBuffer[143][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[143][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[143][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[143][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \fsx|lineBuffer[111][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[111][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[111][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[111][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[115][2]~363 (
// Equation(s):
// \fsx|lineBuffer[115][2]~363_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[115][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[115][2]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[115][2]~363_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[115][2]~363 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[115][2]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \fsx|lineBuffer[115][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[115][2]~363_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[115][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[115][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[115][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \fsx|vga_g[0]~17 (
// Equation(s):
// \fsx|vga_g[0]~17_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[115][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[111][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[111][2]~q ),
	.datad(\fsx|lineBuffer[115][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~17 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \fsx|vga_g[0]~18 (
// Equation(s):
// \fsx|vga_g[0]~18_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~17_combout  & (\fsx|lineBuffer[147][2]~q )) # (!\fsx|vga_g[0]~17_combout  & ((\fsx|lineBuffer[143][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~17_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[147][2]~q ),
	.datac(\fsx|lineBuffer[143][2]~q ),
	.datad(\fsx|vga_g[0]~17_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~18 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \fsx|lineBuffer[146][2]~358 (
// Equation(s):
// \fsx|lineBuffer[146][2]~358_combout  = (\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer[146][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[144][5]~5_combout ),
	.datac(\fsx|lineBuffer[146][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[146][2]~358_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[146][2]~358 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[146][2]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N1
dffeas \fsx|lineBuffer[146][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[146][2]~358_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[146][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[146][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[146][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N9
dffeas \fsx|lineBuffer[142][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[142][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[142][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[142][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \fsx|lineBuffer[114][2]~357 (
// Equation(s):
// \fsx|lineBuffer[114][2]~357_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[114][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(\fsx|lineBuffer[112][5]~7_combout ),
	.datac(\fsx|lineBuffer[114][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[114][2]~357_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[114][2]~357 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[114][2]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N19
dffeas \fsx|lineBuffer[114][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[114][2]~357_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[114][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[114][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[114][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \fsx|lineBuffer[110][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[110][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[110][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[110][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \fsx|vga_g[0]~10 (
// Equation(s):
// \fsx|vga_g[0]~10_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[114][2]~q ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|lineBuffer[110][2]~q  & !\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[114][2]~q ),
	.datac(\fsx|lineBuffer[110][2]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~10 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \fsx|vga_g[0]~11 (
// Equation(s):
// \fsx|vga_g[0]~11_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~10_combout  & (\fsx|lineBuffer[146][2]~q )) # (!\fsx|vga_g[0]~10_combout  & ((\fsx|lineBuffer[142][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~10_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[146][2]~q ),
	.datac(\fsx|lineBuffer[142][2]~q ),
	.datad(\fsx|vga_g[0]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~11 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \fsx|vga_g[0]~19 (
// Equation(s):
// \fsx|vga_g[0]~19_combout  = (\fsx|vga_g[0]~16_combout  & ((\fsx|vga_g[0]~18_combout ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_g[0]~16_combout  & (((\fsx|vga_g[0]~11_combout  & \fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|vga_g[0]~16_combout ),
	.datab(\fsx|vga_g[0]~18_combout ),
	.datac(\fsx|vga_g[0]~11_combout ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~19 .lut_mask = 16'hD8AA;
defparam \fsx|vga_g[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \fsx|lineBuffer[2][2]~370 (
// Equation(s):
// \fsx|lineBuffer[2][2]~370_combout  = (\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer[2][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(\fsx|lineBuffer[0][5]~29_combout ),
	.datac(\fsx|lineBuffer[2][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[2][2]~370_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[2][2]~370 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[2][2]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \fsx|lineBuffer[2][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[2][2]~370_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[2][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \fsx|lineBuffer[254][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[254][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[254][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[254][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
cycloneive_lcell_comb \fsx|lineBuffer[226][2]~369 (
// Equation(s):
// \fsx|lineBuffer[226][2]~369_combout  = (\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer[226][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[224][5]~30_combout ),
	.datac(\fsx|lineBuffer[226][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[226][2]~369_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[226][2]~369 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[226][2]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N9
dffeas \fsx|lineBuffer[226][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[226][2]~369_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[226][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[226][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[226][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N25
dffeas \fsx|lineBuffer[222][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[222][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[222][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[222][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N24
cycloneive_lcell_comb \fsx|vga_g[0]~24 (
// Equation(s):
// \fsx|vga_g[0]~24_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[226][2]~q )) # (!\fsx|displayGen|o_h[3]~13_combout  
// & ((\fsx|lineBuffer[222][2]~q )))))

	.dataa(\fsx|lineBuffer[226][2]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[222][2]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~24 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \fsx|vga_g[0]~25 (
// Equation(s):
// \fsx|vga_g[0]~25_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~24_combout  & (\fsx|lineBuffer[2][2]~q )) # (!\fsx|vga_g[0]~24_combout  & ((\fsx|lineBuffer[254][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~24_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[2][2]~q ),
	.datac(\fsx|lineBuffer[254][2]~q ),
	.datad(\fsx|vga_g[0]~24_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~25 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \fsx|lineBuffer[130][2]~368 (
// Equation(s):
// \fsx|lineBuffer[130][2]~368_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[130][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(\fsx|lineBuffer[128][5]~27_combout ),
	.datac(\fsx|lineBuffer[130][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[130][2]~368_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[130][2]~368 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[130][2]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N27
dffeas \fsx|lineBuffer[130][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[130][2]~368_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[130][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[130][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[130][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \fsx|lineBuffer[126][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[126][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[126][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[126][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N7
dffeas \fsx|lineBuffer[94][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[94][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[94][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[94][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \fsx|lineBuffer[98][2]~367 (
// Equation(s):
// \fsx|lineBuffer[98][2]~367_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[98][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[98][2]~q ),
	.datad(\fsx|lineBuffer[96][5]~28_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[98][2]~367_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[98][2]~367 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[98][2]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \fsx|lineBuffer[98][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[98][2]~367_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[98][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[98][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[98][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \fsx|vga_g[0]~22 (
// Equation(s):
// \fsx|vga_g[0]~22_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[98][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[94][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[94][2]~q ),
	.datad(\fsx|lineBuffer[98][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~22 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \fsx|vga_g[0]~23 (
// Equation(s):
// \fsx|vga_g[0]~23_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~22_combout  & (\fsx|lineBuffer[130][2]~q )) # (!\fsx|vga_g[0]~22_combout  & ((\fsx|lineBuffer[126][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~22_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[130][2]~q ),
	.datac(\fsx|lineBuffer[126][2]~q ),
	.datad(\fsx|vga_g[0]~22_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~23 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \fsx|vga_g[0]~26 (
// Equation(s):
// \fsx|vga_g[0]~26_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[0]~23_combout ))) # (!\fsx|displayGen|o_h[8]~9_combout  
// & (\fsx|vga_g[0]~25_combout ))))

	.dataa(\fsx|vga_g[0]~25_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_g[0]~23_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~26 .lut_mask = 16'hF2C2;
defparam \fsx|vga_g[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \fsx|lineBuffer[131][2]~372 (
// Equation(s):
// \fsx|lineBuffer[131][2]~372_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[131][2]~q )))

	.dataa(\fsx|lineBuffer[128][5]~27_combout ),
	.datab(\fsx|lineBuffer~342_combout ),
	.datac(\fsx|lineBuffer[131][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[131][2]~372_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[131][2]~372 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[131][2]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \fsx|lineBuffer[131][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[131][2]~372_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[131][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[131][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[131][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \fsx|lineBuffer[127][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[127][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[127][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[127][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \fsx|lineBuffer[99][2]~371 (
// Equation(s):
// \fsx|lineBuffer[99][2]~371_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[99][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~342_combout ),
	.datac(\fsx|lineBuffer[99][2]~q ),
	.datad(\fsx|lineBuffer[96][5]~28_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[99][2]~371_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[99][2]~371 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[99][2]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \fsx|lineBuffer[99][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[99][2]~371_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[99][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[99][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[99][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N19
dffeas \fsx|lineBuffer[95][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[95][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[95][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[95][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \fsx|vga_g[0]~27 (
// Equation(s):
// \fsx|vga_g[0]~27_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[99][2]~q )) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// ((\fsx|lineBuffer[95][2]~q )))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[99][2]~q ),
	.datac(\fsx|lineBuffer[95][2]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~27 .lut_mask = 16'hEE50;
defparam \fsx|vga_g[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \fsx|vga_g[0]~28 (
// Equation(s):
// \fsx|vga_g[0]~28_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~27_combout  & (\fsx|lineBuffer[131][2]~q )) # (!\fsx|vga_g[0]~27_combout  & ((\fsx|lineBuffer[127][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~27_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[131][2]~q ),
	.datac(\fsx|lineBuffer[127][2]~q ),
	.datad(\fsx|vga_g[0]~27_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~28 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \fsx|lineBuffer[223][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[223][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[223][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[223][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \fsx|lineBuffer[227][2]~365 (
// Equation(s):
// \fsx|lineBuffer[227][2]~365_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[227][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[227][2]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[227][2]~365_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[227][2]~365 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[227][2]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N21
dffeas \fsx|lineBuffer[227][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[227][2]~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[227][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[227][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[227][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \fsx|vga_g[0]~20 (
// Equation(s):
// \fsx|vga_g[0]~20_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[227][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[223][2]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[223][2]~q ),
	.datad(\fsx|lineBuffer[227][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~20 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \fsx|lineBuffer[255][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[255][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[255][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[255][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \fsx|lineBuffer[3][2]~366 (
// Equation(s):
// \fsx|lineBuffer[3][2]~366_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~342_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[3][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[0][5]~29_combout ),
	.datac(\fsx|lineBuffer[3][2]~q ),
	.datad(\fsx|lineBuffer~342_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[3][2]~366_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[3][2]~366 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[3][2]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \fsx|lineBuffer[3][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[3][2]~366_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[3][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \fsx|vga_g[0]~21 (
// Equation(s):
// \fsx|vga_g[0]~21_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~20_combout  & ((\fsx|lineBuffer[3][2]~q ))) # (!\fsx|vga_g[0]~20_combout  & (\fsx|lineBuffer[255][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_g[0]~20_combout 
// ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[0]~20_combout ),
	.datac(\fsx|lineBuffer[255][2]~q ),
	.datad(\fsx|lineBuffer[3][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~21 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \fsx|vga_g[0]~29 (
// Equation(s):
// \fsx|vga_g[0]~29_combout  = (\fsx|vga_g[0]~26_combout  & ((\fsx|vga_g[0]~28_combout ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_g[0]~26_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|vga_g[0]~21_combout ))))

	.dataa(\fsx|vga_g[0]~26_combout ),
	.datab(\fsx|vga_g[0]~28_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_g[0]~21_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~29 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \fsx|vga_g[0]~30 (
// Equation(s):
// \fsx|vga_g[0]~30_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[0]~19_combout ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((!\fsx|displayGen|o_h[7]~8_combout  & \fsx|vga_g[0]~29_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|vga_g[0]~19_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[0]~29_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~30 .lut_mask = 16'hADA8;
defparam \fsx|vga_g[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \fsx|vga_g[0]~41 (
// Equation(s):
// \fsx|vga_g[0]~41_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[0]~30_combout  & (\fsx|vga_g[0]~40_combout )) # (!\fsx|vga_g[0]~30_combout  & ((\fsx|vga_g[0]~9_combout ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|vga_g[0]~30_combout 
// ))))

	.dataa(\fsx|vga_g[0]~40_combout ),
	.datab(\fsx|vga_g[0]~9_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[0]~30_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~41 .lut_mask = 16'hAFC0;
defparam \fsx|vga_g[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \fsx|lineBuffer[11][2]~470 (
// Equation(s):
// \fsx|lineBuffer[11][2]~470_combout  = (\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer~342_combout ))) # (!\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer[11][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[8][5]~16_combout ),
	.datac(\fsx|lineBuffer[11][2]~q ),
	.datad(\fsx|lineBuffer~342_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[11][2]~470_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[11][2]~470 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[11][2]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N3
dffeas \fsx|lineBuffer[11][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[11][2]~470_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[11][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \fsx|lineBuffer[235][2]~469 (
// Equation(s):
// \fsx|lineBuffer[235][2]~469_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~342_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[235][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[235][2]~q ),
	.datad(\fsx|lineBuffer~342_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[235][2]~469_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[235][2]~469 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[235][2]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N9
dffeas \fsx|lineBuffer[235][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[235][2]~469_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[235][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[235][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[235][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N5
dffeas \fsx|lineBuffer[231][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[231][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[231][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[231][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \fsx|lineBuffer[7][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[7][2]~feeder_combout  = \fsx|lineBuffer~345_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~345_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[7][2]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N7
dffeas \fsx|lineBuffer[7][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[7][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \fsx|vga_g[0]~147 (
// Equation(s):
// \fsx|vga_g[0]~147_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[7][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[231][2]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[231][2]~q ),
	.datad(\fsx|lineBuffer[7][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~147_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~147 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \fsx|vga_g[0]~148 (
// Equation(s):
// \fsx|vga_g[0]~148_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[0]~147_combout  & (\fsx|lineBuffer[11][2]~q )) # (!\fsx|vga_g[0]~147_combout  & ((\fsx|lineBuffer[235][2]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_g[0]~147_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[11][2]~q ),
	.datac(\fsx|lineBuffer[235][2]~q ),
	.datad(\fsx|vga_g[0]~147_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~148_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~148 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \fsx|lineBuffer[139][2]~476 (
// Equation(s):
// \fsx|lineBuffer[139][2]~476_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[139][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~342_combout ),
	.datac(\fsx|lineBuffer[139][2]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[139][2]~476_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[139][2]~476 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[139][2]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \fsx|lineBuffer[139][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[139][2]~476_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[139][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[139][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[139][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \fsx|lineBuffer[135][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[135][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[135][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[135][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \fsx|lineBuffer[107][2]~475 (
// Equation(s):
// \fsx|lineBuffer[107][2]~475_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~342_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[107][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[104][5]~17_combout ),
	.datac(\fsx|lineBuffer[107][2]~q ),
	.datad(\fsx|lineBuffer~342_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[107][2]~475_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[107][2]~475 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[107][2]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \fsx|lineBuffer[107][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[107][2]~475_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[107][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[107][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[107][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \fsx|lineBuffer[103][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[103][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[103][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[103][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \fsx|vga_g[0]~154 (
// Equation(s):
// \fsx|vga_g[0]~154_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[107][2]~q )) # (!\fsx|displayGen|o_h[3]~13_combout  
// & ((\fsx|lineBuffer[103][2]~q )))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[107][2]~q ),
	.datac(\fsx|lineBuffer[103][2]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~154_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~154 .lut_mask = 16'hEE50;
defparam \fsx|vga_g[0]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \fsx|vga_g[0]~155 (
// Equation(s):
// \fsx|vga_g[0]~155_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~154_combout  & (\fsx|lineBuffer[139][2]~q )) # (!\fsx|vga_g[0]~154_combout  & ((\fsx|lineBuffer[135][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~154_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[139][2]~q ),
	.datac(\fsx|lineBuffer[135][2]~q ),
	.datad(\fsx|vga_g[0]~154_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~155_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~155 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneive_lcell_comb \fsx|lineBuffer[138][2]~472 (
// Equation(s):
// \fsx|lineBuffer[138][2]~472_combout  = (\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer[138][2]~q ))

	.dataa(\fsx|lineBuffer[136][5]~19_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[138][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[138][2]~472_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[138][2]~472 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[138][2]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N21
dffeas \fsx|lineBuffer[138][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[138][2]~472_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[138][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[138][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[138][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \fsx|lineBuffer[134][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[134][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[134][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[134][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \fsx|lineBuffer[106][2]~471 (
// Equation(s):
// \fsx|lineBuffer[106][2]~471_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[106][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[106][2]~q ),
	.datad(\fsx|lineBuffer[104][5]~17_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[106][2]~471_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[106][2]~471 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[106][2]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \fsx|lineBuffer[106][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[106][2]~471_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[106][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[106][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[106][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N29
dffeas \fsx|lineBuffer[102][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[102][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[102][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[102][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \fsx|vga_g[0]~149 (
// Equation(s):
// \fsx|vga_g[0]~149_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[106][2]~q )) # (!\fsx|displayGen|o_h[3]~13_combout  
// & ((\fsx|lineBuffer[102][2]~q )))))

	.dataa(\fsx|lineBuffer[106][2]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[102][2]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~149_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~149 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[0]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \fsx|vga_g[0]~150 (
// Equation(s):
// \fsx|vga_g[0]~150_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~149_combout  & (\fsx|lineBuffer[138][2]~q )) # (!\fsx|vga_g[0]~149_combout  & ((\fsx|lineBuffer[134][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~149_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[138][2]~q ),
	.datac(\fsx|lineBuffer[134][2]~q ),
	.datad(\fsx|vga_g[0]~149_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~150_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~150 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \fsx|lineBuffer[10][2]~474 (
// Equation(s):
// \fsx|lineBuffer[10][2]~474_combout  = (\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer[10][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[8][5]~16_combout ),
	.datac(\fsx|lineBuffer[10][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[10][2]~474_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[10][2]~474 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[10][2]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N17
dffeas \fsx|lineBuffer[10][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[10][2]~474_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[10][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \fsx|lineBuffer[234][2]~473 (
// Equation(s):
// \fsx|lineBuffer[234][2]~473_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[234][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[234][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[234][2]~473_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[234][2]~473 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[234][2]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N15
dffeas \fsx|lineBuffer[234][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[234][2]~473_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[234][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[234][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[234][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneive_lcell_comb \fsx|lineBuffer[6][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[6][2]~feeder_combout  = \fsx|lineBuffer~348_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~348_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[6][2]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N15
dffeas \fsx|lineBuffer[6][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[6][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N9
dffeas \fsx|lineBuffer[230][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[230][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[230][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[230][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cycloneive_lcell_comb \fsx|vga_g[0]~151 (
// Equation(s):
// \fsx|vga_g[0]~151_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[6][2]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|lineBuffer[230][2]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[6][2]~q ),
	.datac(\fsx|lineBuffer[230][2]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~151_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~151 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[0]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \fsx|vga_g[0]~152 (
// Equation(s):
// \fsx|vga_g[0]~152_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[0]~151_combout  & (\fsx|lineBuffer[10][2]~q )) # (!\fsx|vga_g[0]~151_combout  & ((\fsx|lineBuffer[234][2]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_g[0]~151_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[10][2]~q ),
	.datac(\fsx|lineBuffer[234][2]~q ),
	.datad(\fsx|vga_g[0]~151_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~152_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~152 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \fsx|vga_g[0]~153 (
// Equation(s):
// \fsx|vga_g[0]~153_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & (\fsx|vga_g[0]~150_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  
// & ((\fsx|vga_g[0]~152_combout )))))

	.dataa(\fsx|vga_g[0]~150_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_g[0]~152_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~153_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~153 .lut_mask = 16'hE3E0;
defparam \fsx|vga_g[0]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \fsx|vga_g[0]~156 (
// Equation(s):
// \fsx|vga_g[0]~156_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[0]~153_combout  & ((\fsx|vga_g[0]~155_combout ))) # (!\fsx|vga_g[0]~153_combout  & (\fsx|vga_g[0]~148_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_g[0]~153_combout ))))

	.dataa(\fsx|vga_g[0]~148_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_g[0]~155_combout ),
	.datad(\fsx|vga_g[0]~153_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~156_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~156 .lut_mask = 16'hF388;
defparam \fsx|vga_g[0]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \fsx|lineBuffer[155][2]~468 (
// Equation(s):
// \fsx|lineBuffer[155][2]~468_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[155][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~342_combout ),
	.datac(\fsx|lineBuffer[155][2]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[155][2]~468_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[155][2]~468 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[155][2]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \fsx|lineBuffer[155][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[155][2]~468_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[155][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[155][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[155][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \fsx|lineBuffer[151][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[151][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[151][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[151][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneive_lcell_comb \fsx|lineBuffer[123][2]~467 (
// Equation(s):
// \fsx|lineBuffer[123][2]~467_combout  = (\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer[123][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[123][2]~q ),
	.datad(\fsx|lineBuffer[120][5]~36_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[123][2]~467_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[123][2]~467 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[123][2]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \fsx|lineBuffer[123][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[123][2]~467_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[123][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[123][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[123][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N13
dffeas \fsx|lineBuffer[119][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[119][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[119][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[119][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N12
cycloneive_lcell_comb \fsx|vga_g[0]~144 (
// Equation(s):
// \fsx|vga_g[0]~144_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[123][2]~q )) # (!\fsx|displayGen|o_h[3]~13_combout  
// & ((\fsx|lineBuffer[119][2]~q )))))

	.dataa(\fsx|lineBuffer[123][2]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[119][2]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~144_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~144 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[0]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \fsx|vga_g[0]~145 (
// Equation(s):
// \fsx|vga_g[0]~145_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~144_combout  & (\fsx|lineBuffer[155][2]~q )) # (!\fsx|vga_g[0]~144_combout  & ((\fsx|lineBuffer[151][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~144_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[155][2]~q ),
	.datac(\fsx|lineBuffer[151][2]~q ),
	.datad(\fsx|vga_g[0]~144_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~145_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~145 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N3
dffeas \fsx|lineBuffer[118][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[118][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[118][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[118][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneive_lcell_comb \fsx|lineBuffer[122][2]~461 (
// Equation(s):
// \fsx|lineBuffer[122][2]~461_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[122][2]~q ))

	.dataa(\fsx|lineBuffer[120][5]~36_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[122][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[122][2]~461_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[122][2]~461 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[122][2]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \fsx|lineBuffer[122][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[122][2]~461_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[122][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[122][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[122][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N2
cycloneive_lcell_comb \fsx|vga_g[0]~137 (
// Equation(s):
// \fsx|vga_g[0]~137_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[122][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[118][2]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[118][2]~q ),
	.datad(\fsx|lineBuffer[122][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~137_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~137 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N29
dffeas \fsx|lineBuffer[150][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[150][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[150][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[150][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \fsx|lineBuffer[154][2]~462 (
// Equation(s):
// \fsx|lineBuffer[154][2]~462_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[154][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(\fsx|lineBuffer[152][5]~35_combout ),
	.datac(\fsx|lineBuffer[154][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[154][2]~462_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[154][2]~462 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[154][2]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N3
dffeas \fsx|lineBuffer[154][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[154][2]~462_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[154][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[154][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[154][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneive_lcell_comb \fsx|vga_g[0]~138 (
// Equation(s):
// \fsx|vga_g[0]~138_combout  = (\fsx|vga_g[0]~137_combout  & (((\fsx|lineBuffer[154][2]~q )) # (!\fsx|displayGen|o_h[6]~7_combout ))) # (!\fsx|vga_g[0]~137_combout  & (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[150][2]~q )))

	.dataa(\fsx|vga_g[0]~137_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[150][2]~q ),
	.datad(\fsx|lineBuffer[154][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~138_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~138 .lut_mask = 16'hEA62;
defparam \fsx|vga_g[0]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \fsx|lineBuffer[250][2]~465 (
// Equation(s):
// \fsx|lineBuffer[250][2]~465_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[250][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[250][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[250][2]~465_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[250][2]~465 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[250][2]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N7
dffeas \fsx|lineBuffer[250][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[250][2]~465_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[250][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[250][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[250][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \fsx|lineBuffer[26][2]~466 (
// Equation(s):
// \fsx|lineBuffer[26][2]~466_combout  = (\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer[26][2]~q ))

	.dataa(\fsx|lineBuffer[24][5]~37_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[26][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[26][2]~466_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[26][2]~466 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[26][2]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \fsx|lineBuffer[26][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[26][2]~466_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[26][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \fsx|lineBuffer[246][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[246][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[246][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[246][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \fsx|lineBuffer[22][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[22][2]~feeder_combout  = \fsx|lineBuffer~348_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~348_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[22][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[22][2]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[22][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \fsx|lineBuffer[22][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[22][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[22][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \fsx|vga_g[0]~141 (
// Equation(s):
// \fsx|vga_g[0]~141_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[22][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[246][2]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[246][2]~q ),
	.datad(\fsx|lineBuffer[22][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~141_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~141 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \fsx|vga_g[0]~142 (
// Equation(s):
// \fsx|vga_g[0]~142_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[0]~141_combout  & ((\fsx|lineBuffer[26][2]~q ))) # (!\fsx|vga_g[0]~141_combout  & (\fsx|lineBuffer[250][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_g[0]~141_combout ))))

	.dataa(\fsx|lineBuffer[250][2]~q ),
	.datab(\fsx|lineBuffer[26][2]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_g[0]~141_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~142_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~142 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[0]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \fsx|lineBuffer[27][2]~464 (
// Equation(s):
// \fsx|lineBuffer[27][2]~464_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[27][2]~q )))

	.dataa(\fsx|lineBuffer[24][5]~37_combout ),
	.datab(\fsx|lineBuffer~342_combout ),
	.datac(\fsx|lineBuffer[27][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[27][2]~464_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[27][2]~464 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[27][2]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N11
dffeas \fsx|lineBuffer[27][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[27][2]~464_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[27][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[27][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \fsx|lineBuffer[251][2]~463 (
// Equation(s):
// \fsx|lineBuffer[251][2]~463_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~342_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[251][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[251][2]~q ),
	.datad(\fsx|lineBuffer~342_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[251][2]~463_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[251][2]~463 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[251][2]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N25
dffeas \fsx|lineBuffer[251][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[251][2]~463_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[251][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[251][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[251][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N31
dffeas \fsx|lineBuffer[247][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[247][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[247][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[247][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \fsx|lineBuffer[23][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[23][2]~feeder_combout  = \fsx|lineBuffer~345_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~345_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[23][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[23][2]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[23][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N7
dffeas \fsx|lineBuffer[23][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[23][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[23][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \fsx|vga_g[0]~139 (
// Equation(s):
// \fsx|vga_g[0]~139_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[23][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[247][2]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[247][2]~q ),
	.datad(\fsx|lineBuffer[23][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~139_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~139 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[0]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \fsx|vga_g[0]~140 (
// Equation(s):
// \fsx|vga_g[0]~140_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[0]~139_combout  & (\fsx|lineBuffer[27][2]~q )) # (!\fsx|vga_g[0]~139_combout  & ((\fsx|lineBuffer[251][2]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_g[0]~139_combout ))))

	.dataa(\fsx|lineBuffer[27][2]~q ),
	.datab(\fsx|lineBuffer[251][2]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_g[0]~139_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~140_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~140 .lut_mask = 16'hAFC0;
defparam \fsx|vga_g[0]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \fsx|vga_g[0]~143 (
// Equation(s):
// \fsx|vga_g[0]~143_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[0]~140_combout ))) # 
// (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_g[0]~142_combout ))))

	.dataa(\fsx|vga_g[0]~142_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[0]~140_combout ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~143_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~143 .lut_mask = 16'hFC22;
defparam \fsx|vga_g[0]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \fsx|vga_g[0]~146 (
// Equation(s):
// \fsx|vga_g[0]~146_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[0]~143_combout  & (\fsx|vga_g[0]~145_combout )) # (!\fsx|vga_g[0]~143_combout  & ((\fsx|vga_g[0]~138_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[0]~143_combout ))))

	.dataa(\fsx|vga_g[0]~145_combout ),
	.datab(\fsx|vga_g[0]~138_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_g[0]~143_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~146_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~146 .lut_mask = 16'hAFC0;
defparam \fsx|vga_g[0]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \fsx|vga_g[0]~157 (
// Equation(s):
// \fsx|vga_g[0]~157_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[7]~8_combout ) # (\fsx|vga_g[0]~146_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_g[0]~156_combout  & (!\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|vga_g[0]~156_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[0]~146_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~157_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~157 .lut_mask = 16'hAEA4;
defparam \fsx|vga_g[0]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \fsx|lineBuffer[74][2]~458 (
// Equation(s):
// \fsx|lineBuffer[74][2]~458_combout  = (\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer[74][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[72][5]~20_combout ),
	.datac(\fsx|lineBuffer[74][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[74][2]~458_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[74][2]~458 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[74][2]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \fsx|lineBuffer[74][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[74][2]~458_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[74][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[74][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[74][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \fsx|lineBuffer[42][2]~457 (
// Equation(s):
// \fsx|lineBuffer[42][2]~457_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[42][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[40][5]~23_combout ),
	.datac(\fsx|lineBuffer[42][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[42][2]~457_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[42][2]~457 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[42][2]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \fsx|lineBuffer[42][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[42][2]~457_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[42][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[42][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[42][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \fsx|lineBuffer[70][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[70][2]~feeder_combout  = \fsx|lineBuffer~348_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~348_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[70][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[70][2]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[70][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N21
dffeas \fsx|lineBuffer[70][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[70][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[70][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[70][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[70][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N13
dffeas \fsx|lineBuffer[38][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[38][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[38][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[38][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N12
cycloneive_lcell_comb \fsx|vga_g[0]~131 (
// Equation(s):
// \fsx|vga_g[0]~131_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[70][2]~q )) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// ((\fsx|lineBuffer[38][2]~q )))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[70][2]~q ),
	.datac(\fsx|lineBuffer[38][2]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~131_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~131 .lut_mask = 16'hEE50;
defparam \fsx|vga_g[0]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \fsx|vga_g[0]~132 (
// Equation(s):
// \fsx|vga_g[0]~132_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[0]~131_combout  & (\fsx|lineBuffer[74][2]~q )) # (!\fsx|vga_g[0]~131_combout  & ((\fsx|lineBuffer[42][2]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_g[0]~131_combout ))))

	.dataa(\fsx|lineBuffer[74][2]~q ),
	.datab(\fsx|lineBuffer[42][2]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_g[0]~131_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~132_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~132 .lut_mask = 16'hAFC0;
defparam \fsx|vga_g[0]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \fsx|lineBuffer[166][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[166][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[166][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[166][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \fsx|lineBuffer[170][2]~455 (
// Equation(s):
// \fsx|lineBuffer[170][2]~455_combout  = (\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer[170][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~350_combout ),
	.datac(\fsx|lineBuffer[170][2]~q ),
	.datad(\fsx|lineBuffer[168][5]~21_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[170][2]~455_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[170][2]~455 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[170][2]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \fsx|lineBuffer[170][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[170][2]~455_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[170][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[170][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[170][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \fsx|vga_g[0]~129 (
// Equation(s):
// \fsx|vga_g[0]~129_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[170][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[166][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[166][2]~q ),
	.datad(\fsx|lineBuffer[170][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~129_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~129 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N3
dffeas \fsx|lineBuffer[198][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[198][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[198][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[198][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneive_lcell_comb \fsx|lineBuffer[202][2]~456 (
// Equation(s):
// \fsx|lineBuffer[202][2]~456_combout  = (\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer[202][2]~q ))

	.dataa(\fsx|lineBuffer[200][5]~24_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[202][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[202][2]~456_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[202][2]~456 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[202][2]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N29
dffeas \fsx|lineBuffer[202][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[202][2]~456_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[202][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[202][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[202][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \fsx|vga_g[0]~130 (
// Equation(s):
// \fsx|vga_g[0]~130_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~129_combout  & ((\fsx|lineBuffer[202][2]~q ))) # (!\fsx|vga_g[0]~129_combout  & (\fsx|lineBuffer[198][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|vga_g[0]~129_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[0]~129_combout ),
	.datac(\fsx|lineBuffer[198][2]~q ),
	.datad(\fsx|lineBuffer[202][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~130_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~130 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[0]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \fsx|vga_g[0]~133 (
// Equation(s):
// \fsx|vga_g[0]~133_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[0]~130_combout ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_g[0]~132_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[0]~132_combout ),
	.datad(\fsx|vga_g[0]~130_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~133_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~133 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneive_lcell_comb \fsx|lineBuffer[203][2]~460 (
// Equation(s):
// \fsx|lineBuffer[203][2]~460_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[203][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[203][2]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[203][2]~460_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[203][2]~460 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[203][2]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \fsx|lineBuffer[203][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[203][2]~460_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[203][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[203][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[203][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \fsx|lineBuffer[199][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[199][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[199][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[199][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \fsx|lineBuffer[167][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[167][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[167][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[167][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \fsx|lineBuffer[171][2]~459 (
// Equation(s):
// \fsx|lineBuffer[171][2]~459_combout  = (\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer[171][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[171][2]~q ),
	.datad(\fsx|lineBuffer[168][5]~21_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[171][2]~459_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[171][2]~459 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[171][2]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N7
dffeas \fsx|lineBuffer[171][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[171][2]~459_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[171][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[171][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[171][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \fsx|vga_g[0]~134 (
// Equation(s):
// \fsx|vga_g[0]~134_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[171][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[167][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[167][2]~q ),
	.datad(\fsx|lineBuffer[171][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~134_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~134 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \fsx|vga_g[0]~135 (
// Equation(s):
// \fsx|vga_g[0]~135_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~134_combout  & (\fsx|lineBuffer[203][2]~q )) # (!\fsx|vga_g[0]~134_combout  & ((\fsx|lineBuffer[199][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~134_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[203][2]~q ),
	.datac(\fsx|lineBuffer[199][2]~q ),
	.datad(\fsx|vga_g[0]~134_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~135_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~135 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \fsx|lineBuffer[43][2]~453 (
// Equation(s):
// \fsx|lineBuffer[43][2]~453_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~342_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[43][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[40][5]~23_combout ),
	.datac(\fsx|lineBuffer[43][2]~q ),
	.datad(\fsx|lineBuffer~342_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[43][2]~453_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[43][2]~453 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[43][2]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N5
dffeas \fsx|lineBuffer[43][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[43][2]~453_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[43][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[43][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[43][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \fsx|lineBuffer[71][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[71][2]~feeder_combout  = \fsx|lineBuffer~345_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~345_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[71][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[71][2]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[71][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \fsx|lineBuffer[71][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[71][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[71][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[71][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[71][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N5
dffeas \fsx|lineBuffer[39][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[39][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[39][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[39][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N4
cycloneive_lcell_comb \fsx|vga_g[0]~127 (
// Equation(s):
// \fsx|vga_g[0]~127_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[71][2]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|lineBuffer[39][2]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[71][2]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[39][2]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~127_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~127 .lut_mask = 16'hCCB8;
defparam \fsx|vga_g[0]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \fsx|lineBuffer[75][2]~454 (
// Equation(s):
// \fsx|lineBuffer[75][2]~454_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[75][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(\fsx|lineBuffer[72][5]~20_combout ),
	.datac(\fsx|lineBuffer[75][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[75][2]~454_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[75][2]~454 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[75][2]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \fsx|lineBuffer[75][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[75][2]~454_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[75][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[75][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[75][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \fsx|vga_g[0]~128 (
// Equation(s):
// \fsx|vga_g[0]~128_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[0]~127_combout  & ((\fsx|lineBuffer[75][2]~q ))) # (!\fsx|vga_g[0]~127_combout  & (\fsx|lineBuffer[43][2]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_g[0]~127_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[43][2]~q ),
	.datac(\fsx|vga_g[0]~127_combout ),
	.datad(\fsx|lineBuffer[75][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~128_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~128 .lut_mask = 16'hF858;
defparam \fsx|vga_g[0]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \fsx|vga_g[0]~136 (
// Equation(s):
// \fsx|vga_g[0]~136_combout  = (\fsx|vga_g[0]~133_combout  & ((\fsx|vga_g[0]~135_combout ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_g[0]~133_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|vga_g[0]~128_combout ))))

	.dataa(\fsx|vga_g[0]~133_combout ),
	.datab(\fsx|vga_g[0]~135_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_g[0]~128_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~136_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~136 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[0]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \fsx|lineBuffer[219][2]~484 (
// Equation(s):
// \fsx|lineBuffer[219][2]~484_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[219][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~342_combout ),
	.datac(\fsx|lineBuffer[219][2]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[219][2]~484_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[219][2]~484 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[219][2]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \fsx|lineBuffer[219][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[219][2]~484_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[219][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[219][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[219][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \fsx|lineBuffer[215][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[215][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[215][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[215][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \fsx|lineBuffer[183][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[183][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[183][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[183][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \fsx|lineBuffer[187][2]~483 (
// Equation(s):
// \fsx|lineBuffer[187][2]~483_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~342_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[187][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[187][2]~q ),
	.datad(\fsx|lineBuffer~342_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[187][2]~483_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[187][2]~483 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[187][2]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \fsx|lineBuffer[187][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[187][2]~483_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[187][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[187][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[187][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \fsx|vga_g[0]~165 (
// Equation(s):
// \fsx|vga_g[0]~165_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|lineBuffer[187][2]~q ) # (\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[183][2]~q  & ((!\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|lineBuffer[183][2]~q ),
	.datab(\fsx|lineBuffer[187][2]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~165_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~165 .lut_mask = 16'hF0CA;
defparam \fsx|vga_g[0]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \fsx|vga_g[0]~166 (
// Equation(s):
// \fsx|vga_g[0]~166_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~165_combout  & (\fsx|lineBuffer[219][2]~q )) # (!\fsx|vga_g[0]~165_combout  & ((\fsx|lineBuffer[215][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~165_combout ))))

	.dataa(\fsx|lineBuffer[219][2]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[215][2]~q ),
	.datad(\fsx|vga_g[0]~165_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~166_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~166 .lut_mask = 16'hBBC0;
defparam \fsx|vga_g[0]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \fsx|lineBuffer[59][2]~479 (
// Equation(s):
// \fsx|lineBuffer[59][2]~479_combout  = (\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer[59][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[59][2]~q ),
	.datad(\fsx|lineBuffer[56][5]~34_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[59][2]~479_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[59][2]~479 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[59][2]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N11
dffeas \fsx|lineBuffer[59][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[59][2]~479_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[59][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[59][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[59][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \fsx|lineBuffer[91][2]~480 (
// Equation(s):
// \fsx|lineBuffer[91][2]~480_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~342_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[91][2]~q )))

	.dataa(\fsx|lineBuffer~342_combout ),
	.datab(\fsx|lineBuffer[88][5]~33_combout ),
	.datac(\fsx|lineBuffer[91][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[91][2]~480_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[91][2]~480 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[91][2]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N21
dffeas \fsx|lineBuffer[91][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[91][2]~480_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[91][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[91][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[91][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N23
dffeas \fsx|lineBuffer[55][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~345_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[55][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[55][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[55][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneive_lcell_comb \fsx|lineBuffer[87][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[87][2]~feeder_combout  = \fsx|lineBuffer~345_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~345_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[87][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[87][2]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[87][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N31
dffeas \fsx|lineBuffer[87][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[87][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[87][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[87][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[87][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N22
cycloneive_lcell_comb \fsx|vga_g[0]~160 (
// Equation(s):
// \fsx|vga_g[0]~160_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[6]~7_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[87][2]~q ))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|lineBuffer[55][2]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[55][2]~q ),
	.datad(\fsx|lineBuffer[87][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~160_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~160 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \fsx|vga_g[0]~161 (
// Equation(s):
// \fsx|vga_g[0]~161_combout  = (\fsx|vga_g[0]~160_combout  & (((\fsx|lineBuffer[91][2]~q ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_g[0]~160_combout  & (\fsx|lineBuffer[59][2]~q  & ((\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[59][2]~q ),
	.datab(\fsx|lineBuffer[91][2]~q ),
	.datac(\fsx|vga_g[0]~160_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~161_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~161 .lut_mask = 16'hCAF0;
defparam \fsx|vga_g[0]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \fsx|lineBuffer[90][2]~482 (
// Equation(s):
// \fsx|lineBuffer[90][2]~482_combout  = (\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer[90][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[88][5]~33_combout ),
	.datac(\fsx|lineBuffer[90][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[90][2]~482_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[90][2]~482 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[90][2]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N27
dffeas \fsx|lineBuffer[90][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[90][2]~482_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[90][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[90][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[90][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \fsx|lineBuffer[86][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[86][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[86][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[86][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \fsx|lineBuffer[54][2]~feeder (
// Equation(s):
// \fsx|lineBuffer[54][2]~feeder_combout  = \fsx|lineBuffer~348_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~348_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[54][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[54][2]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[54][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \fsx|lineBuffer[54][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[54][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[54][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[54][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[54][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \fsx|vga_g[0]~162 (
// Equation(s):
// \fsx|vga_g[0]~162_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[86][2]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[54][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[86][2]~q ),
	.datad(\fsx|lineBuffer[54][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~162_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~162 .lut_mask = 16'hB9A8;
defparam \fsx|vga_g[0]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \fsx|lineBuffer[58][2]~481 (
// Equation(s):
// \fsx|lineBuffer[58][2]~481_combout  = (\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer[58][2]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~350_combout ),
	.datac(\fsx|lineBuffer[58][2]~q ),
	.datad(\fsx|lineBuffer[56][5]~34_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[58][2]~481_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[58][2]~481 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[58][2]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \fsx|lineBuffer[58][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[58][2]~481_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[58][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[58][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[58][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \fsx|vga_g[0]~163 (
// Equation(s):
// \fsx|vga_g[0]~163_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[0]~162_combout  & (\fsx|lineBuffer[90][2]~q )) # (!\fsx|vga_g[0]~162_combout  & ((\fsx|lineBuffer[58][2]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_g[0]~162_combout ))))

	.dataa(\fsx|lineBuffer[90][2]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_g[0]~162_combout ),
	.datad(\fsx|lineBuffer[58][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~163_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~163 .lut_mask = 16'hBCB0;
defparam \fsx|vga_g[0]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \fsx|vga_g[0]~164 (
// Equation(s):
// \fsx|vga_g[0]~164_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[0]~161_combout ) # ((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|vga_g[0]~163_combout  & !\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|vga_g[0]~161_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_g[0]~163_combout ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~164_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~164 .lut_mask = 16'hCCB8;
defparam \fsx|vga_g[0]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneive_lcell_comb \fsx|lineBuffer[218][2]~478 (
// Equation(s):
// \fsx|lineBuffer[218][2]~478_combout  = (\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer~350_combout ))) # (!\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer[218][2]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[220][5]~39_combout ),
	.datac(\fsx|lineBuffer[218][2]~q ),
	.datad(\fsx|lineBuffer~350_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[218][2]~478_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[218][2]~478 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[218][2]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N7
dffeas \fsx|lineBuffer[218][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[218][2]~478_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[218][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[218][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[218][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N7
dffeas \fsx|lineBuffer[214][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[214][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[214][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[214][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N15
dffeas \fsx|lineBuffer[182][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~348_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[182][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[182][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[182][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \fsx|lineBuffer[186][2]~477 (
// Equation(s):
// \fsx|lineBuffer[186][2]~477_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~350_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[186][2]~q )))

	.dataa(\fsx|lineBuffer~350_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[186][2]~q ),
	.datad(\fsx|lineBuffer[184][5]~40_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[186][2]~477_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[186][2]~477 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[186][2]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \fsx|lineBuffer[186][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[186][2]~477_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[186][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[186][2] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[186][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N14
cycloneive_lcell_comb \fsx|vga_g[0]~158 (
// Equation(s):
// \fsx|vga_g[0]~158_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[186][2]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[182][2]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[182][2]~q ),
	.datad(\fsx|lineBuffer[186][2]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~158_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~158 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[0]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \fsx|vga_g[0]~159 (
// Equation(s):
// \fsx|vga_g[0]~159_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[0]~158_combout  & (\fsx|lineBuffer[218][2]~q )) # (!\fsx|vga_g[0]~158_combout  & ((\fsx|lineBuffer[214][2]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[0]~158_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[218][2]~q ),
	.datac(\fsx|lineBuffer[214][2]~q ),
	.datad(\fsx|vga_g[0]~158_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~159_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~159 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[0]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \fsx|vga_g[0]~167 (
// Equation(s):
// \fsx|vga_g[0]~167_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[0]~164_combout  & (\fsx|vga_g[0]~166_combout )) # (!\fsx|vga_g[0]~164_combout  & ((\fsx|vga_g[0]~159_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[0]~164_combout ))))

	.dataa(\fsx|vga_g[0]~166_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[0]~164_combout ),
	.datad(\fsx|vga_g[0]~159_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~167_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~167 .lut_mask = 16'hBCB0;
defparam \fsx|vga_g[0]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \fsx|vga_g[0]~168 (
// Equation(s):
// \fsx|vga_g[0]~168_combout  = (\fsx|vga_g[0]~157_combout  & (((\fsx|vga_g[0]~167_combout ) # (!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[0]~157_combout  & (\fsx|vga_g[0]~136_combout  & (\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|vga_g[0]~157_combout ),
	.datab(\fsx|vga_g[0]~136_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[0]~167_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~168_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~168 .lut_mask = 16'hEA4A;
defparam \fsx|vga_g[0]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \fsx|vga_g[0]~169 (
// Equation(s):
// \fsx|vga_g[0]~169_combout  = (\fsx|vga_g[0]~126_combout  & (((\fsx|vga_g[0]~168_combout )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_g[0]~126_combout  & (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_g[0]~41_combout )))

	.dataa(\fsx|vga_g[0]~126_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_g[0]~41_combout ),
	.datad(\fsx|vga_g[0]~168_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~169_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~169 .lut_mask = 16'hEA62;
defparam \fsx|vga_g[0]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N24
cycloneive_lcell_comb \fsx|vga_g[0]~170 (
// Equation(s):
// \fsx|vga_g[0]~170_combout  = (\fsx|ondoubletile~3_combout  & \fsx|vga_g[0]~169_combout )

	.dataa(gnd),
	.datab(\fsx|ondoubletile~3_combout ),
	.datac(gnd),
	.datad(\fsx|vga_g[0]~169_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[0]~170_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[0]~170 .lut_mask = 16'hCC00;
defparam \fsx|vga_g[0]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \fsx|lineBuffer~489 (
// Equation(s):
// \fsx|lineBuffer~489_combout  = (\fsx|Mux5~20_combout  & ((\fsx|Mux4~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\fsx|Mux4~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a19 )))) # (!\fsx|Mux5~20_combout  & 
// (((\fsx|Mux4~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\fsx|Mux5~20_combout ),
	.datac(\fsx|Mux4~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~489_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~489 .lut_mask = 16'hF838;
defparam \fsx|lineBuffer~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \fsx|lineBuffer~490 (
// Equation(s):
// \fsx|lineBuffer~490_combout  = (\fsx|Mux5~20_combout  & (((\fsx|lineBuffer~489_combout )))) # (!\fsx|Mux5~20_combout  & ((\fsx|lineBuffer~489_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a11 )) # (!\fsx|lineBuffer~489_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a27 )))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\fsx|Mux5~20_combout ),
	.datad(\fsx|lineBuffer~489_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~490_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~490 .lut_mask = 16'hFA0C;
defparam \fsx|lineBuffer~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
cycloneive_lcell_comb \fsx|lineBuffer[26][3]~618 (
// Equation(s):
// \fsx|lineBuffer[26][3]~618_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[26][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~490_combout ),
	.datac(\fsx|lineBuffer[26][3]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[26][3]~618_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[26][3]~618 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[26][3]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N1
dffeas \fsx|lineBuffer[26][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[26][3]~618_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[26][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[26][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneive_lcell_comb \fsx|lineBuffer~492 (
// Equation(s):
// \fsx|lineBuffer~492_combout  = (\fsx|Mux1~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a19 ) # ((\fsx|Mux0~20_combout )))) # (!\fsx|Mux1~20_combout  & (((!\fsx|Mux0~20_combout  & \vram32|ram_rtl_0|auto_generated|ram_block1a27 ))))

	.dataa(\fsx|Mux1~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\fsx|Mux0~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~492_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~492 .lut_mask = 16'hADA8;
defparam \fsx|lineBuffer~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneive_lcell_comb \fsx|lineBuffer~493 (
// Equation(s):
// \fsx|lineBuffer~493_combout  = (\fsx|lineBuffer~492_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ) # (!\fsx|Mux0~20_combout )))) # (!\fsx|lineBuffer~492_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a11  & 
// (\fsx|Mux0~20_combout )))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\fsx|lineBuffer~492_combout ),
	.datac(\fsx|Mux0~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~493_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~493 .lut_mask = 16'hEC2C;
defparam \fsx|lineBuffer~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cycloneive_lcell_comb \fsx|lineBuffer[24][3]~619 (
// Equation(s):
// \fsx|lineBuffer[24][3]~619_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[24][3]~q )))

	.dataa(\fsx|lineBuffer~493_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[24][3]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[24][3]~619_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[24][3]~619 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[24][3]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N21
dffeas \fsx|lineBuffer[24][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[24][3]~619_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[24][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[24][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
cycloneive_lcell_comb \fsx|vga_g[5]~325 (
// Equation(s):
// \fsx|vga_g[5]~325_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[26][3]~q ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((!\fsx|displayGen|o_h[7]~8_combout  & \fsx|lineBuffer[24][3]~q ))))

	.dataa(\fsx|lineBuffer[26][3]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[24][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~325_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~325 .lut_mask = 16'hCBC8;
defparam \fsx|vga_g[5]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \fsx|lineBuffer[88][3]~617 (
// Equation(s):
// \fsx|lineBuffer[88][3]~617_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[88][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[88][3]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[88][3]~617_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[88][3]~617 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[88][3]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \fsx|lineBuffer[88][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[88][3]~617_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[88][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[88][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[88][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cycloneive_lcell_comb \fsx|lineBuffer[90][3]~620 (
// Equation(s):
// \fsx|lineBuffer[90][3]~620_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[90][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~490_combout ),
	.datac(\fsx|lineBuffer[90][3]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[90][3]~620_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[90][3]~620 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[90][3]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N25
dffeas \fsx|lineBuffer[90][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[90][3]~620_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[90][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[90][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[90][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cycloneive_lcell_comb \fsx|vga_g[5]~326 (
// Equation(s):
// \fsx|vga_g[5]~326_combout  = (\fsx|vga_g[5]~325_combout  & (((\fsx|lineBuffer[90][3]~q )) # (!\fsx|displayGen|o_h[7]~8_combout ))) # (!\fsx|vga_g[5]~325_combout  & (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[88][3]~q )))

	.dataa(\fsx|vga_g[5]~325_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[88][3]~q ),
	.datad(\fsx|lineBuffer[90][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~326_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~326 .lut_mask = 16'hEA62;
defparam \fsx|vga_g[5]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \fsx|lineBuffer~499 (
// Equation(s):
// \fsx|lineBuffer~499_combout  = (\fsx|Mux9~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a19 ) # ((\fsx|Mux8~20_combout )))) # (!\fsx|Mux9~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a27  & !\fsx|Mux8~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\fsx|Mux9~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\fsx|Mux8~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~499_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~499 .lut_mask = 16'hCCB8;
defparam \fsx|lineBuffer~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneive_lcell_comb \fsx|lineBuffer~500 (
// Equation(s):
// \fsx|lineBuffer~500_combout  = (\fsx|Mux8~20_combout  & ((\fsx|lineBuffer~499_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\fsx|lineBuffer~499_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a11 ))))) # 
// (!\fsx|Mux8~20_combout  & (((\fsx|lineBuffer~499_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\fsx|Mux8~20_combout ),
	.datad(\fsx|lineBuffer~499_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~500_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~500 .lut_mask = 16'hAFC0;
defparam \fsx|lineBuffer~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \fsx|lineBuffer[84][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[84][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~500_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[84][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[84][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[84][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \fsx|lineBuffer[84][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[84][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[84][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[84][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[84][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \fsx|lineBuffer~497 (
// Equation(s):
// \fsx|lineBuffer~497_combout  = (\fsx|Mux12~20_combout  & (((\fsx|Mux13~20_combout )))) # (!\fsx|Mux12~20_combout  & ((\fsx|Mux13~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a19 )) # (!\fsx|Mux13~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a27 )))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\fsx|Mux12~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\fsx|Mux13~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~497_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~497 .lut_mask = 16'hEE30;
defparam \fsx|lineBuffer~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \fsx|lineBuffer~498 (
// Equation(s):
// \fsx|lineBuffer~498_combout  = (\fsx|lineBuffer~497_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\fsx|Mux12~20_combout ))) # (!\fsx|lineBuffer~497_combout  & (\fsx|Mux12~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(\fsx|lineBuffer~497_combout ),
	.datab(\fsx|Mux12~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~498_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~498 .lut_mask = 16'hEA62;
defparam \fsx|lineBuffer~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \fsx|lineBuffer[86][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[86][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[86][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[86][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N24
cycloneive_lcell_comb \fsx|lineBuffer[22][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[22][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~498_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[22][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[22][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[22][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N25
dffeas \fsx|lineBuffer[22][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[22][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N27
dffeas \fsx|lineBuffer[20][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[20][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[20][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N26
cycloneive_lcell_comb \fsx|vga_g[5]~320 (
// Equation(s):
// \fsx|vga_g[5]~320_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[22][3]~q ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|lineBuffer[20][3]~q  & !\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[22][3]~q ),
	.datac(\fsx|lineBuffer[20][3]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~320_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~320 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[5]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \fsx|vga_g[5]~321 (
// Equation(s):
// \fsx|vga_g[5]~321_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~320_combout  & ((\fsx|lineBuffer[86][3]~q ))) # (!\fsx|vga_g[5]~320_combout  & (\fsx|lineBuffer[84][3]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[5]~320_combout ))))

	.dataa(\fsx|lineBuffer[84][3]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[86][3]~q ),
	.datad(\fsx|vga_g[5]~320_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~321_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~321 .lut_mask = 16'hF388;
defparam \fsx|vga_g[5]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \fsx|lineBuffer[78][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[78][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~498_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[78][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[78][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[78][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \fsx|lineBuffer[78][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[78][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[78][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[78][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[78][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \fsx|lineBuffer[76][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[76][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[76][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[76][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N30
cycloneive_lcell_comb \fsx|lineBuffer[12][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[12][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~500_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[12][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[12][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[12][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N31
dffeas \fsx|lineBuffer[12][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[12][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N29
dffeas \fsx|lineBuffer[14][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[14][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
cycloneive_lcell_comb \fsx|vga_g[5]~322 (
// Equation(s):
// \fsx|vga_g[5]~322_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[14][3]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout 
//  & (\fsx|lineBuffer[12][3]~q ))))

	.dataa(\fsx|lineBuffer[12][3]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[14][3]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~322_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~322 .lut_mask = 16'hFC22;
defparam \fsx|vga_g[5]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \fsx|vga_g[5]~323 (
// Equation(s):
// \fsx|vga_g[5]~323_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~322_combout  & (\fsx|lineBuffer[78][3]~q )) # (!\fsx|vga_g[5]~322_combout  & ((\fsx|lineBuffer[76][3]~q ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[5]~322_combout ))))

	.dataa(\fsx|lineBuffer[78][3]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[76][3]~q ),
	.datad(\fsx|vga_g[5]~322_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~323_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~323 .lut_mask = 16'hBBC0;
defparam \fsx|vga_g[5]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \fsx|vga_g[5]~324 (
// Equation(s):
// \fsx|vga_g[5]~324_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~321_combout ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|vga_g[5]~323_combout  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|vga_g[5]~321_combout ),
	.datab(\fsx|vga_g[5]~323_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~324_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~324 .lut_mask = 16'hF0AC;
defparam \fsx|vga_g[5]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[80][3]~613 (
// Equation(s):
// \fsx|lineBuffer[80][3]~613_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[80][3]~q )))

	.dataa(\fsx|lineBuffer~493_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[80][3]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[80][3]~613_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[80][3]~613 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[80][3]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N13
dffeas \fsx|lineBuffer[80][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[80][3]~613_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[80][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[80][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[80][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
cycloneive_lcell_comb \fsx|lineBuffer[82][3]~616 (
// Equation(s):
// \fsx|lineBuffer[82][3]~616_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[82][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~490_combout ),
	.datac(\fsx|lineBuffer[82][3]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[82][3]~616_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[82][3]~616 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[82][3]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N17
dffeas \fsx|lineBuffer[82][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[82][3]~616_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[82][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[82][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[82][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \fsx|lineBuffer[16][3]~615 (
// Equation(s):
// \fsx|lineBuffer[16][3]~615_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[16][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[16][3]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[16][3]~615_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[16][3]~615 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[16][3]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \fsx|lineBuffer[16][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[16][3]~615_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[16][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[18][3]~614 (
// Equation(s):
// \fsx|lineBuffer[18][3]~614_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[18][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~490_combout ),
	.datac(\fsx|lineBuffer[18][3]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[18][3]~614_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[18][3]~614 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[18][3]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \fsx|lineBuffer[18][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[18][3]~614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[18][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cycloneive_lcell_comb \fsx|vga_g[5]~318 (
// Equation(s):
// \fsx|vga_g[5]~318_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[18][3]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (\fsx|lineBuffer[16][3]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[16][3]~q ),
	.datad(\fsx|lineBuffer[18][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~318_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~318 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cycloneive_lcell_comb \fsx|vga_g[5]~319 (
// Equation(s):
// \fsx|vga_g[5]~319_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~318_combout  & ((\fsx|lineBuffer[82][3]~q ))) # (!\fsx|vga_g[5]~318_combout  & (\fsx|lineBuffer[80][3]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[5]~318_combout ))))

	.dataa(\fsx|lineBuffer[80][3]~q ),
	.datab(\fsx|lineBuffer[82][3]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[5]~318_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~319_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~319 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[5]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cycloneive_lcell_comb \fsx|vga_g[5]~327 (
// Equation(s):
// \fsx|vga_g[5]~327_combout  = (\fsx|vga_g[5]~324_combout  & ((\fsx|vga_g[5]~326_combout ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_g[5]~324_combout  & (((\fsx|displayGen|o_h[3]~13_combout  & \fsx|vga_g[5]~319_combout ))))

	.dataa(\fsx|vga_g[5]~326_combout ),
	.datab(\fsx|vga_g[5]~324_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_g[5]~319_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~327_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~327 .lut_mask = 16'hBC8C;
defparam \fsx|vga_g[5]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \fsx|lineBuffer[218][3]~612 (
// Equation(s):
// \fsx|lineBuffer[218][3]~612_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[218][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[218][3]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[218][3]~612_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[218][3]~612 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[218][3]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \fsx|lineBuffer[218][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[218][3]~612_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[218][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[218][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[218][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \fsx|lineBuffer[214][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[214][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[214][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[214][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \fsx|lineBuffer[150][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[150][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[150][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[150][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \fsx|lineBuffer[154][3]~611 (
// Equation(s):
// \fsx|lineBuffer[154][3]~611_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[154][3]~q )))

	.dataa(\fsx|lineBuffer[152][5]~35_combout ),
	.datab(\fsx|lineBuffer~490_combout ),
	.datac(\fsx|lineBuffer[154][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[154][3]~611_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[154][3]~611 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[154][3]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \fsx|lineBuffer[154][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[154][3]~611_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[154][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[154][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[154][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \fsx|vga_g[5]~315 (
// Equation(s):
// \fsx|vga_g[5]~315_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[154][3]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[150][3]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[150][3]~q ),
	.datad(\fsx|lineBuffer[154][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~315_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~315 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \fsx|vga_g[5]~316 (
// Equation(s):
// \fsx|vga_g[5]~316_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~315_combout  & (\fsx|lineBuffer[218][3]~q )) # (!\fsx|vga_g[5]~315_combout  & ((\fsx|lineBuffer[214][3]~q ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[5]~315_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[218][3]~q ),
	.datac(\fsx|lineBuffer[214][3]~q ),
	.datad(\fsx|vga_g[5]~315_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~316_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~316 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[5]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cycloneive_lcell_comb \fsx|lineBuffer[146][3]~605 (
// Equation(s):
// \fsx|lineBuffer[146][3]~605_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[146][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[146][3]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[146][3]~605_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[146][3]~605 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[146][3]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \fsx|lineBuffer[146][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[146][3]~605_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[146][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[146][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[146][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N23
dffeas \fsx|lineBuffer[142][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[142][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[142][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[142][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N22
cycloneive_lcell_comb \fsx|vga_g[5]~308 (
// Equation(s):
// \fsx|vga_g[5]~308_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[146][3]~q )) # (!\fsx|displayGen|o_h[3]~13_combout  
// & ((\fsx|lineBuffer[142][3]~q )))))

	.dataa(\fsx|lineBuffer[146][3]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[142][3]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~308_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~308 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[5]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N9
dffeas \fsx|lineBuffer[206][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[206][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[206][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[206][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
cycloneive_lcell_comb \fsx|lineBuffer[210][3]~606 (
// Equation(s):
// \fsx|lineBuffer[210][3]~606_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[210][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~490_combout ),
	.datac(\fsx|lineBuffer[210][3]~q ),
	.datad(\fsx|lineBuffer[208][5]~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[210][3]~606_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[210][3]~606 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[210][3]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N19
dffeas \fsx|lineBuffer[210][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[210][3]~606_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[210][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[210][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[210][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cycloneive_lcell_comb \fsx|vga_g[5]~309 (
// Equation(s):
// \fsx|vga_g[5]~309_combout  = (\fsx|vga_g[5]~308_combout  & (((\fsx|lineBuffer[210][3]~q )) # (!\fsx|displayGen|o_h[7]~8_combout ))) # (!\fsx|vga_g[5]~308_combout  & (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[206][3]~q )))

	.dataa(\fsx|vga_g[5]~308_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[206][3]~q ),
	.datad(\fsx|lineBuffer[210][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~309_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~309 .lut_mask = 16'hEA62;
defparam \fsx|vga_g[5]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \fsx|lineBuffer[152][3]~607 (
// Equation(s):
// \fsx|lineBuffer[152][3]~607_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[152][3]~q )))

	.dataa(\fsx|lineBuffer~493_combout ),
	.datab(\fsx|lineBuffer[152][5]~35_combout ),
	.datac(\fsx|lineBuffer[152][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[152][3]~607_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[152][3]~607 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[152][3]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \fsx|lineBuffer[152][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[152][3]~607_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[152][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[152][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[152][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N11
dffeas \fsx|lineBuffer[148][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[148][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[148][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[148][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \fsx|vga_g[5]~310 (
// Equation(s):
// \fsx|vga_g[5]~310_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[152][3]~q ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|lineBuffer[148][3]~q  & !\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|lineBuffer[152][3]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[148][3]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~310_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~310 .lut_mask = 16'hCCB8;
defparam \fsx|vga_g[5]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \fsx|lineBuffer[216][3]~608 (
// Equation(s):
// \fsx|lineBuffer[216][3]~608_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[216][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[216][3]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[216][3]~608_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[216][3]~608 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[216][3]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \fsx|lineBuffer[216][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[216][3]~608_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[216][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[216][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[216][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \fsx|lineBuffer[212][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[212][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[212][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[212][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \fsx|vga_g[5]~311 (
// Equation(s):
// \fsx|vga_g[5]~311_combout  = (\fsx|vga_g[5]~310_combout  & ((\fsx|lineBuffer[216][3]~q ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[5]~310_combout  & (((\fsx|lineBuffer[212][3]~q  & \fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|vga_g[5]~310_combout ),
	.datab(\fsx|lineBuffer[216][3]~q ),
	.datac(\fsx|lineBuffer[212][3]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~311_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~311 .lut_mask = 16'hD8AA;
defparam \fsx|vga_g[5]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cycloneive_lcell_comb \fsx|lineBuffer[208][3]~610 (
// Equation(s):
// \fsx|lineBuffer[208][3]~610_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[208][3]~q )))

	.dataa(\fsx|lineBuffer~493_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[208][3]~q ),
	.datad(\fsx|lineBuffer[208][5]~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[208][3]~610_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[208][3]~610 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[208][3]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N31
dffeas \fsx|lineBuffer[208][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[208][3]~610_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[208][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[208][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[208][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \fsx|lineBuffer[144][3]~609 (
// Equation(s):
// \fsx|lineBuffer[144][3]~609_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[144][3]~q )))

	.dataa(\fsx|lineBuffer~493_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[144][3]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[144][3]~609_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[144][3]~609 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[144][3]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \fsx|lineBuffer[144][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[144][3]~609_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[144][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[144][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[144][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \fsx|lineBuffer[140][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[140][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[140][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[140][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \fsx|vga_g[5]~312 (
// Equation(s):
// \fsx|vga_g[5]~312_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[144][3]~q ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|lineBuffer[140][3]~q  & !\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[144][3]~q ),
	.datac(\fsx|lineBuffer[140][3]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~312_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~312 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[5]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N29
dffeas \fsx|lineBuffer[204][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[204][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[204][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[204][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
cycloneive_lcell_comb \fsx|vga_g[5]~313 (
// Equation(s):
// \fsx|vga_g[5]~313_combout  = (\fsx|vga_g[5]~312_combout  & ((\fsx|lineBuffer[208][3]~q ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[5]~312_combout  & (((\fsx|lineBuffer[204][3]~q  & \fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|lineBuffer[208][3]~q ),
	.datab(\fsx|vga_g[5]~312_combout ),
	.datac(\fsx|lineBuffer[204][3]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~313_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~313 .lut_mask = 16'hB8CC;
defparam \fsx|vga_g[5]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneive_lcell_comb \fsx|vga_g[5]~314 (
// Equation(s):
// \fsx|vga_g[5]~314_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~311_combout ) # ((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((!\fsx|displayGen|o_h[2]~14_combout  & \fsx|vga_g[5]~313_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_g[5]~311_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_g[5]~313_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~314_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~314 .lut_mask = 16'hADA8;
defparam \fsx|vga_g[5]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cycloneive_lcell_comb \fsx|vga_g[5]~317 (
// Equation(s):
// \fsx|vga_g[5]~317_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_g[5]~314_combout  & (\fsx|vga_g[5]~316_combout )) # (!\fsx|vga_g[5]~314_combout  & ((\fsx|vga_g[5]~309_combout ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_g[5]~314_combout ))))

	.dataa(\fsx|vga_g[5]~316_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_g[5]~309_combout ),
	.datad(\fsx|vga_g[5]~314_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~317_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~317 .lut_mask = 16'hBBC0;
defparam \fsx|vga_g[5]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
cycloneive_lcell_comb \fsx|vga_g[5]~328 (
// Equation(s):
// \fsx|vga_g[5]~328_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[5]~317_combout ))) # (!\fsx|displayGen|o_h[8]~9_combout 
//  & (\fsx|vga_g[5]~327_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_g[5]~327_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_g[5]~317_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~328_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~328 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[5]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \fsx|lineBuffer~504 (
// Equation(s):
// \fsx|lineBuffer~504_combout  = (\fsx|Mux3~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a19 ) # (\fsx|Mux2~20_combout )))) # (!\fsx|Mux3~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a27  & ((!\fsx|Mux2~20_combout ))))

	.dataa(\fsx|Mux3~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\fsx|Mux2~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~504_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~504 .lut_mask = 16'hAAE4;
defparam \fsx|lineBuffer~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \fsx|lineBuffer~505 (
// Equation(s):
// \fsx|lineBuffer~505_combout  = (\fsx|Mux2~20_combout  & ((\fsx|lineBuffer~504_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\fsx|lineBuffer~504_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a11 ))))) # 
// (!\fsx|Mux2~20_combout  & (((\fsx|lineBuffer~504_combout ))))

	.dataa(\fsx|Mux2~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\fsx|lineBuffer~504_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~505_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~505 .lut_mask = 16'hDDA0;
defparam \fsx|lineBuffer~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N10
cycloneive_lcell_comb \fsx|lineBuffer[217][3]~625 (
// Equation(s):
// \fsx|lineBuffer[217][3]~625_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[217][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[217][3]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[217][3]~625_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[217][3]~625 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[217][3]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N11
dffeas \fsx|lineBuffer[217][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[217][3]~625_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[217][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[217][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[217][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \fsx|lineBuffer~501 (
// Equation(s):
// \fsx|lineBuffer~501_combout  = (\fsx|Mux7~20_combout  & ((\fsx|Mux6~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\fsx|Mux6~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a19 )))) # (!\fsx|Mux7~20_combout  & 
// (((\fsx|Mux6~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\fsx|Mux7~20_combout ),
	.datad(\fsx|Mux6~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~501_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~501 .lut_mask = 16'hCFA0;
defparam \fsx|lineBuffer~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \fsx|lineBuffer~502 (
// Equation(s):
// \fsx|lineBuffer~502_combout  = (\fsx|Mux7~20_combout  & (((\fsx|lineBuffer~501_combout )))) # (!\fsx|Mux7~20_combout  & ((\fsx|lineBuffer~501_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a11 ))) # (!\fsx|lineBuffer~501_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a27 ))))

	.dataa(\fsx|Mux7~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\fsx|lineBuffer~501_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~502_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~502 .lut_mask = 16'hF4A4;
defparam \fsx|lineBuffer~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N26
cycloneive_lcell_comb \fsx|lineBuffer[219][3]~628 (
// Equation(s):
// \fsx|lineBuffer[219][3]~628_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[219][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~502_combout ),
	.datac(\fsx|lineBuffer[219][3]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[219][3]~628_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[219][3]~628 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[219][3]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N27
dffeas \fsx|lineBuffer[219][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[219][3]~628_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[219][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[219][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[219][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N30
cycloneive_lcell_comb \fsx|lineBuffer[153][3]~627 (
// Equation(s):
// \fsx|lineBuffer[153][3]~627_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[153][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[153][3]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[153][3]~627_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[153][3]~627 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[153][3]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N31
dffeas \fsx|lineBuffer[153][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[153][3]~627_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[153][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[153][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[153][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N4
cycloneive_lcell_comb \fsx|lineBuffer[155][3]~626 (
// Equation(s):
// \fsx|lineBuffer[155][3]~626_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[155][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~502_combout ),
	.datac(\fsx|lineBuffer[155][3]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[155][3]~626_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[155][3]~626 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[155][3]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \fsx|lineBuffer[155][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[155][3]~626_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[155][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[155][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[155][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N16
cycloneive_lcell_comb \fsx|vga_g[5]~336 (
// Equation(s):
// \fsx|vga_g[5]~336_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|lineBuffer[155][3]~q ) # (\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[153][3]~q  & ((!\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|lineBuffer[153][3]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[155][3]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~336_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~336 .lut_mask = 16'hCCE2;
defparam \fsx|vga_g[5]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N28
cycloneive_lcell_comb \fsx|vga_g[5]~337 (
// Equation(s):
// \fsx|vga_g[5]~337_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~336_combout  & ((\fsx|lineBuffer[219][3]~q ))) # (!\fsx|vga_g[5]~336_combout  & (\fsx|lineBuffer[217][3]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[5]~336_combout ))))

	.dataa(\fsx|lineBuffer[217][3]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[219][3]~q ),
	.datad(\fsx|vga_g[5]~336_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~337_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~337 .lut_mask = 16'hF388;
defparam \fsx|vga_g[5]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \fsx|lineBuffer~485 (
// Equation(s):
// \fsx|lineBuffer~485_combout  = (\fsx|Mux14~20_combout  & (((\fsx|Mux15~20_combout )))) # (!\fsx|Mux14~20_combout  & ((\fsx|Mux15~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a19 ))) # (!\fsx|Mux15~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a27 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\fsx|Mux14~20_combout ),
	.datad(\fsx|Mux15~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~485_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~485 .lut_mask = 16'hFC0A;
defparam \fsx|lineBuffer~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \fsx|lineBuffer~486 (
// Equation(s):
// \fsx|lineBuffer~486_combout  = (\fsx|Mux14~20_combout  & ((\fsx|lineBuffer~485_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\fsx|lineBuffer~485_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a11 )))) # 
// (!\fsx|Mux14~20_combout  & (((\fsx|lineBuffer~485_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\fsx|Mux14~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\fsx|lineBuffer~485_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~486_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~486 .lut_mask = 16'hF388;
defparam \fsx|lineBuffer~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \fsx|lineBuffer[207][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[207][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[207][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[207][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[207][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N27
dffeas \fsx|lineBuffer[207][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[207][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[207][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[207][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[207][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \fsx|lineBuffer~487 (
// Equation(s):
// \fsx|lineBuffer~487_combout  = (\fsx|Mux10~20_combout  & (((\fsx|Mux11~20_combout )))) # (!\fsx|Mux10~20_combout  & ((\fsx|Mux11~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a19 ))) # (!\fsx|Mux11~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a27 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\fsx|Mux10~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\fsx|Mux11~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~487_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~487 .lut_mask = 16'hFC22;
defparam \fsx|lineBuffer~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \fsx|lineBuffer~488 (
// Equation(s):
// \fsx|lineBuffer~488_combout  = (\fsx|Mux10~20_combout  & ((\fsx|lineBuffer~487_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\fsx|lineBuffer~487_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a11 )))) # 
// (!\fsx|Mux10~20_combout  & (((\fsx|lineBuffer~487_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\fsx|Mux10~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\fsx|lineBuffer~487_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~488_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~488 .lut_mask = 16'hF388;
defparam \fsx|lineBuffer~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \fsx|lineBuffer[205][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer~488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[205][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[205][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[205][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \fsx|lineBuffer[143][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[143][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[143][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[143][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \fsx|lineBuffer[141][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[141][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~488_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[141][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[141][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[141][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \fsx|lineBuffer[141][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[141][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[141][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[141][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[141][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \fsx|vga_g[5]~333 (
// Equation(s):
// \fsx|vga_g[5]~333_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[143][3]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[141][3]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[143][3]~q ),
	.datad(\fsx|lineBuffer[141][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~333_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~333 .lut_mask = 16'hB9A8;
defparam \fsx|vga_g[5]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \fsx|vga_g[5]~334 (
// Equation(s):
// \fsx|vga_g[5]~334_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~333_combout  & (\fsx|lineBuffer[207][3]~q )) # (!\fsx|vga_g[5]~333_combout  & ((\fsx|lineBuffer[205][3]~q ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[5]~333_combout ))))

	.dataa(\fsx|lineBuffer[207][3]~q ),
	.datab(\fsx|lineBuffer[205][3]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[5]~333_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~334_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~334 .lut_mask = 16'hAFC0;
defparam \fsx|vga_g[5]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N27
dffeas \fsx|lineBuffer[149][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[149][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[149][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[149][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
cycloneive_lcell_comb \fsx|lineBuffer[151][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[151][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[151][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[151][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[151][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N25
dffeas \fsx|lineBuffer[151][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[151][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[151][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[151][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[151][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneive_lcell_comb \fsx|vga_g[5]~331 (
// Equation(s):
// \fsx|vga_g[5]~331_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[151][3]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (\fsx|lineBuffer[149][3]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[149][3]~q ),
	.datad(\fsx|lineBuffer[151][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~331_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~331 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N7
dffeas \fsx|lineBuffer[215][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[215][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[215][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[215][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N12
cycloneive_lcell_comb \fsx|lineBuffer[213][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[213][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~488_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[213][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[213][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[213][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N13
dffeas \fsx|lineBuffer[213][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[213][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[213][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[213][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[213][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N6
cycloneive_lcell_comb \fsx|vga_g[5]~332 (
// Equation(s):
// \fsx|vga_g[5]~332_combout  = (\fsx|vga_g[5]~331_combout  & (((\fsx|lineBuffer[215][3]~q )) # (!\fsx|displayGen|o_h[7]~8_combout ))) # (!\fsx|vga_g[5]~331_combout  & (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[213][3]~q ))))

	.dataa(\fsx|vga_g[5]~331_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[215][3]~q ),
	.datad(\fsx|lineBuffer[213][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~332_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~332 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[5]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N0
cycloneive_lcell_comb \fsx|vga_g[5]~335 (
// Equation(s):
// \fsx|vga_g[5]~335_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~332_combout ))) # 
// (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_g[5]~334_combout ))))

	.dataa(\fsx|vga_g[5]~334_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|vga_g[5]~332_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~335_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~335 .lut_mask = 16'hF2C2;
defparam \fsx|vga_g[5]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N24
cycloneive_lcell_comb \fsx|lineBuffer[209][3]~621 (
// Equation(s):
// \fsx|lineBuffer[209][3]~621_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[209][3]~q )))

	.dataa(\fsx|lineBuffer[208][5]~8_combout ),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[209][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[209][3]~621_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[209][3]~621 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[209][3]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \fsx|lineBuffer[209][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[209][3]~621_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[209][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[209][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[209][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N8
cycloneive_lcell_comb \fsx|lineBuffer[211][3]~624 (
// Equation(s):
// \fsx|lineBuffer[211][3]~624_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[211][3]~q )))

	.dataa(\fsx|lineBuffer[208][5]~8_combout ),
	.datab(\fsx|lineBuffer~502_combout ),
	.datac(\fsx|lineBuffer[211][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[211][3]~624_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[211][3]~624 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[211][3]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N9
dffeas \fsx|lineBuffer[211][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[211][3]~624_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[211][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[211][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[211][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N20
cycloneive_lcell_comb \fsx|lineBuffer[145][3]~623 (
// Equation(s):
// \fsx|lineBuffer[145][3]~623_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[145][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[145][3]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[145][3]~623_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[145][3]~623 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[145][3]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N21
dffeas \fsx|lineBuffer[145][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[145][3]~623_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[145][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[145][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[145][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N2
cycloneive_lcell_comb \fsx|lineBuffer[147][3]~622 (
// Equation(s):
// \fsx|lineBuffer[147][3]~622_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[147][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~502_combout ),
	.datac(\fsx|lineBuffer[147][3]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[147][3]~622_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[147][3]~622 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[147][3]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N3
dffeas \fsx|lineBuffer[147][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[147][3]~622_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[147][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[147][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[147][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N14
cycloneive_lcell_comb \fsx|vga_g[5]~329 (
// Equation(s):
// \fsx|vga_g[5]~329_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[147][3]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[145][3]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[145][3]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[147][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~329_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~329 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[5]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N18
cycloneive_lcell_comb \fsx|vga_g[5]~330 (
// Equation(s):
// \fsx|vga_g[5]~330_combout  = (\fsx|vga_g[5]~329_combout  & (((\fsx|lineBuffer[211][3]~q ) # (!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[5]~329_combout  & (\fsx|lineBuffer[209][3]~q  & ((\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|lineBuffer[209][3]~q ),
	.datab(\fsx|lineBuffer[211][3]~q ),
	.datac(\fsx|vga_g[5]~329_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~330_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~330 .lut_mask = 16'hCAF0;
defparam \fsx|vga_g[5]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N22
cycloneive_lcell_comb \fsx|vga_g[5]~338 (
// Equation(s):
// \fsx|vga_g[5]~338_combout  = (\fsx|vga_g[5]~335_combout  & ((\fsx|vga_g[5]~337_combout ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_g[5]~335_combout  & (((\fsx|displayGen|o_h[3]~13_combout  & \fsx|vga_g[5]~330_combout ))))

	.dataa(\fsx|vga_g[5]~337_combout ),
	.datab(\fsx|vga_g[5]~335_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_g[5]~330_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~338_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~338 .lut_mask = 16'hBC8C;
defparam \fsx|vga_g[5]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
cycloneive_lcell_comb \fsx|lineBuffer[91][3]~604 (
// Equation(s):
// \fsx|lineBuffer[91][3]~604_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[91][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[91][3]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[91][3]~604_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[91][3]~604 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[91][3]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N19
dffeas \fsx|lineBuffer[91][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[91][3]~604_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[91][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[91][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[91][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
cycloneive_lcell_comb \fsx|lineBuffer[83][3]~601 (
// Equation(s):
// \fsx|lineBuffer[83][3]~601_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[83][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[83][3]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[83][3]~601_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[83][3]~601 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[83][3]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N27
dffeas \fsx|lineBuffer[83][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[83][3]~601_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[83][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[83][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[83][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
cycloneive_lcell_comb \fsx|lineBuffer[19][3]~603 (
// Equation(s):
// \fsx|lineBuffer[19][3]~603_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[19][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[19][3]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[19][3]~603_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[19][3]~603 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[19][3]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N23
dffeas \fsx|lineBuffer[19][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[19][3]~603_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[19][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
cycloneive_lcell_comb \fsx|lineBuffer[27][3]~602 (
// Equation(s):
// \fsx|lineBuffer[27][3]~602_combout  = (\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer~502_combout ))) # (!\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer[27][3]~q ))

	.dataa(\fsx|lineBuffer[24][5]~37_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[27][3]~q ),
	.datad(\fsx|lineBuffer~502_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[27][3]~602_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[27][3]~602 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[27][3]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N29
dffeas \fsx|lineBuffer[27][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[27][3]~602_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[27][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[27][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneive_lcell_comb \fsx|vga_g[5]~305 (
// Equation(s):
// \fsx|vga_g[5]~305_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[27][3]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|lineBuffer[19][3]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[19][3]~q ),
	.datad(\fsx|lineBuffer[27][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~305_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~305 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cycloneive_lcell_comb \fsx|vga_g[5]~306 (
// Equation(s):
// \fsx|vga_g[5]~306_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~305_combout  & (\fsx|lineBuffer[91][3]~q )) # (!\fsx|vga_g[5]~305_combout  & ((\fsx|lineBuffer[83][3]~q ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[5]~305_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[91][3]~q ),
	.datac(\fsx|lineBuffer[83][3]~q ),
	.datad(\fsx|vga_g[5]~305_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~306_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~306 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[5]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \fsx|lineBuffer[13][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[13][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \fsx|lineBuffer[21][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[21][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~488_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[21][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[21][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[21][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \fsx|lineBuffer[21][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[21][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[21][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \fsx|vga_g[5]~302 (
// Equation(s):
// \fsx|vga_g[5]~302_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[21][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[13][3]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[13][3]~q ),
	.datad(\fsx|lineBuffer[21][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~302_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~302 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N7
dffeas \fsx|lineBuffer[85][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[85][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[85][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[85][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \fsx|lineBuffer[77][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[77][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~488_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[77][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[77][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[77][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N9
dffeas \fsx|lineBuffer[77][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[77][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[77][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[77][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[77][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
cycloneive_lcell_comb \fsx|vga_g[5]~303 (
// Equation(s):
// \fsx|vga_g[5]~303_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~302_combout  & (\fsx|lineBuffer[85][3]~q )) # (!\fsx|vga_g[5]~302_combout  & ((\fsx|lineBuffer[77][3]~q ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|vga_g[5]~302_combout ))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_g[5]~302_combout ),
	.datac(\fsx|lineBuffer[85][3]~q ),
	.datad(\fsx|lineBuffer[77][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~303_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~303 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[5]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \fsx|lineBuffer[79][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[79][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[79][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[79][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[79][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \fsx|lineBuffer[79][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[79][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[79][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[79][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[79][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N21
dffeas \fsx|lineBuffer[87][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[87][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[87][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[87][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \fsx|lineBuffer[15][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[15][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \fsx|lineBuffer[23][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[23][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[23][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[23][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[23][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \fsx|lineBuffer[23][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[23][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[23][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[23][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \fsx|vga_g[5]~300 (
// Equation(s):
// \fsx|vga_g[5]~300_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[23][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[15][3]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[15][3]~q ),
	.datad(\fsx|lineBuffer[23][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~300_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~300 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
cycloneive_lcell_comb \fsx|vga_g[5]~301 (
// Equation(s):
// \fsx|vga_g[5]~301_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~300_combout  & ((\fsx|lineBuffer[87][3]~q ))) # (!\fsx|vga_g[5]~300_combout  & (\fsx|lineBuffer[79][3]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[5]~300_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[79][3]~q ),
	.datac(\fsx|lineBuffer[87][3]~q ),
	.datad(\fsx|vga_g[5]~300_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~301_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~301 .lut_mask = 16'hF588;
defparam \fsx|vga_g[5]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N8
cycloneive_lcell_comb \fsx|vga_g[5]~304 (
// Equation(s):
// \fsx|vga_g[5]~304_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_g[5]~301_combout ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_g[5]~303_combout ))))

	.dataa(\fsx|vga_g[5]~303_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_g[5]~301_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~304_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~304 .lut_mask = 16'hF2C2;
defparam \fsx|vga_g[5]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cycloneive_lcell_comb \fsx|lineBuffer[81][3]~597 (
// Equation(s):
// \fsx|lineBuffer[81][3]~597_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[81][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[81][3]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[81][3]~597_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[81][3]~597 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[81][3]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N17
dffeas \fsx|lineBuffer[81][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[81][3]~597_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[81][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[81][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[81][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneive_lcell_comb \fsx|lineBuffer[17][3]~599 (
// Equation(s):
// \fsx|lineBuffer[17][3]~599_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[17][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[17][3]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[17][3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[17][3]~599 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[17][3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N5
dffeas \fsx|lineBuffer[17][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[17][3]~599_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[17][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneive_lcell_comb \fsx|lineBuffer[25][3]~598 (
// Equation(s):
// \fsx|lineBuffer[25][3]~598_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[25][3]~q )))

	.dataa(\fsx|lineBuffer[24][5]~37_combout ),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[25][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[25][3]~598_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[25][3]~598 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[25][3]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N3
dffeas \fsx|lineBuffer[25][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[25][3]~598_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[25][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cycloneive_lcell_comb \fsx|vga_g[5]~298 (
// Equation(s):
// \fsx|vga_g[5]~298_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[25][3]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|lineBuffer[17][3]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[17][3]~q ),
	.datad(\fsx|lineBuffer[25][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~298_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~298 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cycloneive_lcell_comb \fsx|lineBuffer[89][3]~600 (
// Equation(s):
// \fsx|lineBuffer[89][3]~600_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[89][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[89][3]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[89][3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[89][3]~600 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[89][3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N25
dffeas \fsx|lineBuffer[89][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[89][3]~600_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[89][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[89][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[89][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneive_lcell_comb \fsx|vga_g[5]~299 (
// Equation(s):
// \fsx|vga_g[5]~299_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~298_combout  & ((\fsx|lineBuffer[89][3]~q ))) # (!\fsx|vga_g[5]~298_combout  & (\fsx|lineBuffer[81][3]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[5]~298_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[81][3]~q ),
	.datac(\fsx|vga_g[5]~298_combout ),
	.datad(\fsx|lineBuffer[89][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~299_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~299 .lut_mask = 16'hF858;
defparam \fsx|vga_g[5]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N14
cycloneive_lcell_comb \fsx|vga_g[5]~307 (
// Equation(s):
// \fsx|vga_g[5]~307_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[5]~304_combout  & (\fsx|vga_g[5]~306_combout )) # (!\fsx|vga_g[5]~304_combout  & ((\fsx|vga_g[5]~299_combout ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_g[5]~304_combout ))))

	.dataa(\fsx|vga_g[5]~306_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_g[5]~304_combout ),
	.datad(\fsx|vga_g[5]~299_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~307_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~307 .lut_mask = 16'hBCB0;
defparam \fsx|vga_g[5]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \fsx|vga_g[5]~339 (
// Equation(s):
// \fsx|vga_g[5]~339_combout  = (\fsx|vga_g[5]~328_combout  & (((\fsx|vga_g[5]~338_combout )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_g[5]~328_combout  & (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[5]~307_combout ))))

	.dataa(\fsx|vga_g[5]~328_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_g[5]~338_combout ),
	.datad(\fsx|vga_g[5]~307_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~339_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~339 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[5]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \fsx|lineBuffer[125][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[125][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[125][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[125][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \fsx|lineBuffer[133][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[133][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~488_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[133][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[133][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[133][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \fsx|lineBuffer[133][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[133][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[133][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[133][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[133][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \fsx|vga_g[5]~171 (
// Equation(s):
// \fsx|vga_g[5]~171_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[133][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[125][3]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[125][3]~q ),
	.datad(\fsx|lineBuffer[133][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~171_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~171 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y2_N1
dffeas \fsx|lineBuffer[135][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[135][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[135][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[135][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \fsx|lineBuffer[127][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[127][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[127][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[127][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[127][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N9
dffeas \fsx|lineBuffer[127][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[127][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[127][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[127][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[127][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N0
cycloneive_lcell_comb \fsx|vga_g[5]~172 (
// Equation(s):
// \fsx|vga_g[5]~172_combout  = (\fsx|vga_g[5]~171_combout  & (((\fsx|lineBuffer[135][3]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_g[5]~171_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[127][3]~q ))))

	.dataa(\fsx|vga_g[5]~171_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[135][3]~q ),
	.datad(\fsx|lineBuffer[127][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~172_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~172 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[5]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
cycloneive_lcell_comb \fsx|lineBuffer[139][3]~508 (
// Equation(s):
// \fsx|lineBuffer[139][3]~508_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[139][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[139][3]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[139][3]~508_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[139][3]~508 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[139][3]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N31
dffeas \fsx|lineBuffer[139][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[139][3]~508_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[139][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[139][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[139][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N2
cycloneive_lcell_comb \fsx|lineBuffer[129][3]~507 (
// Equation(s):
// \fsx|lineBuffer[129][3]~507_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[129][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[129][3]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[129][3]~507_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[129][3]~507 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[129][3]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N3
dffeas \fsx|lineBuffer[129][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[129][3]~507_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[129][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[129][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[129][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
cycloneive_lcell_comb \fsx|lineBuffer[137][3]~506 (
// Equation(s):
// \fsx|lineBuffer[137][3]~506_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[137][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[137][3]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[137][3]~506_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[137][3]~506 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[137][3]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \fsx|lineBuffer[137][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[137][3]~506_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[137][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[137][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[137][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
cycloneive_lcell_comb \fsx|vga_g[5]~178 (
// Equation(s):
// \fsx|vga_g[5]~178_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[137][3]~q ))) # 
// (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[129][3]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[129][3]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[137][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~178_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~178 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[5]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
cycloneive_lcell_comb \fsx|lineBuffer[131][3]~503 (
// Equation(s):
// \fsx|lineBuffer[131][3]~503_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[131][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[131][3]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[131][3]~503_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[131][3]~503 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[131][3]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \fsx|lineBuffer[131][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[131][3]~503_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[131][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[131][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[131][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N16
cycloneive_lcell_comb \fsx|vga_g[5]~179 (
// Equation(s):
// \fsx|vga_g[5]~179_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_g[5]~178_combout  & (\fsx|lineBuffer[139][3]~q )) # (!\fsx|vga_g[5]~178_combout  & ((\fsx|lineBuffer[131][3]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_g[5]~178_combout ))))

	.dataa(\fsx|lineBuffer[139][3]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_g[5]~178_combout ),
	.datad(\fsx|lineBuffer[131][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~179_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~179 .lut_mask = 16'hBCB0;
defparam \fsx|vga_g[5]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N31
dffeas \fsx|lineBuffer[124][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[124][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[124][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[124][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneive_lcell_comb \fsx|lineBuffer[132][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[132][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~500_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[132][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[132][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[132][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N13
dffeas \fsx|lineBuffer[132][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[132][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[132][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[132][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[132][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneive_lcell_comb \fsx|vga_g[5]~175 (
// Equation(s):
// \fsx|vga_g[5]~175_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[132][3]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  
// & (\fsx|lineBuffer[124][3]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[124][3]~q ),
	.datad(\fsx|lineBuffer[132][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~175_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~175 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneive_lcell_comb \fsx|lineBuffer[126][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[126][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~498_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[126][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[126][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[126][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N3
dffeas \fsx|lineBuffer[126][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[126][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[126][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[126][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[126][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N1
dffeas \fsx|lineBuffer[134][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[134][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[134][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[134][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
cycloneive_lcell_comb \fsx|vga_g[5]~176 (
// Equation(s):
// \fsx|vga_g[5]~176_combout  = (\fsx|vga_g[5]~175_combout  & (((\fsx|lineBuffer[134][3]~q ) # (!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_g[5]~175_combout  & (\fsx|lineBuffer[126][3]~q  & ((\fsx|displayGen|o_h[2]~14_combout ))))

	.dataa(\fsx|vga_g[5]~175_combout ),
	.datab(\fsx|lineBuffer[126][3]~q ),
	.datac(\fsx|lineBuffer[134][3]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~176_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~176 .lut_mask = 16'hE4AA;
defparam \fsx|vga_g[5]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
cycloneive_lcell_comb \fsx|lineBuffer[138][3]~496 (
// Equation(s):
// \fsx|lineBuffer[138][3]~496_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[138][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[138][3]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[138][3]~496_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[138][3]~496 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[138][3]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N9
dffeas \fsx|lineBuffer[138][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[138][3]~496_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[138][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[138][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[138][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
cycloneive_lcell_comb \fsx|lineBuffer[128][3]~495 (
// Equation(s):
// \fsx|lineBuffer[128][3]~495_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[128][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[128][3]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[128][3]~495_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[128][3]~495 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[128][3]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N21
dffeas \fsx|lineBuffer[128][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[128][3]~495_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[128][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[128][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[128][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
cycloneive_lcell_comb \fsx|lineBuffer[136][3]~494 (
// Equation(s):
// \fsx|lineBuffer[136][3]~494_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[136][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[136][3]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[136][3]~494_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[136][3]~494 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[136][3]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N19
dffeas \fsx|lineBuffer[136][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[136][3]~494_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[136][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[136][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[136][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N14
cycloneive_lcell_comb \fsx|vga_g[5]~173 (
// Equation(s):
// \fsx|vga_g[5]~173_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[136][3]~q ))) # 
// (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[128][3]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[128][3]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[136][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~173_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~173 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[5]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneive_lcell_comb \fsx|lineBuffer[130][3]~491 (
// Equation(s):
// \fsx|lineBuffer[130][3]~491_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[130][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[130][3]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[130][3]~491_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[130][3]~491 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[130][3]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \fsx|lineBuffer[130][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[130][3]~491_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[130][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[130][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[130][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
cycloneive_lcell_comb \fsx|vga_g[5]~174 (
// Equation(s):
// \fsx|vga_g[5]~174_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_g[5]~173_combout  & (\fsx|lineBuffer[138][3]~q )) # (!\fsx|vga_g[5]~173_combout  & ((\fsx|lineBuffer[130][3]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_g[5]~173_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[138][3]~q ),
	.datac(\fsx|vga_g[5]~173_combout ),
	.datad(\fsx|lineBuffer[130][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~174_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~174 .lut_mask = 16'hDAD0;
defparam \fsx|vga_g[5]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
cycloneive_lcell_comb \fsx|vga_g[5]~177 (
// Equation(s):
// \fsx|vga_g[5]~177_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[5]~174_combout ))) # 
// (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|vga_g[5]~176_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_g[5]~176_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_g[5]~174_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~177_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~177 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[5]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
cycloneive_lcell_comb \fsx|vga_g[5]~180 (
// Equation(s):
// \fsx|vga_g[5]~180_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[5]~177_combout  & ((\fsx|vga_g[5]~179_combout ))) # (!\fsx|vga_g[5]~177_combout  & (\fsx|vga_g[5]~172_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_g[5]~177_combout ))))

	.dataa(\fsx|vga_g[5]~172_combout ),
	.datab(\fsx|vga_g[5]~179_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_g[5]~177_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~180_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~180 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[5]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \fsx|lineBuffer[65][3]~509 (
// Equation(s):
// \fsx|lineBuffer[65][3]~509_combout  = (\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer[65][3]~q )))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[65][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[65][3]~509_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[65][3]~509 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[65][3]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \fsx|lineBuffer[65][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[65][3]~509_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[65][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[65][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[65][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \fsx|lineBuffer[73][3]~510 (
// Equation(s):
// \fsx|lineBuffer[73][3]~510_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[73][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[73][3]~q ),
	.datad(\fsx|lineBuffer[72][5]~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[73][3]~510_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[73][3]~510 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[73][3]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \fsx|lineBuffer[73][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[73][3]~510_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[73][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[73][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[73][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N13
dffeas \fsx|lineBuffer[61][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[61][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[61][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[61][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \fsx|lineBuffer[69][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[69][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~488_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[69][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[69][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[69][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N11
dffeas \fsx|lineBuffer[69][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[69][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[69][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[69][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[69][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \fsx|vga_g[5]~181 (
// Equation(s):
// \fsx|vga_g[5]~181_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[69][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[61][3]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[61][3]~q ),
	.datad(\fsx|lineBuffer[69][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~181_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~181 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \fsx|vga_g[5]~182 (
// Equation(s):
// \fsx|vga_g[5]~182_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[5]~181_combout  & ((\fsx|lineBuffer[73][3]~q ))) # (!\fsx|vga_g[5]~181_combout  & (\fsx|lineBuffer[65][3]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_g[5]~181_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[65][3]~q ),
	.datac(\fsx|lineBuffer[73][3]~q ),
	.datad(\fsx|vga_g[5]~181_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~182_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~182 .lut_mask = 16'hF588;
defparam \fsx|vga_g[5]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \fsx|lineBuffer[64][3]~513 (
// Equation(s):
// \fsx|lineBuffer[64][3]~513_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~493_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[64][3]~q ))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[64][3]~q ),
	.datad(\fsx|lineBuffer~493_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[64][3]~513_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[64][3]~513 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[64][3]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \fsx|lineBuffer[64][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[64][3]~513_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[64][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[64][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[64][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \fsx|lineBuffer[72][3]~514 (
// Equation(s):
// \fsx|lineBuffer[72][3]~514_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[72][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[72][3]~q ),
	.datad(\fsx|lineBuffer[72][5]~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[72][3]~514_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[72][3]~514 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[72][3]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \fsx|lineBuffer[72][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[72][3]~514_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[72][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[72][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[72][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \fsx|lineBuffer[68][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[68][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~500_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[68][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[68][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[68][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \fsx|lineBuffer[68][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[68][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[68][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[68][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[68][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \fsx|lineBuffer[60][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[60][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[60][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[60][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \fsx|vga_g[5]~185 (
// Equation(s):
// \fsx|vga_g[5]~185_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[68][3]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|lineBuffer[60][3]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[68][3]~q ),
	.datac(\fsx|lineBuffer[60][3]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~185_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~185 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[5]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \fsx|vga_g[5]~186 (
// Equation(s):
// \fsx|vga_g[5]~186_combout  = (\fsx|vga_g[5]~185_combout  & (((\fsx|lineBuffer[72][3]~q ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_g[5]~185_combout  & (\fsx|lineBuffer[64][3]~q  & ((\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[64][3]~q ),
	.datab(\fsx|lineBuffer[72][3]~q ),
	.datac(\fsx|vga_g[5]~185_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~186_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~186 .lut_mask = 16'hCAF0;
defparam \fsx|vga_g[5]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \fsx|lineBuffer[74][3]~512 (
// Equation(s):
// \fsx|lineBuffer[74][3]~512_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[74][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[74][3]~q ),
	.datad(\fsx|lineBuffer[72][5]~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[74][3]~512_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[74][3]~512 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[74][3]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N3
dffeas \fsx|lineBuffer[74][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[74][3]~512_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[74][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[74][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[74][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \fsx|lineBuffer[66][3]~511 (
// Equation(s):
// \fsx|lineBuffer[66][3]~511_combout  = (\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer[66][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[66][3]~q ),
	.datad(\fsx|lineBuffer[64][5]~25_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[66][3]~511_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[66][3]~511 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[66][3]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \fsx|lineBuffer[66][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[66][3]~511_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[66][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[66][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[66][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \fsx|lineBuffer[70][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[70][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~498_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[70][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[70][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[70][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \fsx|lineBuffer[70][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[70][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[70][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[70][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[70][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \fsx|lineBuffer[62][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[62][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[62][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[62][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \fsx|vga_g[5]~183 (
// Equation(s):
// \fsx|vga_g[5]~183_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[70][3]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|lineBuffer[62][3]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[70][3]~q ),
	.datac(\fsx|lineBuffer[62][3]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~183_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~183 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[5]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \fsx|vga_g[5]~184 (
// Equation(s):
// \fsx|vga_g[5]~184_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[5]~183_combout  & (\fsx|lineBuffer[74][3]~q )) # (!\fsx|vga_g[5]~183_combout  & ((\fsx|lineBuffer[66][3]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_g[5]~183_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[74][3]~q ),
	.datac(\fsx|lineBuffer[66][3]~q ),
	.datad(\fsx|vga_g[5]~183_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~184_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~184 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[5]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \fsx|vga_g[5]~187 (
// Equation(s):
// \fsx|vga_g[5]~187_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[1]~10_combout ) # ((\fsx|vga_g[5]~184_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_g[5]~186_combout )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_g[5]~186_combout ),
	.datad(\fsx|vga_g[5]~184_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~187_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~187 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \fsx|lineBuffer[75][3]~516 (
// Equation(s):
// \fsx|lineBuffer[75][3]~516_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[75][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[75][3]~q ),
	.datad(\fsx|lineBuffer[72][5]~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[75][3]~516_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[75][3]~516 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[75][3]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \fsx|lineBuffer[75][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[75][3]~516_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[75][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[75][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[75][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \fsx|lineBuffer[67][3]~515 (
// Equation(s):
// \fsx|lineBuffer[67][3]~515_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~502_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[67][3]~q ))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[67][3]~q ),
	.datad(\fsx|lineBuffer~502_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[67][3]~515_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[67][3]~515 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[67][3]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \fsx|lineBuffer[67][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[67][3]~515_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[67][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[67][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[67][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N31
dffeas \fsx|lineBuffer[63][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[63][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[63][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[63][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N12
cycloneive_lcell_comb \fsx|lineBuffer[71][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[71][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~486_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[71][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[71][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[71][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N13
dffeas \fsx|lineBuffer[71][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[71][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[71][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[71][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[71][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneive_lcell_comb \fsx|vga_g[5]~188 (
// Equation(s):
// \fsx|vga_g[5]~188_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[71][3]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  
// & (\fsx|lineBuffer[63][3]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[63][3]~q ),
	.datad(\fsx|lineBuffer[71][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~188_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~188 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \fsx|vga_g[5]~189 (
// Equation(s):
// \fsx|vga_g[5]~189_combout  = (\fsx|vga_g[5]~188_combout  & ((\fsx|lineBuffer[75][3]~q ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_g[5]~188_combout  & (((\fsx|lineBuffer[67][3]~q  & \fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[75][3]~q ),
	.datab(\fsx|lineBuffer[67][3]~q ),
	.datac(\fsx|vga_g[5]~188_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~189_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~189 .lut_mask = 16'hACF0;
defparam \fsx|vga_g[5]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \fsx|vga_g[5]~190 (
// Equation(s):
// \fsx|vga_g[5]~190_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[5]~187_combout  & ((\fsx|vga_g[5]~189_combout ))) # (!\fsx|vga_g[5]~187_combout  & (\fsx|vga_g[5]~182_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_g[5]~187_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_g[5]~182_combout ),
	.datac(\fsx|vga_g[5]~187_combout ),
	.datad(\fsx|vga_g[5]~189_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~190_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~190 .lut_mask = 16'hF858;
defparam \fsx|vga_g[5]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \fsx|lineBuffer[4][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[4][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~500_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[4][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N27
dffeas \fsx|lineBuffer[4][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[4][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N13
dffeas \fsx|lineBuffer[252][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[252][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[252][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[252][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \fsx|vga_g[5]~195 (
// Equation(s):
// \fsx|vga_g[5]~195_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[4][3]~q )) # (!\fsx|displayGen|o_h[4]~12_combout  
// & ((\fsx|lineBuffer[252][3]~q )))))

	.dataa(\fsx|lineBuffer[4][3]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[252][3]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~195_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~195 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[5]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N15
dffeas \fsx|lineBuffer[5][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[5][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \fsx|lineBuffer[253][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[253][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~488_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[253][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[253][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[253][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \fsx|lineBuffer[253][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[253][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[253][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[253][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[253][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \fsx|vga_g[5]~196 (
// Equation(s):
// \fsx|vga_g[5]~196_combout  = (\fsx|vga_g[5]~195_combout  & (((\fsx|lineBuffer[5][3]~q )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_g[5]~195_combout  & (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[253][3]~q ))))

	.dataa(\fsx|vga_g[5]~195_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[5][3]~q ),
	.datad(\fsx|lineBuffer[253][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~196_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~196 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[5]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \fsx|lineBuffer[254][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[254][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[254][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[254][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \fsx|lineBuffer[6][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[6][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~498_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[6][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \fsx|lineBuffer[6][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[6][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \fsx|vga_g[5]~193 (
// Equation(s):
// \fsx|vga_g[5]~193_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[1]~10_combout ) # ((\fsx|lineBuffer[6][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[254][3]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[254][3]~q ),
	.datad(\fsx|lineBuffer[6][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~193_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~193 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N7
dffeas \fsx|lineBuffer[7][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[7][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \fsx|lineBuffer[255][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[255][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[255][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[255][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[255][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N1
dffeas \fsx|lineBuffer[255][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[255][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[255][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[255][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[255][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \fsx|vga_g[5]~194 (
// Equation(s):
// \fsx|vga_g[5]~194_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[5]~193_combout  & (\fsx|lineBuffer[7][3]~q )) # (!\fsx|vga_g[5]~193_combout  & ((\fsx|lineBuffer[255][3]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_g[5]~193_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_g[5]~193_combout ),
	.datac(\fsx|lineBuffer[7][3]~q ),
	.datad(\fsx|lineBuffer[255][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~194_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~194 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[5]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \fsx|vga_g[5]~197 (
// Equation(s):
// \fsx|vga_g[5]~197_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[3]~13_combout ) # (\fsx|vga_g[5]~194_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_g[5]~196_combout  & (!\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|vga_g[5]~196_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_g[5]~194_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~197_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~197 .lut_mask = 16'hAEA4;
defparam \fsx|vga_g[5]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \fsx|lineBuffer[0][3]~519 (
// Equation(s):
// \fsx|lineBuffer[0][3]~519_combout  = (\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer[0][3]~q )))

	.dataa(\fsx|lineBuffer~493_combout ),
	.datab(\fsx|lineBuffer[0][5]~29_combout ),
	.datac(\fsx|lineBuffer[0][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[0][3]~519_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[0][3]~519 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[0][3]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \fsx|lineBuffer[0][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[0][3]~519_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[0][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \fsx|lineBuffer[8][3]~518 (
// Equation(s):
// \fsx|lineBuffer[8][3]~518_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[8][3]~q )))

	.dataa(\fsx|lineBuffer~493_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[8][3]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[8][3]~518_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[8][3]~518 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[8][3]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \fsx|lineBuffer[8][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[8][3]~518_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[8][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \fsx|vga_g[5]~191 (
// Equation(s):
// \fsx|vga_g[5]~191_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[8][3]~q ))) # 
// (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[0][3]~q ))))

	.dataa(\fsx|lineBuffer[0][3]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[8][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~191_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~191 .lut_mask = 16'hF2C2;
defparam \fsx|vga_g[5]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \fsx|lineBuffer[1][3]~517 (
// Equation(s):
// \fsx|lineBuffer[1][3]~517_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~505_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[1][3]~q ))

	.dataa(\fsx|lineBuffer[0][5]~29_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[1][3]~q ),
	.datad(\fsx|lineBuffer~505_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[1][3]~517_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[1][3]~517 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[1][3]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \fsx|lineBuffer[1][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[1][3]~517_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[1][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \fsx|lineBuffer[9][3]~520 (
// Equation(s):
// \fsx|lineBuffer[9][3]~520_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[9][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[9][3]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[9][3]~520_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[9][3]~520 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[9][3]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \fsx|lineBuffer[9][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[9][3]~520_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[9][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \fsx|vga_g[5]~192 (
// Equation(s):
// \fsx|vga_g[5]~192_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[5]~191_combout  & ((\fsx|lineBuffer[9][3]~q ))) # (!\fsx|vga_g[5]~191_combout  & (\fsx|lineBuffer[1][3]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_g[5]~191_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_g[5]~191_combout ),
	.datac(\fsx|lineBuffer[1][3]~q ),
	.datad(\fsx|lineBuffer[9][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~192_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~192 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[5]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \fsx|lineBuffer[11][3]~524 (
// Equation(s):
// \fsx|lineBuffer[11][3]~524_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[11][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~502_combout ),
	.datac(\fsx|lineBuffer[11][3]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[11][3]~524_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[11][3]~524 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[11][3]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \fsx|lineBuffer[11][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[11][3]~524_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[11][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \fsx|lineBuffer[3][3]~521 (
// Equation(s):
// \fsx|lineBuffer[3][3]~521_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~502_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[3][3]~q ))

	.dataa(\fsx|lineBuffer[0][5]~29_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[3][3]~q ),
	.datad(\fsx|lineBuffer~502_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[3][3]~521_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[3][3]~521 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[3][3]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \fsx|lineBuffer[3][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[3][3]~521_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[3][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \fsx|lineBuffer[2][3]~523 (
// Equation(s):
// \fsx|lineBuffer[2][3]~523_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~490_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[2][3]~q ))

	.dataa(\fsx|lineBuffer[0][5]~29_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[2][3]~q ),
	.datad(\fsx|lineBuffer~490_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[2][3]~523_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[2][3]~523 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[2][3]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \fsx|lineBuffer[2][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[2][3]~523_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[2][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \fsx|lineBuffer[10][3]~522 (
// Equation(s):
// \fsx|lineBuffer[10][3]~522_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[10][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~490_combout ),
	.datac(\fsx|lineBuffer[10][3]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[10][3]~522_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[10][3]~522 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[10][3]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \fsx|lineBuffer[10][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[10][3]~522_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[10][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \fsx|vga_g[5]~198 (
// Equation(s):
// \fsx|vga_g[5]~198_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[10][3]~q ))) # 
// (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[2][3]~q ))))

	.dataa(\fsx|lineBuffer[2][3]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[10][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~198_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~198 .lut_mask = 16'hF2C2;
defparam \fsx|vga_g[5]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \fsx|vga_g[5]~199 (
// Equation(s):
// \fsx|vga_g[5]~199_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[5]~198_combout  & (\fsx|lineBuffer[11][3]~q )) # (!\fsx|vga_g[5]~198_combout  & ((\fsx|lineBuffer[3][3]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_g[5]~198_combout ))))

	.dataa(\fsx|lineBuffer[11][3]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[3][3]~q ),
	.datad(\fsx|vga_g[5]~198_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~199_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~199 .lut_mask = 16'hBBC0;
defparam \fsx|vga_g[5]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \fsx|vga_g[5]~200 (
// Equation(s):
// \fsx|vga_g[5]~200_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[5]~197_combout  & ((\fsx|vga_g[5]~199_combout ))) # (!\fsx|vga_g[5]~197_combout  & (\fsx|vga_g[5]~192_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|vga_g[5]~197_combout ))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|vga_g[5]~197_combout ),
	.datac(\fsx|vga_g[5]~192_combout ),
	.datad(\fsx|vga_g[5]~199_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~200_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~200 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[5]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
cycloneive_lcell_comb \fsx|vga_g[5]~201 (
// Equation(s):
// \fsx|vga_g[5]~201_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|vga_g[5]~190_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[5]~200_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[5]~190_combout ),
	.datad(\fsx|vga_g[5]~200_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~201_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~201 .lut_mask = 16'hB9A8;
defparam \fsx|vga_g[5]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N31
dffeas \fsx|lineBuffer[190][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[190][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[190][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[190][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
cycloneive_lcell_comb \fsx|lineBuffer[194][3]~525 (
// Equation(s):
// \fsx|lineBuffer[194][3]~525_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[194][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~490_combout ),
	.datac(\fsx|lineBuffer[194][3]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[194][3]~525_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[194][3]~525 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[194][3]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N21
dffeas \fsx|lineBuffer[194][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[194][3]~525_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[194][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[194][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[194][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
cycloneive_lcell_comb \fsx|vga_g[5]~202 (
// Equation(s):
// \fsx|vga_g[5]~202_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[194][3]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  
// & (\fsx|lineBuffer[190][3]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[190][3]~q ),
	.datad(\fsx|lineBuffer[194][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~202_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~202 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N16
cycloneive_lcell_comb \fsx|lineBuffer[195][3]~526 (
// Equation(s):
// \fsx|lineBuffer[195][3]~526_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[195][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~502_combout ),
	.datac(\fsx|lineBuffer[195][3]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[195][3]~526_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[195][3]~526 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[195][3]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N17
dffeas \fsx|lineBuffer[195][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[195][3]~526_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[195][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[195][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[195][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N27
dffeas \fsx|lineBuffer[191][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[191][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[191][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[191][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cycloneive_lcell_comb \fsx|vga_g[5]~203 (
// Equation(s):
// \fsx|vga_g[5]~203_combout  = (\fsx|vga_g[5]~202_combout  & ((\fsx|lineBuffer[195][3]~q ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_g[5]~202_combout  & (((\fsx|lineBuffer[191][3]~q  & \fsx|displayGen|o_h[1]~10_combout ))))

	.dataa(\fsx|vga_g[5]~202_combout ),
	.datab(\fsx|lineBuffer[195][3]~q ),
	.datac(\fsx|lineBuffer[191][3]~q ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~203_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~203 .lut_mask = 16'hD8AA;
defparam \fsx|vga_g[5]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
cycloneive_lcell_comb \fsx|lineBuffer[201][3]~528 (
// Equation(s):
// \fsx|lineBuffer[201][3]~528_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[201][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[201][3]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[201][3]~528_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[201][3]~528 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[201][3]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N7
dffeas \fsx|lineBuffer[201][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[201][3]~528_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[201][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[201][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[201][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N1
dffeas \fsx|lineBuffer[197][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[197][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[197][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[197][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N21
dffeas \fsx|lineBuffer[196][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[196][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[196][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[196][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
cycloneive_lcell_comb \fsx|lineBuffer[200][3]~527 (
// Equation(s):
// \fsx|lineBuffer[200][3]~527_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[200][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[200][3]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[200][3]~527_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[200][3]~527 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[200][3]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N19
dffeas \fsx|lineBuffer[200][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[200][3]~527_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[200][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[200][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[200][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
cycloneive_lcell_comb \fsx|vga_g[5]~204 (
// Equation(s):
// \fsx|vga_g[5]~204_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[200][3]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  
// & (\fsx|lineBuffer[196][3]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[196][3]~q ),
	.datad(\fsx|lineBuffer[200][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~204_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~204 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
cycloneive_lcell_comb \fsx|vga_g[5]~205 (
// Equation(s):
// \fsx|vga_g[5]~205_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[5]~204_combout  & (\fsx|lineBuffer[201][3]~q )) # (!\fsx|vga_g[5]~204_combout  & ((\fsx|lineBuffer[197][3]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_g[5]~204_combout ))))

	.dataa(\fsx|lineBuffer[201][3]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[197][3]~q ),
	.datad(\fsx|vga_g[5]~204_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~205_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~205 .lut_mask = 16'hBBC0;
defparam \fsx|vga_g[5]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
cycloneive_lcell_comb \fsx|lineBuffer[193][3]~530 (
// Equation(s):
// \fsx|lineBuffer[193][3]~530_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[193][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[193][3]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[193][3]~530_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[193][3]~530 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[193][3]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N25
dffeas \fsx|lineBuffer[193][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[193][3]~530_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[193][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[193][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[193][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N11
dffeas \fsx|lineBuffer[189][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[189][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[189][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[189][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N7
dffeas \fsx|lineBuffer[188][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[188][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[188][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[188][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
cycloneive_lcell_comb \fsx|lineBuffer[192][3]~529 (
// Equation(s):
// \fsx|lineBuffer[192][3]~529_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[192][3]~q )))

	.dataa(\fsx|lineBuffer~493_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[192][3]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[192][3]~529_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[192][3]~529 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[192][3]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N13
dffeas \fsx|lineBuffer[192][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[192][3]~529_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[192][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[192][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[192][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
cycloneive_lcell_comb \fsx|vga_g[5]~206 (
// Equation(s):
// \fsx|vga_g[5]~206_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[192][3]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  
// & (\fsx|lineBuffer[188][3]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[188][3]~q ),
	.datad(\fsx|lineBuffer[192][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~206_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~206 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
cycloneive_lcell_comb \fsx|vga_g[5]~207 (
// Equation(s):
// \fsx|vga_g[5]~207_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[5]~206_combout  & (\fsx|lineBuffer[193][3]~q )) # (!\fsx|vga_g[5]~206_combout  & ((\fsx|lineBuffer[189][3]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_g[5]~206_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[193][3]~q ),
	.datac(\fsx|lineBuffer[189][3]~q ),
	.datad(\fsx|vga_g[5]~206_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~207_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~207 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[5]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
cycloneive_lcell_comb \fsx|vga_g[5]~208 (
// Equation(s):
// \fsx|vga_g[5]~208_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~205_combout ) # ((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((!\fsx|displayGen|o_h[2]~14_combout  & \fsx|vga_g[5]~207_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_g[5]~205_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_g[5]~207_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~208_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~208 .lut_mask = 16'hADA8;
defparam \fsx|vga_g[5]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
cycloneive_lcell_comb \fsx|lineBuffer[203][3]~532 (
// Equation(s):
// \fsx|lineBuffer[203][3]~532_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[203][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[203][3]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[203][3]~532_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[203][3]~532 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[203][3]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N31
dffeas \fsx|lineBuffer[203][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[203][3]~532_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[203][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[203][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[203][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N9
dffeas \fsx|lineBuffer[199][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[199][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[199][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[199][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N13
dffeas \fsx|lineBuffer[198][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[198][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[198][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[198][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
cycloneive_lcell_comb \fsx|lineBuffer[202][3]~531 (
// Equation(s):
// \fsx|lineBuffer[202][3]~531_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[202][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[202][3]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[202][3]~531_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[202][3]~531 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[202][3]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N3
dffeas \fsx|lineBuffer[202][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[202][3]~531_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[202][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[202][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[202][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneive_lcell_comb \fsx|vga_g[5]~209 (
// Equation(s):
// \fsx|vga_g[5]~209_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[202][3]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  
// & (\fsx|lineBuffer[198][3]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[198][3]~q ),
	.datad(\fsx|lineBuffer[202][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~209_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~209 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cycloneive_lcell_comb \fsx|vga_g[5]~210 (
// Equation(s):
// \fsx|vga_g[5]~210_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[5]~209_combout  & (\fsx|lineBuffer[203][3]~q )) # (!\fsx|vga_g[5]~209_combout  & ((\fsx|lineBuffer[199][3]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_g[5]~209_combout ))))

	.dataa(\fsx|lineBuffer[203][3]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[199][3]~q ),
	.datad(\fsx|vga_g[5]~209_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~210_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~210 .lut_mask = 16'hBBC0;
defparam \fsx|vga_g[5]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N4
cycloneive_lcell_comb \fsx|vga_g[5]~211 (
// Equation(s):
// \fsx|vga_g[5]~211_combout  = (\fsx|vga_g[5]~208_combout  & (((\fsx|vga_g[5]~210_combout ) # (!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_g[5]~208_combout  & (\fsx|vga_g[5]~203_combout  & (\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|vga_g[5]~203_combout ),
	.datab(\fsx|vga_g[5]~208_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_g[5]~210_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~211_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~211 .lut_mask = 16'hEC2C;
defparam \fsx|vga_g[5]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
cycloneive_lcell_comb \fsx|vga_g[5]~212 (
// Equation(s):
// \fsx|vga_g[5]~212_combout  = (\fsx|vga_g[5]~201_combout  & (((\fsx|vga_g[5]~211_combout ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_g[5]~201_combout  & (\fsx|vga_g[5]~180_combout  & ((\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|vga_g[5]~180_combout ),
	.datab(\fsx|vga_g[5]~201_combout ),
	.datac(\fsx|vga_g[5]~211_combout ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~212_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~212 .lut_mask = 16'hE2CC;
defparam \fsx|vga_g[5]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \fsx|lineBuffer[106][3]~576 (
// Equation(s):
// \fsx|lineBuffer[106][3]~576_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~490_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[106][3]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[104][5]~17_combout ),
	.datac(\fsx|lineBuffer[106][3]~q ),
	.datad(\fsx|lineBuffer~490_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[106][3]~576_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[106][3]~576 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[106][3]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \fsx|lineBuffer[106][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[106][3]~576_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[106][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[106][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[106][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \fsx|lineBuffer[98][3]~574 (
// Equation(s):
// \fsx|lineBuffer[98][3]~574_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[98][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(\fsx|lineBuffer[96][5]~28_combout ),
	.datac(\fsx|lineBuffer[98][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[98][3]~574_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[98][3]~574 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[98][3]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \fsx|lineBuffer[98][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[98][3]~574_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[98][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[98][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[98][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \fsx|lineBuffer[96][3]~575 (
// Equation(s):
// \fsx|lineBuffer[96][3]~575_combout  = (\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer~493_combout ))) # (!\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer[96][3]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[96][5]~28_combout ),
	.datac(\fsx|lineBuffer[96][3]~q ),
	.datad(\fsx|lineBuffer~493_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[96][3]~575_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[96][3]~575 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[96][3]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \fsx|lineBuffer[96][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[96][3]~575_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[96][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[96][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[96][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \fsx|vga_g[5]~267 (
// Equation(s):
// \fsx|vga_g[5]~267_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[98][3]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((!\fsx|displayGen|o_h[4]~12_combout  & \fsx|lineBuffer[96][3]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[98][3]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[96][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~267_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~267 .lut_mask = 16'hADA8;
defparam \fsx|vga_g[5]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \fsx|lineBuffer[104][3]~573 (
// Equation(s):
// \fsx|lineBuffer[104][3]~573_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[104][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[104][3]~q ),
	.datad(\fsx|lineBuffer[104][5]~17_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[104][3]~573_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[104][3]~573 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[104][3]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \fsx|lineBuffer[104][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[104][3]~573_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[104][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[104][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[104][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \fsx|vga_g[5]~268 (
// Equation(s):
// \fsx|vga_g[5]~268_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~267_combout  & (\fsx|lineBuffer[106][3]~q )) # (!\fsx|vga_g[5]~267_combout  & ((\fsx|lineBuffer[104][3]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_g[5]~267_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[106][3]~q ),
	.datac(\fsx|vga_g[5]~267_combout ),
	.datad(\fsx|lineBuffer[104][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~268_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~268 .lut_mask = 16'hDAD0;
defparam \fsx|vga_g[5]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N23
dffeas \fsx|lineBuffer[92][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[92][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[92][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[92][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \fsx|lineBuffer[94][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[94][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~498_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[94][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[94][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[94][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N13
dffeas \fsx|lineBuffer[94][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[94][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[94][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[94][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[94][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \fsx|vga_g[5]~269 (
// Equation(s):
// \fsx|vga_g[5]~269_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[94][3]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  
// & (\fsx|lineBuffer[92][3]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[92][3]~q ),
	.datad(\fsx|lineBuffer[94][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~269_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~269 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \fsx|lineBuffer[102][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[102][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[102][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[102][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneive_lcell_comb \fsx|lineBuffer[100][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[100][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~500_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[100][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[100][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[100][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N9
dffeas \fsx|lineBuffer[100][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[100][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[100][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[100][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[100][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \fsx|vga_g[5]~270 (
// Equation(s):
// \fsx|vga_g[5]~270_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~269_combout  & (\fsx|lineBuffer[102][3]~q )) # (!\fsx|vga_g[5]~269_combout  & ((\fsx|lineBuffer[100][3]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_g[5]~269_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_g[5]~269_combout ),
	.datac(\fsx|lineBuffer[102][3]~q ),
	.datad(\fsx|lineBuffer[100][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~270_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~270 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[5]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \fsx|vga_g[5]~271 (
// Equation(s):
// \fsx|vga_g[5]~271_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[5]~268_combout ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|vga_g[5]~270_combout  & !\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|vga_g[5]~268_combout ),
	.datab(\fsx|vga_g[5]~270_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~271_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~271 .lut_mask = 16'hF0AC;
defparam \fsx|vga_g[5]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \fsx|lineBuffer[170][3]~580 (
// Equation(s):
// \fsx|lineBuffer[170][3]~580_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~490_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[170][3]~q ))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[170][3]~q ),
	.datad(\fsx|lineBuffer~490_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[170][3]~580_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[170][3]~580 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[170][3]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \fsx|lineBuffer[170][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[170][3]~580_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[170][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[170][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[170][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \fsx|lineBuffer[168][3]~577 (
// Equation(s):
// \fsx|lineBuffer[168][3]~577_combout  = (\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer[168][3]~q )))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[168][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[168][3]~577_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[168][3]~577 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[168][3]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \fsx|lineBuffer[168][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[168][3]~577_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[168][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[168][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[168][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \fsx|lineBuffer[162][3]~578 (
// Equation(s):
// \fsx|lineBuffer[162][3]~578_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[162][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(\fsx|lineBuffer[160][5]~32_combout ),
	.datac(\fsx|lineBuffer[162][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[162][3]~578_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[162][3]~578 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[162][3]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \fsx|lineBuffer[162][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[162][3]~578_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[162][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[162][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[162][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \fsx|lineBuffer[160][3]~579 (
// Equation(s):
// \fsx|lineBuffer[160][3]~579_combout  = (\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer~493_combout ))) # (!\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer[160][3]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[160][5]~32_combout ),
	.datac(\fsx|lineBuffer[160][3]~q ),
	.datad(\fsx|lineBuffer~493_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[160][3]~579_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[160][3]~579 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[160][3]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \fsx|lineBuffer[160][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[160][3]~579_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[160][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[160][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[160][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \fsx|vga_g[5]~272 (
// Equation(s):
// \fsx|vga_g[5]~272_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[162][3]~q )) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[160][3]~q )))))

	.dataa(\fsx|lineBuffer[162][3]~q ),
	.datab(\fsx|lineBuffer[160][3]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~272_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~272 .lut_mask = 16'hFA0C;
defparam \fsx|vga_g[5]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \fsx|vga_g[5]~273 (
// Equation(s):
// \fsx|vga_g[5]~273_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~272_combout  & (\fsx|lineBuffer[170][3]~q )) # (!\fsx|vga_g[5]~272_combout  & ((\fsx|lineBuffer[168][3]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_g[5]~272_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[170][3]~q ),
	.datac(\fsx|lineBuffer[168][3]~q ),
	.datad(\fsx|vga_g[5]~272_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~273_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~273 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[5]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N21
dffeas \fsx|lineBuffer[156][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[156][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[156][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[156][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N10
cycloneive_lcell_comb \fsx|lineBuffer[158][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[158][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~498_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[158][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[158][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[158][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N11
dffeas \fsx|lineBuffer[158][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[158][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[158][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[158][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[158][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N20
cycloneive_lcell_comb \fsx|vga_g[5]~265 (
// Equation(s):
// \fsx|vga_g[5]~265_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[158][3]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  
// & (\fsx|lineBuffer[156][3]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[156][3]~q ),
	.datad(\fsx|lineBuffer[158][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~265_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~265 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N23
dffeas \fsx|lineBuffer[166][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[166][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[166][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[166][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N24
cycloneive_lcell_comb \fsx|lineBuffer[164][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[164][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~500_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[164][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[164][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[164][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N25
dffeas \fsx|lineBuffer[164][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[164][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[164][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[164][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[164][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N22
cycloneive_lcell_comb \fsx|vga_g[5]~266 (
// Equation(s):
// \fsx|vga_g[5]~266_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~265_combout  & (\fsx|lineBuffer[166][3]~q )) # (!\fsx|vga_g[5]~265_combout  & ((\fsx|lineBuffer[164][3]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_g[5]~265_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_g[5]~265_combout ),
	.datac(\fsx|lineBuffer[166][3]~q ),
	.datad(\fsx|lineBuffer[164][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~266_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~266 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[5]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \fsx|vga_g[5]~274 (
// Equation(s):
// \fsx|vga_g[5]~274_combout  = (\fsx|vga_g[5]~271_combout  & ((\fsx|vga_g[5]~273_combout ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[5]~271_combout  & (((\fsx|vga_g[5]~266_combout  & \fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|vga_g[5]~271_combout ),
	.datab(\fsx|vga_g[5]~273_combout ),
	.datac(\fsx|vga_g[5]~266_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~274_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~274 .lut_mask = 16'hD8AA;
defparam \fsx|vga_g[5]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \fsx|lineBuffer[30][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[30][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~498_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[30][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[30][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[30][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N31
dffeas \fsx|lineBuffer[30][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[30][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[30][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \fsx|lineBuffer[28][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[28][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[28][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \fsx|vga_g[5]~275 (
// Equation(s):
// \fsx|vga_g[5]~275_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[30][3]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|lineBuffer[28][3]~q  & !\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|lineBuffer[30][3]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[28][3]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~275_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~275 .lut_mask = 16'hCCB8;
defparam \fsx|vga_g[5]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N3
dffeas \fsx|lineBuffer[38][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[38][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[38][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[38][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \fsx|lineBuffer[36][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[36][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~500_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[36][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[36][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[36][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \fsx|lineBuffer[36][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[36][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[36][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[36][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[36][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \fsx|vga_g[5]~276 (
// Equation(s):
// \fsx|vga_g[5]~276_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~275_combout  & (\fsx|lineBuffer[38][3]~q )) # (!\fsx|vga_g[5]~275_combout  & ((\fsx|lineBuffer[36][3]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_g[5]~275_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_g[5]~275_combout ),
	.datac(\fsx|lineBuffer[38][3]~q ),
	.datad(\fsx|lineBuffer[36][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~276_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~276 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[5]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N10
cycloneive_lcell_comb \fsx|lineBuffer[40][3]~585 (
// Equation(s):
// \fsx|lineBuffer[40][3]~585_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[40][3]~q )))

	.dataa(\fsx|lineBuffer~493_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[40][3]~q ),
	.datad(\fsx|lineBuffer[40][5]~23_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[40][3]~585_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[40][3]~585 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[40][3]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N11
dffeas \fsx|lineBuffer[40][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[40][3]~585_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[40][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[40][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[40][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N26
cycloneive_lcell_comb \fsx|lineBuffer[42][3]~588 (
// Equation(s):
// \fsx|lineBuffer[42][3]~588_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~490_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[42][3]~q ))

	.dataa(\fsx|lineBuffer[40][5]~23_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[42][3]~q ),
	.datad(\fsx|lineBuffer~490_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[42][3]~588_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[42][3]~588 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[42][3]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N27
dffeas \fsx|lineBuffer[42][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[42][3]~588_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[42][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[42][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[42][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N30
cycloneive_lcell_comb \fsx|lineBuffer[32][3]~587 (
// Equation(s):
// \fsx|lineBuffer[32][3]~587_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[32][3]~q )))

	.dataa(\fsx|lineBuffer~493_combout ),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[32][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[32][3]~587_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[32][3]~587 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[32][3]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N31
dffeas \fsx|lineBuffer[32][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[32][3]~587_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[32][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[32][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[32][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N28
cycloneive_lcell_comb \fsx|lineBuffer[34][3]~586 (
// Equation(s):
// \fsx|lineBuffer[34][3]~586_combout  = (\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer~490_combout ))) # (!\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer[34][3]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[34][3]~q ),
	.datad(\fsx|lineBuffer~490_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[34][3]~586_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[34][3]~586 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[34][3]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N29
dffeas \fsx|lineBuffer[34][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[34][3]~586_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[34][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[34][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[34][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N0
cycloneive_lcell_comb \fsx|vga_g[5]~282 (
// Equation(s):
// \fsx|vga_g[5]~282_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[34][3]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[32][3]~q )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[32][3]~q ),
	.datad(\fsx|lineBuffer[34][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~282_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~282 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N4
cycloneive_lcell_comb \fsx|vga_g[5]~283 (
// Equation(s):
// \fsx|vga_g[5]~283_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~282_combout  & ((\fsx|lineBuffer[42][3]~q ))) # (!\fsx|vga_g[5]~282_combout  & (\fsx|lineBuffer[40][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_g[5]~282_combout ))))

	.dataa(\fsx|lineBuffer[40][3]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[42][3]~q ),
	.datad(\fsx|vga_g[5]~282_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~283_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~283 .lut_mask = 16'hF388;
defparam \fsx|vga_g[5]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \fsx|lineBuffer[220][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[220][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[220][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[220][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \fsx|lineBuffer[222][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[222][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~498_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[222][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[222][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[222][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \fsx|lineBuffer[222][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[222][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[222][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[222][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[222][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \fsx|vga_g[5]~279 (
// Equation(s):
// \fsx|vga_g[5]~279_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[222][3]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  
// & (\fsx|lineBuffer[220][3]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[220][3]~q ),
	.datad(\fsx|lineBuffer[222][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~279_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~279 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N23
dffeas \fsx|lineBuffer[230][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[230][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[230][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[230][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N12
cycloneive_lcell_comb \fsx|lineBuffer[228][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[228][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~500_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[228][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[228][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[228][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N13
dffeas \fsx|lineBuffer[228][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[228][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[228][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[228][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[228][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N22
cycloneive_lcell_comb \fsx|vga_g[5]~280 (
// Equation(s):
// \fsx|vga_g[5]~280_combout  = (\fsx|vga_g[5]~279_combout  & (((\fsx|lineBuffer[230][3]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_g[5]~279_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[228][3]~q ))))

	.dataa(\fsx|vga_g[5]~279_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[230][3]~q ),
	.datad(\fsx|lineBuffer[228][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~280_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~280 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[5]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N20
cycloneive_lcell_comb \fsx|lineBuffer[224][3]~583 (
// Equation(s):
// \fsx|lineBuffer[224][3]~583_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[224][3]~q )))

	.dataa(\fsx|lineBuffer~493_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[224][3]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[224][3]~583_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[224][3]~583 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[224][3]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N21
dffeas \fsx|lineBuffer[224][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[224][3]~583_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[224][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[224][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[224][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N2
cycloneive_lcell_comb \fsx|lineBuffer[226][3]~582 (
// Equation(s):
// \fsx|lineBuffer[226][3]~582_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[226][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~490_combout ),
	.datac(\fsx|lineBuffer[226][3]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[226][3]~582_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[226][3]~582 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[226][3]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N3
dffeas \fsx|lineBuffer[226][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[226][3]~582_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[226][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[226][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[226][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N6
cycloneive_lcell_comb \fsx|vga_g[5]~277 (
// Equation(s):
// \fsx|vga_g[5]~277_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|lineBuffer[226][3]~q ) # (\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[224][3]~q  & ((!\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[224][3]~q ),
	.datac(\fsx|lineBuffer[226][3]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~277_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~277 .lut_mask = 16'hAAE4;
defparam \fsx|vga_g[5]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N8
cycloneive_lcell_comb \fsx|lineBuffer[234][3]~584 (
// Equation(s):
// \fsx|lineBuffer[234][3]~584_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~490_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[234][3]~q ))

	.dataa(\fsx|lineBuffer[232][5]~18_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[234][3]~q ),
	.datad(\fsx|lineBuffer~490_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[234][3]~584_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[234][3]~584 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[234][3]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N9
dffeas \fsx|lineBuffer[234][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[234][3]~584_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[234][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[234][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[234][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N24
cycloneive_lcell_comb \fsx|lineBuffer[232][3]~581 (
// Equation(s):
// \fsx|lineBuffer[232][3]~581_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~493_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[232][3]~q ))

	.dataa(\fsx|lineBuffer[232][5]~18_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[232][3]~q ),
	.datad(\fsx|lineBuffer~493_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[232][3]~581_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[232][3]~581 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[232][3]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N25
dffeas \fsx|lineBuffer[232][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[232][3]~581_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[232][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[232][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[232][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N18
cycloneive_lcell_comb \fsx|vga_g[5]~278 (
// Equation(s):
// \fsx|vga_g[5]~278_combout  = (\fsx|vga_g[5]~277_combout  & (((\fsx|lineBuffer[234][3]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_g[5]~277_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[232][3]~q ))))

	.dataa(\fsx|vga_g[5]~277_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[234][3]~q ),
	.datad(\fsx|lineBuffer[232][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~278_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~278 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[5]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N16
cycloneive_lcell_comb \fsx|vga_g[5]~281 (
// Equation(s):
// \fsx|vga_g[5]~281_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|vga_g[5]~278_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_g[5]~280_combout )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_g[5]~280_combout ),
	.datad(\fsx|vga_g[5]~278_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~281_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~281 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N14
cycloneive_lcell_comb \fsx|vga_g[5]~284 (
// Equation(s):
// \fsx|vga_g[5]~284_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~281_combout  & ((\fsx|vga_g[5]~283_combout ))) # (!\fsx|vga_g[5]~281_combout  & (\fsx|vga_g[5]~276_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[5]~281_combout ))))

	.dataa(\fsx|vga_g[5]~276_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_g[5]~283_combout ),
	.datad(\fsx|vga_g[5]~281_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~284_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~284 .lut_mask = 16'hF388;
defparam \fsx|vga_g[5]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneive_lcell_comb \fsx|vga_g[5]~285 (
// Equation(s):
// \fsx|vga_g[5]~285_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[5]~274_combout ) # ((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|vga_g[5]~284_combout  & !\fsx|displayGen|o_h[1]~10_combout ))))

	.dataa(\fsx|vga_g[5]~274_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[5]~284_combout ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~285_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~285 .lut_mask = 16'hCCB8;
defparam \fsx|vga_g[5]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N10
cycloneive_lcell_comb \fsx|lineBuffer[41][3]~569 (
// Equation(s):
// \fsx|lineBuffer[41][3]~569_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[41][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[41][3]~q ),
	.datad(\fsx|lineBuffer[40][5]~23_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[41][3]~569_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[41][3]~569 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[41][3]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N11
dffeas \fsx|lineBuffer[41][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[41][3]~569_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[41][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[41][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[41][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N26
cycloneive_lcell_comb \fsx|lineBuffer[43][3]~572 (
// Equation(s):
// \fsx|lineBuffer[43][3]~572_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[43][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[43][3]~q ),
	.datad(\fsx|lineBuffer[40][5]~23_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[43][3]~572_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[43][3]~572 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[43][3]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N27
dffeas \fsx|lineBuffer[43][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[43][3]~572_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[43][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[43][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[43][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
cycloneive_lcell_comb \fsx|lineBuffer[33][3]~571 (
// Equation(s):
// \fsx|lineBuffer[33][3]~571_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[33][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[33][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[33][3]~571_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[33][3]~571 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[33][3]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N23
dffeas \fsx|lineBuffer[33][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[33][3]~571_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[33][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[33][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[33][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N4
cycloneive_lcell_comb \fsx|lineBuffer[35][3]~570 (
// Equation(s):
// \fsx|lineBuffer[35][3]~570_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[35][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[35][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[35][3]~570_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[35][3]~570 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[35][3]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N5
dffeas \fsx|lineBuffer[35][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[35][3]~570_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[35][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[35][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[35][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N0
cycloneive_lcell_comb \fsx|vga_g[5]~262 (
// Equation(s):
// \fsx|vga_g[5]~262_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[35][3]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[33][3]~q ))))

	.dataa(\fsx|lineBuffer[33][3]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[35][3]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~262_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~262 .lut_mask = 16'hFC22;
defparam \fsx|vga_g[5]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
cycloneive_lcell_comb \fsx|vga_g[5]~263 (
// Equation(s):
// \fsx|vga_g[5]~263_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~262_combout  & ((\fsx|lineBuffer[43][3]~q ))) # (!\fsx|vga_g[5]~262_combout  & (\fsx|lineBuffer[41][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_g[5]~262_combout ))))

	.dataa(\fsx|lineBuffer[41][3]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[43][3]~q ),
	.datad(\fsx|vga_g[5]~262_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~263_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~263 .lut_mask = 16'hF388;
defparam \fsx|vga_g[5]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \fsx|lineBuffer[29][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[29][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \fsx|lineBuffer[31][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[31][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[31][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[31][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[31][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \fsx|lineBuffer[31][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[31][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[31][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \fsx|vga_g[5]~255 (
// Equation(s):
// \fsx|vga_g[5]~255_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[31][3]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  
// & (\fsx|lineBuffer[29][3]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[29][3]~q ),
	.datad(\fsx|lineBuffer[31][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~255_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~255 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \fsx|lineBuffer[39][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[39][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[39][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[39][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \fsx|lineBuffer[37][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[37][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~488_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[37][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[37][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[37][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \fsx|lineBuffer[37][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[37][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[37][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[37][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[37][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \fsx|vga_g[5]~256 (
// Equation(s):
// \fsx|vga_g[5]~256_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~255_combout  & (\fsx|lineBuffer[39][3]~q )) # (!\fsx|vga_g[5]~255_combout  & ((\fsx|lineBuffer[37][3]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_g[5]~255_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_g[5]~255_combout ),
	.datac(\fsx|lineBuffer[39][3]~q ),
	.datad(\fsx|lineBuffer[37][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~256_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~256 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[5]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \fsx|lineBuffer[221][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[221][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[221][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[221][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \fsx|lineBuffer[223][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[223][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[223][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[223][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[223][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \fsx|lineBuffer[223][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[223][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[223][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[223][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[223][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \fsx|vga_g[5]~259 (
// Equation(s):
// \fsx|vga_g[5]~259_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[223][3]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  
// & (\fsx|lineBuffer[221][3]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[221][3]~q ),
	.datad(\fsx|lineBuffer[223][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~259_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~259 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N15
dffeas \fsx|lineBuffer[231][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[231][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[231][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[231][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N12
cycloneive_lcell_comb \fsx|lineBuffer[229][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[229][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~488_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[229][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[229][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[229][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N13
dffeas \fsx|lineBuffer[229][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[229][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[229][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[229][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[229][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N14
cycloneive_lcell_comb \fsx|vga_g[5]~260 (
// Equation(s):
// \fsx|vga_g[5]~260_combout  = (\fsx|vga_g[5]~259_combout  & (((\fsx|lineBuffer[231][3]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_g[5]~259_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[229][3]~q ))))

	.dataa(\fsx|vga_g[5]~259_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[231][3]~q ),
	.datad(\fsx|lineBuffer[229][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~260_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~260 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[5]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N20
cycloneive_lcell_comb \fsx|lineBuffer[225][3]~567 (
// Equation(s):
// \fsx|lineBuffer[225][3]~567_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[225][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[225][3]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[225][3]~567_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[225][3]~567 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[225][3]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N21
dffeas \fsx|lineBuffer[225][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[225][3]~567_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[225][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[225][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[225][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N2
cycloneive_lcell_comb \fsx|lineBuffer[227][3]~566 (
// Equation(s):
// \fsx|lineBuffer[227][3]~566_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[227][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[227][3]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[227][3]~566_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[227][3]~566 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[227][3]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N3
dffeas \fsx|lineBuffer[227][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[227][3]~566_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[227][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[227][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[227][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
cycloneive_lcell_comb \fsx|vga_g[5]~257 (
// Equation(s):
// \fsx|vga_g[5]~257_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[227][3]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[225][3]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[225][3]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[227][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~257_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~257 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[5]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N8
cycloneive_lcell_comb \fsx|lineBuffer[235][3]~568 (
// Equation(s):
// \fsx|lineBuffer[235][3]~568_combout  = (\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer[235][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[235][3]~q ),
	.datad(\fsx|lineBuffer[232][5]~18_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[235][3]~568_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[235][3]~568 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[235][3]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N9
dffeas \fsx|lineBuffer[235][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[235][3]~568_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[235][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[235][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[235][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
cycloneive_lcell_comb \fsx|lineBuffer[233][3]~565 (
// Equation(s):
// \fsx|lineBuffer[233][3]~565_combout  = (\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer[233][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[233][3]~q ),
	.datad(\fsx|lineBuffer[232][5]~18_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[233][3]~565_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[233][3]~565 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[233][3]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N25
dffeas \fsx|lineBuffer[233][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[233][3]~565_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[233][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[233][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[233][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N18
cycloneive_lcell_comb \fsx|vga_g[5]~258 (
// Equation(s):
// \fsx|vga_g[5]~258_combout  = (\fsx|vga_g[5]~257_combout  & (((\fsx|lineBuffer[235][3]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_g[5]~257_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[233][3]~q ))))

	.dataa(\fsx|vga_g[5]~257_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[235][3]~q ),
	.datad(\fsx|lineBuffer[233][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~258_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~258 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[5]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
cycloneive_lcell_comb \fsx|vga_g[5]~261 (
// Equation(s):
// \fsx|vga_g[5]~261_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[5]~258_combout ))) # 
// (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|vga_g[5]~260_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_g[5]~260_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_g[5]~258_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~261_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~261 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[5]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
cycloneive_lcell_comb \fsx|vga_g[5]~264 (
// Equation(s):
// \fsx|vga_g[5]~264_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~261_combout  & (\fsx|vga_g[5]~263_combout )) # (!\fsx|vga_g[5]~261_combout  & ((\fsx|vga_g[5]~256_combout ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[5]~261_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_g[5]~263_combout ),
	.datac(\fsx|vga_g[5]~256_combout ),
	.datad(\fsx|vga_g[5]~261_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~264_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~264 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[5]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N29
dffeas \fsx|lineBuffer[157][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[157][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[157][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[157][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N2
cycloneive_lcell_comb \fsx|lineBuffer[165][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[165][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~488_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[165][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[165][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[165][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N3
dffeas \fsx|lineBuffer[165][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[165][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[165][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[165][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[165][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N28
cycloneive_lcell_comb \fsx|vga_g[5]~286 (
// Equation(s):
// \fsx|vga_g[5]~286_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[165][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[157][3]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[157][3]~q ),
	.datad(\fsx|lineBuffer[165][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~286_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~286 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N7
dffeas \fsx|lineBuffer[167][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[167][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[167][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[167][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N0
cycloneive_lcell_comb \fsx|lineBuffer[159][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[159][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[159][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[159][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[159][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N1
dffeas \fsx|lineBuffer[159][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[159][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[159][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[159][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[159][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N6
cycloneive_lcell_comb \fsx|vga_g[5]~287 (
// Equation(s):
// \fsx|vga_g[5]~287_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_g[5]~286_combout  & (\fsx|lineBuffer[167][3]~q )) # (!\fsx|vga_g[5]~286_combout  & ((\fsx|lineBuffer[159][3]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (\fsx|vga_g[5]~286_combout ))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|vga_g[5]~286_combout ),
	.datac(\fsx|lineBuffer[167][3]~q ),
	.datad(\fsx|lineBuffer[159][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~287_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~287 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[5]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N26
cycloneive_lcell_comb \fsx|lineBuffer[163][3]~594 (
// Equation(s):
// \fsx|lineBuffer[163][3]~594_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[163][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~502_combout ),
	.datac(\fsx|lineBuffer[163][3]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[163][3]~594_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[163][3]~594 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[163][3]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N27
dffeas \fsx|lineBuffer[163][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[163][3]~594_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[163][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[163][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[163][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N20
cycloneive_lcell_comb \fsx|lineBuffer[161][3]~595 (
// Equation(s):
// \fsx|lineBuffer[161][3]~595_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[161][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[161][3]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[161][3]~595_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[161][3]~595 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[161][3]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N21
dffeas \fsx|lineBuffer[161][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[161][3]~595_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[161][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[161][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[161][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N22
cycloneive_lcell_comb \fsx|vga_g[5]~293 (
// Equation(s):
// \fsx|vga_g[5]~293_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[163][3]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((!\fsx|displayGen|o_h[4]~12_combout  & \fsx|lineBuffer[161][3]~q ))))

	.dataa(\fsx|lineBuffer[163][3]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[161][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~293_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~293 .lut_mask = 16'hCBC8;
defparam \fsx|vga_g[5]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N16
cycloneive_lcell_comb \fsx|lineBuffer[171][3]~596 (
// Equation(s):
// \fsx|lineBuffer[171][3]~596_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~502_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[171][3]~q ))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[171][3]~q ),
	.datad(\fsx|lineBuffer~502_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[171][3]~596_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[171][3]~596 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[171][3]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N17
dffeas \fsx|lineBuffer[171][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[171][3]~596_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[171][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[171][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[171][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
cycloneive_lcell_comb \fsx|lineBuffer[169][3]~593 (
// Equation(s):
// \fsx|lineBuffer[169][3]~593_combout  = (\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer[169][3]~q )))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[169][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[169][3]~593_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[169][3]~593 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[169][3]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N1
dffeas \fsx|lineBuffer[169][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[169][3]~593_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[169][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[169][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[169][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N18
cycloneive_lcell_comb \fsx|vga_g[5]~294 (
// Equation(s):
// \fsx|vga_g[5]~294_combout  = (\fsx|vga_g[5]~293_combout  & ((\fsx|lineBuffer[171][3]~q ) # ((!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_g[5]~293_combout  & (((\fsx|displayGen|o_h[4]~12_combout  & \fsx|lineBuffer[169][3]~q ))))

	.dataa(\fsx|vga_g[5]~293_combout ),
	.datab(\fsx|lineBuffer[171][3]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[169][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~294_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~294 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[5]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \fsx|lineBuffer[95][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[95][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[95][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[95][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[95][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \fsx|lineBuffer[95][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[95][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[95][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[95][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[95][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N29
dffeas \fsx|lineBuffer[103][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[103][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[103][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[103][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \fsx|lineBuffer[101][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[101][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~488_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[101][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[101][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[101][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \fsx|lineBuffer[101][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[101][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[101][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[101][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[101][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N11
dffeas \fsx|lineBuffer[93][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[93][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[93][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[93][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \fsx|vga_g[5]~290 (
// Equation(s):
// \fsx|vga_g[5]~290_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[101][3]~q ) # ((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|lineBuffer[93][3]~q  & !\fsx|displayGen|o_h[2]~14_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[101][3]~q ),
	.datac(\fsx|lineBuffer[93][3]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~290_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~290 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[5]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N28
cycloneive_lcell_comb \fsx|vga_g[5]~291 (
// Equation(s):
// \fsx|vga_g[5]~291_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_g[5]~290_combout  & ((\fsx|lineBuffer[103][3]~q ))) # (!\fsx|vga_g[5]~290_combout  & (\fsx|lineBuffer[95][3]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_g[5]~290_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[95][3]~q ),
	.datac(\fsx|lineBuffer[103][3]~q ),
	.datad(\fsx|vga_g[5]~290_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~291_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~291 .lut_mask = 16'hF588;
defparam \fsx|vga_g[5]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N10
cycloneive_lcell_comb \fsx|lineBuffer[99][3]~590 (
// Equation(s):
// \fsx|lineBuffer[99][3]~590_combout  = (\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer~502_combout ))) # (!\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer[99][3]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[96][5]~28_combout ),
	.datac(\fsx|lineBuffer[99][3]~q ),
	.datad(\fsx|lineBuffer~502_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[99][3]~590_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[99][3]~590 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[99][3]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N11
dffeas \fsx|lineBuffer[99][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[99][3]~590_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[99][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[99][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[99][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneive_lcell_comb \fsx|lineBuffer[97][3]~591 (
// Equation(s):
// \fsx|lineBuffer[97][3]~591_combout  = (\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer~505_combout ))) # (!\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer[97][3]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[96][5]~28_combout ),
	.datac(\fsx|lineBuffer[97][3]~q ),
	.datad(\fsx|lineBuffer~505_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[97][3]~591_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[97][3]~591 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[97][3]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N13
dffeas \fsx|lineBuffer[97][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[97][3]~591_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[97][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[97][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[97][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N6
cycloneive_lcell_comb \fsx|vga_g[5]~288 (
// Equation(s):
// \fsx|vga_g[5]~288_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[99][3]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((!\fsx|displayGen|o_h[4]~12_combout  & \fsx|lineBuffer[97][3]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[99][3]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[97][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~288_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~288 .lut_mask = 16'hADA8;
defparam \fsx|vga_g[5]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N8
cycloneive_lcell_comb \fsx|lineBuffer[107][3]~592 (
// Equation(s):
// \fsx|lineBuffer[107][3]~592_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~502_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[107][3]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[104][5]~17_combout ),
	.datac(\fsx|lineBuffer[107][3]~q ),
	.datad(\fsx|lineBuffer~502_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[107][3]~592_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[107][3]~592 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[107][3]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N9
dffeas \fsx|lineBuffer[107][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[107][3]~592_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[107][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[107][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[107][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneive_lcell_comb \fsx|lineBuffer[105][3]~589 (
// Equation(s):
// \fsx|lineBuffer[105][3]~589_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~505_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[105][3]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[104][5]~17_combout ),
	.datac(\fsx|lineBuffer[105][3]~q ),
	.datad(\fsx|lineBuffer~505_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[105][3]~589_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[105][3]~589 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[105][3]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N25
dffeas \fsx|lineBuffer[105][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[105][3]~589_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[105][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[105][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[105][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N2
cycloneive_lcell_comb \fsx|vga_g[5]~289 (
// Equation(s):
// \fsx|vga_g[5]~289_combout  = (\fsx|vga_g[5]~288_combout  & ((\fsx|lineBuffer[107][3]~q ) # ((!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_g[5]~288_combout  & (((\fsx|displayGen|o_h[4]~12_combout  & \fsx|lineBuffer[105][3]~q ))))

	.dataa(\fsx|vga_g[5]~288_combout ),
	.datab(\fsx|lineBuffer[107][3]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[105][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~289_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~289 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[5]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N30
cycloneive_lcell_comb \fsx|vga_g[5]~292 (
// Equation(s):
// \fsx|vga_g[5]~292_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[5]~289_combout ))) # 
// (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|vga_g[5]~291_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_g[5]~291_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_g[5]~289_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~292_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~292 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[5]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
cycloneive_lcell_comb \fsx|vga_g[5]~295 (
// Equation(s):
// \fsx|vga_g[5]~295_combout  = (\fsx|vga_g[5]~292_combout  & (((\fsx|vga_g[5]~294_combout ) # (!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[5]~292_combout  & (\fsx|vga_g[5]~287_combout  & ((\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|vga_g[5]~287_combout ),
	.datab(\fsx|vga_g[5]~294_combout ),
	.datac(\fsx|vga_g[5]~292_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~295_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~295 .lut_mask = 16'hCAF0;
defparam \fsx|vga_g[5]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneive_lcell_comb \fsx|vga_g[5]~296 (
// Equation(s):
// \fsx|vga_g[5]~296_combout  = (\fsx|vga_g[5]~285_combout  & (((\fsx|vga_g[5]~295_combout )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_g[5]~285_combout  & (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_g[5]~264_combout )))

	.dataa(\fsx|vga_g[5]~285_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_g[5]~264_combout ),
	.datad(\fsx|vga_g[5]~295_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~296_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~296 .lut_mask = 16'hEA62;
defparam \fsx|vga_g[5]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \fsx|lineBuffer[181][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[181][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~488_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[181][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[181][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[181][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \fsx|lineBuffer[181][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[181][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[181][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[181][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[181][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \fsx|lineBuffer[173][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[173][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[173][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[173][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \fsx|vga_g[5]~244 (
// Equation(s):
// \fsx|vga_g[5]~244_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[181][3]~q )) # 
// (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[173][3]~q )))))

	.dataa(\fsx|lineBuffer[181][3]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[173][3]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~244_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~244 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[5]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \fsx|lineBuffer[183][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[183][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[183][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[183][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \fsx|lineBuffer[175][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[175][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[175][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[175][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[175][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \fsx|lineBuffer[175][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[175][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[175][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[175][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[175][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \fsx|vga_g[5]~245 (
// Equation(s):
// \fsx|vga_g[5]~245_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_g[5]~244_combout  & (\fsx|lineBuffer[183][3]~q )) # (!\fsx|vga_g[5]~244_combout  & ((\fsx|lineBuffer[175][3]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (\fsx|vga_g[5]~244_combout ))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|vga_g[5]~244_combout ),
	.datac(\fsx|lineBuffer[183][3]~q ),
	.datad(\fsx|lineBuffer[175][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~245_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~245 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[5]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \fsx|lineBuffer[185][3]~561 (
// Equation(s):
// \fsx|lineBuffer[185][3]~561_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~505_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[185][3]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[185][3]~q ),
	.datad(\fsx|lineBuffer~505_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[185][3]~561_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[185][3]~561 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[185][3]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \fsx|lineBuffer[185][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[185][3]~561_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[185][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[185][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[185][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \fsx|lineBuffer[177][3]~563 (
// Equation(s):
// \fsx|lineBuffer[177][3]~563_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[177][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[177][3]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[177][3]~563_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[177][3]~563 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[177][3]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \fsx|lineBuffer[177][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[177][3]~563_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[177][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[177][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[177][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \fsx|lineBuffer[179][3]~562 (
// Equation(s):
// \fsx|lineBuffer[179][3]~562_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[179][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[179][3]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[179][3]~562_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[179][3]~562 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[179][3]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \fsx|lineBuffer[179][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[179][3]~562_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[179][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[179][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[179][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \fsx|vga_g[5]~251 (
// Equation(s):
// \fsx|vga_g[5]~251_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[179][3]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[177][3]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[177][3]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[179][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~251_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~251 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[5]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \fsx|lineBuffer[187][3]~564 (
// Equation(s):
// \fsx|lineBuffer[187][3]~564_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~502_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[187][3]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[187][3]~q ),
	.datad(\fsx|lineBuffer~502_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[187][3]~564_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[187][3]~564 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[187][3]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \fsx|lineBuffer[187][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[187][3]~564_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[187][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[187][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[187][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \fsx|vga_g[5]~252 (
// Equation(s):
// \fsx|vga_g[5]~252_combout  = (\fsx|vga_g[5]~251_combout  & (((\fsx|lineBuffer[187][3]~q ) # (!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_g[5]~251_combout  & (\fsx|lineBuffer[185][3]~q  & ((\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|lineBuffer[185][3]~q ),
	.datab(\fsx|vga_g[5]~251_combout ),
	.datac(\fsx|lineBuffer[187][3]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~252_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~252 .lut_mask = 16'hE2CC;
defparam \fsx|vga_g[5]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \fsx|lineBuffer[47][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[47][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[47][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[47][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[47][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \fsx|lineBuffer[47][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[47][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[47][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[47][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[47][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \fsx|lineBuffer[55][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[55][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[55][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[55][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N3
dffeas \fsx|lineBuffer[45][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[45][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[45][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[45][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N24
cycloneive_lcell_comb \fsx|lineBuffer[53][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[53][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~488_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[53][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[53][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[53][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N25
dffeas \fsx|lineBuffer[53][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[53][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[53][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[53][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[53][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N2
cycloneive_lcell_comb \fsx|vga_g[5]~248 (
// Equation(s):
// \fsx|vga_g[5]~248_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[53][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[45][3]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[45][3]~q ),
	.datad(\fsx|lineBuffer[53][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~248_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~248 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \fsx|vga_g[5]~249 (
// Equation(s):
// \fsx|vga_g[5]~249_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_g[5]~248_combout  & ((\fsx|lineBuffer[55][3]~q ))) # (!\fsx|vga_g[5]~248_combout  & (\fsx|lineBuffer[47][3]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_g[5]~248_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[47][3]~q ),
	.datac(\fsx|lineBuffer[55][3]~q ),
	.datad(\fsx|vga_g[5]~248_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~249_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~249 .lut_mask = 16'hF588;
defparam \fsx|vga_g[5]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \fsx|lineBuffer[49][3]~559 (
// Equation(s):
// \fsx|lineBuffer[49][3]~559_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[49][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(\fsx|lineBuffer[48][5]~12_combout ),
	.datac(\fsx|lineBuffer[49][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[49][3]~559_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[49][3]~559 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[49][3]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \fsx|lineBuffer[49][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[49][3]~559_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[49][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[49][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[49][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \fsx|lineBuffer[51][3]~558 (
// Equation(s):
// \fsx|lineBuffer[51][3]~558_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[51][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(\fsx|lineBuffer[48][5]~12_combout ),
	.datac(\fsx|lineBuffer[51][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[51][3]~558_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[51][3]~558 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[51][3]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \fsx|lineBuffer[51][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[51][3]~558_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[51][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[51][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[51][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \fsx|vga_g[5]~246 (
// Equation(s):
// \fsx|vga_g[5]~246_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[51][3]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[49][3]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[49][3]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[51][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~246_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~246 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[5]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[57][3]~557 (
// Equation(s):
// \fsx|lineBuffer[57][3]~557_combout  = (\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer[57][3]~q )))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(\fsx|lineBuffer~505_combout ),
	.datac(\fsx|lineBuffer[57][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[57][3]~557_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[57][3]~557 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[57][3]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \fsx|lineBuffer[57][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[57][3]~557_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[57][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[57][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[57][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \fsx|lineBuffer[59][3]~560 (
// Equation(s):
// \fsx|lineBuffer[59][3]~560_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~502_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[59][3]~q ))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[59][3]~q ),
	.datad(\fsx|lineBuffer~502_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[59][3]~560_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[59][3]~560 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[59][3]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \fsx|lineBuffer[59][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[59][3]~560_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[59][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[59][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[59][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \fsx|vga_g[5]~247 (
// Equation(s):
// \fsx|vga_g[5]~247_combout  = (\fsx|vga_g[5]~246_combout  & (((\fsx|lineBuffer[59][3]~q ) # (!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_g[5]~246_combout  & (\fsx|lineBuffer[57][3]~q  & ((\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|vga_g[5]~246_combout ),
	.datab(\fsx|lineBuffer[57][3]~q ),
	.datac(\fsx|lineBuffer[59][3]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~247_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~247 .lut_mask = 16'hE4AA;
defparam \fsx|vga_g[5]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \fsx|vga_g[5]~250 (
// Equation(s):
// \fsx|vga_g[5]~250_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[5]~247_combout ))) # 
// (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|vga_g[5]~249_combout ))))

	.dataa(\fsx|vga_g[5]~249_combout ),
	.datab(\fsx|vga_g[5]~247_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~250_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~250 .lut_mask = 16'hFC0A;
defparam \fsx|vga_g[5]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \fsx|vga_g[5]~253 (
// Equation(s):
// \fsx|vga_g[5]~253_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[5]~250_combout  & ((\fsx|vga_g[5]~252_combout ))) # (!\fsx|vga_g[5]~250_combout  & (\fsx|vga_g[5]~245_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[5]~250_combout ))))

	.dataa(\fsx|vga_g[5]~245_combout ),
	.datab(\fsx|vga_g[5]~252_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_g[5]~250_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~253_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~253 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[5]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cycloneive_lcell_comb \fsx|lineBuffer[122][3]~556 (
// Equation(s):
// \fsx|lineBuffer[122][3]~556_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~490_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[122][3]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[120][5]~36_combout ),
	.datac(\fsx|lineBuffer[122][3]~q ),
	.datad(\fsx|lineBuffer~490_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[122][3]~556_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[122][3]~556 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[122][3]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N23
dffeas \fsx|lineBuffer[122][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[122][3]~556_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[122][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[122][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[122][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneive_lcell_comb \fsx|lineBuffer[112][3]~555 (
// Equation(s):
// \fsx|lineBuffer[112][3]~555_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[112][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[112][3]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[112][3]~555_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[112][3]~555 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[112][3]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \fsx|lineBuffer[112][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[112][3]~555_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[112][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[112][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[112][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneive_lcell_comb \fsx|lineBuffer[114][3]~554 (
// Equation(s):
// \fsx|lineBuffer[114][3]~554_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[114][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[114][3]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[114][3]~554_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[114][3]~554 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[114][3]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \fsx|lineBuffer[114][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[114][3]~554_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[114][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[114][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[114][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneive_lcell_comb \fsx|vga_g[5]~240 (
// Equation(s):
// \fsx|vga_g[5]~240_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[4]~12_combout ) # (\fsx|lineBuffer[114][3]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[112][3]~q  & (!\fsx|displayGen|o_h[4]~12_combout )))

	.dataa(\fsx|lineBuffer[112][3]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[114][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~240_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~240 .lut_mask = 16'hCEC2;
defparam \fsx|vga_g[5]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cycloneive_lcell_comb \fsx|lineBuffer[120][3]~553 (
// Equation(s):
// \fsx|lineBuffer[120][3]~553_combout  = (\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer[120][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[120][3]~q ),
	.datad(\fsx|lineBuffer[120][5]~36_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[120][3]~553_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[120][3]~553 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[120][3]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N29
dffeas \fsx|lineBuffer[120][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[120][3]~553_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[120][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[120][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[120][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
cycloneive_lcell_comb \fsx|vga_g[5]~241 (
// Equation(s):
// \fsx|vga_g[5]~241_combout  = (\fsx|vga_g[5]~240_combout  & ((\fsx|lineBuffer[122][3]~q ) # ((!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_g[5]~240_combout  & (((\fsx|displayGen|o_h[4]~12_combout  & \fsx|lineBuffer[120][3]~q ))))

	.dataa(\fsx|lineBuffer[122][3]~q ),
	.datab(\fsx|vga_g[5]~240_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[120][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~241_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~241 .lut_mask = 16'hBC8C;
defparam \fsx|vga_g[5]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \fsx|lineBuffer[108][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[108][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[108][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[108][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \fsx|lineBuffer[116][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[116][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~500_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[116][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[116][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[116][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \fsx|lineBuffer[116][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[116][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[116][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[116][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[116][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \fsx|vga_g[5]~233 (
// Equation(s):
// \fsx|vga_g[5]~233_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[116][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[108][3]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[108][3]~q ),
	.datad(\fsx|lineBuffer[116][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~233_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~233 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \fsx|lineBuffer[118][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[118][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[118][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[118][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \fsx|lineBuffer[110][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[110][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~498_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[110][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[110][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[110][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N27
dffeas \fsx|lineBuffer[110][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[110][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[110][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[110][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[110][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \fsx|vga_g[5]~234 (
// Equation(s):
// \fsx|vga_g[5]~234_combout  = (\fsx|vga_g[5]~233_combout  & (((\fsx|lineBuffer[118][3]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_g[5]~233_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[110][3]~q ))))

	.dataa(\fsx|vga_g[5]~233_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[118][3]~q ),
	.datad(\fsx|lineBuffer[110][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~234_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~234 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[5]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \fsx|lineBuffer[240][3]~551 (
// Equation(s):
// \fsx|lineBuffer[240][3]~551_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[240][3]~q )))

	.dataa(\fsx|lineBuffer[240][5]~14_combout ),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[240][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[240][3]~551_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[240][3]~551 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[240][3]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N3
dffeas \fsx|lineBuffer[240][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[240][3]~551_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[240][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[240][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[240][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \fsx|lineBuffer[242][3]~550 (
// Equation(s):
// \fsx|lineBuffer[242][3]~550_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[242][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(\fsx|lineBuffer[240][5]~14_combout ),
	.datac(\fsx|lineBuffer[242][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[242][3]~550_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[242][3]~550 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[242][3]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \fsx|lineBuffer[242][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[242][3]~550_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[242][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[242][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[242][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \fsx|vga_g[5]~235 (
// Equation(s):
// \fsx|vga_g[5]~235_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[242][3]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[240][3]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[240][3]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[242][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~235_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~235 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[5]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \fsx|lineBuffer[248][3]~549 (
// Equation(s):
// \fsx|lineBuffer[248][3]~549_combout  = (\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer[248][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[248][3]~q ),
	.datad(\fsx|lineBuffer[248][5]~38_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[248][3]~549_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[248][3]~549 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[248][3]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \fsx|lineBuffer[248][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[248][3]~549_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[248][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[248][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[248][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \fsx|lineBuffer[250][3]~552 (
// Equation(s):
// \fsx|lineBuffer[250][3]~552_combout  = (\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer[250][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[250][3]~q ),
	.datad(\fsx|lineBuffer[248][5]~38_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[250][3]~552_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[250][3]~552 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[250][3]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \fsx|lineBuffer[250][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[250][3]~552_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[250][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[250][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[250][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \fsx|vga_g[5]~236 (
// Equation(s):
// \fsx|vga_g[5]~236_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~235_combout  & ((\fsx|lineBuffer[250][3]~q ))) # (!\fsx|vga_g[5]~235_combout  & (\fsx|lineBuffer[248][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_g[5]~235_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_g[5]~235_combout ),
	.datac(\fsx|lineBuffer[248][3]~q ),
	.datad(\fsx|lineBuffer[250][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~236_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~236 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[5]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N0
cycloneive_lcell_comb \fsx|lineBuffer[238][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[238][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~498_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[238][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[238][3]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[238][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y2_N1
dffeas \fsx|lineBuffer[238][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[238][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[238][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[238][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[238][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N15
dffeas \fsx|lineBuffer[246][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[246][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[246][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[246][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N3
dffeas \fsx|lineBuffer[236][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[236][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[236][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[236][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N24
cycloneive_lcell_comb \fsx|lineBuffer[244][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[244][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~500_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[244][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[244][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[244][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N25
dffeas \fsx|lineBuffer[244][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[244][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[244][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[244][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[244][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N2
cycloneive_lcell_comb \fsx|vga_g[5]~237 (
// Equation(s):
// \fsx|vga_g[5]~237_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[244][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[236][3]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[236][3]~q ),
	.datad(\fsx|lineBuffer[244][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~237_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~237 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N14
cycloneive_lcell_comb \fsx|vga_g[5]~238 (
// Equation(s):
// \fsx|vga_g[5]~238_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_g[5]~237_combout  & ((\fsx|lineBuffer[246][3]~q ))) # (!\fsx|vga_g[5]~237_combout  & (\fsx|lineBuffer[238][3]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_g[5]~237_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[238][3]~q ),
	.datac(\fsx|lineBuffer[246][3]~q ),
	.datad(\fsx|vga_g[5]~237_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~238_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~238 .lut_mask = 16'hF588;
defparam \fsx|vga_g[5]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
cycloneive_lcell_comb \fsx|vga_g[5]~239 (
// Equation(s):
// \fsx|vga_g[5]~239_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|vga_g[5]~236_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// ((\fsx|vga_g[5]~238_combout )))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_g[5]~236_combout ),
	.datad(\fsx|vga_g[5]~238_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~239_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~239 .lut_mask = 16'hD9C8;
defparam \fsx|vga_g[5]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
cycloneive_lcell_comb \fsx|vga_g[5]~242 (
// Equation(s):
// \fsx|vga_g[5]~242_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[5]~239_combout  & (\fsx|vga_g[5]~241_combout )) # (!\fsx|vga_g[5]~239_combout  & ((\fsx|vga_g[5]~234_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[5]~239_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_g[5]~241_combout ),
	.datac(\fsx|vga_g[5]~234_combout ),
	.datad(\fsx|vga_g[5]~239_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~242_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~242 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[5]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \fsx|lineBuffer[44][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[44][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[44][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[44][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N8
cycloneive_lcell_comb \fsx|lineBuffer[52][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[52][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~500_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[52][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[52][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[52][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N9
dffeas \fsx|lineBuffer[52][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[52][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[52][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[52][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[52][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \fsx|vga_g[5]~227 (
// Equation(s):
// \fsx|vga_g[5]~227_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[52][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[44][3]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[44][3]~q ),
	.datad(\fsx|lineBuffer[52][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~227_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~227 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \fsx|lineBuffer[54][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[54][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[54][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[54][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \fsx|lineBuffer[46][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[46][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~498_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[46][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[46][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[46][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \fsx|lineBuffer[46][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[46][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[46][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[46][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[46][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \fsx|vga_g[5]~228 (
// Equation(s):
// \fsx|vga_g[5]~228_combout  = (\fsx|vga_g[5]~227_combout  & (((\fsx|lineBuffer[54][3]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_g[5]~227_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[46][3]~q ))))

	.dataa(\fsx|vga_g[5]~227_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[54][3]~q ),
	.datad(\fsx|lineBuffer[46][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~228_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~228 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[5]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \fsx|lineBuffer[56][3]~541 (
// Equation(s):
// \fsx|lineBuffer[56][3]~541_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~493_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[56][3]~q ))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[56][3]~q ),
	.datad(\fsx|lineBuffer~493_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[56][3]~541_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[56][3]~541 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[56][3]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \fsx|lineBuffer[56][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[56][3]~541_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[56][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[56][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[56][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \fsx|lineBuffer[58][3]~544 (
// Equation(s):
// \fsx|lineBuffer[58][3]~544_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~490_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[58][3]~q ))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[58][3]~q ),
	.datad(\fsx|lineBuffer~490_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[58][3]~544_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[58][3]~544 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[58][3]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \fsx|lineBuffer[58][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[58][3]~544_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[58][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[58][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[58][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \fsx|lineBuffer[48][3]~543 (
// Equation(s):
// \fsx|lineBuffer[48][3]~543_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[48][3]~q )))

	.dataa(\fsx|lineBuffer~493_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[48][3]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[48][3]~543_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[48][3]~543 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[48][3]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N31
dffeas \fsx|lineBuffer[48][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[48][3]~543_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[48][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[48][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[48][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \fsx|lineBuffer[50][3]~542 (
// Equation(s):
// \fsx|lineBuffer[50][3]~542_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[50][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~490_combout ),
	.datac(\fsx|lineBuffer[50][3]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[50][3]~542_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[50][3]~542 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[50][3]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \fsx|lineBuffer[50][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[50][3]~542_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[50][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[50][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[50][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \fsx|vga_g[5]~225 (
// Equation(s):
// \fsx|vga_g[5]~225_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[4]~12_combout ) # (\fsx|lineBuffer[50][3]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[48][3]~q  & (!\fsx|displayGen|o_h[4]~12_combout )))

	.dataa(\fsx|lineBuffer[48][3]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[50][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~225_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~225 .lut_mask = 16'hCEC2;
defparam \fsx|vga_g[5]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \fsx|vga_g[5]~226 (
// Equation(s):
// \fsx|vga_g[5]~226_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~225_combout  & ((\fsx|lineBuffer[58][3]~q ))) # (!\fsx|vga_g[5]~225_combout  & (\fsx|lineBuffer[56][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_g[5]~225_combout ))))

	.dataa(\fsx|lineBuffer[56][3]~q ),
	.datab(\fsx|lineBuffer[58][3]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|vga_g[5]~225_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~226_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~226 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[5]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \fsx|vga_g[5]~229 (
// Equation(s):
// \fsx|vga_g[5]~229_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[5]~226_combout ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|vga_g[5]~228_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_g[5]~228_combout ),
	.datad(\fsx|vga_g[5]~226_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~229_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~229 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[5]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \fsx|lineBuffer[176][3]~547 (
// Equation(s):
// \fsx|lineBuffer[176][3]~547_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[176][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[176][3]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[176][3]~547_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[176][3]~547 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[176][3]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \fsx|lineBuffer[176][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[176][3]~547_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[176][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[176][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[176][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \fsx|lineBuffer[178][3]~546 (
// Equation(s):
// \fsx|lineBuffer[178][3]~546_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[178][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[178][3]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[178][3]~546_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[178][3]~546 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[178][3]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \fsx|lineBuffer[178][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[178][3]~546_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[178][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[178][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[178][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \fsx|vga_g[5]~230 (
// Equation(s):
// \fsx|vga_g[5]~230_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[178][3]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[176][3]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[176][3]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[178][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~230_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~230 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[5]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \fsx|lineBuffer[184][3]~545 (
// Equation(s):
// \fsx|lineBuffer[184][3]~545_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~493_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[184][3]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~493_combout ),
	.datac(\fsx|lineBuffer[184][3]~q ),
	.datad(\fsx|lineBuffer[184][5]~40_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[184][3]~545_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[184][3]~545 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[184][3]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \fsx|lineBuffer[184][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[184][3]~545_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[184][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[184][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[184][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \fsx|lineBuffer[186][3]~548 (
// Equation(s):
// \fsx|lineBuffer[186][3]~548_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~490_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[186][3]~q )))

	.dataa(\fsx|lineBuffer~490_combout ),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[186][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[186][3]~548_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[186][3]~548 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[186][3]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \fsx|lineBuffer[186][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[186][3]~548_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[186][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[186][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[186][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \fsx|vga_g[5]~231 (
// Equation(s):
// \fsx|vga_g[5]~231_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[5]~230_combout  & ((\fsx|lineBuffer[186][3]~q ))) # (!\fsx|vga_g[5]~230_combout  & (\fsx|lineBuffer[184][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_g[5]~230_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_g[5]~230_combout ),
	.datac(\fsx|lineBuffer[184][3]~q ),
	.datad(\fsx|lineBuffer[186][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~231_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~231 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[5]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[174][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[174][3]~feeder_combout  = \fsx|lineBuffer~498_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~498_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[174][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[174][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[174][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \fsx|lineBuffer[174][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[174][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[174][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[174][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[174][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \fsx|lineBuffer[182][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~498_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[182][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[182][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[182][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \fsx|lineBuffer[180][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[180][3]~feeder_combout  = \fsx|lineBuffer~500_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~500_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[180][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[180][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[180][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \fsx|lineBuffer[180][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[180][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[180][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[180][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[180][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \fsx|lineBuffer[172][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~500_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[172][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[172][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[172][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \fsx|vga_g[5]~223 (
// Equation(s):
// \fsx|vga_g[5]~223_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[180][3]~q )) # 
// (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[172][3]~q )))))

	.dataa(\fsx|lineBuffer[180][3]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[172][3]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~223_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~223 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[5]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \fsx|vga_g[5]~224 (
// Equation(s):
// \fsx|vga_g[5]~224_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_g[5]~223_combout  & ((\fsx|lineBuffer[182][3]~q ))) # (!\fsx|vga_g[5]~223_combout  & (\fsx|lineBuffer[174][3]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_g[5]~223_combout ))))

	.dataa(\fsx|lineBuffer[174][3]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[182][3]~q ),
	.datad(\fsx|vga_g[5]~223_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~224_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~224 .lut_mask = 16'hF388;
defparam \fsx|vga_g[5]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cycloneive_lcell_comb \fsx|vga_g[5]~232 (
// Equation(s):
// \fsx|vga_g[5]~232_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[5]~229_combout  & (\fsx|vga_g[5]~231_combout )) # (!\fsx|vga_g[5]~229_combout  & ((\fsx|vga_g[5]~224_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_g[5]~229_combout ))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_g[5]~229_combout ),
	.datac(\fsx|vga_g[5]~231_combout ),
	.datad(\fsx|vga_g[5]~224_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~232_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~232 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[5]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
cycloneive_lcell_comb \fsx|vga_g[5]~243 (
// Equation(s):
// \fsx|vga_g[5]~243_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[5]~232_combout ))) # (!\fsx|displayGen|o_h[7]~8_combout 
//  & (\fsx|vga_g[5]~242_combout ))))

	.dataa(\fsx|vga_g[5]~242_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[5]~232_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~243_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~243 .lut_mask = 16'hF2C2;
defparam \fsx|vga_g[5]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \fsx|lineBuffer[115][3]~538 (
// Equation(s):
// \fsx|lineBuffer[115][3]~538_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[115][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[115][3]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[115][3]~538_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[115][3]~538 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[115][3]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N31
dffeas \fsx|lineBuffer[115][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[115][3]~538_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[115][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[115][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[115][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \fsx|lineBuffer[113][3]~539 (
// Equation(s):
// \fsx|lineBuffer[113][3]~539_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[113][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[113][3]~q ),
	.datad(\fsx|lineBuffer[112][5]~7_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[113][3]~539_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[113][3]~539 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[113][3]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \fsx|lineBuffer[113][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[113][3]~539_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[113][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[113][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[113][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \fsx|vga_g[5]~220 (
// Equation(s):
// \fsx|vga_g[5]~220_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[115][3]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[113][3]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[115][3]~q ),
	.datad(\fsx|lineBuffer[113][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~220_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~220 .lut_mask = 16'hB9A8;
defparam \fsx|vga_g[5]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \fsx|lineBuffer[123][3]~540 (
// Equation(s):
// \fsx|lineBuffer[123][3]~540_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~502_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[123][3]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[120][5]~36_combout ),
	.datac(\fsx|lineBuffer[123][3]~q ),
	.datad(\fsx|lineBuffer~502_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[123][3]~540_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[123][3]~540 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[123][3]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N27
dffeas \fsx|lineBuffer[123][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[123][3]~540_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[123][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[123][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[123][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \fsx|lineBuffer[121][3]~537 (
// Equation(s):
// \fsx|lineBuffer[121][3]~537_combout  = (\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer[121][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[121][3]~q ),
	.datad(\fsx|lineBuffer[120][5]~36_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[121][3]~537_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[121][3]~537 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[121][3]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \fsx|lineBuffer[121][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[121][3]~537_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[121][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[121][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[121][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \fsx|vga_g[5]~221 (
// Equation(s):
// \fsx|vga_g[5]~221_combout  = (\fsx|vga_g[5]~220_combout  & ((\fsx|lineBuffer[123][3]~q ) # ((!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_g[5]~220_combout  & (((\fsx|displayGen|o_h[4]~12_combout  & \fsx|lineBuffer[121][3]~q ))))

	.dataa(\fsx|vga_g[5]~220_combout ),
	.datab(\fsx|lineBuffer[123][3]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[121][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~221_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~221 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[5]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \fsx|lineBuffer[111][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[111][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[111][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[111][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[111][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \fsx|lineBuffer[111][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[111][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[111][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[111][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[111][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \fsx|lineBuffer[119][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[119][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[119][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[119][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \fsx|lineBuffer[109][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[109][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[109][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[109][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \fsx|lineBuffer[117][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[117][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[117][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[117][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \fsx|vga_g[5]~213 (
// Equation(s):
// \fsx|vga_g[5]~213_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[117][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[109][3]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[109][3]~q ),
	.datad(\fsx|lineBuffer[117][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~213_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~213 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \fsx|vga_g[5]~214 (
// Equation(s):
// \fsx|vga_g[5]~214_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_g[5]~213_combout  & ((\fsx|lineBuffer[119][3]~q ))) # (!\fsx|vga_g[5]~213_combout  & (\fsx|lineBuffer[111][3]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_g[5]~213_combout ))))

	.dataa(\fsx|lineBuffer[111][3]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[119][3]~q ),
	.datad(\fsx|vga_g[5]~213_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~214_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~214 .lut_mask = 16'hF388;
defparam \fsx|vga_g[5]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \fsx|lineBuffer[243][3]~534 (
// Equation(s):
// \fsx|lineBuffer[243][3]~534_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[243][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(\fsx|lineBuffer[240][5]~14_combout ),
	.datac(\fsx|lineBuffer[243][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[243][3]~534_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[243][3]~534 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[243][3]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \fsx|lineBuffer[243][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[243][3]~534_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[243][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[243][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[243][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \fsx|lineBuffer[241][3]~535 (
// Equation(s):
// \fsx|lineBuffer[241][3]~535_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[241][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(\fsx|lineBuffer[240][5]~14_combout ),
	.datac(\fsx|lineBuffer[241][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[241][3]~535_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[241][3]~535 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[241][3]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \fsx|lineBuffer[241][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[241][3]~535_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[241][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[241][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[241][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \fsx|vga_g[5]~215 (
// Equation(s):
// \fsx|vga_g[5]~215_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[243][3]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((!\fsx|displayGen|o_h[4]~12_combout  & \fsx|lineBuffer[241][3]~q ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[243][3]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[241][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~215_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~215 .lut_mask = 16'hADA8;
defparam \fsx|vga_g[5]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \fsx|lineBuffer[251][3]~536 (
// Equation(s):
// \fsx|lineBuffer[251][3]~536_combout  = (\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer~502_combout )) # (!\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer[251][3]~q )))

	.dataa(\fsx|lineBuffer~502_combout ),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[251][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[251][3]~536_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[251][3]~536 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[251][3]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \fsx|lineBuffer[251][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[251][3]~536_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[251][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[251][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[251][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \fsx|lineBuffer[249][3]~533 (
// Equation(s):
// \fsx|lineBuffer[249][3]~533_combout  = (\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer~505_combout )) # (!\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer[249][3]~q )))

	.dataa(\fsx|lineBuffer~505_combout ),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[249][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[249][3]~533_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[249][3]~533 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[249][3]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \fsx|lineBuffer[249][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[249][3]~533_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[249][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[249][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[249][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \fsx|vga_g[5]~216 (
// Equation(s):
// \fsx|vga_g[5]~216_combout  = (\fsx|vga_g[5]~215_combout  & ((\fsx|lineBuffer[251][3]~q ) # ((!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_g[5]~215_combout  & (((\fsx|displayGen|o_h[4]~12_combout  & \fsx|lineBuffer[249][3]~q ))))

	.dataa(\fsx|vga_g[5]~215_combout ),
	.datab(\fsx|lineBuffer[251][3]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[249][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~216_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~216 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[5]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N7
dffeas \fsx|lineBuffer[237][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~488_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[237][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[237][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[237][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N28
cycloneive_lcell_comb \fsx|lineBuffer[245][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[245][3]~feeder_combout  = \fsx|lineBuffer~488_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~488_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[245][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[245][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[245][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N29
dffeas \fsx|lineBuffer[245][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[245][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[245][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[245][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[245][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N6
cycloneive_lcell_comb \fsx|vga_g[5]~217 (
// Equation(s):
// \fsx|vga_g[5]~217_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[245][3]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[237][3]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[237][3]~q ),
	.datad(\fsx|lineBuffer[245][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~217_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~217 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[5]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N25
dffeas \fsx|lineBuffer[247][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~486_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[247][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[247][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[247][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N10
cycloneive_lcell_comb \fsx|lineBuffer[239][3]~feeder (
// Equation(s):
// \fsx|lineBuffer[239][3]~feeder_combout  = \fsx|lineBuffer~486_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~486_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[239][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[239][3]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[239][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N11
dffeas \fsx|lineBuffer[239][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[239][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[239][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[239][3] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[239][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N24
cycloneive_lcell_comb \fsx|vga_g[5]~218 (
// Equation(s):
// \fsx|vga_g[5]~218_combout  = (\fsx|vga_g[5]~217_combout  & (((\fsx|lineBuffer[247][3]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_g[5]~217_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[239][3]~q ))))

	.dataa(\fsx|vga_g[5]~217_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[247][3]~q ),
	.datad(\fsx|lineBuffer[239][3]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~218_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~218 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[5]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \fsx|vga_g[5]~219 (
// Equation(s):
// \fsx|vga_g[5]~219_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_g[5]~216_combout ) # ((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (((!\fsx|displayGen|o_h[8]~9_combout  & \fsx|vga_g[5]~218_combout ))))

	.dataa(\fsx|vga_g[5]~216_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_g[5]~218_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~219_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~219 .lut_mask = 16'hCBC8;
defparam \fsx|vga_g[5]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \fsx|vga_g[5]~222 (
// Equation(s):
// \fsx|vga_g[5]~222_combout  = (\fsx|vga_g[5]~219_combout  & ((\fsx|vga_g[5]~221_combout ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_g[5]~219_combout  & (((\fsx|vga_g[5]~214_combout  & \fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|vga_g[5]~221_combout ),
	.datab(\fsx|vga_g[5]~214_combout ),
	.datac(\fsx|vga_g[5]~219_combout ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~222_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~222 .lut_mask = 16'hACF0;
defparam \fsx|vga_g[5]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \fsx|vga_g[5]~254 (
// Equation(s):
// \fsx|vga_g[5]~254_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[5]~243_combout  & (\fsx|vga_g[5]~253_combout )) # (!\fsx|vga_g[5]~243_combout  & ((\fsx|vga_g[5]~222_combout ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_g[5]~243_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_g[5]~253_combout ),
	.datac(\fsx|vga_g[5]~243_combout ),
	.datad(\fsx|vga_g[5]~222_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~254_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~254 .lut_mask = 16'hDAD0;
defparam \fsx|vga_g[5]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \fsx|vga_g[5]~297 (
// Equation(s):
// \fsx|vga_g[5]~297_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|vga_g[5]~254_combout ) # (\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_g[5]~296_combout  & ((!\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|vga_g[5]~296_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|vga_g[5]~254_combout ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~297_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~297 .lut_mask = 16'hCCE2;
defparam \fsx|vga_g[5]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \fsx|vga_g[5]~340 (
// Equation(s):
// \fsx|vga_g[5]~340_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[5]~297_combout  & (\fsx|vga_g[5]~339_combout )) # (!\fsx|vga_g[5]~297_combout  & ((\fsx|vga_g[5]~212_combout ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[5]~297_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[5]~339_combout ),
	.datac(\fsx|vga_g[5]~212_combout ),
	.datad(\fsx|vga_g[5]~297_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~340_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~340 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[5]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \fsx|vga_g[5]~341 (
// Equation(s):
// \fsx|vga_g[5]~341_combout  = (\fsx|ondoubletile~3_combout  & \fsx|vga_g[5]~340_combout )

	.dataa(gnd),
	.datab(\fsx|ondoubletile~3_combout ),
	.datac(gnd),
	.datad(\fsx|vga_g[5]~340_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[5]~341_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[5]~341 .lut_mask = 16'hCC00;
defparam \fsx|vga_g[5]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \fsx|lineBuffer~699 (
// Equation(s):
// \fsx|lineBuffer~699_combout  = (\fsx|Mux13~20_combout  & (((\fsx|Mux12~20_combout )))) # (!\fsx|Mux13~20_combout  & ((\fsx|Mux12~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a12 ))) # (!\fsx|Mux12~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a28 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\fsx|Mux13~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\fsx|Mux12~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~699_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~699 .lut_mask = 16'hFC22;
defparam \fsx|lineBuffer~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneive_lcell_comb \fsx|lineBuffer~700 (
// Equation(s):
// \fsx|lineBuffer~700_combout  = (\fsx|Mux13~20_combout  & ((\fsx|lineBuffer~699_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (!\fsx|lineBuffer~699_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a20 )))) # 
// (!\fsx|Mux13~20_combout  & (((\fsx|lineBuffer~699_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\fsx|Mux13~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\fsx|lineBuffer~699_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~700_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~700 .lut_mask = 16'hF388;
defparam \fsx|lineBuffer~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \fsx|lineBuffer[198][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[198][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[198][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[198][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[198][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N31
dffeas \fsx|lineBuffer[198][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[198][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[198][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[198][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[198][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N9
dffeas \fsx|lineBuffer[166][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[166][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[166][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[166][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \fsx|vga_g[7]~417 (
// Equation(s):
// \fsx|vga_g[7]~417_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[198][4]~q )) # (!\fsx|displayGen|o_h[6]~7_combout  
// & ((\fsx|lineBuffer[166][4]~q )))))

	.dataa(\fsx|lineBuffer[198][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[166][4]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~417_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~417 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[7]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \fsx|lineBuffer[214][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[214][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[214][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[214][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N26
cycloneive_lcell_comb \fsx|lineBuffer[182][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[182][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[182][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[182][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[182][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N27
dffeas \fsx|lineBuffer[182][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[182][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[182][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[182][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[182][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \fsx|vga_g[7]~418 (
// Equation(s):
// \fsx|vga_g[7]~418_combout  = (\fsx|vga_g[7]~417_combout  & (((\fsx|lineBuffer[214][4]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_g[7]~417_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[182][4]~q ))))

	.dataa(\fsx|vga_g[7]~417_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[214][4]~q ),
	.datad(\fsx|lineBuffer[182][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~418_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~418 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[7]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \fsx|lineBuffer[206][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[206][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~700_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[206][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[206][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[206][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \fsx|lineBuffer[206][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[206][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[206][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[206][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[206][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N21
dffeas \fsx|lineBuffer[174][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[174][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[174][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[174][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N7
dffeas \fsx|lineBuffer[158][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[158][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[158][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[158][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N0
cycloneive_lcell_comb \fsx|lineBuffer[190][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[190][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[190][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[190][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[190][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N1
dffeas \fsx|lineBuffer[190][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[190][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[190][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[190][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[190][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N6
cycloneive_lcell_comb \fsx|vga_g[7]~419 (
// Equation(s):
// \fsx|vga_g[7]~419_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[190][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[158][4]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[158][4]~q ),
	.datad(\fsx|lineBuffer[190][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~419_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~419 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N20
cycloneive_lcell_comb \fsx|vga_g[7]~420 (
// Equation(s):
// \fsx|vga_g[7]~420_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~419_combout  & (\fsx|lineBuffer[206][4]~q )) # (!\fsx|vga_g[7]~419_combout  & ((\fsx|lineBuffer[174][4]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~419_combout ))))

	.dataa(\fsx|lineBuffer[206][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[174][4]~q ),
	.datad(\fsx|vga_g[7]~419_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~420_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~420 .lut_mask = 16'hBBC0;
defparam \fsx|vga_g[7]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N8
cycloneive_lcell_comb \fsx|vga_g[7]~421 (
// Equation(s):
// \fsx|vga_g[7]~421_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_g[7]~418_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// ((\fsx|vga_g[7]~420_combout )))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|vga_g[7]~418_combout ),
	.datad(\fsx|vga_g[7]~420_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~421_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~421 .lut_mask = 16'hD9C8;
defparam \fsx|vga_g[7]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \fsx|lineBuffer~697 (
// Equation(s):
// \fsx|lineBuffer~697_combout  = (\fsx|Mux15~20_combout  & (((\fsx|Mux14~20_combout )))) # (!\fsx|Mux15~20_combout  & ((\fsx|Mux14~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a12 ))) # (!\fsx|Mux14~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a28 ))))

	.dataa(\fsx|Mux15~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\fsx|Mux14~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~697_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~697 .lut_mask = 16'hF4A4;
defparam \fsx|lineBuffer~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \fsx|lineBuffer~698 (
// Equation(s):
// \fsx|lineBuffer~698_combout  = (\fsx|lineBuffer~697_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ) # (!\fsx|Mux15~20_combout )))) # (!\fsx|lineBuffer~697_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a20  & 
// ((\fsx|Mux15~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\fsx|lineBuffer~697_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\fsx|Mux15~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~698_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~698 .lut_mask = 16'hE2CC;
defparam \fsx|lineBuffer~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \fsx|lineBuffer[215][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[215][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~698_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[215][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[215][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[215][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N1
dffeas \fsx|lineBuffer[215][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[215][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[215][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[215][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[215][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N28
cycloneive_lcell_comb \fsx|lineBuffer[183][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[183][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~698_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[183][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[183][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[183][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N29
dffeas \fsx|lineBuffer[183][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[183][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[183][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[183][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[183][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N5
dffeas \fsx|lineBuffer[167][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[167][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[167][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[167][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \fsx|vga_g[7]~422 (
// Equation(s):
// \fsx|vga_g[7]~422_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[183][4]~q ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|lineBuffer[167][4]~q  & !\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|lineBuffer[183][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[167][4]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~422_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~422 .lut_mask = 16'hCCB8;
defparam \fsx|vga_g[7]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N3
dffeas \fsx|lineBuffer[199][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[199][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[199][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[199][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \fsx|vga_g[7]~423 (
// Equation(s):
// \fsx|vga_g[7]~423_combout  = (\fsx|vga_g[7]~422_combout  & ((\fsx|lineBuffer[215][4]~q ) # ((!\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|vga_g[7]~422_combout  & (((\fsx|lineBuffer[199][4]~q  & \fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|lineBuffer[215][4]~q ),
	.datab(\fsx|vga_g[7]~422_combout ),
	.datac(\fsx|lineBuffer[199][4]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~423_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~423 .lut_mask = 16'hB8CC;
defparam \fsx|vga_g[7]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N16
cycloneive_lcell_comb \fsx|lineBuffer[191][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[191][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~698_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[191][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[191][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[191][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N17
dffeas \fsx|lineBuffer[191][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[191][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[191][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[191][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[191][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N31
dffeas \fsx|lineBuffer[207][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[207][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[207][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[207][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N3
dffeas \fsx|lineBuffer[159][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[159][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[159][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[159][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N24
cycloneive_lcell_comb \fsx|lineBuffer[175][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[175][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~698_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[175][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[175][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[175][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N25
dffeas \fsx|lineBuffer[175][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[175][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[175][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[175][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[175][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N2
cycloneive_lcell_comb \fsx|vga_g[7]~415 (
// Equation(s):
// \fsx|vga_g[7]~415_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[175][4]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[159][4]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[159][4]~q ),
	.datad(\fsx|lineBuffer[175][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~415_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~415 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneive_lcell_comb \fsx|vga_g[7]~416 (
// Equation(s):
// \fsx|vga_g[7]~416_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~415_combout  & ((\fsx|lineBuffer[207][4]~q ))) # (!\fsx|vga_g[7]~415_combout  & (\fsx|lineBuffer[191][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~415_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[191][4]~q ),
	.datac(\fsx|lineBuffer[207][4]~q ),
	.datad(\fsx|vga_g[7]~415_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~416_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~416 .lut_mask = 16'hF588;
defparam \fsx|vga_g[7]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \fsx|vga_g[7]~424 (
// Equation(s):
// \fsx|vga_g[7]~424_combout  = (\fsx|vga_g[7]~421_combout  & ((\fsx|vga_g[7]~423_combout ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_g[7]~421_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|vga_g[7]~416_combout ))))

	.dataa(\fsx|vga_g[7]~421_combout ),
	.datab(\fsx|vga_g[7]~423_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_g[7]~416_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~424_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~424 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[7]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \fsx|lineBuffer[127][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[127][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~698_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[127][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[127][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[127][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \fsx|lineBuffer[127][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[127][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[127][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[127][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[127][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \fsx|lineBuffer[143][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[143][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[143][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[143][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \fsx|lineBuffer[95][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[95][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[95][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[95][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \fsx|lineBuffer[111][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[111][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~698_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[111][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[111][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[111][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \fsx|lineBuffer[111][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[111][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[111][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[111][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[111][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \fsx|vga_g[7]~384 (
// Equation(s):
// \fsx|vga_g[7]~384_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[111][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[95][4]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[95][4]~q ),
	.datad(\fsx|lineBuffer[111][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~384_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~384 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \fsx|vga_g[7]~385 (
// Equation(s):
// \fsx|vga_g[7]~385_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~384_combout  & ((\fsx|lineBuffer[143][4]~q ))) # (!\fsx|vga_g[7]~384_combout  & (\fsx|lineBuffer[127][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~384_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[127][4]~q ),
	.datac(\fsx|lineBuffer[143][4]~q ),
	.datad(\fsx|vga_g[7]~384_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~385_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~385 .lut_mask = 16'hF588;
defparam \fsx|vga_g[7]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \fsx|lineBuffer[103][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[103][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[103][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[103][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \fsx|lineBuffer[119][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[119][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~698_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[119][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[119][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[119][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \fsx|lineBuffer[119][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[119][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[119][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[119][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[119][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \fsx|vga_g[7]~391 (
// Equation(s):
// \fsx|vga_g[7]~391_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[119][4]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[103][4]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[103][4]~q ),
	.datad(\fsx|lineBuffer[119][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~391_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~391 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \fsx|lineBuffer[151][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[151][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[151][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[151][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \fsx|lineBuffer[135][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[135][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~698_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[135][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[135][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[135][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \fsx|lineBuffer[135][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[135][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[135][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[135][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[135][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \fsx|vga_g[7]~392 (
// Equation(s):
// \fsx|vga_g[7]~392_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~391_combout  & (\fsx|lineBuffer[151][4]~q )) # (!\fsx|vga_g[7]~391_combout  & ((\fsx|lineBuffer[135][4]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|vga_g[7]~391_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[7]~391_combout ),
	.datac(\fsx|lineBuffer[151][4]~q ),
	.datad(\fsx|lineBuffer[135][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~392_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~392 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[7]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \fsx|lineBuffer[102][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[102][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[102][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[102][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneive_lcell_comb \fsx|lineBuffer[134][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[134][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~700_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[134][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[134][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[134][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N1
dffeas \fsx|lineBuffer[134][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[134][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[134][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[134][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[134][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \fsx|vga_g[7]~386 (
// Equation(s):
// \fsx|vga_g[7]~386_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[134][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[102][4]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[102][4]~q ),
	.datad(\fsx|lineBuffer[134][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~386_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~386 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \fsx|lineBuffer[150][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[150][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[150][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[150][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \fsx|lineBuffer[118][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[118][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[118][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[118][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[118][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \fsx|lineBuffer[118][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[118][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[118][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[118][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[118][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \fsx|vga_g[7]~387 (
// Equation(s):
// \fsx|vga_g[7]~387_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~386_combout  & (\fsx|lineBuffer[150][4]~q )) # (!\fsx|vga_g[7]~386_combout  & ((\fsx|lineBuffer[118][4]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|vga_g[7]~386_combout ))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|vga_g[7]~386_combout ),
	.datac(\fsx|lineBuffer[150][4]~q ),
	.datad(\fsx|lineBuffer[118][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~387_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~387 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[7]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \fsx|lineBuffer[110][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[110][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[110][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[110][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[110][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \fsx|lineBuffer[110][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[110][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[110][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[110][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[110][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \fsx|lineBuffer[142][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[142][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[142][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[142][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \fsx|lineBuffer[126][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[126][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[126][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[126][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[126][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N7
dffeas \fsx|lineBuffer[126][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[126][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[126][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[126][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[126][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \fsx|lineBuffer[94][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[94][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[94][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[94][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \fsx|vga_g[7]~388 (
// Equation(s):
// \fsx|vga_g[7]~388_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[126][4]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|lineBuffer[94][4]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[126][4]~q ),
	.datac(\fsx|lineBuffer[94][4]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~388_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~388 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[7]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \fsx|vga_g[7]~389 (
// Equation(s):
// \fsx|vga_g[7]~389_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~388_combout  & ((\fsx|lineBuffer[142][4]~q ))) # (!\fsx|vga_g[7]~388_combout  & (\fsx|lineBuffer[110][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~388_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[110][4]~q ),
	.datac(\fsx|lineBuffer[142][4]~q ),
	.datad(\fsx|vga_g[7]~388_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~389_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~389 .lut_mask = 16'hF588;
defparam \fsx|vga_g[7]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \fsx|vga_g[7]~390 (
// Equation(s):
// \fsx|vga_g[7]~390_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[7]~387_combout ) # ((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|vga_g[7]~389_combout  & !\fsx|displayGen|o_h[1]~10_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_g[7]~387_combout ),
	.datac(\fsx|vga_g[7]~389_combout ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~390_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~390 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[7]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \fsx|vga_g[7]~393 (
// Equation(s):
// \fsx|vga_g[7]~393_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[7]~390_combout  & ((\fsx|vga_g[7]~392_combout ))) # (!\fsx|vga_g[7]~390_combout  & (\fsx|vga_g[7]~385_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_g[7]~390_combout ))))

	.dataa(\fsx|vga_g[7]~385_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_g[7]~392_combout ),
	.datad(\fsx|vga_g[7]~390_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~393_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~393 .lut_mask = 16'hF388;
defparam \fsx|vga_g[7]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \fsx|lineBuffer[7][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[7][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~698_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[7][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \fsx|lineBuffer[7][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[7][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N27
dffeas \fsx|lineBuffer[23][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[23][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N7
dffeas \fsx|lineBuffer[231][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[231][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[231][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[231][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \fsx|lineBuffer[247][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[247][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~698_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[247][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[247][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[247][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N7
dffeas \fsx|lineBuffer[247][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[247][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[247][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[247][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[247][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \fsx|vga_g[7]~411 (
// Equation(s):
// \fsx|vga_g[7]~411_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[247][4]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[231][4]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[231][4]~q ),
	.datad(\fsx|lineBuffer[247][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~411_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~411 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \fsx|vga_g[7]~412 (
// Equation(s):
// \fsx|vga_g[7]~412_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~411_combout  & ((\fsx|lineBuffer[23][4]~q ))) # (!\fsx|vga_g[7]~411_combout  & (\fsx|lineBuffer[7][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~411_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[7][4]~q ),
	.datac(\fsx|lineBuffer[23][4]~q ),
	.datad(\fsx|vga_g[7]~411_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~412_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~412 .lut_mask = 16'hF588;
defparam \fsx|vga_g[7]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \fsx|lineBuffer[255][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[255][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~698_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[255][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[255][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[255][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \fsx|lineBuffer[255][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[255][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[255][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[255][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[255][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \fsx|lineBuffer[15][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[15][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \fsx|lineBuffer[223][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[223][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[223][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[223][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \fsx|lineBuffer[239][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[239][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~698_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[239][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[239][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[239][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N7
dffeas \fsx|lineBuffer[239][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[239][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[239][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[239][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[239][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \fsx|vga_g[7]~404 (
// Equation(s):
// \fsx|vga_g[7]~404_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[239][4]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[223][4]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[223][4]~q ),
	.datad(\fsx|lineBuffer[239][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~404_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~404 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \fsx|vga_g[7]~405 (
// Equation(s):
// \fsx|vga_g[7]~405_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~404_combout  & ((\fsx|lineBuffer[15][4]~q ))) # (!\fsx|vga_g[7]~404_combout  & (\fsx|lineBuffer[255][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~404_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[255][4]~q ),
	.datac(\fsx|lineBuffer[15][4]~q ),
	.datad(\fsx|vga_g[7]~404_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~405_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~405 .lut_mask = 16'hF588;
defparam \fsx|vga_g[7]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \fsx|lineBuffer[238][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[238][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[238][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[238][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[238][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \fsx|lineBuffer[238][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[238][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[238][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[238][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[238][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \fsx|lineBuffer[14][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[14][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \fsx|lineBuffer[222][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[222][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[222][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[222][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_lcell_comb \fsx|lineBuffer[254][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[254][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[254][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[254][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[254][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N9
dffeas \fsx|lineBuffer[254][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[254][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[254][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[254][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[254][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \fsx|vga_g[7]~408 (
// Equation(s):
// \fsx|vga_g[7]~408_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[254][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[222][4]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[222][4]~q ),
	.datad(\fsx|lineBuffer[254][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~408_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~408 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \fsx|vga_g[7]~409 (
// Equation(s):
// \fsx|vga_g[7]~409_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~408_combout  & ((\fsx|lineBuffer[14][4]~q ))) # (!\fsx|vga_g[7]~408_combout  & (\fsx|lineBuffer[238][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~408_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[238][4]~q ),
	.datac(\fsx|lineBuffer[14][4]~q ),
	.datad(\fsx|vga_g[7]~408_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~409_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~409 .lut_mask = 16'hF588;
defparam \fsx|vga_g[7]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N12
cycloneive_lcell_comb \fsx|lineBuffer[246][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[246][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[246][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[246][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[246][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N13
dffeas \fsx|lineBuffer[246][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[246][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[246][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[246][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[246][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N7
dffeas \fsx|lineBuffer[22][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[22][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N13
dffeas \fsx|lineBuffer[230][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[230][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[230][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[230][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneive_lcell_comb \fsx|lineBuffer[6][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[6][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[6][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N11
dffeas \fsx|lineBuffer[6][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[6][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \fsx|vga_g[7]~406 (
// Equation(s):
// \fsx|vga_g[7]~406_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[6][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[230][4]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[230][4]~q ),
	.datad(\fsx|lineBuffer[6][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~406_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~406 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N6
cycloneive_lcell_comb \fsx|vga_g[7]~407 (
// Equation(s):
// \fsx|vga_g[7]~407_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~406_combout  & ((\fsx|lineBuffer[22][4]~q ))) # (!\fsx|vga_g[7]~406_combout  & (\fsx|lineBuffer[246][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~406_combout ))))

	.dataa(\fsx|lineBuffer[246][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[22][4]~q ),
	.datad(\fsx|vga_g[7]~406_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~407_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~407 .lut_mask = 16'hF388;
defparam \fsx|vga_g[7]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \fsx|vga_g[7]~410 (
// Equation(s):
// \fsx|vga_g[7]~410_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[7]~407_combout ))) # 
// (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_g[7]~409_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_g[7]~409_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|vga_g[7]~407_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~410_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~410 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[7]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \fsx|vga_g[7]~413 (
// Equation(s):
// \fsx|vga_g[7]~413_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[7]~410_combout  & (\fsx|vga_g[7]~412_combout )) # (!\fsx|vga_g[7]~410_combout  & ((\fsx|vga_g[7]~405_combout ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_g[7]~410_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_g[7]~412_combout ),
	.datac(\fsx|vga_g[7]~405_combout ),
	.datad(\fsx|vga_g[7]~410_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~413_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~413 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[7]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \fsx|lineBuffer[46][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[46][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[46][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[46][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[46][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N7
dffeas \fsx|lineBuffer[46][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[46][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[46][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[46][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[46][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N5
dffeas \fsx|lineBuffer[78][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[78][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[78][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[78][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N0
cycloneive_lcell_comb \fsx|lineBuffer[62][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[62][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[62][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[62][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[62][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N1
dffeas \fsx|lineBuffer[62][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[62][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[62][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[62][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[62][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \fsx|lineBuffer[30][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[30][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[30][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \fsx|vga_g[7]~398 (
// Equation(s):
// \fsx|vga_g[7]~398_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[62][4]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|lineBuffer[30][4]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[62][4]~q ),
	.datac(\fsx|lineBuffer[30][4]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~398_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~398 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[7]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N4
cycloneive_lcell_comb \fsx|vga_g[7]~399 (
// Equation(s):
// \fsx|vga_g[7]~399_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~398_combout  & ((\fsx|lineBuffer[78][4]~q ))) # (!\fsx|vga_g[7]~398_combout  & (\fsx|lineBuffer[46][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~398_combout ))))

	.dataa(\fsx|lineBuffer[46][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[78][4]~q ),
	.datad(\fsx|vga_g[7]~398_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~399_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~399 .lut_mask = 16'hF388;
defparam \fsx|vga_g[7]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N22
cycloneive_lcell_comb \fsx|lineBuffer[54][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[54][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[54][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[54][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[54][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N23
dffeas \fsx|lineBuffer[54][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[54][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[54][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[54][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[54][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N9
dffeas \fsx|lineBuffer[86][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[86][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[86][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[86][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \fsx|lineBuffer[70][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[70][4]~feeder_combout  = \fsx|lineBuffer~700_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~700_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[70][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[70][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[70][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N23
dffeas \fsx|lineBuffer[70][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[70][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[70][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[70][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[70][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N1
dffeas \fsx|lineBuffer[38][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~700_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[38][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[38][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[38][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N0
cycloneive_lcell_comb \fsx|vga_g[7]~396 (
// Equation(s):
// \fsx|vga_g[7]~396_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[70][4]~q )) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// ((\fsx|lineBuffer[38][4]~q )))))

	.dataa(\fsx|lineBuffer[70][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[38][4]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~396_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~396 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[7]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N8
cycloneive_lcell_comb \fsx|vga_g[7]~397 (
// Equation(s):
// \fsx|vga_g[7]~397_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~396_combout  & ((\fsx|lineBuffer[86][4]~q ))) # (!\fsx|vga_g[7]~396_combout  & (\fsx|lineBuffer[54][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~396_combout ))))

	.dataa(\fsx|lineBuffer[54][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[86][4]~q ),
	.datad(\fsx|vga_g[7]~396_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~397_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~397 .lut_mask = 16'hF388;
defparam \fsx|vga_g[7]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N14
cycloneive_lcell_comb \fsx|vga_g[7]~400 (
// Equation(s):
// \fsx|vga_g[7]~400_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[1]~10_combout ) # ((\fsx|vga_g[7]~397_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_g[7]~399_combout )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_g[7]~399_combout ),
	.datad(\fsx|vga_g[7]~397_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~400_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~400 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \fsx|lineBuffer[71][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[71][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~698_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[71][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[71][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[71][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \fsx|lineBuffer[71][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[71][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[71][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[71][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[71][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \fsx|lineBuffer[87][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[87][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[87][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[87][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N26
cycloneive_lcell_comb \fsx|lineBuffer[55][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[55][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~698_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[55][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[55][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[55][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N27
dffeas \fsx|lineBuffer[55][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[55][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[55][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[55][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[55][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N29
dffeas \fsx|lineBuffer[39][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[39][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[39][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[39][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N28
cycloneive_lcell_comb \fsx|vga_g[7]~401 (
// Equation(s):
// \fsx|vga_g[7]~401_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[55][4]~q ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|lineBuffer[39][4]~q  & !\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|lineBuffer[55][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[39][4]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~401_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~401 .lut_mask = 16'hCCB8;
defparam \fsx|vga_g[7]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \fsx|vga_g[7]~402 (
// Equation(s):
// \fsx|vga_g[7]~402_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~401_combout  & ((\fsx|lineBuffer[87][4]~q ))) # (!\fsx|vga_g[7]~401_combout  & (\fsx|lineBuffer[71][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~401_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[71][4]~q ),
	.datac(\fsx|lineBuffer[87][4]~q ),
	.datad(\fsx|vga_g[7]~401_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~402_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~402 .lut_mask = 16'hF588;
defparam \fsx|vga_g[7]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \fsx|lineBuffer[63][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[63][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~698_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[63][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[63][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[63][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N11
dffeas \fsx|lineBuffer[63][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[63][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[63][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[63][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[63][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N11
dffeas \fsx|lineBuffer[31][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[31][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \fsx|lineBuffer[47][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[47][4]~feeder_combout  = \fsx|lineBuffer~698_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~698_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[47][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[47][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[47][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N21
dffeas \fsx|lineBuffer[47][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[47][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[47][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[47][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[47][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \fsx|vga_g[7]~394 (
// Equation(s):
// \fsx|vga_g[7]~394_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[6]~7_combout ) # ((\fsx|lineBuffer[47][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[31][4]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[31][4]~q ),
	.datad(\fsx|lineBuffer[47][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~394_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~394 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N21
dffeas \fsx|lineBuffer[79][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~698_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[79][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[79][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[79][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \fsx|vga_g[7]~395 (
// Equation(s):
// \fsx|vga_g[7]~395_combout  = (\fsx|vga_g[7]~394_combout  & (((\fsx|lineBuffer[79][4]~q ) # (!\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|vga_g[7]~394_combout  & (\fsx|lineBuffer[63][4]~q  & ((\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|lineBuffer[63][4]~q ),
	.datab(\fsx|vga_g[7]~394_combout ),
	.datac(\fsx|lineBuffer[79][4]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~395_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~395 .lut_mask = 16'hE2CC;
defparam \fsx|vga_g[7]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \fsx|vga_g[7]~403 (
// Equation(s):
// \fsx|vga_g[7]~403_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[7]~400_combout  & (\fsx|vga_g[7]~402_combout )) # (!\fsx|vga_g[7]~400_combout  & ((\fsx|vga_g[7]~395_combout ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_g[7]~400_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_g[7]~400_combout ),
	.datac(\fsx|vga_g[7]~402_combout ),
	.datad(\fsx|vga_g[7]~395_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~403_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~403 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[7]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \fsx|vga_g[7]~414 (
// Equation(s):
// \fsx|vga_g[7]~414_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|vga_g[7]~403_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|vga_g[7]~413_combout )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[7]~413_combout ),
	.datad(\fsx|vga_g[7]~403_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~414_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~414 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \fsx|vga_g[7]~425 (
// Equation(s):
// \fsx|vga_g[7]~425_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~414_combout  & (\fsx|vga_g[7]~424_combout )) # (!\fsx|vga_g[7]~414_combout  & ((\fsx|vga_g[7]~393_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[7]~414_combout ))))

	.dataa(\fsx|vga_g[7]~424_combout ),
	.datab(\fsx|vga_g[7]~393_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_g[7]~414_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~425_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~425 .lut_mask = 16'hAFC0;
defparam \fsx|vga_g[7]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \fsx|lineBuffer~701 (
// Equation(s):
// \fsx|lineBuffer~701_combout  = (\fsx|Mux10~20_combout  & (((\fsx|Mux11~20_combout ) # (\vram32|ram_rtl_0|auto_generated|ram_block1a12 )))) # (!\fsx|Mux10~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a28  & (!\fsx|Mux11~20_combout )))

	.dataa(\fsx|Mux10~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\fsx|Mux11~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~701_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~701 .lut_mask = 16'hAEA4;
defparam \fsx|lineBuffer~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \fsx|lineBuffer~702 (
// Equation(s):
// \fsx|lineBuffer~702_combout  = (\fsx|Mux11~20_combout  & ((\fsx|lineBuffer~701_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (!\fsx|lineBuffer~701_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a20 )))) # 
// (!\fsx|Mux11~20_combout  & (((\fsx|lineBuffer~701_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\fsx|Mux11~20_combout ),
	.datad(\fsx|lineBuffer~701_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~702_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~702 .lut_mask = 16'hCFA0;
defparam \fsx|lineBuffer~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \fsx|lineBuffer[213][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[213][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[213][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[213][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[213][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N21
dffeas \fsx|lineBuffer[213][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[213][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[213][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[213][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[213][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N19
dffeas \fsx|lineBuffer[197][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[197][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[197][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[197][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N4
cycloneive_lcell_comb \fsx|lineBuffer[181][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[181][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~702_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[181][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[181][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[181][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N5
dffeas \fsx|lineBuffer[181][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[181][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[181][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[181][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[181][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N21
dffeas \fsx|lineBuffer[165][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[165][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[165][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[165][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \fsx|vga_g[7]~464 (
// Equation(s):
// \fsx|vga_g[7]~464_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[181][4]~q ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|lineBuffer[165][4]~q  & !\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|lineBuffer[181][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[165][4]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~464_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~464 .lut_mask = 16'hCCB8;
defparam \fsx|vga_g[7]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \fsx|vga_g[7]~465 (
// Equation(s):
// \fsx|vga_g[7]~465_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~464_combout  & (\fsx|lineBuffer[213][4]~q )) # (!\fsx|vga_g[7]~464_combout  & ((\fsx|lineBuffer[197][4]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~464_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[213][4]~q ),
	.datac(\fsx|lineBuffer[197][4]~q ),
	.datad(\fsx|vga_g[7]~464_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~465_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~465 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[7]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \fsx|lineBuffer[45][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[45][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~702_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[45][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[45][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[45][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \fsx|lineBuffer[45][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[45][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[45][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[45][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[45][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \fsx|lineBuffer[77][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[77][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[77][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[77][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N10
cycloneive_lcell_comb \fsx|lineBuffer[61][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[61][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~702_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[61][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[61][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[61][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N11
dffeas \fsx|lineBuffer[61][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[61][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[61][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[61][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[61][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N3
dffeas \fsx|lineBuffer[29][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[29][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \fsx|vga_g[7]~461 (
// Equation(s):
// \fsx|vga_g[7]~461_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[61][4]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|lineBuffer[29][4]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[61][4]~q ),
	.datac(\fsx|lineBuffer[29][4]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~461_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~461 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[7]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \fsx|vga_g[7]~462 (
// Equation(s):
// \fsx|vga_g[7]~462_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~461_combout  & ((\fsx|lineBuffer[77][4]~q ))) # (!\fsx|vga_g[7]~461_combout  & (\fsx|lineBuffer[45][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~461_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[45][4]~q ),
	.datac(\fsx|lineBuffer[77][4]~q ),
	.datad(\fsx|vga_g[7]~461_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~462_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~462 .lut_mask = 16'hF588;
defparam \fsx|vga_g[7]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N2
cycloneive_lcell_comb \fsx|lineBuffer[53][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[53][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[53][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[53][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[53][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N3
dffeas \fsx|lineBuffer[53][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[53][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[53][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[53][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[53][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N13
dffeas \fsx|lineBuffer[85][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[85][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[85][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[85][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \fsx|lineBuffer[69][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[69][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~702_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[69][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[69][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[69][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N25
dffeas \fsx|lineBuffer[69][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[69][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[69][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[69][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[69][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N13
dffeas \fsx|lineBuffer[37][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[37][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[37][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[37][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N12
cycloneive_lcell_comb \fsx|vga_g[7]~459 (
// Equation(s):
// \fsx|vga_g[7]~459_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[69][4]~q )) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// ((\fsx|lineBuffer[37][4]~q )))))

	.dataa(\fsx|lineBuffer[69][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[37][4]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~459_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~459 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[7]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N12
cycloneive_lcell_comb \fsx|vga_g[7]~460 (
// Equation(s):
// \fsx|vga_g[7]~460_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~459_combout  & ((\fsx|lineBuffer[85][4]~q ))) # (!\fsx|vga_g[7]~459_combout  & (\fsx|lineBuffer[53][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~459_combout ))))

	.dataa(\fsx|lineBuffer[53][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[85][4]~q ),
	.datad(\fsx|vga_g[7]~459_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~460_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~460 .lut_mask = 16'hF388;
defparam \fsx|vga_g[7]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N20
cycloneive_lcell_comb \fsx|vga_g[7]~463 (
// Equation(s):
// \fsx|vga_g[7]~463_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[7]~460_combout ))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_g[7]~462_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|vga_g[7]~462_combout ),
	.datad(\fsx|vga_g[7]~460_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~463_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~463 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N31
dffeas \fsx|lineBuffer[157][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[157][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[157][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[157][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N12
cycloneive_lcell_comb \fsx|lineBuffer[173][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[173][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[173][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[173][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[173][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N13
dffeas \fsx|lineBuffer[173][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[173][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[173][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[173][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[173][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N30
cycloneive_lcell_comb \fsx|vga_g[7]~457 (
// Equation(s):
// \fsx|vga_g[7]~457_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[173][4]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[157][4]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[157][4]~q ),
	.datad(\fsx|lineBuffer[173][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~457_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~457 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N3
dffeas \fsx|lineBuffer[205][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[205][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[205][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[205][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \fsx|lineBuffer[189][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[189][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[189][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[189][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[189][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \fsx|lineBuffer[189][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[189][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[189][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[189][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[189][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N2
cycloneive_lcell_comb \fsx|vga_g[7]~458 (
// Equation(s):
// \fsx|vga_g[7]~458_combout  = (\fsx|vga_g[7]~457_combout  & (((\fsx|lineBuffer[205][4]~q )) # (!\fsx|displayGen|o_h[6]~7_combout ))) # (!\fsx|vga_g[7]~457_combout  & (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[189][4]~q ))))

	.dataa(\fsx|vga_g[7]~457_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[205][4]~q ),
	.datad(\fsx|lineBuffer[189][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~458_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~458 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[7]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N14
cycloneive_lcell_comb \fsx|vga_g[7]~466 (
// Equation(s):
// \fsx|vga_g[7]~466_combout  = (\fsx|vga_g[7]~463_combout  & ((\fsx|vga_g[7]~465_combout ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_g[7]~463_combout  & (((\fsx|vga_g[7]~458_combout  & \fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|vga_g[7]~465_combout ),
	.datab(\fsx|vga_g[7]~463_combout ),
	.datac(\fsx|vga_g[7]~458_combout ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~466_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~466 .lut_mask = 16'hB8CC;
defparam \fsx|vga_g[7]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \fsx|lineBuffer~703 (
// Equation(s):
// \fsx|lineBuffer~703_combout  = (\fsx|Mux8~20_combout  & (((\fsx|Mux9~20_combout ) # (\vram32|ram_rtl_0|auto_generated|ram_block1a12 )))) # (!\fsx|Mux8~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a28  & (!\fsx|Mux9~20_combout )))

	.dataa(\fsx|Mux8~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\fsx|Mux9~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~703_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~703 .lut_mask = 16'hAEA4;
defparam \fsx|lineBuffer~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \fsx|lineBuffer~704 (
// Equation(s):
// \fsx|lineBuffer~704_combout  = (\fsx|Mux9~20_combout  & ((\fsx|lineBuffer~703_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout )) # (!\fsx|lineBuffer~703_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a20 ))))) # 
// (!\fsx|Mux9~20_combout  & (((\fsx|lineBuffer~703_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\fsx|Mux9~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\fsx|lineBuffer~703_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~704_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~704 .lut_mask = 16'hBBC0;
defparam \fsx|lineBuffer~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \fsx|lineBuffer[100][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[100][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[100][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[100][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \fsx|lineBuffer[132][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[132][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[132][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[132][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[132][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \fsx|lineBuffer[132][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[132][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[132][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[132][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[132][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \fsx|vga_g[7]~453 (
// Equation(s):
// \fsx|vga_g[7]~453_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[132][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[100][4]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[100][4]~q ),
	.datad(\fsx|lineBuffer[132][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~453_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~453 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \fsx|lineBuffer[116][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[116][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[116][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[116][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \fsx|lineBuffer[148][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[148][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[148][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[148][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[148][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \fsx|lineBuffer[148][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[148][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[148][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[148][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[148][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \fsx|vga_g[7]~454 (
// Equation(s):
// \fsx|vga_g[7]~454_combout  = (\fsx|vga_g[7]~453_combout  & (((\fsx|lineBuffer[148][4]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_g[7]~453_combout  & (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[116][4]~q )))

	.dataa(\fsx|vga_g[7]~453_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[116][4]~q ),
	.datad(\fsx|lineBuffer[148][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~454_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~454 .lut_mask = 16'hEA62;
defparam \fsx|vga_g[7]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N6
cycloneive_lcell_comb \fsx|lineBuffer[244][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[244][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~704_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[244][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[244][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[244][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N7
dffeas \fsx|lineBuffer[244][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[244][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[244][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[244][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[244][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \fsx|lineBuffer[20][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[20][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N23
dffeas \fsx|lineBuffer[228][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[228][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[228][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[228][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
cycloneive_lcell_comb \fsx|lineBuffer[4][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[4][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[4][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N29
dffeas \fsx|lineBuffer[4][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[4][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneive_lcell_comb \fsx|vga_g[7]~448 (
// Equation(s):
// \fsx|vga_g[7]~448_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[4][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[228][4]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[228][4]~q ),
	.datad(\fsx|lineBuffer[4][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~448_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~448 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \fsx|vga_g[7]~449 (
// Equation(s):
// \fsx|vga_g[7]~449_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~448_combout  & ((\fsx|lineBuffer[20][4]~q ))) # (!\fsx|vga_g[7]~448_combout  & (\fsx|lineBuffer[244][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~448_combout ))))

	.dataa(\fsx|lineBuffer[244][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[20][4]~q ),
	.datad(\fsx|vga_g[7]~448_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~449_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~449 .lut_mask = 16'hF388;
defparam \fsx|vga_g[7]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \fsx|lineBuffer[252][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[252][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[252][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[252][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[252][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N9
dffeas \fsx|lineBuffer[252][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[252][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[252][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[252][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[252][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \fsx|lineBuffer[220][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[220][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[220][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[220][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \fsx|vga_g[7]~450 (
// Equation(s):
// \fsx|vga_g[7]~450_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[252][4]~q )) # (!\fsx|displayGen|o_h[6]~7_combout  
// & ((\fsx|lineBuffer[220][4]~q )))))

	.dataa(\fsx|lineBuffer[252][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[220][4]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~450_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~450 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[7]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N31
dffeas \fsx|lineBuffer[12][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[12][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \fsx|lineBuffer[236][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[236][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[236][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[236][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[236][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N19
dffeas \fsx|lineBuffer[236][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[236][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[236][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[236][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[236][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \fsx|vga_g[7]~451 (
// Equation(s):
// \fsx|vga_g[7]~451_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~450_combout  & (\fsx|lineBuffer[12][4]~q )) # (!\fsx|vga_g[7]~450_combout  & ((\fsx|lineBuffer[236][4]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|vga_g[7]~450_combout ))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|vga_g[7]~450_combout ),
	.datac(\fsx|lineBuffer[12][4]~q ),
	.datad(\fsx|lineBuffer[236][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~451_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~451 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[7]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \fsx|vga_g[7]~452 (
// Equation(s):
// \fsx|vga_g[7]~452_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|vga_g[7]~449_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~451_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[7]~449_combout ),
	.datad(\fsx|vga_g[7]~451_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~452_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~452 .lut_mask = 16'hB9A8;
defparam \fsx|vga_g[7]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \fsx|lineBuffer[92][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[92][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[92][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[92][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \fsx|lineBuffer[124][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[124][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[124][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[124][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[124][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \fsx|lineBuffer[124][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[124][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[124][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[124][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[124][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \fsx|vga_g[7]~446 (
// Equation(s):
// \fsx|vga_g[7]~446_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[6]~7_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[124][4]~q ))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|lineBuffer[92][4]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[92][4]~q ),
	.datad(\fsx|lineBuffer[124][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~446_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~446 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \fsx|lineBuffer[140][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[140][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[140][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[140][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \fsx|lineBuffer[108][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[108][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[108][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[108][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[108][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \fsx|lineBuffer[108][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[108][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[108][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[108][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[108][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \fsx|vga_g[7]~447 (
// Equation(s):
// \fsx|vga_g[7]~447_combout  = (\fsx|vga_g[7]~446_combout  & (((\fsx|lineBuffer[140][4]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_g[7]~446_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[108][4]~q ))))

	.dataa(\fsx|vga_g[7]~446_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[140][4]~q ),
	.datad(\fsx|lineBuffer[108][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~447_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~447 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[7]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \fsx|vga_g[7]~455 (
// Equation(s):
// \fsx|vga_g[7]~455_combout  = (\fsx|vga_g[7]~452_combout  & ((\fsx|vga_g[7]~454_combout ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_g[7]~452_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|vga_g[7]~447_combout ))))

	.dataa(\fsx|vga_g[7]~454_combout ),
	.datab(\fsx|vga_g[7]~452_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_g[7]~447_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~455_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~455 .lut_mask = 16'hBC8C;
defparam \fsx|vga_g[7]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \fsx|lineBuffer[188][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[188][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[188][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[188][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[188][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \fsx|lineBuffer[188][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[188][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[188][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[188][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[188][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N21
dffeas \fsx|lineBuffer[204][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[204][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[204][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[204][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N27
dffeas \fsx|lineBuffer[156][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[156][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[156][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[156][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N0
cycloneive_lcell_comb \fsx|lineBuffer[172][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[172][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[172][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[172][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[172][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N1
dffeas \fsx|lineBuffer[172][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[172][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[172][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[172][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[172][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N26
cycloneive_lcell_comb \fsx|vga_g[7]~436 (
// Equation(s):
// \fsx|vga_g[7]~436_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[172][4]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[156][4]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[156][4]~q ),
	.datad(\fsx|lineBuffer[172][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~436_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~436 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N20
cycloneive_lcell_comb \fsx|vga_g[7]~437 (
// Equation(s):
// \fsx|vga_g[7]~437_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~436_combout  & ((\fsx|lineBuffer[204][4]~q ))) # (!\fsx|vga_g[7]~436_combout  & (\fsx|lineBuffer[188][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~436_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[188][4]~q ),
	.datac(\fsx|lineBuffer[204][4]~q ),
	.datad(\fsx|vga_g[7]~436_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~437_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~437 .lut_mask = 16'hF588;
defparam \fsx|vga_g[7]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N1
dffeas \fsx|lineBuffer[164][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[164][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[164][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[164][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[180][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[180][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[180][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[180][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[180][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N25
dffeas \fsx|lineBuffer[180][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[180][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[180][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[180][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[180][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \fsx|vga_g[7]~443 (
// Equation(s):
// \fsx|vga_g[7]~443_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[180][4]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[164][4]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[164][4]~q ),
	.datad(\fsx|lineBuffer[180][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~443_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~443 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \fsx|lineBuffer[212][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[212][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[212][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[212][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \fsx|lineBuffer[196][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[196][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[196][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[196][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[196][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N15
dffeas \fsx|lineBuffer[196][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[196][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[196][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[196][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[196][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \fsx|vga_g[7]~444 (
// Equation(s):
// \fsx|vga_g[7]~444_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~443_combout  & (\fsx|lineBuffer[212][4]~q )) # (!\fsx|vga_g[7]~443_combout  & ((\fsx|lineBuffer[196][4]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|vga_g[7]~443_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[7]~443_combout ),
	.datac(\fsx|lineBuffer[212][4]~q ),
	.datad(\fsx|lineBuffer[196][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~444_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~444 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[7]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N6
cycloneive_lcell_comb \fsx|lineBuffer[52][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[52][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[52][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[52][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[52][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N7
dffeas \fsx|lineBuffer[52][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[52][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[52][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[52][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[52][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N11
dffeas \fsx|lineBuffer[84][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[84][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[84][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[84][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N9
dffeas \fsx|lineBuffer[36][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[36][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[36][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[36][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N14
cycloneive_lcell_comb \fsx|lineBuffer[68][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[68][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[68][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[68][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[68][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N15
dffeas \fsx|lineBuffer[68][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[68][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[68][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[68][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[68][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N8
cycloneive_lcell_comb \fsx|vga_g[7]~438 (
// Equation(s):
// \fsx|vga_g[7]~438_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[68][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[36][4]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[36][4]~q ),
	.datad(\fsx|lineBuffer[68][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~438_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~438 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N10
cycloneive_lcell_comb \fsx|vga_g[7]~439 (
// Equation(s):
// \fsx|vga_g[7]~439_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~438_combout  & ((\fsx|lineBuffer[84][4]~q ))) # (!\fsx|vga_g[7]~438_combout  & (\fsx|lineBuffer[52][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~438_combout ))))

	.dataa(\fsx|lineBuffer[52][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[84][4]~q ),
	.datad(\fsx|vga_g[7]~438_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~439_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~439 .lut_mask = 16'hF388;
defparam \fsx|vga_g[7]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \fsx|lineBuffer[44][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[44][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~704_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[44][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[44][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[44][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \fsx|lineBuffer[44][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[44][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[44][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[44][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[44][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \fsx|lineBuffer[76][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[76][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[76][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[76][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N22
cycloneive_lcell_comb \fsx|lineBuffer[60][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[60][4]~feeder_combout  = \fsx|lineBuffer~704_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~704_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[60][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[60][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[60][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N23
dffeas \fsx|lineBuffer[60][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[60][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[60][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[60][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[60][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \fsx|lineBuffer[28][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~704_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[28][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[28][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \fsx|vga_g[7]~440 (
// Equation(s):
// \fsx|vga_g[7]~440_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[60][4]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|lineBuffer[28][4]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[60][4]~q ),
	.datac(\fsx|lineBuffer[28][4]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~440_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~440 .lut_mask = 16'hAAD8;
defparam \fsx|vga_g[7]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \fsx|vga_g[7]~441 (
// Equation(s):
// \fsx|vga_g[7]~441_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~440_combout  & ((\fsx|lineBuffer[76][4]~q ))) # (!\fsx|vga_g[7]~440_combout  & (\fsx|lineBuffer[44][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~440_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[44][4]~q ),
	.datac(\fsx|lineBuffer[76][4]~q ),
	.datad(\fsx|vga_g[7]~440_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~441_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~441 .lut_mask = 16'hF588;
defparam \fsx|vga_g[7]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \fsx|vga_g[7]~442 (
// Equation(s):
// \fsx|vga_g[7]~442_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|vga_g[7]~439_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~441_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[7]~439_combout ),
	.datad(\fsx|vga_g[7]~441_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~442_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~442 .lut_mask = 16'hB9A8;
defparam \fsx|vga_g[7]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \fsx|vga_g[7]~445 (
// Equation(s):
// \fsx|vga_g[7]~445_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~442_combout  & ((\fsx|vga_g[7]~444_combout ))) # (!\fsx|vga_g[7]~442_combout  & (\fsx|vga_g[7]~437_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[7]~442_combout ))))

	.dataa(\fsx|vga_g[7]~437_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[7]~444_combout ),
	.datad(\fsx|vga_g[7]~442_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~445_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~445 .lut_mask = 16'hF388;
defparam \fsx|vga_g[7]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \fsx|vga_g[7]~456 (
// Equation(s):
// \fsx|vga_g[7]~456_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[7]~445_combout ))) # (!\fsx|displayGen|o_h[7]~8_combout 
//  & (\fsx|vga_g[7]~455_combout ))))

	.dataa(\fsx|vga_g[7]~455_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[7]~445_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~456_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~456 .lut_mask = 16'hF2C2;
defparam \fsx|vga_g[7]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \fsx|lineBuffer[101][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[101][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[101][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[101][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \fsx|lineBuffer[133][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[133][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[133][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[133][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[133][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \fsx|lineBuffer[133][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[133][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[133][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[133][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[133][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \fsx|vga_g[7]~433 (
// Equation(s):
// \fsx|vga_g[7]~433_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[133][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[101][4]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[101][4]~q ),
	.datad(\fsx|lineBuffer[133][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~433_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~433 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \fsx|lineBuffer[149][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[149][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[149][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[149][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \fsx|lineBuffer[117][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[117][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[117][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[117][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[117][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \fsx|lineBuffer[117][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[117][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[117][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[117][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[117][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \fsx|vga_g[7]~434 (
// Equation(s):
// \fsx|vga_g[7]~434_combout  = (\fsx|vga_g[7]~433_combout  & (((\fsx|lineBuffer[149][4]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_g[7]~433_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[117][4]~q ))))

	.dataa(\fsx|vga_g[7]~433_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[149][4]~q ),
	.datad(\fsx|lineBuffer[117][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~434_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~434 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[7]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \fsx|lineBuffer[245][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[245][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[245][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[245][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[245][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N11
dffeas \fsx|lineBuffer[245][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[245][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[245][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[245][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[245][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \fsx|lineBuffer[21][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[21][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N3
dffeas \fsx|lineBuffer[229][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[229][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[229][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[229][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneive_lcell_comb \fsx|lineBuffer[5][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[5][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[5][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N17
dffeas \fsx|lineBuffer[5][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[5][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneive_lcell_comb \fsx|vga_g[7]~428 (
// Equation(s):
// \fsx|vga_g[7]~428_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[5][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[229][4]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[229][4]~q ),
	.datad(\fsx|lineBuffer[5][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~428_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~428 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \fsx|vga_g[7]~429 (
// Equation(s):
// \fsx|vga_g[7]~429_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~428_combout  & ((\fsx|lineBuffer[21][4]~q ))) # (!\fsx|vga_g[7]~428_combout  & (\fsx|lineBuffer[245][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~428_combout ))))

	.dataa(\fsx|lineBuffer[245][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[21][4]~q ),
	.datad(\fsx|vga_g[7]~428_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~429_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~429 .lut_mask = 16'hF388;
defparam \fsx|vga_g[7]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \fsx|lineBuffer[221][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[221][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[221][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[221][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \fsx|lineBuffer[253][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[253][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~702_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[253][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[253][4]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[253][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \fsx|lineBuffer[253][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[253][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[253][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[253][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[253][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \fsx|vga_g[7]~430 (
// Equation(s):
// \fsx|vga_g[7]~430_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[253][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[221][4]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[221][4]~q ),
	.datad(\fsx|lineBuffer[253][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~430_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~430 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N5
dffeas \fsx|lineBuffer[13][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[13][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \fsx|lineBuffer[237][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[237][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[237][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[237][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[237][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \fsx|lineBuffer[237][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[237][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[237][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[237][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[237][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \fsx|vga_g[7]~431 (
// Equation(s):
// \fsx|vga_g[7]~431_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~430_combout  & (\fsx|lineBuffer[13][4]~q )) # (!\fsx|vga_g[7]~430_combout  & ((\fsx|lineBuffer[237][4]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|vga_g[7]~430_combout ))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|vga_g[7]~430_combout ),
	.datac(\fsx|lineBuffer[13][4]~q ),
	.datad(\fsx|lineBuffer[237][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~431_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~431 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[7]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \fsx|vga_g[7]~432 (
// Equation(s):
// \fsx|vga_g[7]~432_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|vga_g[7]~429_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~431_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[7]~429_combout ),
	.datad(\fsx|vga_g[7]~431_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~432_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~432 .lut_mask = 16'hB9A8;
defparam \fsx|vga_g[7]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \fsx|lineBuffer[93][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[93][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[93][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[93][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \fsx|lineBuffer[125][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[125][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[125][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[125][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[125][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \fsx|lineBuffer[125][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[125][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[125][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[125][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[125][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \fsx|vga_g[7]~426 (
// Equation(s):
// \fsx|vga_g[7]~426_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[6]~7_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[125][4]~q ))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|lineBuffer[93][4]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[93][4]~q ),
	.datad(\fsx|lineBuffer[125][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~426_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~426 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \fsx|lineBuffer[141][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~702_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[141][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[141][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[141][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \fsx|lineBuffer[109][4]~feeder (
// Equation(s):
// \fsx|lineBuffer[109][4]~feeder_combout  = \fsx|lineBuffer~702_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[109][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[109][4]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[109][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \fsx|lineBuffer[109][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[109][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[109][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[109][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[109][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \fsx|vga_g[7]~427 (
// Equation(s):
// \fsx|vga_g[7]~427_combout  = (\fsx|vga_g[7]~426_combout  & (((\fsx|lineBuffer[141][4]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_g[7]~426_combout  & (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[109][4]~q ))))

	.dataa(\fsx|vga_g[7]~426_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[141][4]~q ),
	.datad(\fsx|lineBuffer[109][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~427_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~427 .lut_mask = 16'hE6A2;
defparam \fsx|vga_g[7]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \fsx|vga_g[7]~435 (
// Equation(s):
// \fsx|vga_g[7]~435_combout  = (\fsx|vga_g[7]~432_combout  & ((\fsx|vga_g[7]~434_combout ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_g[7]~432_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|vga_g[7]~427_combout ))))

	.dataa(\fsx|vga_g[7]~434_combout ),
	.datab(\fsx|vga_g[7]~432_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_g[7]~427_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~435_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~435 .lut_mask = 16'hBC8C;
defparam \fsx|vga_g[7]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \fsx|vga_g[7]~467 (
// Equation(s):
// \fsx|vga_g[7]~467_combout  = (\fsx|vga_g[7]~456_combout  & ((\fsx|vga_g[7]~466_combout ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_g[7]~456_combout  & (((\fsx|vga_g[7]~435_combout  & \fsx|displayGen|o_h[1]~10_combout ))))

	.dataa(\fsx|vga_g[7]~466_combout ),
	.datab(\fsx|vga_g[7]~456_combout ),
	.datac(\fsx|vga_g[7]~435_combout ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~467_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~467 .lut_mask = 16'hB8CC;
defparam \fsx|vga_g[7]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \fsx|vga_g[7]~468 (
// Equation(s):
// \fsx|vga_g[7]~468_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_g[7]~425_combout ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((!\fsx|displayGen|o_h[3]~13_combout  & \fsx|vga_g[7]~467_combout ))))

	.dataa(\fsx|vga_g[7]~425_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_g[7]~467_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~468_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~468 .lut_mask = 16'hCBC8;
defparam \fsx|vga_g[7]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneive_lcell_comb \fsx|lineBuffer~708 (
// Equation(s):
// \fsx|lineBuffer~708_combout  = (\fsx|Mux7~20_combout  & (((\fsx|Mux6~20_combout )))) # (!\fsx|Mux7~20_combout  & ((\fsx|Mux6~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a12 ))) # (!\fsx|Mux6~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a28 ))))

	.dataa(\fsx|Mux7~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\fsx|Mux6~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~708_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~708 .lut_mask = 16'hF4A4;
defparam \fsx|lineBuffer~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \fsx|lineBuffer~709 (
// Equation(s):
// \fsx|lineBuffer~709_combout  = (\fsx|Mux7~20_combout  & ((\fsx|lineBuffer~708_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout )) # (!\fsx|lineBuffer~708_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a20 ))))) # 
// (!\fsx|Mux7~20_combout  & (((\fsx|lineBuffer~708_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\fsx|Mux7~20_combout ),
	.datad(\fsx|lineBuffer~708_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~709_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~709 .lut_mask = 16'hAFC0;
defparam \fsx|lineBuffer~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \fsx|lineBuffer[11][4]~710 (
// Equation(s):
// \fsx|lineBuffer[11][4]~710_combout  = (\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer[11][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[8][5]~16_combout ),
	.datac(\fsx|lineBuffer[11][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[11][4]~710_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[11][4]~710 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[11][4]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \fsx|lineBuffer[11][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[11][4]~710_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[11][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \fsx|lineBuffer~705 (
// Equation(s):
// \fsx|lineBuffer~705_combout  = (\fsx|Mux5~20_combout  & (((\fsx|Mux4~20_combout )))) # (!\fsx|Mux5~20_combout  & ((\fsx|Mux4~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a12 )) # (!\fsx|Mux4~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a28 )))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\fsx|Mux5~20_combout ),
	.datac(\fsx|Mux4~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~705_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~705 .lut_mask = 16'hE3E0;
defparam \fsx|lineBuffer~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \fsx|lineBuffer~706 (
// Equation(s):
// \fsx|lineBuffer~706_combout  = (\fsx|Mux5~20_combout  & ((\fsx|lineBuffer~705_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout )) # (!\fsx|lineBuffer~705_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a20 ))))) # 
// (!\fsx|Mux5~20_combout  & (((\fsx|lineBuffer~705_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\fsx|Mux5~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\fsx|lineBuffer~705_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~706_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~706 .lut_mask = 16'hBBC0;
defparam \fsx|lineBuffer~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \fsx|lineBuffer[10][4]~711 (
// Equation(s):
// \fsx|lineBuffer[10][4]~711_combout  = (\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer[10][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[8][5]~16_combout ),
	.datac(\fsx|lineBuffer[10][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[10][4]~711_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[10][4]~711 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[10][4]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \fsx|lineBuffer[10][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[10][4]~711_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[10][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \fsx|vga_g[7]~469 (
// Equation(s):
// \fsx|vga_g[7]~469_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[11][4]~q )) # (!\fsx|displayGen|o_h[1]~10_combout  
// & ((\fsx|lineBuffer[10][4]~q )))))

	.dataa(\fsx|lineBuffer[11][4]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[10][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~469_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~469 .lut_mask = 16'hE3E0;
defparam \fsx|vga_g[7]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \fsx|lineBuffer[139][4]~712 (
// Equation(s):
// \fsx|lineBuffer[139][4]~712_combout  = (\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer[139][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[136][5]~19_combout ),
	.datac(\fsx|lineBuffer[139][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[139][4]~712_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[139][4]~712 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[139][4]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \fsx|lineBuffer[139][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[139][4]~712_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[139][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[139][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[139][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \fsx|lineBuffer[138][4]~707 (
// Equation(s):
// \fsx|lineBuffer[138][4]~707_combout  = (\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer[138][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[136][5]~19_combout ),
	.datac(\fsx|lineBuffer[138][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[138][4]~707_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[138][4]~707 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[138][4]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \fsx|lineBuffer[138][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[138][4]~707_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[138][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[138][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[138][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \fsx|vga_g[7]~470 (
// Equation(s):
// \fsx|vga_g[7]~470_combout  = (\fsx|vga_g[7]~469_combout  & ((\fsx|lineBuffer[139][4]~q ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_g[7]~469_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|lineBuffer[138][4]~q ))))

	.dataa(\fsx|vga_g[7]~469_combout ),
	.datab(\fsx|lineBuffer[139][4]~q ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[138][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~470_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~470 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[7]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \fsx|lineBuffer[155][4]~724 (
// Equation(s):
// \fsx|lineBuffer[155][4]~724_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~709_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[155][4]~q )))

	.dataa(\fsx|lineBuffer~709_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[155][4]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[155][4]~724_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[155][4]~724 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[155][4]~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \fsx|lineBuffer[155][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[155][4]~724_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[155][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[155][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[155][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \fsx|lineBuffer[27][4]~722 (
// Equation(s):
// \fsx|lineBuffer[27][4]~722_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~709_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[27][4]~q )))

	.dataa(\fsx|lineBuffer~709_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[27][4]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[27][4]~722_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[27][4]~722 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[27][4]~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \fsx|lineBuffer[27][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[27][4]~722_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[27][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[27][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \fsx|lineBuffer[26][4]~723 (
// Equation(s):
// \fsx|lineBuffer[26][4]~723_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[26][4]~q )))

	.dataa(\fsx|lineBuffer~706_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[26][4]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[26][4]~723_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[26][4]~723 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[26][4]~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \fsx|lineBuffer[26][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[26][4]~723_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[26][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \fsx|vga_g[7]~476 (
// Equation(s):
// \fsx|vga_g[7]~476_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[27][4]~q )) # (!\fsx|displayGen|o_h[1]~10_combout  
// & ((\fsx|lineBuffer[26][4]~q )))))

	.dataa(\fsx|lineBuffer[27][4]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[26][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~476_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~476 .lut_mask = 16'hE3E0;
defparam \fsx|vga_g[7]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \fsx|lineBuffer[154][4]~721 (
// Equation(s):
// \fsx|lineBuffer[154][4]~721_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[154][4]~q )))

	.dataa(\fsx|lineBuffer~706_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[154][4]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[154][4]~721_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[154][4]~721 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[154][4]~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \fsx|lineBuffer[154][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[154][4]~721_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[154][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[154][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[154][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \fsx|vga_g[7]~477 (
// Equation(s):
// \fsx|vga_g[7]~477_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~476_combout  & (\fsx|lineBuffer[155][4]~q )) # (!\fsx|vga_g[7]~476_combout  & ((\fsx|lineBuffer[154][4]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[7]~476_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[155][4]~q ),
	.datac(\fsx|vga_g[7]~476_combout ),
	.datad(\fsx|lineBuffer[154][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~477_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~477 .lut_mask = 16'hDAD0;
defparam \fsx|vga_g[7]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \fsx|lineBuffer[107][4]~720 (
// Equation(s):
// \fsx|lineBuffer[107][4]~720_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[107][4]~q ))

	.dataa(\fsx|lineBuffer[104][5]~17_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[107][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[107][4]~720_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[107][4]~720 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[107][4]~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \fsx|lineBuffer[107][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[107][4]~720_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[107][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[107][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[107][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \fsx|lineBuffer[235][4]~718 (
// Equation(s):
// \fsx|lineBuffer[235][4]~718_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[235][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[235][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[235][4]~718_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[235][4]~718 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[235][4]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \fsx|lineBuffer[235][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[235][4]~718_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[235][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[235][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[235][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \fsx|lineBuffer[234][4]~719 (
// Equation(s):
// \fsx|lineBuffer[234][4]~719_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[234][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[234][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[234][4]~719_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[234][4]~719 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[234][4]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \fsx|lineBuffer[234][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[234][4]~719_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[234][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[234][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[234][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \fsx|vga_g[7]~473 (
// Equation(s):
// \fsx|vga_g[7]~473_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[235][4]~q )) # (!\fsx|displayGen|o_h[1]~10_combout  
// & ((\fsx|lineBuffer[234][4]~q )))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[235][4]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[234][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~473_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~473 .lut_mask = 16'hE5E0;
defparam \fsx|vga_g[7]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[106][4]~717 (
// Equation(s):
// \fsx|lineBuffer[106][4]~717_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[106][4]~q ))

	.dataa(\fsx|lineBuffer[104][5]~17_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[106][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[106][4]~717_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[106][4]~717 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[106][4]~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \fsx|lineBuffer[106][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[106][4]~717_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[106][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[106][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[106][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \fsx|vga_g[7]~474 (
// Equation(s):
// \fsx|vga_g[7]~474_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~473_combout  & (\fsx|lineBuffer[107][4]~q )) # (!\fsx|vga_g[7]~473_combout  & ((\fsx|lineBuffer[106][4]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[7]~473_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[107][4]~q ),
	.datac(\fsx|vga_g[7]~473_combout ),
	.datad(\fsx|lineBuffer[106][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~474_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~474 .lut_mask = 16'hDAD0;
defparam \fsx|vga_g[7]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \fsx|lineBuffer[123][4]~716 (
// Equation(s):
// \fsx|lineBuffer[123][4]~716_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[123][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[120][5]~36_combout ),
	.datac(\fsx|lineBuffer[123][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[123][4]~716_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[123][4]~716 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[123][4]~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \fsx|lineBuffer[123][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[123][4]~716_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[123][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[123][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[123][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \fsx|lineBuffer[251][4]~714 (
// Equation(s):
// \fsx|lineBuffer[251][4]~714_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[251][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[251][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[251][4]~714_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[251][4]~714 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[251][4]~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \fsx|lineBuffer[251][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[251][4]~714_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[251][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[251][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[251][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \fsx|lineBuffer[250][4]~715 (
// Equation(s):
// \fsx|lineBuffer[250][4]~715_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[250][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[250][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[250][4]~715_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[250][4]~715 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[250][4]~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \fsx|lineBuffer[250][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[250][4]~715_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[250][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[250][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[250][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \fsx|vga_g[7]~471 (
// Equation(s):
// \fsx|vga_g[7]~471_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[251][4]~q )) # (!\fsx|displayGen|o_h[1]~10_combout  
// & ((\fsx|lineBuffer[250][4]~q )))))

	.dataa(\fsx|lineBuffer[251][4]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[250][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~471_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~471 .lut_mask = 16'hE3E0;
defparam \fsx|vga_g[7]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \fsx|lineBuffer[122][4]~713 (
// Equation(s):
// \fsx|lineBuffer[122][4]~713_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[122][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[120][5]~36_combout ),
	.datac(\fsx|lineBuffer[122][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[122][4]~713_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[122][4]~713 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[122][4]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \fsx|lineBuffer[122][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[122][4]~713_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[122][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[122][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[122][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \fsx|vga_g[7]~472 (
// Equation(s):
// \fsx|vga_g[7]~472_combout  = (\fsx|vga_g[7]~471_combout  & ((\fsx|lineBuffer[123][4]~q ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_g[7]~471_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|lineBuffer[122][4]~q ))))

	.dataa(\fsx|lineBuffer[123][4]~q ),
	.datab(\fsx|vga_g[7]~471_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[122][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~472_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~472 .lut_mask = 16'hBC8C;
defparam \fsx|vga_g[7]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \fsx|vga_g[7]~475 (
// Equation(s):
// \fsx|vga_g[7]~475_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~472_combout ))) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_g[7]~474_combout ))))

	.dataa(\fsx|vga_g[7]~474_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|vga_g[7]~472_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~475_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~475 .lut_mask = 16'hFC22;
defparam \fsx|vga_g[7]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \fsx|vga_g[7]~478 (
// Equation(s):
// \fsx|vga_g[7]~478_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~475_combout  & ((\fsx|vga_g[7]~477_combout ))) # (!\fsx|vga_g[7]~475_combout  & (\fsx|vga_g[7]~470_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~475_combout ))))

	.dataa(\fsx|vga_g[7]~470_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|vga_g[7]~477_combout ),
	.datad(\fsx|vga_g[7]~475_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~478_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~478 .lut_mask = 16'hF388;
defparam \fsx|vga_g[7]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \fsx|lineBuffer[178][4]~729 (
// Equation(s):
// \fsx|lineBuffer[178][4]~729_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[178][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~706_combout ),
	.datac(\fsx|lineBuffer[178][4]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[178][4]~729_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[178][4]~729 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[178][4]~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \fsx|lineBuffer[178][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[178][4]~729_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[178][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[178][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[178][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \fsx|lineBuffer[179][4]~732 (
// Equation(s):
// \fsx|lineBuffer[179][4]~732_combout  = (\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer[179][4]~q ))

	.dataa(\fsx|lineBuffer[176][5]~6_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[179][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[179][4]~732_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[179][4]~732 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[179][4]~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \fsx|lineBuffer[179][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[179][4]~732_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[179][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[179][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[179][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \fsx|lineBuffer[51][4]~730 (
// Equation(s):
// \fsx|lineBuffer[51][4]~730_combout  = (\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer[51][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[48][5]~12_combout ),
	.datac(\fsx|lineBuffer[51][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[51][4]~730_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[51][4]~730 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[51][4]~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \fsx|lineBuffer[51][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[51][4]~730_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[51][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[51][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[51][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \fsx|lineBuffer[50][4]~731 (
// Equation(s):
// \fsx|lineBuffer[50][4]~731_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[50][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~706_combout ),
	.datac(\fsx|lineBuffer[50][4]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[50][4]~731_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[50][4]~731 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[50][4]~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \fsx|lineBuffer[50][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[50][4]~731_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[50][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[50][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[50][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \fsx|vga_g[7]~481 (
// Equation(s):
// \fsx|vga_g[7]~481_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[51][4]~q )) # (!\fsx|displayGen|o_h[1]~10_combout  
// & ((\fsx|lineBuffer[50][4]~q )))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[51][4]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[50][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~481_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~481 .lut_mask = 16'hE5E0;
defparam \fsx|vga_g[7]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \fsx|vga_g[7]~482 (
// Equation(s):
// \fsx|vga_g[7]~482_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~481_combout  & ((\fsx|lineBuffer[179][4]~q ))) # (!\fsx|vga_g[7]~481_combout  & (\fsx|lineBuffer[178][4]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[7]~481_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[178][4]~q ),
	.datac(\fsx|lineBuffer[179][4]~q ),
	.datad(\fsx|vga_g[7]~481_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~482_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~482 .lut_mask = 16'hF588;
defparam \fsx|vga_g[7]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \fsx|lineBuffer[163][4]~736 (
// Equation(s):
// \fsx|lineBuffer[163][4]~736_combout  = (\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer[163][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[160][5]~32_combout ),
	.datac(\fsx|lineBuffer[163][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[163][4]~736_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[163][4]~736 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[163][4]~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \fsx|lineBuffer[163][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[163][4]~736_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[163][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[163][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[163][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \fsx|lineBuffer[35][4]~734 (
// Equation(s):
// \fsx|lineBuffer[35][4]~734_combout  = (\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer[35][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[35][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[35][4]~734_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[35][4]~734 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[35][4]~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \fsx|lineBuffer[35][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[35][4]~734_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[35][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[35][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[35][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \fsx|lineBuffer[34][4]~735 (
// Equation(s):
// \fsx|lineBuffer[34][4]~735_combout  = (\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer[34][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[34][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[34][4]~735_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[34][4]~735 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[34][4]~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \fsx|lineBuffer[34][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[34][4]~735_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[34][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[34][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[34][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \fsx|vga_g[7]~483 (
// Equation(s):
// \fsx|vga_g[7]~483_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[35][4]~q ) # ((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((!\fsx|displayGen|o_h[8]~9_combout  & \fsx|lineBuffer[34][4]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[35][4]~q ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[34][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~483_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~483 .lut_mask = 16'hADA8;
defparam \fsx|vga_g[7]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \fsx|lineBuffer[162][4]~733 (
// Equation(s):
// \fsx|lineBuffer[162][4]~733_combout  = (\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer[162][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[160][5]~32_combout ),
	.datac(\fsx|lineBuffer[162][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[162][4]~733_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[162][4]~733 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[162][4]~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \fsx|lineBuffer[162][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[162][4]~733_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[162][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[162][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[162][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \fsx|vga_g[7]~484 (
// Equation(s):
// \fsx|vga_g[7]~484_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~483_combout  & (\fsx|lineBuffer[163][4]~q )) # (!\fsx|vga_g[7]~483_combout  & ((\fsx|lineBuffer[162][4]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[7]~483_combout ))))

	.dataa(\fsx|lineBuffer[163][4]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[7]~483_combout ),
	.datad(\fsx|lineBuffer[162][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~484_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~484 .lut_mask = 16'hBCB0;
defparam \fsx|vga_g[7]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \fsx|vga_g[7]~485 (
// Equation(s):
// \fsx|vga_g[7]~485_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~482_combout ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|vga_g[7]~484_combout  & !\fsx|displayGen|o_h[6]~7_combout ))))

	.dataa(\fsx|vga_g[7]~482_combout ),
	.datab(\fsx|vga_g[7]~484_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~485_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~485 .lut_mask = 16'hF0AC;
defparam \fsx|vga_g[7]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[194][4]~725 (
// Equation(s):
// \fsx|lineBuffer[194][4]~725_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[194][4]~q )))

	.dataa(\fsx|lineBuffer~706_combout ),
	.datab(\fsx|lineBuffer[192][5]~31_combout ),
	.datac(\fsx|lineBuffer[194][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[194][4]~725_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[194][4]~725 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[194][4]~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \fsx|lineBuffer[194][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[194][4]~725_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[194][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[194][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[194][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \fsx|lineBuffer[195][4]~728 (
// Equation(s):
// \fsx|lineBuffer[195][4]~728_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~709_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[195][4]~q )))

	.dataa(\fsx|lineBuffer~709_combout ),
	.datab(\fsx|lineBuffer[192][5]~31_combout ),
	.datac(\fsx|lineBuffer[195][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[195][4]~728_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[195][4]~728 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[195][4]~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \fsx|lineBuffer[195][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[195][4]~728_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[195][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[195][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[195][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \fsx|lineBuffer[67][4]~726 (
// Equation(s):
// \fsx|lineBuffer[67][4]~726_combout  = (\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer~709_combout )) # (!\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer[67][4]~q )))

	.dataa(\fsx|lineBuffer~709_combout ),
	.datab(\fsx|lineBuffer[64][5]~25_combout ),
	.datac(\fsx|lineBuffer[67][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[67][4]~726_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[67][4]~726 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[67][4]~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \fsx|lineBuffer[67][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[67][4]~726_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[67][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[67][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[67][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \fsx|lineBuffer[66][4]~727 (
// Equation(s):
// \fsx|lineBuffer[66][4]~727_combout  = (\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer[66][4]~q )))

	.dataa(\fsx|lineBuffer~706_combout ),
	.datab(\fsx|lineBuffer[64][5]~25_combout ),
	.datac(\fsx|lineBuffer[66][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[66][4]~727_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[66][4]~727 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[66][4]~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \fsx|lineBuffer[66][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[66][4]~727_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[66][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[66][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[66][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \fsx|vga_g[7]~479 (
// Equation(s):
// \fsx|vga_g[7]~479_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[67][4]~q )) # (!\fsx|displayGen|o_h[1]~10_combout  
// & ((\fsx|lineBuffer[66][4]~q )))))

	.dataa(\fsx|lineBuffer[67][4]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[66][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~479_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~479 .lut_mask = 16'hE3E0;
defparam \fsx|vga_g[7]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \fsx|vga_g[7]~480 (
// Equation(s):
// \fsx|vga_g[7]~480_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~479_combout  & ((\fsx|lineBuffer[195][4]~q ))) # (!\fsx|vga_g[7]~479_combout  & (\fsx|lineBuffer[194][4]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[7]~479_combout ))))

	.dataa(\fsx|lineBuffer[194][4]~q ),
	.datab(\fsx|lineBuffer[195][4]~q ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_g[7]~479_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~480_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~480 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[7]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \fsx|lineBuffer[210][4]~737 (
// Equation(s):
// \fsx|lineBuffer[210][4]~737_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[210][4]~q )))

	.dataa(\fsx|lineBuffer[208][5]~8_combout ),
	.datab(\fsx|lineBuffer~706_combout ),
	.datac(\fsx|lineBuffer[210][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[210][4]~737_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[210][4]~737 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[210][4]~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \fsx|lineBuffer[210][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[210][4]~737_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[210][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[210][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[210][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \fsx|lineBuffer[211][4]~740 (
// Equation(s):
// \fsx|lineBuffer[211][4]~740_combout  = (\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer[211][4]~q ))

	.dataa(\fsx|lineBuffer[208][5]~8_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[211][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[211][4]~740_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[211][4]~740 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[211][4]~740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \fsx|lineBuffer[211][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[211][4]~740_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[211][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[211][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[211][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \fsx|lineBuffer[82][4]~739 (
// Equation(s):
// \fsx|lineBuffer[82][4]~739_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[82][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~706_combout ),
	.datac(\fsx|lineBuffer[82][4]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[82][4]~739_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[82][4]~739 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[82][4]~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \fsx|lineBuffer[82][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[82][4]~739_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[82][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[82][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[82][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \fsx|lineBuffer[83][4]~738 (
// Equation(s):
// \fsx|lineBuffer[83][4]~738_combout  = (\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer[83][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[80][5]~15_combout ),
	.datac(\fsx|lineBuffer[83][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[83][4]~738_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[83][4]~738 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[83][4]~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \fsx|lineBuffer[83][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[83][4]~738_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[83][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[83][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[83][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \fsx|vga_g[7]~486 (
// Equation(s):
// \fsx|vga_g[7]~486_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[83][4]~q ))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|lineBuffer[82][4]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[82][4]~q ),
	.datad(\fsx|lineBuffer[83][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~486_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~486 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \fsx|vga_g[7]~487 (
// Equation(s):
// \fsx|vga_g[7]~487_combout  = (\fsx|vga_g[7]~486_combout  & (((\fsx|lineBuffer[211][4]~q ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_g[7]~486_combout  & (\fsx|lineBuffer[210][4]~q  & ((\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|lineBuffer[210][4]~q ),
	.datab(\fsx|lineBuffer[211][4]~q ),
	.datac(\fsx|vga_g[7]~486_combout ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~487_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~487 .lut_mask = 16'hCAF0;
defparam \fsx|vga_g[7]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \fsx|vga_g[7]~488 (
// Equation(s):
// \fsx|vga_g[7]~488_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~485_combout  & ((\fsx|vga_g[7]~487_combout ))) # (!\fsx|vga_g[7]~485_combout  & (\fsx|vga_g[7]~480_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|vga_g[7]~485_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[7]~485_combout ),
	.datac(\fsx|vga_g[7]~480_combout ),
	.datad(\fsx|vga_g[7]~487_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~488_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~488 .lut_mask = 16'hEC64;
defparam \fsx|vga_g[7]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \fsx|lineBuffer[147][4]~756 (
// Equation(s):
// \fsx|lineBuffer[147][4]~756_combout  = (\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer[147][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[144][5]~5_combout ),
	.datac(\fsx|lineBuffer[147][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[147][4]~756_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[147][4]~756 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[147][4]~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \fsx|lineBuffer[147][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[147][4]~756_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[147][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[147][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[147][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \fsx|lineBuffer[19][4]~754 (
// Equation(s):
// \fsx|lineBuffer[19][4]~754_combout  = (\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer[19][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[16][5]~11_combout ),
	.datac(\fsx|lineBuffer[19][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[19][4]~754_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[19][4]~754 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[19][4]~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \fsx|lineBuffer[19][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[19][4]~754_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[19][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \fsx|lineBuffer[18][4]~755 (
// Equation(s):
// \fsx|lineBuffer[18][4]~755_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[18][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~706_combout ),
	.datac(\fsx|lineBuffer[18][4]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[18][4]~755_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[18][4]~755 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[18][4]~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \fsx|lineBuffer[18][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[18][4]~755_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[18][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \fsx|vga_g[7]~496 (
// Equation(s):
// \fsx|vga_g[7]~496_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[19][4]~q ) # ((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((!\fsx|displayGen|o_h[8]~9_combout  & \fsx|lineBuffer[18][4]~q ))))

	.dataa(\fsx|lineBuffer[19][4]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[18][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~496_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~496 .lut_mask = 16'hCBC8;
defparam \fsx|vga_g[7]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[146][4]~753 (
// Equation(s):
// \fsx|lineBuffer[146][4]~753_combout  = (\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer[146][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[144][5]~5_combout ),
	.datac(\fsx|lineBuffer[146][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[146][4]~753_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[146][4]~753 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[146][4]~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \fsx|lineBuffer[146][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[146][4]~753_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[146][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[146][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[146][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \fsx|vga_g[7]~497 (
// Equation(s):
// \fsx|vga_g[7]~497_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~496_combout  & (\fsx|lineBuffer[147][4]~q )) # (!\fsx|vga_g[7]~496_combout  & ((\fsx|lineBuffer[146][4]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[7]~496_combout ))))

	.dataa(\fsx|lineBuffer[147][4]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_g[7]~496_combout ),
	.datad(\fsx|lineBuffer[146][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~497_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~497 .lut_mask = 16'hBCB0;
defparam \fsx|vga_g[7]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \fsx|lineBuffer[2][4]~743 (
// Equation(s):
// \fsx|lineBuffer[2][4]~743_combout  = (\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer[2][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~706_combout ),
	.datac(\fsx|lineBuffer[2][4]~q ),
	.datad(\fsx|lineBuffer[0][5]~29_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[2][4]~743_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[2][4]~743 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[2][4]~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \fsx|lineBuffer[2][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[2][4]~743_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[2][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \fsx|lineBuffer[3][4]~742 (
// Equation(s):
// \fsx|lineBuffer[3][4]~742_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[3][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[0][5]~29_combout ),
	.datac(\fsx|lineBuffer[3][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[3][4]~742_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[3][4]~742 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[3][4]~742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \fsx|lineBuffer[3][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[3][4]~742_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[3][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \fsx|vga_g[7]~489 (
// Equation(s):
// \fsx|vga_g[7]~489_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[1]~10_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[3][4]~q ))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|lineBuffer[2][4]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[2][4]~q ),
	.datad(\fsx|lineBuffer[3][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~489_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~489 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \fsx|lineBuffer[131][4]~744 (
// Equation(s):
// \fsx|lineBuffer[131][4]~744_combout  = (\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer[131][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[128][5]~27_combout ),
	.datac(\fsx|lineBuffer[131][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[131][4]~744_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[131][4]~744 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[131][4]~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \fsx|lineBuffer[131][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[131][4]~744_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[131][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[131][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[131][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \fsx|lineBuffer[130][4]~741 (
// Equation(s):
// \fsx|lineBuffer[130][4]~741_combout  = (\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer[130][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[128][5]~27_combout ),
	.datac(\fsx|lineBuffer[130][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[130][4]~741_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[130][4]~741 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[130][4]~741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \fsx|lineBuffer[130][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[130][4]~741_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[130][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[130][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[130][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \fsx|vga_g[7]~490 (
// Equation(s):
// \fsx|vga_g[7]~490_combout  = (\fsx|vga_g[7]~489_combout  & ((\fsx|lineBuffer[131][4]~q ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_g[7]~489_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|lineBuffer[130][4]~q ))))

	.dataa(\fsx|vga_g[7]~489_combout ),
	.datab(\fsx|lineBuffer[131][4]~q ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[130][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~490_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~490 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[7]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \fsx|lineBuffer[115][4]~748 (
// Equation(s):
// \fsx|lineBuffer[115][4]~748_combout  = (\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer[115][4]~q ))

	.dataa(\fsx|lineBuffer[112][5]~7_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[115][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[115][4]~748_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[115][4]~748 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[115][4]~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \fsx|lineBuffer[115][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[115][4]~748_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[115][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[115][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[115][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \fsx|lineBuffer[114][4]~745 (
// Equation(s):
// \fsx|lineBuffer[114][4]~745_combout  = (\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer[114][4]~q ))

	.dataa(\fsx|lineBuffer[112][5]~7_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[114][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[114][4]~745_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[114][4]~745 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[114][4]~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \fsx|lineBuffer[114][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[114][4]~745_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[114][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[114][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[114][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \fsx|lineBuffer[242][4]~747 (
// Equation(s):
// \fsx|lineBuffer[242][4]~747_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[242][4]~q ))

	.dataa(\fsx|lineBuffer[240][5]~14_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[242][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[242][4]~747_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[242][4]~747 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[242][4]~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \fsx|lineBuffer[242][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[242][4]~747_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[242][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[242][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[242][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \fsx|lineBuffer[243][4]~746 (
// Equation(s):
// \fsx|lineBuffer[243][4]~746_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[243][4]~q ))

	.dataa(\fsx|lineBuffer[240][5]~14_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[243][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[243][4]~746_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[243][4]~746 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[243][4]~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \fsx|lineBuffer[243][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[243][4]~746_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[243][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[243][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[243][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \fsx|vga_g[7]~491 (
// Equation(s):
// \fsx|vga_g[7]~491_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[243][4]~q ))) # 
// (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[242][4]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[242][4]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[243][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~491_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~491 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[7]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \fsx|vga_g[7]~492 (
// Equation(s):
// \fsx|vga_g[7]~492_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~491_combout  & (\fsx|lineBuffer[115][4]~q )) # (!\fsx|vga_g[7]~491_combout  & ((\fsx|lineBuffer[114][4]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[7]~491_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[115][4]~q ),
	.datac(\fsx|lineBuffer[114][4]~q ),
	.datad(\fsx|vga_g[7]~491_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~492_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~492 .lut_mask = 16'hDDA0;
defparam \fsx|vga_g[7]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \fsx|lineBuffer[226][4]~751 (
// Equation(s):
// \fsx|lineBuffer[226][4]~751_combout  = (\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer[226][4]~q ))

	.dataa(\fsx|lineBuffer[224][5]~30_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[226][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[226][4]~751_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[226][4]~751 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[226][4]~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \fsx|lineBuffer[226][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[226][4]~751_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[226][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[226][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[226][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \fsx|lineBuffer[227][4]~750 (
// Equation(s):
// \fsx|lineBuffer[227][4]~750_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~709_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[227][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~709_combout ),
	.datac(\fsx|lineBuffer[227][4]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[227][4]~750_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[227][4]~750 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[227][4]~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \fsx|lineBuffer[227][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[227][4]~750_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[227][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[227][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[227][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \fsx|vga_g[7]~493 (
// Equation(s):
// \fsx|vga_g[7]~493_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|lineBuffer[227][4]~q ) # (\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[226][4]~q  & ((!\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[226][4]~q ),
	.datac(\fsx|lineBuffer[227][4]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~493_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~493 .lut_mask = 16'hAAE4;
defparam \fsx|vga_g[7]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \fsx|lineBuffer[99][4]~752 (
// Equation(s):
// \fsx|lineBuffer[99][4]~752_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~709_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[99][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~709_combout ),
	.datac(\fsx|lineBuffer[99][4]~q ),
	.datad(\fsx|lineBuffer[96][5]~28_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[99][4]~752_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[99][4]~752 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[99][4]~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \fsx|lineBuffer[99][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[99][4]~752_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[99][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[99][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[99][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[98][4]~749 (
// Equation(s):
// \fsx|lineBuffer[98][4]~749_combout  = (\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer[98][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[96][5]~28_combout ),
	.datac(\fsx|lineBuffer[98][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[98][4]~749_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[98][4]~749 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[98][4]~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \fsx|lineBuffer[98][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[98][4]~749_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[98][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[98][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[98][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \fsx|vga_g[7]~494 (
// Equation(s):
// \fsx|vga_g[7]~494_combout  = (\fsx|vga_g[7]~493_combout  & ((\fsx|lineBuffer[99][4]~q ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_g[7]~493_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|lineBuffer[98][4]~q ))))

	.dataa(\fsx|vga_g[7]~493_combout ),
	.datab(\fsx|lineBuffer[99][4]~q ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[98][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~494_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~494 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[7]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \fsx|vga_g[7]~495 (
// Equation(s):
// \fsx|vga_g[7]~495_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~492_combout ) # ((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((!\fsx|displayGen|o_h[6]~7_combout  & \fsx|vga_g[7]~494_combout ))))

	.dataa(\fsx|vga_g[7]~492_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|vga_g[7]~494_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~495_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~495 .lut_mask = 16'hCBC8;
defparam \fsx|vga_g[7]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \fsx|vga_g[7]~498 (
// Equation(s):
// \fsx|vga_g[7]~498_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~495_combout  & (\fsx|vga_g[7]~497_combout )) # (!\fsx|vga_g[7]~495_combout  & ((\fsx|vga_g[7]~490_combout ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~495_combout ))))

	.dataa(\fsx|vga_g[7]~497_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|vga_g[7]~490_combout ),
	.datad(\fsx|vga_g[7]~495_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~498_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~498 .lut_mask = 16'hBBC0;
defparam \fsx|vga_g[7]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \fsx|vga_g[7]~499 (
// Equation(s):
// \fsx|vga_g[7]~499_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_g[7]~488_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|vga_g[7]~498_combout )))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_g[7]~488_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[7]~498_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~499_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~499 .lut_mask = 16'hE5E0;
defparam \fsx|vga_g[7]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \fsx|lineBuffer[218][4]~769 (
// Equation(s):
// \fsx|lineBuffer[218][4]~769_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[218][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~706_combout ),
	.datac(\fsx|lineBuffer[218][4]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[218][4]~769_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[218][4]~769 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[218][4]~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \fsx|lineBuffer[218][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[218][4]~769_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[218][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[218][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[218][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \fsx|lineBuffer[219][4]~772 (
// Equation(s):
// \fsx|lineBuffer[219][4]~772_combout  = (\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer[219][4]~q ))

	.dataa(\fsx|lineBuffer[220][5]~39_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[219][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[219][4]~772_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[219][4]~772 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[219][4]~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \fsx|lineBuffer[219][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[219][4]~772_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[219][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[219][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[219][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \fsx|lineBuffer[90][4]~771 (
// Equation(s):
// \fsx|lineBuffer[90][4]~771_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[90][4]~q )))

	.dataa(\fsx|lineBuffer[88][5]~33_combout ),
	.datab(\fsx|lineBuffer~706_combout ),
	.datac(\fsx|lineBuffer[90][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[90][4]~771_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[90][4]~771 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[90][4]~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \fsx|lineBuffer[90][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[90][4]~771_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[90][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[90][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[90][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \fsx|lineBuffer[91][4]~770 (
// Equation(s):
// \fsx|lineBuffer[91][4]~770_combout  = (\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer[91][4]~q ))

	.dataa(\fsx|lineBuffer[88][5]~33_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[91][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[91][4]~770_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[91][4]~770 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[91][4]~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \fsx|lineBuffer[91][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[91][4]~770_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[91][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[91][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[91][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \fsx|vga_g[7]~507 (
// Equation(s):
// \fsx|vga_g[7]~507_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout ) # (\fsx|lineBuffer[91][4]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[90][4]~q  & (!\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|lineBuffer[90][4]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[91][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~507_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~507 .lut_mask = 16'hCEC2;
defparam \fsx|vga_g[7]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \fsx|vga_g[7]~508 (
// Equation(s):
// \fsx|vga_g[7]~508_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~507_combout  & ((\fsx|lineBuffer[219][4]~q ))) # (!\fsx|vga_g[7]~507_combout  & (\fsx|lineBuffer[218][4]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[7]~507_combout ))))

	.dataa(\fsx|lineBuffer[218][4]~q ),
	.datab(\fsx|lineBuffer[219][4]~q ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_g[7]~507_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~508_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~508 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[7]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \fsx|lineBuffer[203][4]~764 (
// Equation(s):
// \fsx|lineBuffer[203][4]~764_combout  = (\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer[203][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[200][5]~24_combout ),
	.datac(\fsx|lineBuffer[203][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[203][4]~764_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[203][4]~764 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[203][4]~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \fsx|lineBuffer[203][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[203][4]~764_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[203][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[203][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[203][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \fsx|lineBuffer[202][4]~761 (
// Equation(s):
// \fsx|lineBuffer[202][4]~761_combout  = (\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer[202][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[200][5]~24_combout ),
	.datac(\fsx|lineBuffer[202][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[202][4]~761_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[202][4]~761 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[202][4]~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \fsx|lineBuffer[202][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[202][4]~761_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[202][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[202][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[202][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \fsx|lineBuffer[74][4]~763 (
// Equation(s):
// \fsx|lineBuffer[74][4]~763_combout  = (\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer[74][4]~q ))

	.dataa(\fsx|lineBuffer[72][5]~20_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[74][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[74][4]~763_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[74][4]~763 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[74][4]~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \fsx|lineBuffer[74][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[74][4]~763_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[74][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[74][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[74][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \fsx|lineBuffer[75][4]~762 (
// Equation(s):
// \fsx|lineBuffer[75][4]~762_combout  = (\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer[75][4]~q ))

	.dataa(\fsx|lineBuffer[72][5]~20_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[75][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[75][4]~762_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[75][4]~762 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[75][4]~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \fsx|lineBuffer[75][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[75][4]~762_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[75][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[75][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[75][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \fsx|vga_g[7]~502 (
// Equation(s):
// \fsx|vga_g[7]~502_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[75][4]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[74][4]~q )))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[74][4]~q ),
	.datad(\fsx|lineBuffer[75][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~502_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~502 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \fsx|vga_g[7]~503 (
// Equation(s):
// \fsx|vga_g[7]~503_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_g[7]~502_combout  & (\fsx|lineBuffer[203][4]~q )) # (!\fsx|vga_g[7]~502_combout  & ((\fsx|lineBuffer[202][4]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_g[7]~502_combout ))))

	.dataa(\fsx|lineBuffer[203][4]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[202][4]~q ),
	.datad(\fsx|vga_g[7]~502_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~503_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~503 .lut_mask = 16'hBBC0;
defparam \fsx|vga_g[7]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \fsx|lineBuffer[171][4]~768 (
// Equation(s):
// \fsx|lineBuffer[171][4]~768_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[171][4]~q ))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[171][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[171][4]~768_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[171][4]~768 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[171][4]~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \fsx|lineBuffer[171][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[171][4]~768_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[171][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[171][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[171][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \fsx|lineBuffer[170][4]~766 (
// Equation(s):
// \fsx|lineBuffer[170][4]~766_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~706_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[170][4]~q ))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[170][4]~q ),
	.datad(\fsx|lineBuffer~706_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[170][4]~766_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[170][4]~766 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[170][4]~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \fsx|lineBuffer[170][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[170][4]~766_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[170][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[170][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[170][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \fsx|lineBuffer[42][4]~767 (
// Equation(s):
// \fsx|lineBuffer[42][4]~767_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[42][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~706_combout ),
	.datac(\fsx|lineBuffer[42][4]~q ),
	.datad(\fsx|lineBuffer[40][5]~23_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[42][4]~767_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[42][4]~767 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[42][4]~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \fsx|lineBuffer[42][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[42][4]~767_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[42][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[42][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[42][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \fsx|vga_g[7]~504 (
// Equation(s):
// \fsx|vga_g[7]~504_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[170][4]~q )) # (!\fsx|displayGen|o_h[8]~9_combout  
// & ((\fsx|lineBuffer[42][4]~q )))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[170][4]~q ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[42][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~504_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~504 .lut_mask = 16'hE5E0;
defparam \fsx|vga_g[7]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \fsx|lineBuffer[43][4]~765 (
// Equation(s):
// \fsx|lineBuffer[43][4]~765_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~709_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[43][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[40][5]~23_combout ),
	.datac(\fsx|lineBuffer[43][4]~q ),
	.datad(\fsx|lineBuffer~709_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[43][4]~765_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[43][4]~765 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[43][4]~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \fsx|lineBuffer[43][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[43][4]~765_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[43][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[43][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[43][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \fsx|vga_g[7]~505 (
// Equation(s):
// \fsx|vga_g[7]~505_combout  = (\fsx|vga_g[7]~504_combout  & ((\fsx|lineBuffer[171][4]~q ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_g[7]~504_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|lineBuffer[43][4]~q ))))

	.dataa(\fsx|lineBuffer[171][4]~q ),
	.datab(\fsx|vga_g[7]~504_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[43][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~505_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~505 .lut_mask = 16'hBC8C;
defparam \fsx|vga_g[7]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
cycloneive_lcell_comb \fsx|vga_g[7]~506 (
// Equation(s):
// \fsx|vga_g[7]~506_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~503_combout ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((!\fsx|displayGen|o_h[5]~11_combout  & \fsx|vga_g[7]~505_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[7]~503_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|vga_g[7]~505_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~506_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~506 .lut_mask = 16'hADA8;
defparam \fsx|vga_g[7]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \fsx|lineBuffer[59][4]~757 (
// Equation(s):
// \fsx|lineBuffer[59][4]~757_combout  = (\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer~709_combout )) # (!\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer[59][4]~q )))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(\fsx|lineBuffer~709_combout ),
	.datac(\fsx|lineBuffer[59][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[59][4]~757_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[59][4]~757 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[59][4]~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \fsx|lineBuffer[59][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[59][4]~757_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[59][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[59][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[59][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \fsx|lineBuffer[58][4]~759 (
// Equation(s):
// \fsx|lineBuffer[58][4]~759_combout  = (\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer[58][4]~q )))

	.dataa(\fsx|lineBuffer~706_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[58][4]~q ),
	.datad(\fsx|lineBuffer[56][5]~34_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[58][4]~759_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[58][4]~759 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[58][4]~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \fsx|lineBuffer[58][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[58][4]~759_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[58][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[58][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[58][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \fsx|lineBuffer[186][4]~758 (
// Equation(s):
// \fsx|lineBuffer[186][4]~758_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~706_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[186][4]~q )))

	.dataa(\fsx|lineBuffer~706_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[186][4]~q ),
	.datad(\fsx|lineBuffer[184][5]~40_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[186][4]~758_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[186][4]~758 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[186][4]~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \fsx|lineBuffer[186][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[186][4]~758_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[186][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[186][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[186][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \fsx|vga_g[7]~500 (
// Equation(s):
// \fsx|vga_g[7]~500_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[1]~10_combout ) # (\fsx|lineBuffer[186][4]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[58][4]~q  & (!\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|lineBuffer[58][4]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[186][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~500_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~500 .lut_mask = 16'hCEC2;
defparam \fsx|vga_g[7]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \fsx|lineBuffer[187][4]~760 (
// Equation(s):
// \fsx|lineBuffer[187][4]~760_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~709_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[187][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~709_combout ),
	.datac(\fsx|lineBuffer[187][4]~q ),
	.datad(\fsx|lineBuffer[184][5]~40_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[187][4]~760_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[187][4]~760 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[187][4]~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \fsx|lineBuffer[187][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[187][4]~760_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[187][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[187][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[187][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \fsx|vga_g[7]~501 (
// Equation(s):
// \fsx|vga_g[7]~501_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_g[7]~500_combout  & ((\fsx|lineBuffer[187][4]~q ))) # (!\fsx|vga_g[7]~500_combout  & (\fsx|lineBuffer[59][4]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_g[7]~500_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[59][4]~q ),
	.datac(\fsx|vga_g[7]~500_combout ),
	.datad(\fsx|lineBuffer[187][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~501_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~501 .lut_mask = 16'hF858;
defparam \fsx|vga_g[7]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \fsx|vga_g[7]~509 (
// Equation(s):
// \fsx|vga_g[7]~509_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~506_combout  & (\fsx|vga_g[7]~508_combout )) # (!\fsx|vga_g[7]~506_combout  & ((\fsx|vga_g[7]~501_combout ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~506_combout ))))

	.dataa(\fsx|vga_g[7]~508_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|vga_g[7]~506_combout ),
	.datad(\fsx|vga_g[7]~501_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~509_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~509 .lut_mask = 16'hBCB0;
defparam \fsx|vga_g[7]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \fsx|vga_g[7]~510 (
// Equation(s):
// \fsx|vga_g[7]~510_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[7]~499_combout  & ((\fsx|vga_g[7]~509_combout ))) # (!\fsx|vga_g[7]~499_combout  & (\fsx|vga_g[7]~478_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_g[7]~499_combout ))))

	.dataa(\fsx|vga_g[7]~478_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|vga_g[7]~499_combout ),
	.datad(\fsx|vga_g[7]~509_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~510_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~510 .lut_mask = 16'hF838;
defparam \fsx|vga_g[7]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneive_lcell_comb \fsx|lineBuffer~647 (
// Equation(s):
// \fsx|lineBuffer~647_combout  = (\fsx|Mux1~20_combout  & (((\fsx|Mux0~20_combout )))) # (!\fsx|Mux1~20_combout  & ((\fsx|Mux0~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a12 ))) # (!\fsx|Mux0~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a28 ))))

	.dataa(\fsx|Mux1~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\fsx|Mux0~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~647_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~647 .lut_mask = 16'hF4A4;
defparam \fsx|lineBuffer~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \fsx|lineBuffer~648 (
// Equation(s):
// \fsx|lineBuffer~648_combout  = (\fsx|lineBuffer~647_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ) # ((!\fsx|Mux1~20_combout )))) # (!\fsx|lineBuffer~647_combout  & (((\fsx|Mux1~20_combout  & 
// \vram32|ram_rtl_0|auto_generated|ram_block1a20 ))))

	.dataa(\fsx|lineBuffer~647_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\fsx|Mux1~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~648_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~648 .lut_mask = 16'hDA8A;
defparam \fsx|lineBuffer~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N10
cycloneive_lcell_comb \fsx|lineBuffer[240][4]~673 (
// Equation(s):
// \fsx|lineBuffer[240][4]~673_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[240][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[240][5]~14_combout ),
	.datac(\fsx|lineBuffer[240][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[240][4]~673_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[240][4]~673 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[240][4]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N11
dffeas \fsx|lineBuffer[240][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[240][4]~673_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[240][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[240][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[240][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneive_lcell_comb \fsx|lineBuffer[16][4]~676 (
// Equation(s):
// \fsx|lineBuffer[16][4]~676_combout  = (\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer[16][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[16][5]~11_combout ),
	.datac(\fsx|lineBuffer[16][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[16][4]~676_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[16][4]~676 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[16][4]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N19
dffeas \fsx|lineBuffer[16][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[16][4]~676_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[16][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneive_lcell_comb \fsx|lineBuffer[224][4]~675 (
// Equation(s):
// \fsx|lineBuffer[224][4]~675_combout  = (\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer[224][4]~q ))

	.dataa(\fsx|lineBuffer[224][5]~30_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[224][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[224][4]~675_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[224][4]~675 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[224][4]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N15
dffeas \fsx|lineBuffer[224][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[224][4]~675_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[224][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[224][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[224][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cycloneive_lcell_comb \fsx|lineBuffer[0][4]~674 (
// Equation(s):
// \fsx|lineBuffer[0][4]~674_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[0][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[0][5]~29_combout ),
	.datac(\fsx|lineBuffer[0][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[0][4]~674_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[0][4]~674 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[0][4]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N13
dffeas \fsx|lineBuffer[0][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[0][4]~674_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[0][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneive_lcell_comb \fsx|vga_g[7]~366 (
// Equation(s):
// \fsx|vga_g[7]~366_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[5]~11_combout ) # (\fsx|lineBuffer[0][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[224][4]~q  & (!\fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[224][4]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[0][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~366_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~366 .lut_mask = 16'hAEA4;
defparam \fsx|vga_g[7]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N20
cycloneive_lcell_comb \fsx|vga_g[7]~367 (
// Equation(s):
// \fsx|vga_g[7]~367_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~366_combout  & ((\fsx|lineBuffer[16][4]~q ))) # (!\fsx|vga_g[7]~366_combout  & (\fsx|lineBuffer[240][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~366_combout ))))

	.dataa(\fsx|lineBuffer[240][4]~q ),
	.datab(\fsx|lineBuffer[16][4]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|vga_g[7]~366_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~367_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~367 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[7]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cycloneive_lcell_comb \fsx|lineBuffer[24][4]~672 (
// Equation(s):
// \fsx|lineBuffer[24][4]~672_combout  = (\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer[24][4]~q ))

	.dataa(\fsx|lineBuffer[24][5]~37_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[24][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[24][4]~672_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[24][4]~672 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[24][4]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N31
dffeas \fsx|lineBuffer[24][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[24][4]~672_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[24][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[24][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneive_lcell_comb \fsx|lineBuffer[8][4]~670 (
// Equation(s):
// \fsx|lineBuffer[8][4]~670_combout  = (\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer[8][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[8][5]~16_combout ),
	.datac(\fsx|lineBuffer[8][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[8][4]~670_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[8][4]~670 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[8][4]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N9
dffeas \fsx|lineBuffer[8][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[8][4]~670_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[8][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cycloneive_lcell_comb \fsx|lineBuffer[232][4]~671 (
// Equation(s):
// \fsx|lineBuffer[232][4]~671_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[232][4]~q ))

	.dataa(\fsx|lineBuffer[232][5]~18_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[232][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[232][4]~671_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[232][4]~671 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[232][4]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N3
dffeas \fsx|lineBuffer[232][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[232][4]~671_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[232][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[232][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[232][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneive_lcell_comb \fsx|vga_g[7]~364 (
// Equation(s):
// \fsx|vga_g[7]~364_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[8][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[232][4]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[8][4]~q ),
	.datad(\fsx|lineBuffer[232][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~364_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~364 .lut_mask = 16'hB9A8;
defparam \fsx|vga_g[7]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneive_lcell_comb \fsx|lineBuffer[248][4]~669 (
// Equation(s):
// \fsx|lineBuffer[248][4]~669_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[248][4]~q ))

	.dataa(\fsx|lineBuffer[248][5]~38_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[248][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[248][4]~669_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[248][4]~669 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[248][4]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N7
dffeas \fsx|lineBuffer[248][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[248][4]~669_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[248][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[248][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[248][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneive_lcell_comb \fsx|vga_g[7]~365 (
// Equation(s):
// \fsx|vga_g[7]~365_combout  = (\fsx|vga_g[7]~364_combout  & ((\fsx|lineBuffer[24][4]~q ) # ((!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_g[7]~364_combout  & (((\fsx|displayGen|o_h[5]~11_combout  & \fsx|lineBuffer[248][4]~q ))))

	.dataa(\fsx|lineBuffer[24][4]~q ),
	.datab(\fsx|vga_g[7]~364_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[248][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~365_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~365 .lut_mask = 16'hBC8C;
defparam \fsx|vga_g[7]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N22
cycloneive_lcell_comb \fsx|vga_g[7]~368 (
// Equation(s):
// \fsx|vga_g[7]~368_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[7]~365_combout ))) # 
// (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_g[7]~367_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_g[7]~367_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|vga_g[7]~365_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~368_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~368 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[7]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \fsx|lineBuffer[72][4]~677 (
// Equation(s):
// \fsx|lineBuffer[72][4]~677_combout  = (\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer[72][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[72][5]~20_combout ),
	.datac(\fsx|lineBuffer[72][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[72][4]~677_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[72][4]~677 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[72][4]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N7
dffeas \fsx|lineBuffer[72][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[72][4]~677_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[72][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[72][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[72][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \fsx|lineBuffer[40][4]~679 (
// Equation(s):
// \fsx|lineBuffer[40][4]~679_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[40][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[40][5]~23_combout ),
	.datac(\fsx|lineBuffer[40][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[40][4]~679_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[40][4]~679 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[40][4]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \fsx|lineBuffer[40][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[40][4]~679_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[40][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[40][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[40][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \fsx|lineBuffer[56][4]~678 (
// Equation(s):
// \fsx|lineBuffer[56][4]~678_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[56][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[56][5]~34_combout ),
	.datac(\fsx|lineBuffer[56][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[56][4]~678_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[56][4]~678 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[56][4]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \fsx|lineBuffer[56][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[56][4]~678_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[56][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[56][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[56][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \fsx|vga_g[7]~369 (
// Equation(s):
// \fsx|vga_g[7]~369_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[56][4]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[40][4]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[40][4]~q ),
	.datad(\fsx|lineBuffer[56][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~369_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~369 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \fsx|lineBuffer[88][4]~680 (
// Equation(s):
// \fsx|lineBuffer[88][4]~680_combout  = (\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer[88][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[88][5]~33_combout ),
	.datac(\fsx|lineBuffer[88][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[88][4]~680_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[88][4]~680 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[88][4]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \fsx|lineBuffer[88][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[88][4]~680_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[88][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[88][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[88][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \fsx|vga_g[7]~370 (
// Equation(s):
// \fsx|vga_g[7]~370_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~369_combout  & ((\fsx|lineBuffer[88][4]~q ))) # (!\fsx|vga_g[7]~369_combout  & (\fsx|lineBuffer[72][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~369_combout ))))

	.dataa(\fsx|lineBuffer[72][4]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|vga_g[7]~369_combout ),
	.datad(\fsx|lineBuffer[88][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~370_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~370 .lut_mask = 16'hF838;
defparam \fsx|vga_g[7]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \fsx|lineBuffer[64][4]~665 (
// Equation(s):
// \fsx|lineBuffer[64][4]~665_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[64][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[64][5]~25_combout ),
	.datac(\fsx|lineBuffer[64][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[64][4]~665_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[64][4]~665 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[64][4]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \fsx|lineBuffer[64][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[64][4]~665_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[64][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[64][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[64][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \fsx|lineBuffer[80][4]~668 (
// Equation(s):
// \fsx|lineBuffer[80][4]~668_combout  = (\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer[80][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[80][5]~15_combout ),
	.datac(\fsx|lineBuffer[80][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[80][4]~668_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[80][4]~668 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[80][4]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \fsx|lineBuffer[80][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[80][4]~668_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[80][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[80][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[80][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \fsx|lineBuffer[32][4]~667 (
// Equation(s):
// \fsx|lineBuffer[32][4]~667_combout  = (\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer[32][4]~q ))

	.dataa(\fsx|lineBuffer[32][5]~26_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[32][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[32][4]~667_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[32][4]~667 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[32][4]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \fsx|lineBuffer[32][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[32][4]~667_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[32][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[32][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[32][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \fsx|lineBuffer[48][4]~666 (
// Equation(s):
// \fsx|lineBuffer[48][4]~666_combout  = (\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer[48][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[48][5]~12_combout ),
	.datac(\fsx|lineBuffer[48][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[48][4]~666_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[48][4]~666 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[48][4]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N29
dffeas \fsx|lineBuffer[48][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[48][4]~666_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[48][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[48][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[48][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \fsx|vga_g[7]~362 (
// Equation(s):
// \fsx|vga_g[7]~362_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[48][4]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout 
//  & (\fsx|lineBuffer[32][4]~q ))))

	.dataa(\fsx|lineBuffer[32][4]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[48][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~362_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~362 .lut_mask = 16'hF2C2;
defparam \fsx|vga_g[7]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \fsx|vga_g[7]~363 (
// Equation(s):
// \fsx|vga_g[7]~363_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~362_combout  & ((\fsx|lineBuffer[80][4]~q ))) # (!\fsx|vga_g[7]~362_combout  & (\fsx|lineBuffer[64][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~362_combout ))))

	.dataa(\fsx|lineBuffer[64][4]~q ),
	.datab(\fsx|lineBuffer[80][4]~q ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|vga_g[7]~362_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~363_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~363 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[7]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \fsx|vga_g[7]~371 (
// Equation(s):
// \fsx|vga_g[7]~371_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[7]~368_combout  & (\fsx|vga_g[7]~370_combout )) # (!\fsx|vga_g[7]~368_combout  & ((\fsx|vga_g[7]~363_combout ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|vga_g[7]~368_combout ))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_g[7]~368_combout ),
	.datac(\fsx|vga_g[7]~370_combout ),
	.datad(\fsx|vga_g[7]~363_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~371_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~371 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[7]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_lcell_comb \fsx|lineBuffer[192][4]~649 (
// Equation(s):
// \fsx|lineBuffer[192][4]~649_combout  = (\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer[192][4]~q ))

	.dataa(\fsx|lineBuffer[192][5]~31_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[192][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[192][4]~649_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[192][4]~649 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[192][4]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N7
dffeas \fsx|lineBuffer[192][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[192][4]~649_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[192][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[192][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[192][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneive_lcell_comb \fsx|lineBuffer[208][4]~652 (
// Equation(s):
// \fsx|lineBuffer[208][4]~652_combout  = (\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer[208][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[208][5]~8_combout ),
	.datac(\fsx|lineBuffer[208][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[208][4]~652_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[208][4]~652 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[208][4]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N23
dffeas \fsx|lineBuffer[208][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[208][4]~652_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[208][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[208][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[208][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneive_lcell_comb \fsx|lineBuffer[160][4]~651 (
// Equation(s):
// \fsx|lineBuffer[160][4]~651_combout  = (\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer[160][4]~q ))

	.dataa(\fsx|lineBuffer[160][5]~32_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[160][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[160][4]~651_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[160][4]~651 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[160][4]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N27
dffeas \fsx|lineBuffer[160][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[160][4]~651_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[160][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[160][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[160][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneive_lcell_comb \fsx|lineBuffer[176][4]~650 (
// Equation(s):
// \fsx|lineBuffer[176][4]~650_combout  = (\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer[176][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[176][5]~6_combout ),
	.datac(\fsx|lineBuffer[176][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[176][4]~650_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[176][4]~650 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[176][4]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \fsx|lineBuffer[176][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[176][4]~650_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[176][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[176][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[176][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_lcell_comb \fsx|vga_g[7]~352 (
// Equation(s):
// \fsx|vga_g[7]~352_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[176][4]~q ))) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[160][4]~q ))))

	.dataa(\fsx|lineBuffer[160][4]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[176][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~352_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~352 .lut_mask = 16'hF2C2;
defparam \fsx|vga_g[7]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneive_lcell_comb \fsx|vga_g[7]~353 (
// Equation(s):
// \fsx|vga_g[7]~353_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~352_combout  & ((\fsx|lineBuffer[208][4]~q ))) # (!\fsx|vga_g[7]~352_combout  & (\fsx|lineBuffer[192][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~352_combout ))))

	.dataa(\fsx|lineBuffer[192][4]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|lineBuffer[208][4]~q ),
	.datad(\fsx|vga_g[7]~352_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~353_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~353 .lut_mask = 16'hF388;
defparam \fsx|vga_g[7]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \fsx|lineBuffer[120][4]~653 (
// Equation(s):
// \fsx|lineBuffer[120][4]~653_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[120][4]~q ))

	.dataa(\fsx|lineBuffer[120][5]~36_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[120][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[120][4]~653_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[120][4]~653 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[120][4]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \fsx|lineBuffer[120][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[120][4]~653_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[120][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[120][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[120][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneive_lcell_comb \fsx|lineBuffer[152][4]~656 (
// Equation(s):
// \fsx|lineBuffer[152][4]~656_combout  = (\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer[152][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[152][5]~35_combout ),
	.datac(\fsx|lineBuffer[152][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[152][4]~656_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[152][4]~656 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[152][4]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N19
dffeas \fsx|lineBuffer[152][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[152][4]~656_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[152][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[152][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[152][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneive_lcell_comb \fsx|lineBuffer[104][4]~655 (
// Equation(s):
// \fsx|lineBuffer[104][4]~655_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[104][4]~q ))

	.dataa(\fsx|lineBuffer[104][5]~17_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[104][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[104][4]~655_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[104][4]~655 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[104][4]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N31
dffeas \fsx|lineBuffer[104][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[104][4]~655_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[104][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[104][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[104][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneive_lcell_comb \fsx|lineBuffer[136][4]~654 (
// Equation(s):
// \fsx|lineBuffer[136][4]~654_combout  = (\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer[136][4]~q ))

	.dataa(\fsx|lineBuffer[136][5]~19_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[136][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[136][4]~654_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[136][4]~654 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[136][4]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N29
dffeas \fsx|lineBuffer[136][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[136][4]~654_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[136][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[136][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[136][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneive_lcell_comb \fsx|vga_g[7]~354 (
// Equation(s):
// \fsx|vga_g[7]~354_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[5]~11_combout ) # (\fsx|lineBuffer[136][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[104][4]~q  & (!\fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|lineBuffer[104][4]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[136][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~354_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~354 .lut_mask = 16'hCEC2;
defparam \fsx|vga_g[7]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneive_lcell_comb \fsx|vga_g[7]~355 (
// Equation(s):
// \fsx|vga_g[7]~355_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~354_combout  & ((\fsx|lineBuffer[152][4]~q ))) # (!\fsx|vga_g[7]~354_combout  & (\fsx|lineBuffer[120][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~354_combout ))))

	.dataa(\fsx|lineBuffer[120][4]~q ),
	.datab(\fsx|lineBuffer[152][4]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|vga_g[7]~354_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~355_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~355 .lut_mask = 16'hCFA0;
defparam \fsx|vga_g[7]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \fsx|lineBuffer[144][4]~660 (
// Equation(s):
// \fsx|lineBuffer[144][4]~660_combout  = (\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer[144][4]~q ))

	.dataa(\fsx|lineBuffer[144][5]~5_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[144][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[144][4]~660_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[144][4]~660 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[144][4]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \fsx|lineBuffer[144][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[144][4]~660_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[144][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[144][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[144][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \fsx|lineBuffer[96][4]~659 (
// Equation(s):
// \fsx|lineBuffer[96][4]~659_combout  = (\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer[96][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[96][5]~28_combout ),
	.datac(\fsx|lineBuffer[96][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[96][4]~659_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[96][4]~659 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[96][4]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \fsx|lineBuffer[96][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[96][4]~659_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[96][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[96][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[96][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \fsx|lineBuffer[128][4]~658 (
// Equation(s):
// \fsx|lineBuffer[128][4]~658_combout  = (\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer[128][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[128][5]~27_combout ),
	.datac(\fsx|lineBuffer[128][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[128][4]~658_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[128][4]~658 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[128][4]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \fsx|lineBuffer[128][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[128][4]~658_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[128][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[128][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[128][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \fsx|vga_g[7]~356 (
// Equation(s):
// \fsx|vga_g[7]~356_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[128][4]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[96][4]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[96][4]~q ),
	.datad(\fsx|lineBuffer[128][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~356_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~356 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \fsx|lineBuffer[112][4]~657 (
// Equation(s):
// \fsx|lineBuffer[112][4]~657_combout  = (\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer[112][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[112][5]~7_combout ),
	.datac(\fsx|lineBuffer[112][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[112][4]~657_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[112][4]~657 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[112][4]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \fsx|lineBuffer[112][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[112][4]~657_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[112][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[112][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[112][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \fsx|vga_g[7]~357 (
// Equation(s):
// \fsx|vga_g[7]~357_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_g[7]~356_combout  & (\fsx|lineBuffer[144][4]~q )) # (!\fsx|vga_g[7]~356_combout  & ((\fsx|lineBuffer[112][4]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_g[7]~356_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[144][4]~q ),
	.datac(\fsx|vga_g[7]~356_combout ),
	.datad(\fsx|lineBuffer[112][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~357_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~357 .lut_mask = 16'hDAD0;
defparam \fsx|vga_g[7]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \fsx|vga_g[7]~358 (
// Equation(s):
// \fsx|vga_g[7]~358_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|vga_g[7]~355_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[7]~357_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_g[7]~355_combout ),
	.datad(\fsx|vga_g[7]~357_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~358_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~358 .lut_mask = 16'hB9A8;
defparam \fsx|vga_g[7]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \fsx|lineBuffer[168][4]~663 (
// Equation(s):
// \fsx|lineBuffer[168][4]~663_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[168][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[168][5]~21_combout ),
	.datac(\fsx|lineBuffer[168][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[168][4]~663_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[168][4]~663 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[168][4]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \fsx|lineBuffer[168][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[168][4]~663_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[168][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[168][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[168][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \fsx|lineBuffer[184][4]~662 (
// Equation(s):
// \fsx|lineBuffer[184][4]~662_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[184][4]~q ))

	.dataa(\fsx|lineBuffer[184][5]~40_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[184][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[184][4]~662_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[184][4]~662 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[184][4]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \fsx|lineBuffer[184][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[184][4]~662_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[184][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[184][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[184][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \fsx|vga_g[7]~359 (
// Equation(s):
// \fsx|vga_g[7]~359_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[184][4]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[168][4]~q ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[168][4]~q ),
	.datad(\fsx|lineBuffer[184][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~359_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~359 .lut_mask = 16'hDC98;
defparam \fsx|vga_g[7]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \fsx|lineBuffer[216][4]~664 (
// Equation(s):
// \fsx|lineBuffer[216][4]~664_combout  = (\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer[216][4]~q ))

	.dataa(\fsx|lineBuffer[220][5]~39_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[216][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[216][4]~664_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[216][4]~664 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[216][4]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \fsx|lineBuffer[216][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[216][4]~664_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[216][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[216][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[216][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \fsx|lineBuffer[200][4]~661 (
// Equation(s):
// \fsx|lineBuffer[200][4]~661_combout  = (\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer~648_combout ))) # (!\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer[200][4]~q ))

	.dataa(\fsx|lineBuffer[200][5]~24_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[200][4]~q ),
	.datad(\fsx|lineBuffer~648_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[200][4]~661_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[200][4]~661 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[200][4]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \fsx|lineBuffer[200][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[200][4]~661_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[200][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[200][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[200][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \fsx|vga_g[7]~360 (
// Equation(s):
// \fsx|vga_g[7]~360_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~359_combout  & (\fsx|lineBuffer[216][4]~q )) # (!\fsx|vga_g[7]~359_combout  & ((\fsx|lineBuffer[200][4]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|vga_g[7]~359_combout ))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|vga_g[7]~359_combout ),
	.datac(\fsx|lineBuffer[216][4]~q ),
	.datad(\fsx|lineBuffer[200][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~360_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~360 .lut_mask = 16'hE6C4;
defparam \fsx|vga_g[7]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \fsx|vga_g[7]~361 (
// Equation(s):
// \fsx|vga_g[7]~361_combout  = (\fsx|vga_g[7]~358_combout  & (((\fsx|vga_g[7]~360_combout ) # (!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[7]~358_combout  & (\fsx|vga_g[7]~353_combout  & (\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|vga_g[7]~353_combout ),
	.datab(\fsx|vga_g[7]~358_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_g[7]~360_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~361_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~361 .lut_mask = 16'hEC2C;
defparam \fsx|vga_g[7]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \fsx|vga_g[7]~372 (
// Equation(s):
// \fsx|vga_g[7]~372_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[1]~10_combout ) # ((\fsx|vga_g[7]~361_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_g[7]~371_combout )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_g[7]~371_combout ),
	.datad(\fsx|vga_g[7]~361_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~372_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~372 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \fsx|lineBuffer~629 (
// Equation(s):
// \fsx|lineBuffer~629_combout  = (\fsx|Mux2~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a12 ) # (\fsx|Mux3~20_combout )))) # (!\fsx|Mux2~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a28  & ((!\fsx|Mux3~20_combout ))))

	.dataa(\fsx|Mux2~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\fsx|Mux3~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~629_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~629 .lut_mask = 16'hAAE4;
defparam \fsx|lineBuffer~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \fsx|lineBuffer~630 (
// Equation(s):
// \fsx|lineBuffer~630_combout  = (\fsx|Mux3~20_combout  & ((\fsx|lineBuffer~629_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (!\fsx|lineBuffer~629_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a20 )))) # 
// (!\fsx|Mux3~20_combout  & (((\fsx|lineBuffer~629_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\fsx|Mux3~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\fsx|lineBuffer~629_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~630_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~630 .lut_mask = 16'hF388;
defparam \fsx|lineBuffer~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneive_lcell_comb \fsx|lineBuffer[161][4]~689 (
// Equation(s):
// \fsx|lineBuffer[161][4]~689_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[161][4]~q )))

	.dataa(\fsx|lineBuffer[160][5]~32_combout ),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[161][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[161][4]~689_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[161][4]~689 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[161][4]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N27
dffeas \fsx|lineBuffer[161][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[161][4]~689_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[161][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[161][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[161][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
cycloneive_lcell_comb \fsx|lineBuffer[97][4]~691 (
// Equation(s):
// \fsx|lineBuffer[97][4]~691_combout  = (\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer~630_combout ))) # (!\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer[97][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[96][5]~28_combout ),
	.datac(\fsx|lineBuffer[97][4]~q ),
	.datad(\fsx|lineBuffer~630_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[97][4]~691_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[97][4]~691 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[97][4]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N23
dffeas \fsx|lineBuffer[97][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[97][4]~691_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[97][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[97][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[97][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
cycloneive_lcell_comb \fsx|lineBuffer[113][4]~690 (
// Equation(s):
// \fsx|lineBuffer[113][4]~690_combout  = (\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer~630_combout ))) # (!\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer[113][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[112][5]~7_combout ),
	.datac(\fsx|lineBuffer[113][4]~q ),
	.datad(\fsx|lineBuffer~630_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[113][4]~690_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[113][4]~690 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[113][4]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N13
dffeas \fsx|lineBuffer[113][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[113][4]~690_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[113][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[113][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[113][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
cycloneive_lcell_comb \fsx|vga_g[7]~377 (
// Equation(s):
// \fsx|vga_g[7]~377_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[113][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[97][4]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[97][4]~q ),
	.datad(\fsx|lineBuffer[113][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~377_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~377 .lut_mask = 16'hBA98;
defparam \fsx|vga_g[7]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
cycloneive_lcell_comb \fsx|lineBuffer[177][4]~692 (
// Equation(s):
// \fsx|lineBuffer[177][4]~692_combout  = (\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer~630_combout ))) # (!\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer[177][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[176][5]~6_combout ),
	.datac(\fsx|lineBuffer[177][4]~q ),
	.datad(\fsx|lineBuffer~630_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[177][4]~692_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[177][4]~692 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[177][4]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N11
dffeas \fsx|lineBuffer[177][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[177][4]~692_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[177][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[177][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[177][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
cycloneive_lcell_comb \fsx|vga_g[7]~378 (
// Equation(s):
// \fsx|vga_g[7]~378_combout  = (\fsx|vga_g[7]~377_combout  & (((\fsx|lineBuffer[177][4]~q ) # (!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[7]~377_combout  & (\fsx|lineBuffer[161][4]~q  & (\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|lineBuffer[161][4]~q ),
	.datab(\fsx|vga_g[7]~377_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[177][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~378_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~378 .lut_mask = 16'hEC2C;
defparam \fsx|vga_g[7]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \fsx|lineBuffer[129][4]~687 (
// Equation(s):
// \fsx|lineBuffer[129][4]~687_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[129][4]~q )))

	.dataa(\fsx|lineBuffer~630_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[129][4]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[129][4]~687_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[129][4]~687 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[129][4]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \fsx|lineBuffer[129][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[129][4]~687_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[129][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[129][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[129][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \fsx|lineBuffer[145][4]~686 (
// Equation(s):
// \fsx|lineBuffer[145][4]~686_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[145][4]~q )))

	.dataa(\fsx|lineBuffer~630_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[145][4]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[145][4]~686_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[145][4]~686 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[145][4]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \fsx|lineBuffer[145][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[145][4]~686_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[145][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[145][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[145][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \fsx|vga_g[7]~375 (
// Equation(s):
// \fsx|vga_g[7]~375_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[145][4]~q ))) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[129][4]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[129][4]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[145][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~375_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~375 .lut_mask = 16'hF4A4;
defparam \fsx|vga_g[7]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \fsx|lineBuffer[193][4]~685 (
// Equation(s):
// \fsx|lineBuffer[193][4]~685_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[193][4]~q )))

	.dataa(\fsx|lineBuffer~630_combout ),
	.datab(\fsx|lineBuffer[192][5]~31_combout ),
	.datac(\fsx|lineBuffer[193][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[193][4]~685_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[193][4]~685 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[193][4]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \fsx|lineBuffer[193][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[193][4]~685_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[193][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[193][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[193][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneive_lcell_comb \fsx|lineBuffer[209][4]~688 (
// Equation(s):
// \fsx|lineBuffer[209][4]~688_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[209][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[209][4]~q ),
	.datad(\fsx|lineBuffer[208][5]~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[209][4]~688_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[209][4]~688 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[209][4]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N13
dffeas \fsx|lineBuffer[209][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[209][4]~688_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[209][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[209][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[209][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneive_lcell_comb \fsx|vga_g[7]~376 (
// Equation(s):
// \fsx|vga_g[7]~376_combout  = (\fsx|vga_g[7]~375_combout  & (((\fsx|lineBuffer[209][4]~q ) # (!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[7]~375_combout  & (\fsx|lineBuffer[193][4]~q  & (\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|vga_g[7]~375_combout ),
	.datab(\fsx|lineBuffer[193][4]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[209][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~376_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~376 .lut_mask = 16'hEA4A;
defparam \fsx|vga_g[7]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneive_lcell_comb \fsx|vga_g[7]~379 (
// Equation(s):
// \fsx|vga_g[7]~379_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[4]~12_combout ) # (\fsx|vga_g[7]~376_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_g[7]~378_combout  & (!\fsx|displayGen|o_h[4]~12_combout )))

	.dataa(\fsx|vga_g[7]~378_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|vga_g[7]~376_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~379_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~379 .lut_mask = 16'hCEC2;
defparam \fsx|vga_g[7]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneive_lcell_comb \fsx|lineBuffer[105][4]~683 (
// Equation(s):
// \fsx|lineBuffer[105][4]~683_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[105][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[105][4]~q ),
	.datad(\fsx|lineBuffer[104][5]~17_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[105][4]~683_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[105][4]~683 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[105][4]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \fsx|lineBuffer[105][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[105][4]~683_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[105][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[105][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[105][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneive_lcell_comb \fsx|lineBuffer[121][4]~682 (
// Equation(s):
// \fsx|lineBuffer[121][4]~682_combout  = (\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer[121][4]~q )))

	.dataa(\fsx|lineBuffer[120][5]~36_combout ),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[121][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[121][4]~682_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[121][4]~682 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[121][4]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N11
dffeas \fsx|lineBuffer[121][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[121][4]~682_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[121][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[121][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[121][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneive_lcell_comb \fsx|vga_g[7]~373 (
// Equation(s):
// \fsx|vga_g[7]~373_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[7]~8_combout ) # (\fsx|lineBuffer[121][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[105][4]~q  & (!\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[105][4]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[121][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~373_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~373 .lut_mask = 16'hAEA4;
defparam \fsx|vga_g[7]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneive_lcell_comb \fsx|lineBuffer[185][4]~684 (
// Equation(s):
// \fsx|lineBuffer[185][4]~684_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[185][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[185][4]~q ),
	.datad(\fsx|lineBuffer[184][5]~40_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[185][4]~684_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[185][4]~684 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[185][4]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N9
dffeas \fsx|lineBuffer[185][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[185][4]~684_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[185][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[185][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[185][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneive_lcell_comb \fsx|lineBuffer[169][4]~681 (
// Equation(s):
// \fsx|lineBuffer[169][4]~681_combout  = (\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer[169][4]~q )))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[169][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[169][4]~681_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[169][4]~681 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[169][4]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N1
dffeas \fsx|lineBuffer[169][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[169][4]~681_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[169][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[169][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[169][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cycloneive_lcell_comb \fsx|vga_g[7]~374 (
// Equation(s):
// \fsx|vga_g[7]~374_combout  = (\fsx|vga_g[7]~373_combout  & ((\fsx|lineBuffer[185][4]~q ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[7]~373_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|lineBuffer[169][4]~q ))))

	.dataa(\fsx|vga_g[7]~373_combout ),
	.datab(\fsx|lineBuffer[185][4]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[169][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~374_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~374 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[7]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneive_lcell_comb \fsx|lineBuffer[137][4]~695 (
// Equation(s):
// \fsx|lineBuffer[137][4]~695_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[137][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[137][4]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[137][4]~695_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[137][4]~695 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[137][4]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N29
dffeas \fsx|lineBuffer[137][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[137][4]~695_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[137][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[137][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[137][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneive_lcell_comb \fsx|lineBuffer[153][4]~694 (
// Equation(s):
// \fsx|lineBuffer[153][4]~694_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[153][4]~q )))

	.dataa(\fsx|lineBuffer[152][5]~35_combout ),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[153][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[153][4]~694_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[153][4]~694 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[153][4]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N3
dffeas \fsx|lineBuffer[153][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[153][4]~694_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[153][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[153][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[153][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneive_lcell_comb \fsx|vga_g[7]~380 (
// Equation(s):
// \fsx|vga_g[7]~380_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[7]~8_combout ) # (\fsx|lineBuffer[153][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[137][4]~q  & (!\fsx|displayGen|o_h[7]~8_combout )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[137][4]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[153][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~380_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~380 .lut_mask = 16'hAEA4;
defparam \fsx|vga_g[7]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cycloneive_lcell_comb \fsx|lineBuffer[217][4]~696 (
// Equation(s):
// \fsx|lineBuffer[217][4]~696_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[217][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[217][4]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[217][4]~696_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[217][4]~696 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[217][4]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N17
dffeas \fsx|lineBuffer[217][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[217][4]~696_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[217][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[217][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[217][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneive_lcell_comb \fsx|lineBuffer[201][4]~693 (
// Equation(s):
// \fsx|lineBuffer[201][4]~693_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[201][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[201][4]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[201][4]~693_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[201][4]~693 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[201][4]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N25
dffeas \fsx|lineBuffer[201][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[201][4]~693_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[201][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[201][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[201][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneive_lcell_comb \fsx|vga_g[7]~381 (
// Equation(s):
// \fsx|vga_g[7]~381_combout  = (\fsx|vga_g[7]~380_combout  & ((\fsx|lineBuffer[217][4]~q ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_g[7]~380_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|lineBuffer[201][4]~q ))))

	.dataa(\fsx|vga_g[7]~380_combout ),
	.datab(\fsx|lineBuffer[217][4]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[201][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~381_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~381 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[7]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cycloneive_lcell_comb \fsx|vga_g[7]~382 (
// Equation(s):
// \fsx|vga_g[7]~382_combout  = (\fsx|vga_g[7]~379_combout  & (((\fsx|vga_g[7]~381_combout )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_g[7]~379_combout  & (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_g[7]~374_combout )))

	.dataa(\fsx|vga_g[7]~379_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|vga_g[7]~374_combout ),
	.datad(\fsx|vga_g[7]~381_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~382_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~382 .lut_mask = 16'hEA62;
defparam \fsx|vga_g[7]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \fsx|lineBuffer[33][4]~633 (
// Equation(s):
// \fsx|lineBuffer[33][4]~633_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[33][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[33][4]~q ),
	.datad(\fsx|lineBuffer[32][5]~26_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[33][4]~633_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[33][4]~633 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[33][4]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \fsx|lineBuffer[33][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[33][4]~633_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[33][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[33][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[33][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \fsx|lineBuffer[49][4]~632 (
// Equation(s):
// \fsx|lineBuffer[49][4]~632_combout  = (\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer~630_combout ))) # (!\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer[49][4]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[48][5]~12_combout ),
	.datac(\fsx|lineBuffer[49][4]~q ),
	.datad(\fsx|lineBuffer~630_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[49][4]~632_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[49][4]~632 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[49][4]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \fsx|lineBuffer[49][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[49][4]~632_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[49][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[49][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[49][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \fsx|vga_g[7]~342 (
// Equation(s):
// \fsx|vga_g[7]~342_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[6]~7_combout ) # (\fsx|lineBuffer[49][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[33][4]~q  & (!\fsx|displayGen|o_h[6]~7_combout )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[33][4]~q ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|lineBuffer[49][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~342_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~342 .lut_mask = 16'hAEA4;
defparam \fsx|vga_g[7]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \fsx|lineBuffer[81][4]~634 (
// Equation(s):
// \fsx|lineBuffer[81][4]~634_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[81][4]~q )))

	.dataa(\fsx|lineBuffer[80][5]~15_combout ),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[81][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[81][4]~634_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[81][4]~634 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[81][4]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \fsx|lineBuffer[81][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[81][4]~634_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[81][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[81][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[81][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \fsx|lineBuffer[65][4]~631 (
// Equation(s):
// \fsx|lineBuffer[65][4]~631_combout  = (\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer[65][4]~q )))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[65][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[65][4]~631_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[65][4]~631 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[65][4]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \fsx|lineBuffer[65][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[65][4]~631_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[65][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[65][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[65][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \fsx|vga_g[7]~343 (
// Equation(s):
// \fsx|vga_g[7]~343_combout  = (\fsx|vga_g[7]~342_combout  & ((\fsx|lineBuffer[81][4]~q ) # ((!\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|vga_g[7]~342_combout  & (((\fsx|displayGen|o_h[6]~7_combout  & \fsx|lineBuffer[65][4]~q ))))

	.dataa(\fsx|vga_g[7]~342_combout ),
	.datab(\fsx|lineBuffer[81][4]~q ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|lineBuffer[65][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~343_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~343 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[7]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \fsx|lineBuffer[1][4]~640 (
// Equation(s):
// \fsx|lineBuffer[1][4]~640_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~630_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[1][4]~q ))

	.dataa(\fsx|lineBuffer[0][5]~29_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[1][4]~q ),
	.datad(\fsx|lineBuffer~630_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[1][4]~640_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[1][4]~640 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[1][4]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \fsx|lineBuffer[1][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[1][4]~640_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[1][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \fsx|lineBuffer[225][4]~641 (
// Equation(s):
// \fsx|lineBuffer[225][4]~641_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[225][4]~q )))

	.dataa(\fsx|lineBuffer~630_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[225][4]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[225][4]~641_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[225][4]~641 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[225][4]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \fsx|lineBuffer[225][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[225][4]~641_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[225][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[225][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[225][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \fsx|vga_g[7]~346 (
// Equation(s):
// \fsx|vga_g[7]~346_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[1][4]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((!\fsx|displayGen|o_h[5]~11_combout  & \fsx|lineBuffer[225][4]~q ))))

	.dataa(\fsx|lineBuffer[1][4]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[225][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~346_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~346 .lut_mask = 16'hCBC8;
defparam \fsx|vga_g[7]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \fsx|lineBuffer[17][4]~642 (
// Equation(s):
// \fsx|lineBuffer[17][4]~642_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[17][4]~q )))

	.dataa(\fsx|lineBuffer~630_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[17][4]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[17][4]~642_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[17][4]~642 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[17][4]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N21
dffeas \fsx|lineBuffer[17][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[17][4]~642_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[17][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \fsx|lineBuffer[241][4]~639 (
// Equation(s):
// \fsx|lineBuffer[241][4]~639_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[241][4]~q )))

	.dataa(\fsx|lineBuffer~630_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[241][4]~q ),
	.datad(\fsx|lineBuffer[240][5]~14_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[241][4]~639_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[241][4]~639 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[241][4]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \fsx|lineBuffer[241][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[241][4]~639_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[241][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[241][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[241][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \fsx|vga_g[7]~347 (
// Equation(s):
// \fsx|vga_g[7]~347_combout  = (\fsx|vga_g[7]~346_combout  & ((\fsx|lineBuffer[17][4]~q ) # ((!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_g[7]~346_combout  & (((\fsx|displayGen|o_h[5]~11_combout  & \fsx|lineBuffer[241][4]~q ))))

	.dataa(\fsx|vga_g[7]~346_combout ),
	.datab(\fsx|lineBuffer[17][4]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[241][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~347_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~347 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[7]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \fsx|lineBuffer[9][4]~636 (
// Equation(s):
// \fsx|lineBuffer[9][4]~636_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[9][4]~q )))

	.dataa(\fsx|lineBuffer~630_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[9][4]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[9][4]~636_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[9][4]~636 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[9][4]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \fsx|lineBuffer[9][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[9][4]~636_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[9][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \fsx|lineBuffer[233][4]~637 (
// Equation(s):
// \fsx|lineBuffer[233][4]~637_combout  = (\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer[233][4]~q )))

	.dataa(\fsx|lineBuffer~630_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[233][4]~q ),
	.datad(\fsx|lineBuffer[232][5]~18_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[233][4]~637_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[233][4]~637 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[233][4]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \fsx|lineBuffer[233][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[233][4]~637_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[233][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[233][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[233][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \fsx|vga_g[7]~344 (
// Equation(s):
// \fsx|vga_g[7]~344_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[9][4]~q )) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// ((\fsx|lineBuffer[233][4]~q )))))

	.dataa(\fsx|lineBuffer[9][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[233][4]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~344_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~344 .lut_mask = 16'hEE30;
defparam \fsx|vga_g[7]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \fsx|lineBuffer[25][4]~638 (
// Equation(s):
// \fsx|lineBuffer[25][4]~638_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[25][4]~q )))

	.dataa(\fsx|lineBuffer~630_combout ),
	.datab(\fsx|lineBuffer[24][5]~37_combout ),
	.datac(\fsx|lineBuffer[25][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[25][4]~638_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[25][4]~638 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[25][4]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \fsx|lineBuffer[25][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[25][4]~638_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[25][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[25][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \fsx|lineBuffer[249][4]~635 (
// Equation(s):
// \fsx|lineBuffer[249][4]~635_combout  = (\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer[249][4]~q )))

	.dataa(\fsx|lineBuffer~630_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[249][4]~q ),
	.datad(\fsx|lineBuffer[248][5]~38_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[249][4]~635_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[249][4]~635 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[249][4]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \fsx|lineBuffer[249][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[249][4]~635_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[249][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[249][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[249][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \fsx|vga_g[7]~345 (
// Equation(s):
// \fsx|vga_g[7]~345_combout  = (\fsx|vga_g[7]~344_combout  & ((\fsx|lineBuffer[25][4]~q ) # ((!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_g[7]~344_combout  & (((\fsx|displayGen|o_h[5]~11_combout  & \fsx|lineBuffer[249][4]~q ))))

	.dataa(\fsx|vga_g[7]~344_combout ),
	.datab(\fsx|lineBuffer[25][4]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[249][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~345_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~345 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[7]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \fsx|vga_g[7]~348 (
// Equation(s):
// \fsx|vga_g[7]~348_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_g[7]~345_combout ))) # 
// (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_g[7]~347_combout ))))

	.dataa(\fsx|vga_g[7]~347_combout ),
	.datab(\fsx|vga_g[7]~345_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~348_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~348 .lut_mask = 16'hFC0A;
defparam \fsx|vga_g[7]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \fsx|lineBuffer[89][4]~646 (
// Equation(s):
// \fsx|lineBuffer[89][4]~646_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[89][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[89][4]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[89][4]~646_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[89][4]~646 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[89][4]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \fsx|lineBuffer[89][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[89][4]~646_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[89][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[89][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[89][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \fsx|lineBuffer[73][4]~643 (
// Equation(s):
// \fsx|lineBuffer[73][4]~643_combout  = (\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer~630_combout ))) # (!\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer[73][4]~q ))

	.dataa(\fsx|lineBuffer[72][5]~20_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[73][4]~q ),
	.datad(\fsx|lineBuffer~630_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[73][4]~643_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[73][4]~643 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[73][4]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \fsx|lineBuffer[73][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[73][4]~643_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[73][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[73][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[73][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \fsx|lineBuffer[41][4]~645 (
// Equation(s):
// \fsx|lineBuffer[41][4]~645_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[41][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[41][4]~q ),
	.datad(\fsx|lineBuffer[40][5]~23_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[41][4]~645_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[41][4]~645 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[41][4]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N27
dffeas \fsx|lineBuffer[41][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[41][4]~645_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[41][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[41][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[41][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \fsx|lineBuffer[57][4]~644 (
// Equation(s):
// \fsx|lineBuffer[57][4]~644_combout  = (\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer~630_combout )) # (!\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer[57][4]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~630_combout ),
	.datac(\fsx|lineBuffer[57][4]~q ),
	.datad(\fsx|lineBuffer[56][5]~34_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[57][4]~644_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[57][4]~644 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[57][4]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N1
dffeas \fsx|lineBuffer[57][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[57][4]~644_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[57][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[57][4] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[57][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \fsx|vga_g[7]~349 (
// Equation(s):
// \fsx|vga_g[7]~349_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[6]~7_combout ) # (\fsx|lineBuffer[57][4]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[41][4]~q  & (!\fsx|displayGen|o_h[6]~7_combout )))

	.dataa(\fsx|lineBuffer[41][4]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|lineBuffer[57][4]~q ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~349_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~349 .lut_mask = 16'hCEC2;
defparam \fsx|vga_g[7]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \fsx|vga_g[7]~350 (
// Equation(s):
// \fsx|vga_g[7]~350_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_g[7]~349_combout  & (\fsx|lineBuffer[89][4]~q )) # (!\fsx|vga_g[7]~349_combout  & ((\fsx|lineBuffer[73][4]~q ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_g[7]~349_combout ))))

	.dataa(\fsx|lineBuffer[89][4]~q ),
	.datab(\fsx|lineBuffer[73][4]~q ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|vga_g[7]~349_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~350_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~350 .lut_mask = 16'hAFC0;
defparam \fsx|vga_g[7]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \fsx|vga_g[7]~351 (
// Equation(s):
// \fsx|vga_g[7]~351_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_g[7]~348_combout  & ((\fsx|vga_g[7]~350_combout ))) # (!\fsx|vga_g[7]~348_combout  & (\fsx|vga_g[7]~343_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_g[7]~348_combout ))))

	.dataa(\fsx|vga_g[7]~343_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_g[7]~348_combout ),
	.datad(\fsx|vga_g[7]~350_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~351_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~351 .lut_mask = 16'hF838;
defparam \fsx|vga_g[7]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \fsx|vga_g[7]~383 (
// Equation(s):
// \fsx|vga_g[7]~383_combout  = (\fsx|vga_g[7]~372_combout  & ((\fsx|vga_g[7]~382_combout ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_g[7]~372_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|vga_g[7]~351_combout ))))

	.dataa(\fsx|vga_g[7]~372_combout ),
	.datab(\fsx|vga_g[7]~382_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_g[7]~351_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~383_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~383 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[7]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \fsx|vga_g[7]~511 (
// Equation(s):
// \fsx|vga_g[7]~511_combout  = (\fsx|vga_g[7]~468_combout  & ((\fsx|vga_g[7]~510_combout ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_g[7]~468_combout  & (((\fsx|displayGen|o_h[3]~13_combout  & \fsx|vga_g[7]~383_combout ))))

	.dataa(\fsx|vga_g[7]~468_combout ),
	.datab(\fsx|vga_g[7]~510_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_g[7]~383_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~511_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~511 .lut_mask = 16'hDA8A;
defparam \fsx|vga_g[7]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N26
cycloneive_lcell_comb \fsx|vga_g[7]~512 (
// Equation(s):
// \fsx|vga_g[7]~512_combout  = (\fsx|ondoubletile~3_combout  & \fsx|vga_g[7]~511_combout )

	.dataa(gnd),
	.datab(\fsx|ondoubletile~3_combout ),
	.datac(gnd),
	.datad(\fsx|vga_g[7]~511_combout ),
	.cin(gnd),
	.combout(\fsx|vga_g[7]~512_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_g[7]~512 .lut_mask = 16'hCC00;
defparam \fsx|vga_g[7]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \fsx|lineBuffer~799 (
// Equation(s):
// \fsx|lineBuffer~799_combout  = (\fsx|Mux12~20_combout  & (((\fsx|Mux13~20_combout )))) # (!\fsx|Mux12~20_combout  & ((\fsx|Mux13~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a16 ))) # (!\fsx|Mux13~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\fsx|Mux12~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\fsx|Mux13~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~799_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~799 .lut_mask = 16'hFC22;
defparam \fsx|lineBuffer~799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \fsx|lineBuffer~800 (
// Equation(s):
// \fsx|lineBuffer~800_combout  = (\fsx|lineBuffer~799_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ) # ((!\fsx|Mux12~20_combout )))) # (!\fsx|lineBuffer~799_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a8  & 
// \fsx|Mux12~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\fsx|lineBuffer~799_combout ),
	.datad(\fsx|Mux12~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~800_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~800 .lut_mask = 16'hACF0;
defparam \fsx|lineBuffer~800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N9
dffeas \fsx|lineBuffer[14][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[14][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \fsx|lineBuffer~792 (
// Equation(s):
// \fsx|lineBuffer~792_combout  = (\fsx|Mux4~20_combout  & (((\fsx|Mux5~20_combout )))) # (!\fsx|Mux4~20_combout  & ((\fsx|Mux5~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a16 )) # (!\fsx|Mux5~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a24 )))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\fsx|Mux4~20_combout ),
	.datad(\fsx|Mux5~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~792_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~792 .lut_mask = 16'hFA0C;
defparam \fsx|lineBuffer~792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \fsx|lineBuffer~793 (
// Equation(s):
// \fsx|lineBuffer~793_combout  = (\fsx|Mux4~20_combout  & ((\fsx|lineBuffer~792_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\fsx|lineBuffer~792_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a8 ))))) # 
// (!\fsx|Mux4~20_combout  & (((\fsx|lineBuffer~792_combout ))))

	.dataa(\fsx|Mux4~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\fsx|lineBuffer~792_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~793_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~793 .lut_mask = 16'hDAD0;
defparam \fsx|lineBuffer~793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \fsx|lineBuffer[18][0]~843 (
// Equation(s):
// \fsx|lineBuffer[18][0]~843_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[18][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~793_combout ),
	.datac(\fsx|lineBuffer[18][0]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[18][0]~843_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[18][0]~843 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[18][0]~843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \fsx|lineBuffer[18][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[18][0]~843_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[18][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
cycloneive_lcell_comb \fsx|vga_b[0]~69 (
// Equation(s):
// \fsx|vga_b[0]~69_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[18][0]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[14][0]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[14][0]~q ),
	.datad(\fsx|lineBuffer[18][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~69 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \fsx|lineBuffer~773 (
// Equation(s):
// \fsx|lineBuffer~773_combout  = (\fsx|Mux14~20_combout  & (((\fsx|Mux15~20_combout )))) # (!\fsx|Mux14~20_combout  & ((\fsx|Mux15~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a16 ))) # (!\fsx|Mux15~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\fsx|Mux14~20_combout ),
	.datad(\fsx|Mux15~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~773_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~773 .lut_mask = 16'hFC0A;
defparam \fsx|lineBuffer~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \fsx|lineBuffer~774 (
// Equation(s):
// \fsx|lineBuffer~774_combout  = (\fsx|lineBuffer~773_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ) # (!\fsx|Mux14~20_combout )))) # (!\fsx|lineBuffer~773_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a8  & 
// ((\fsx|Mux14~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\fsx|lineBuffer~773_combout ),
	.datad(\fsx|Mux14~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~774_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~774 .lut_mask = 16'hCAF0;
defparam \fsx|lineBuffer~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N7
dffeas \fsx|lineBuffer[15][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[15][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \fsx|lineBuffer~775 (
// Equation(s):
// \fsx|lineBuffer~775_combout  = (\fsx|Mux7~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a16 ) # ((\fsx|Mux6~20_combout )))) # (!\fsx|Mux7~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a24  & !\fsx|Mux6~20_combout ))))

	.dataa(\fsx|Mux7~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\fsx|Mux6~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~775_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~775 .lut_mask = 16'hAAD8;
defparam \fsx|lineBuffer~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \fsx|lineBuffer~776 (
// Equation(s):
// \fsx|lineBuffer~776_combout  = (\fsx|Mux6~20_combout  & ((\fsx|lineBuffer~775_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\fsx|lineBuffer~775_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a8 ))))) # 
// (!\fsx|Mux6~20_combout  & (((\fsx|lineBuffer~775_combout ))))

	.dataa(\fsx|Mux6~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\fsx|lineBuffer~775_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~776_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~776 .lut_mask = 16'hDDA0;
defparam \fsx|lineBuffer~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
cycloneive_lcell_comb \fsx|lineBuffer[19][0]~844 (
// Equation(s):
// \fsx|lineBuffer[19][0]~844_combout  = (\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer[19][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[16][5]~11_combout ),
	.datac(\fsx|lineBuffer[19][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[19][0]~844_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[19][0]~844 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[19][0]~844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N11
dffeas \fsx|lineBuffer[19][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[19][0]~844_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[19][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
cycloneive_lcell_comb \fsx|vga_b[0]~70 (
// Equation(s):
// \fsx|vga_b[0]~70_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[0]~69_combout  & ((\fsx|lineBuffer[19][0]~q ))) # (!\fsx|vga_b[0]~69_combout  & (\fsx|lineBuffer[15][0]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_b[0]~69_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_b[0]~69_combout ),
	.datac(\fsx|lineBuffer[15][0]~q ),
	.datad(\fsx|lineBuffer[19][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~70 .lut_mask = 16'hEC64;
defparam \fsx|vga_b[0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
cycloneive_lcell_comb \fsx|lineBuffer[242][0]~837 (
// Equation(s):
// \fsx|lineBuffer[242][0]~837_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[242][0]~q ))

	.dataa(\fsx|lineBuffer[240][5]~14_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[242][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[242][0]~837_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[242][0]~837 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[242][0]~837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N15
dffeas \fsx|lineBuffer[242][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[242][0]~837_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[242][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[242][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[242][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N9
dffeas \fsx|lineBuffer[238][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[238][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[238][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[238][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
cycloneive_lcell_comb \fsx|vga_b[0]~62 (
// Equation(s):
// \fsx|vga_b[0]~62_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[242][0]~q )) # (!\fsx|displayGen|o_h[3]~13_combout 
//  & ((\fsx|lineBuffer[238][0]~q )))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[242][0]~q ),
	.datac(\fsx|lineBuffer[238][0]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~62 .lut_mask = 16'hEE50;
defparam \fsx|vga_b[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N5
dffeas \fsx|lineBuffer[239][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[239][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[239][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[239][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N18
cycloneive_lcell_comb \fsx|lineBuffer[243][0]~838 (
// Equation(s):
// \fsx|lineBuffer[243][0]~838_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[243][0]~q )))

	.dataa(\fsx|lineBuffer~776_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[243][0]~q ),
	.datad(\fsx|lineBuffer[240][5]~14_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[243][0]~838_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[243][0]~838 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[243][0]~838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N19
dffeas \fsx|lineBuffer[243][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[243][0]~838_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[243][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[243][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[243][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N4
cycloneive_lcell_comb \fsx|vga_b[0]~63 (
// Equation(s):
// \fsx|vga_b[0]~63_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[0]~62_combout  & ((\fsx|lineBuffer[243][0]~q ))) # (!\fsx|vga_b[0]~62_combout  & (\fsx|lineBuffer[239][0]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_b[0]~62_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_b[0]~62_combout ),
	.datac(\fsx|lineBuffer[239][0]~q ),
	.datad(\fsx|lineBuffer[243][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~63 .lut_mask = 16'hEC64;
defparam \fsx|vga_b[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \fsx|lineBuffer~797 (
// Equation(s):
// \fsx|lineBuffer~797_combout  = (\fsx|Mux9~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a16 ) # (\fsx|Mux8~20_combout )))) # (!\fsx|Mux9~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a24  & ((!\fsx|Mux8~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\fsx|Mux9~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\fsx|Mux8~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~797_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~797 .lut_mask = 16'hCCE2;
defparam \fsx|lineBuffer~797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \fsx|lineBuffer~798 (
// Equation(s):
// \fsx|lineBuffer~798_combout  = (\fsx|lineBuffer~797_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ) # ((!\fsx|Mux8~20_combout )))) # (!\fsx|lineBuffer~797_combout  & (((\fsx|Mux8~20_combout  & 
// \vram32|ram_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\fsx|lineBuffer~797_combout ),
	.datac(\fsx|Mux8~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~798_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~798 .lut_mask = 16'hBC8C;
defparam \fsx|lineBuffer~798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N19
dffeas \fsx|lineBuffer[12][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[12][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cycloneive_lcell_comb \fsx|lineBuffer~789 (
// Equation(s):
// \fsx|lineBuffer~789_combout  = (\fsx|Mux1~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a16 ) # ((\fsx|Mux0~20_combout )))) # (!\fsx|Mux1~20_combout  & (((!\fsx|Mux0~20_combout  & \vram32|ram_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\fsx|Mux1~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\fsx|Mux0~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~789_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~789 .lut_mask = 16'hADA8;
defparam \fsx|lineBuffer~789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneive_lcell_comb \fsx|lineBuffer~790 (
// Equation(s):
// \fsx|lineBuffer~790_combout  = (\fsx|lineBuffer~789_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ) # ((!\fsx|Mux0~20_combout )))) # (!\fsx|lineBuffer~789_combout  & (((\fsx|Mux0~20_combout  & 
// \vram32|ram_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\fsx|lineBuffer~789_combout ),
	.datac(\fsx|Mux0~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~790_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~790 .lut_mask = 16'hBC8C;
defparam \fsx|lineBuffer~790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \fsx|lineBuffer[16][0]~839 (
// Equation(s):
// \fsx|lineBuffer[16][0]~839_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[16][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[16][0]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[16][0]~839_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[16][0]~839 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[16][0]~839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \fsx|lineBuffer[16][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[16][0]~839_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[16][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
cycloneive_lcell_comb \fsx|vga_b[0]~64 (
// Equation(s):
// \fsx|vga_b[0]~64_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[16][0]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[12][0]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[12][0]~q ),
	.datad(\fsx|lineBuffer[16][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~64 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \fsx|lineBuffer~779 (
// Equation(s):
// \fsx|lineBuffer~779_combout  = (\fsx|Mux11~20_combout  & ((\fsx|Mux10~20_combout ) # ((\vram32|ram_rtl_0|auto_generated|ram_block1a16 )))) # (!\fsx|Mux11~20_combout  & (!\fsx|Mux10~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a24 )))

	.dataa(\fsx|Mux11~20_combout ),
	.datab(\fsx|Mux10~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~779_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~779 .lut_mask = 16'hBA98;
defparam \fsx|lineBuffer~779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneive_lcell_comb \fsx|lineBuffer~780 (
// Equation(s):
// \fsx|lineBuffer~780_combout  = (\fsx|Mux10~20_combout  & ((\fsx|lineBuffer~779_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\fsx|lineBuffer~779_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a8 ))))) # 
// (!\fsx|Mux10~20_combout  & (((\fsx|lineBuffer~779_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\fsx|Mux10~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\fsx|lineBuffer~779_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~780_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~780 .lut_mask = 16'hBBC0;
defparam \fsx|lineBuffer~780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N1
dffeas \fsx|lineBuffer[13][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[13][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \fsx|lineBuffer~781 (
// Equation(s):
// \fsx|lineBuffer~781_combout  = (\fsx|Mux2~20_combout  & (((\fsx|Mux3~20_combout )))) # (!\fsx|Mux2~20_combout  & ((\fsx|Mux3~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a16 ))) # (!\fsx|Mux3~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\fsx|Mux2~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\fsx|Mux3~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~781_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~781 .lut_mask = 16'hFA44;
defparam \fsx|lineBuffer~781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \fsx|lineBuffer~782 (
// Equation(s):
// \fsx|lineBuffer~782_combout  = (\fsx|Mux2~20_combout  & ((\fsx|lineBuffer~781_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\fsx|lineBuffer~781_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a8 ))))) # 
// (!\fsx|Mux2~20_combout  & (((\fsx|lineBuffer~781_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\fsx|Mux2~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\fsx|lineBuffer~781_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~782_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~782 .lut_mask = 16'hBBC0;
defparam \fsx|lineBuffer~782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
cycloneive_lcell_comb \fsx|lineBuffer[17][0]~840 (
// Equation(s):
// \fsx|lineBuffer[17][0]~840_combout  = (\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer[17][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[16][5]~11_combout ),
	.datac(\fsx|lineBuffer[17][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[17][0]~840_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[17][0]~840 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[17][0]~840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N21
dffeas \fsx|lineBuffer[17][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[17][0]~840_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[17][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
cycloneive_lcell_comb \fsx|vga_b[0]~65 (
// Equation(s):
// \fsx|vga_b[0]~65_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[0]~64_combout  & ((\fsx|lineBuffer[17][0]~q ))) # (!\fsx|vga_b[0]~64_combout  & (\fsx|lineBuffer[13][0]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_b[0]~64_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_b[0]~64_combout ),
	.datac(\fsx|lineBuffer[13][0]~q ),
	.datad(\fsx|lineBuffer[17][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~65 .lut_mask = 16'hEC64;
defparam \fsx|vga_b[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N26
cycloneive_lcell_comb \fsx|lineBuffer[241][0]~842 (
// Equation(s):
// \fsx|lineBuffer[241][0]~842_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[241][0]~q ))

	.dataa(\fsx|lineBuffer[240][5]~14_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[241][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[241][0]~842_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[241][0]~842 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[241][0]~842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N27
dffeas \fsx|lineBuffer[241][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[241][0]~842_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[241][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[241][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[241][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N13
dffeas \fsx|lineBuffer[237][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[237][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[237][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[237][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N22
cycloneive_lcell_comb \fsx|lineBuffer[240][0]~841 (
// Equation(s):
// \fsx|lineBuffer[240][0]~841_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[240][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[240][0]~q ),
	.datad(\fsx|lineBuffer[240][5]~14_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[240][0]~841_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[240][0]~841 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[240][0]~841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N23
dffeas \fsx|lineBuffer[240][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[240][0]~841_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[240][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[240][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[240][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N25
dffeas \fsx|lineBuffer[236][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[236][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[236][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[236][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
cycloneive_lcell_comb \fsx|vga_b[0]~66 (
// Equation(s):
// \fsx|vga_b[0]~66_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[240][0]~q )) # (!\fsx|displayGen|o_h[3]~13_combout 
//  & ((\fsx|lineBuffer[236][0]~q )))))

	.dataa(\fsx|lineBuffer[240][0]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[236][0]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~66 .lut_mask = 16'hEE30;
defparam \fsx|vga_b[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N12
cycloneive_lcell_comb \fsx|vga_b[0]~67 (
// Equation(s):
// \fsx|vga_b[0]~67_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[0]~66_combout  & (\fsx|lineBuffer[241][0]~q )) # (!\fsx|vga_b[0]~66_combout  & ((\fsx|lineBuffer[237][0]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[0]~66_combout ))))

	.dataa(\fsx|lineBuffer[241][0]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[237][0]~q ),
	.datad(\fsx|vga_b[0]~66_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~67 .lut_mask = 16'hBBC0;
defparam \fsx|vga_b[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
cycloneive_lcell_comb \fsx|vga_b[0]~68 (
// Equation(s):
// \fsx|vga_b[0]~68_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_b[0]~65_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// ((\fsx|vga_b[0]~67_combout )))))

	.dataa(\fsx|vga_b[0]~65_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|vga_b[0]~67_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~68 .lut_mask = 16'hE3E0;
defparam \fsx|vga_b[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
cycloneive_lcell_comb \fsx|vga_b[0]~71 (
// Equation(s):
// \fsx|vga_b[0]~71_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[0]~68_combout  & (\fsx|vga_b[0]~70_combout )) # (!\fsx|vga_b[0]~68_combout  & ((\fsx|vga_b[0]~63_combout ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_b[0]~68_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|vga_b[0]~70_combout ),
	.datac(\fsx|vga_b[0]~63_combout ),
	.datad(\fsx|vga_b[0]~68_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~71_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~71 .lut_mask = 16'hDDA0;
defparam \fsx|vga_b[0]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \fsx|lineBuffer[49][0]~829 (
// Equation(s):
// \fsx|lineBuffer[49][0]~829_combout  = (\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer[49][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[48][5]~12_combout ),
	.datac(\fsx|lineBuffer[49][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[49][0]~829_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[49][0]~829 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[49][0]~829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \fsx|lineBuffer[49][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[49][0]~829_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[49][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[49][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[49][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \fsx|lineBuffer[48][0]~831 (
// Equation(s):
// \fsx|lineBuffer[48][0]~831_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[48][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[48][0]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[48][0]~831_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[48][0]~831 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[48][0]~831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \fsx|lineBuffer[48][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[48][0]~831_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[48][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[48][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[48][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \fsx|lineBuffer[50][0]~830 (
// Equation(s):
// \fsx|lineBuffer[50][0]~830_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[50][0]~q )))

	.dataa(\fsx|lineBuffer~793_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[50][0]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[50][0]~830_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[50][0]~830 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[50][0]~830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \fsx|lineBuffer[50][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[50][0]~830_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[50][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[50][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[50][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \fsx|vga_b[0]~52 (
// Equation(s):
// \fsx|vga_b[0]~52_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[50][0]~q ))) # 
// (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[48][0]~q ))))

	.dataa(\fsx|lineBuffer[48][0]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[50][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~52 .lut_mask = 16'hF2C2;
defparam \fsx|vga_b[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \fsx|lineBuffer[51][0]~832 (
// Equation(s):
// \fsx|lineBuffer[51][0]~832_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[51][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~776_combout ),
	.datac(\fsx|lineBuffer[51][0]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[51][0]~832_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[51][0]~832 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[51][0]~832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \fsx|lineBuffer[51][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[51][0]~832_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[51][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[51][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[51][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \fsx|vga_b[0]~53 (
// Equation(s):
// \fsx|vga_b[0]~53_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[0]~52_combout  & ((\fsx|lineBuffer[51][0]~q ))) # (!\fsx|vga_b[0]~52_combout  & (\fsx|lineBuffer[49][0]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[0]~52_combout ))))

	.dataa(\fsx|lineBuffer[49][0]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_b[0]~52_combout ),
	.datad(\fsx|lineBuffer[51][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~53 .lut_mask = 16'hF838;
defparam \fsx|vga_b[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \fsx|lineBuffer[46][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[46][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~800_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[46][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[46][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[46][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \fsx|lineBuffer[46][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[46][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[46][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[46][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[46][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \fsx|lineBuffer[44][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[44][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[44][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[44][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \fsx|vga_b[0]~56 (
// Equation(s):
// \fsx|vga_b[0]~56_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[46][0]~q ) # ((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|lineBuffer[44][0]~q  & !\fsx|displayGen|o_h[1]~10_combout ))))

	.dataa(\fsx|lineBuffer[46][0]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[44][0]~q ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~56 .lut_mask = 16'hCCB8;
defparam \fsx|vga_b[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \fsx|lineBuffer[47][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[47][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[47][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[47][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \fsx|lineBuffer[45][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[45][0]~feeder_combout  = \fsx|lineBuffer~780_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~780_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[45][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[45][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[45][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \fsx|lineBuffer[45][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[45][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[45][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[45][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[45][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \fsx|vga_b[0]~57 (
// Equation(s):
// \fsx|vga_b[0]~57_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[0]~56_combout  & (\fsx|lineBuffer[47][0]~q )) # (!\fsx|vga_b[0]~56_combout  & ((\fsx|lineBuffer[45][0]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_b[0]~56_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_b[0]~56_combout ),
	.datac(\fsx|lineBuffer[47][0]~q ),
	.datad(\fsx|lineBuffer[45][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~57 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \fsx|lineBuffer[76][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[76][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[76][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[76][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \fsx|lineBuffer[78][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[78][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~800_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[78][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[78][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[78][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \fsx|lineBuffer[78][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[78][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[78][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[78][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[78][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \fsx|vga_b[0]~54 (
// Equation(s):
// \fsx|vga_b[0]~54_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[78][0]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (\fsx|lineBuffer[76][0]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[76][0]~q ),
	.datad(\fsx|lineBuffer[78][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~54 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \fsx|lineBuffer[79][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[79][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[79][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[79][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \fsx|lineBuffer[77][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[77][0]~feeder_combout  = \fsx|lineBuffer~780_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~780_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[77][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[77][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[77][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \fsx|lineBuffer[77][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[77][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[77][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[77][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[77][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \fsx|vga_b[0]~55 (
// Equation(s):
// \fsx|vga_b[0]~55_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[0]~54_combout  & (\fsx|lineBuffer[79][0]~q )) # (!\fsx|vga_b[0]~54_combout  & ((\fsx|lineBuffer[77][0]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_b[0]~54_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_b[0]~54_combout ),
	.datac(\fsx|lineBuffer[79][0]~q ),
	.datad(\fsx|lineBuffer[77][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~55 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \fsx|vga_b[0]~58 (
// Equation(s):
// \fsx|vga_b[0]~58_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_b[0]~55_combout ))) # (!\fsx|displayGen|o_h[6]~7_combout  
// & (\fsx|vga_b[0]~57_combout ))))

	.dataa(\fsx|vga_b[0]~57_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|vga_b[0]~55_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~58 .lut_mask = 16'hF2C2;
defparam \fsx|vga_b[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
cycloneive_lcell_comb \fsx|lineBuffer[82][0]~834 (
// Equation(s):
// \fsx|lineBuffer[82][0]~834_combout  = (\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer[82][0]~q ))

	.dataa(\fsx|lineBuffer[80][5]~15_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[82][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[82][0]~834_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[82][0]~834 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[82][0]~834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N11
dffeas \fsx|lineBuffer[82][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[82][0]~834_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[82][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[82][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[82][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
cycloneive_lcell_comb \fsx|lineBuffer[80][0]~835 (
// Equation(s):
// \fsx|lineBuffer[80][0]~835_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[80][0]~q )))

	.dataa(\fsx|lineBuffer[80][5]~15_combout ),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[80][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[80][0]~835_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[80][0]~835 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[80][0]~835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N29
dffeas \fsx|lineBuffer[80][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[80][0]~835_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[80][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[80][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[80][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N30
cycloneive_lcell_comb \fsx|vga_b[0]~59 (
// Equation(s):
// \fsx|vga_b[0]~59_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[82][0]~q ) # ((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((!\fsx|displayGen|o_h[1]~10_combout  & \fsx|lineBuffer[80][0]~q ))))

	.dataa(\fsx|lineBuffer[82][0]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[80][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~59 .lut_mask = 16'hCBC8;
defparam \fsx|vga_b[0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
cycloneive_lcell_comb \fsx|lineBuffer[83][0]~836 (
// Equation(s):
// \fsx|lineBuffer[83][0]~836_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[83][0]~q )))

	.dataa(\fsx|lineBuffer[80][5]~15_combout ),
	.datab(\fsx|lineBuffer~776_combout ),
	.datac(\fsx|lineBuffer[83][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[83][0]~836_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[83][0]~836 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[83][0]~836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N17
dffeas \fsx|lineBuffer[83][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[83][0]~836_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[83][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[83][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[83][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N0
cycloneive_lcell_comb \fsx|lineBuffer[81][0]~833 (
// Equation(s):
// \fsx|lineBuffer[81][0]~833_combout  = (\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer[81][0]~q ))

	.dataa(\fsx|lineBuffer[80][5]~15_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[81][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[81][0]~833_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[81][0]~833 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[81][0]~833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N1
dffeas \fsx|lineBuffer[81][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[81][0]~833_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[81][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[81][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[81][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N2
cycloneive_lcell_comb \fsx|vga_b[0]~60 (
// Equation(s):
// \fsx|vga_b[0]~60_combout  = (\fsx|vga_b[0]~59_combout  & ((\fsx|lineBuffer[83][0]~q ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_b[0]~59_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|lineBuffer[81][0]~q ))))

	.dataa(\fsx|vga_b[0]~59_combout ),
	.datab(\fsx|lineBuffer[83][0]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[81][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~60 .lut_mask = 16'hDA8A;
defparam \fsx|vga_b[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \fsx|vga_b[0]~61 (
// Equation(s):
// \fsx|vga_b[0]~61_combout  = (\fsx|vga_b[0]~58_combout  & (((\fsx|vga_b[0]~60_combout ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_b[0]~58_combout  & (\fsx|vga_b[0]~53_combout  & (\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|vga_b[0]~53_combout ),
	.datab(\fsx|vga_b[0]~58_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_b[0]~60_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~61 .lut_mask = 16'hEC2C;
defparam \fsx|vga_b[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \fsx|vga_b[0]~72 (
// Equation(s):
// \fsx|vga_b[0]~72_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[8]~9_combout ) # (\fsx|vga_b[0]~61_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_b[0]~71_combout  & (!\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|vga_b[0]~71_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_b[0]~61_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~72 .lut_mask = 16'hCEC2;
defparam \fsx|vga_b[0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \fsx|lineBuffer[176][0]~847 (
// Equation(s):
// \fsx|lineBuffer[176][0]~847_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[176][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[176][0]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[176][0]~847_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[176][0]~847 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[176][0]~847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \fsx|lineBuffer[176][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[176][0]~847_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[176][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[176][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[176][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \fsx|lineBuffer[208][0]~846 (
// Equation(s):
// \fsx|lineBuffer[208][0]~846_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[208][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[208][0]~q ),
	.datad(\fsx|lineBuffer[208][5]~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[208][0]~846_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[208][0]~846 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[208][0]~846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \fsx|lineBuffer[208][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[208][0]~846_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[208][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[208][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[208][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \fsx|vga_b[0]~73 (
// Equation(s):
// \fsx|vga_b[0]~73_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|lineBuffer[208][0]~q ) # (\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[176][0]~q  & ((!\fsx|displayGen|o_h[1]~10_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[176][0]~q ),
	.datac(\fsx|lineBuffer[208][0]~q ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~73 .lut_mask = 16'hAAE4;
defparam \fsx|vga_b[0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \fsx|lineBuffer[209][0]~848 (
// Equation(s):
// \fsx|lineBuffer[209][0]~848_combout  = (\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer[209][0]~q ))

	.dataa(\fsx|lineBuffer[208][5]~8_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[209][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[209][0]~848_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[209][0]~848 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[209][0]~848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \fsx|lineBuffer[209][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[209][0]~848_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[209][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[209][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[209][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \fsx|lineBuffer[177][0]~845 (
// Equation(s):
// \fsx|lineBuffer[177][0]~845_combout  = (\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer[177][0]~q ))

	.dataa(\fsx|lineBuffer[176][5]~6_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[177][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[177][0]~845_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[177][0]~845 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[177][0]~845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \fsx|lineBuffer[177][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[177][0]~845_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[177][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[177][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[177][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \fsx|vga_b[0]~74 (
// Equation(s):
// \fsx|vga_b[0]~74_combout  = (\fsx|vga_b[0]~73_combout  & (((\fsx|lineBuffer[209][0]~q )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_b[0]~73_combout  & (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[177][0]~q ))))

	.dataa(\fsx|vga_b[0]~73_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[209][0]~q ),
	.datad(\fsx|lineBuffer[177][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~74 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N6
cycloneive_lcell_comb \fsx|lineBuffer[175][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[175][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~774_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[175][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[175][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[175][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N7
dffeas \fsx|lineBuffer[175][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[175][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[175][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[175][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[175][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N13
dffeas \fsx|lineBuffer[207][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[207][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[207][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[207][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \fsx|lineBuffer[206][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[206][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~800_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[206][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[206][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[206][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N9
dffeas \fsx|lineBuffer[206][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[206][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[206][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[206][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[206][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N3
dffeas \fsx|lineBuffer[174][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[174][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[174][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[174][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \fsx|vga_b[0]~75 (
// Equation(s):
// \fsx|vga_b[0]~75_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[206][0]~q ) # ((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|lineBuffer[174][0]~q  & !\fsx|displayGen|o_h[1]~10_combout ))))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[206][0]~q ),
	.datac(\fsx|lineBuffer[174][0]~q ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~75 .lut_mask = 16'hAAD8;
defparam \fsx|vga_b[0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cycloneive_lcell_comb \fsx|vga_b[0]~76 (
// Equation(s):
// \fsx|vga_b[0]~76_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[0]~75_combout  & ((\fsx|lineBuffer[207][0]~q ))) # (!\fsx|vga_b[0]~75_combout  & (\fsx|lineBuffer[175][0]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[0]~75_combout ))))

	.dataa(\fsx|lineBuffer[175][0]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[207][0]~q ),
	.datad(\fsx|vga_b[0]~75_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~76_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~76 .lut_mask = 16'hF388;
defparam \fsx|vga_b[0]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N27
dffeas \fsx|lineBuffer[172][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[172][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[172][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[172][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \fsx|lineBuffer[204][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[204][0]~feeder_combout  = \fsx|lineBuffer~798_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~798_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[204][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[204][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[204][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N1
dffeas \fsx|lineBuffer[204][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[204][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[204][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[204][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[204][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N26
cycloneive_lcell_comb \fsx|vga_b[0]~77 (
// Equation(s):
// \fsx|vga_b[0]~77_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[1]~10_combout ) # ((\fsx|lineBuffer[204][0]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[172][0]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[172][0]~q ),
	.datad(\fsx|lineBuffer[204][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~77_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~77 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N14
cycloneive_lcell_comb \fsx|lineBuffer[173][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[173][0]~feeder_combout  = \fsx|lineBuffer~780_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~780_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[173][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[173][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[173][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N15
dffeas \fsx|lineBuffer[173][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[173][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[173][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[173][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[173][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \fsx|lineBuffer[205][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[205][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[205][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[205][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N4
cycloneive_lcell_comb \fsx|vga_b[0]~78 (
// Equation(s):
// \fsx|vga_b[0]~78_combout  = (\fsx|vga_b[0]~77_combout  & (((\fsx|lineBuffer[205][0]~q ) # (!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_b[0]~77_combout  & (\fsx|lineBuffer[173][0]~q  & ((\fsx|displayGen|o_h[1]~10_combout ))))

	.dataa(\fsx|vga_b[0]~77_combout ),
	.datab(\fsx|lineBuffer[173][0]~q ),
	.datac(\fsx|lineBuffer[205][0]~q ),
	.datad(\fsx|displayGen|o_h[1]~10_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~78_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~78 .lut_mask = 16'hE4AA;
defparam \fsx|vga_b[0]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \fsx|vga_b[0]~79 (
// Equation(s):
// \fsx|vga_b[0]~79_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[0]~76_combout ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|vga_b[0]~78_combout  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|vga_b[0]~76_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_b[0]~78_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~79_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~79 .lut_mask = 16'hCCB8;
defparam \fsx|vga_b[0]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \fsx|lineBuffer[211][0]~852 (
// Equation(s):
// \fsx|lineBuffer[211][0]~852_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[211][0]~q )))

	.dataa(\fsx|lineBuffer~776_combout ),
	.datab(\fsx|lineBuffer[208][5]~8_combout ),
	.datac(\fsx|lineBuffer[211][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[211][0]~852_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[211][0]~852 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[211][0]~852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \fsx|lineBuffer[211][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[211][0]~852_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[211][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[211][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[211][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \fsx|lineBuffer[178][0]~851 (
// Equation(s):
// \fsx|lineBuffer[178][0]~851_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[178][0]~q )))

	.dataa(\fsx|lineBuffer~793_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[178][0]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[178][0]~851_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[178][0]~851 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[178][0]~851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \fsx|lineBuffer[178][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[178][0]~851_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[178][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[178][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[178][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \fsx|lineBuffer[210][0]~850 (
// Equation(s):
// \fsx|lineBuffer[210][0]~850_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[210][0]~q )))

	.dataa(\fsx|lineBuffer~793_combout ),
	.datab(\fsx|lineBuffer[208][5]~8_combout ),
	.datac(\fsx|lineBuffer[210][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[210][0]~850_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[210][0]~850 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[210][0]~850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \fsx|lineBuffer[210][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[210][0]~850_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[210][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[210][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[210][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \fsx|vga_b[0]~80 (
// Equation(s):
// \fsx|vga_b[0]~80_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[1]~10_combout ) # (\fsx|lineBuffer[210][0]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[178][0]~q  & (!\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[178][0]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[210][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~80_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~80 .lut_mask = 16'hAEA4;
defparam \fsx|vga_b[0]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \fsx|lineBuffer[179][0]~849 (
// Equation(s):
// \fsx|lineBuffer[179][0]~849_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[179][0]~q )))

	.dataa(\fsx|lineBuffer~776_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[179][0]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[179][0]~849_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[179][0]~849 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[179][0]~849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \fsx|lineBuffer[179][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[179][0]~849_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[179][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[179][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[179][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \fsx|vga_b[0]~81 (
// Equation(s):
// \fsx|vga_b[0]~81_combout  = (\fsx|vga_b[0]~80_combout  & ((\fsx|lineBuffer[211][0]~q ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_b[0]~80_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|lineBuffer[179][0]~q ))))

	.dataa(\fsx|lineBuffer[211][0]~q ),
	.datab(\fsx|vga_b[0]~80_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[179][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~81_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~81 .lut_mask = 16'hBC8C;
defparam \fsx|vga_b[0]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \fsx|vga_b[0]~82 (
// Equation(s):
// \fsx|vga_b[0]~82_combout  = (\fsx|vga_b[0]~79_combout  & (((\fsx|vga_b[0]~81_combout ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_b[0]~79_combout  & (\fsx|vga_b[0]~74_combout  & (\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|vga_b[0]~74_combout ),
	.datab(\fsx|vga_b[0]~79_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_b[0]~81_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~82_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~82 .lut_mask = 16'hEC2C;
defparam \fsx|vga_b[0]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \fsx|lineBuffer[110][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[110][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[110][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[110][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \fsx|lineBuffer[114][0]~821 (
// Equation(s):
// \fsx|lineBuffer[114][0]~821_combout  = (\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer[114][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[112][5]~7_combout ),
	.datac(\fsx|lineBuffer[114][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[114][0]~821_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[114][0]~821 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[114][0]~821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \fsx|lineBuffer[114][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[114][0]~821_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[114][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[114][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[114][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \fsx|vga_b[0]~42 (
// Equation(s):
// \fsx|vga_b[0]~42_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[1]~10_combout ) # ((\fsx|lineBuffer[114][0]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[110][0]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[110][0]~q ),
	.datad(\fsx|lineBuffer[114][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~42 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \fsx|lineBuffer[111][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[111][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[111][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[111][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \fsx|lineBuffer[115][0]~822 (
// Equation(s):
// \fsx|lineBuffer[115][0]~822_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[115][0]~q )))

	.dataa(\fsx|lineBuffer~776_combout ),
	.datab(\fsx|lineBuffer[112][5]~7_combout ),
	.datac(\fsx|lineBuffer[115][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[115][0]~822_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[115][0]~822 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[115][0]~822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \fsx|lineBuffer[115][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[115][0]~822_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[115][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[115][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[115][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \fsx|vga_b[0]~43 (
// Equation(s):
// \fsx|vga_b[0]~43_combout  = (\fsx|vga_b[0]~42_combout  & (((\fsx|lineBuffer[115][0]~q )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_b[0]~42_combout  & (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[111][0]~q )))

	.dataa(\fsx|vga_b[0]~42_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[111][0]~q ),
	.datad(\fsx|lineBuffer[115][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~43 .lut_mask = 16'hEA62;
defparam \fsx|vga_b[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \fsx|lineBuffer[108][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[108][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[108][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[108][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \fsx|lineBuffer[112][0]~825 (
// Equation(s):
// \fsx|lineBuffer[112][0]~825_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[112][0]~q )))

	.dataa(\fsx|lineBuffer~790_combout ),
	.datab(\fsx|lineBuffer[112][5]~7_combout ),
	.datac(\fsx|lineBuffer[112][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[112][0]~825_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[112][0]~825 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[112][0]~825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \fsx|lineBuffer[112][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[112][0]~825_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[112][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[112][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[112][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \fsx|vga_b[0]~46 (
// Equation(s):
// \fsx|vga_b[0]~46_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[1]~10_combout ) # ((\fsx|lineBuffer[112][0]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[108][0]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[108][0]~q ),
	.datad(\fsx|lineBuffer[112][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~46 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \fsx|lineBuffer[109][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[109][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[109][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[109][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \fsx|lineBuffer[113][0]~826 (
// Equation(s):
// \fsx|lineBuffer[113][0]~826_combout  = (\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer[113][0]~q ))

	.dataa(\fsx|lineBuffer[112][5]~7_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[113][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[113][0]~826_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[113][0]~826 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[113][0]~826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N9
dffeas \fsx|lineBuffer[113][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[113][0]~826_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[113][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[113][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[113][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \fsx|vga_b[0]~47 (
// Equation(s):
// \fsx|vga_b[0]~47_combout  = (\fsx|vga_b[0]~46_combout  & (((\fsx|lineBuffer[113][0]~q )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_b[0]~46_combout  & (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[109][0]~q )))

	.dataa(\fsx|vga_b[0]~46_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[109][0]~q ),
	.datad(\fsx|lineBuffer[113][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~47 .lut_mask = 16'hEA62;
defparam \fsx|vga_b[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N0
cycloneive_lcell_comb \fsx|lineBuffer[145][0]~824 (
// Equation(s):
// \fsx|lineBuffer[145][0]~824_combout  = (\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer[145][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[144][5]~5_combout ),
	.datac(\fsx|lineBuffer[145][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[145][0]~824_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[145][0]~824 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[145][0]~824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N1
dffeas \fsx|lineBuffer[145][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[145][0]~824_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[145][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[145][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[145][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \fsx|lineBuffer[141][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[141][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[141][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[141][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \fsx|lineBuffer[144][0]~823 (
// Equation(s):
// \fsx|lineBuffer[144][0]~823_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[144][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[144][0]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[144][0]~823_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[144][0]~823 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[144][0]~823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \fsx|lineBuffer[144][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[144][0]~823_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[144][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[144][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[144][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \fsx|lineBuffer[140][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[140][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[140][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[140][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \fsx|vga_b[0]~44 (
// Equation(s):
// \fsx|vga_b[0]~44_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[144][0]~q )) # (!\fsx|displayGen|o_h[3]~13_combout 
//  & ((\fsx|lineBuffer[140][0]~q )))))

	.dataa(\fsx|lineBuffer[144][0]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[140][0]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~44 .lut_mask = 16'hEE30;
defparam \fsx|vga_b[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \fsx|vga_b[0]~45 (
// Equation(s):
// \fsx|vga_b[0]~45_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[0]~44_combout  & (\fsx|lineBuffer[145][0]~q )) # (!\fsx|vga_b[0]~44_combout  & ((\fsx|lineBuffer[141][0]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[0]~44_combout ))))

	.dataa(\fsx|lineBuffer[145][0]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[141][0]~q ),
	.datad(\fsx|vga_b[0]~44_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~45 .lut_mask = 16'hBBC0;
defparam \fsx|vga_b[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \fsx|vga_b[0]~48 (
// Equation(s):
// \fsx|vga_b[0]~48_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|displayGen|o_h[6]~7_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_b[0]~45_combout ))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|vga_b[0]~47_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|vga_b[0]~47_combout ),
	.datad(\fsx|vga_b[0]~45_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~48 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
cycloneive_lcell_comb \fsx|lineBuffer[146][0]~827 (
// Equation(s):
// \fsx|lineBuffer[146][0]~827_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[146][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~793_combout ),
	.datac(\fsx|lineBuffer[146][0]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[146][0]~827_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[146][0]~827 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[146][0]~827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N13
dffeas \fsx|lineBuffer[146][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[146][0]~827_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[146][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[146][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[146][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N7
dffeas \fsx|lineBuffer[142][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[142][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[142][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[142][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
cycloneive_lcell_comb \fsx|vga_b[0]~49 (
// Equation(s):
// \fsx|vga_b[0]~49_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[146][0]~q )) # (!\fsx|displayGen|o_h[3]~13_combout 
//  & ((\fsx|lineBuffer[142][0]~q )))))

	.dataa(\fsx|lineBuffer[146][0]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[142][0]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~49 .lut_mask = 16'hEE30;
defparam \fsx|vga_b[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N27
dffeas \fsx|lineBuffer[143][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[143][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[143][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[143][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
cycloneive_lcell_comb \fsx|lineBuffer[147][0]~828 (
// Equation(s):
// \fsx|lineBuffer[147][0]~828_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[147][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~776_combout ),
	.datac(\fsx|lineBuffer[147][0]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[147][0]~828_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[147][0]~828 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[147][0]~828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N17
dffeas \fsx|lineBuffer[147][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[147][0]~828_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[147][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[147][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[147][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
cycloneive_lcell_comb \fsx|vga_b[0]~50 (
// Equation(s):
// \fsx|vga_b[0]~50_combout  = (\fsx|vga_b[0]~49_combout  & (((\fsx|lineBuffer[147][0]~q )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_b[0]~49_combout  & (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[143][0]~q )))

	.dataa(\fsx|vga_b[0]~49_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[143][0]~q ),
	.datad(\fsx|lineBuffer[147][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~50 .lut_mask = 16'hEA62;
defparam \fsx|vga_b[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \fsx|vga_b[0]~51 (
// Equation(s):
// \fsx|vga_b[0]~51_combout  = (\fsx|vga_b[0]~48_combout  & (((\fsx|vga_b[0]~50_combout ) # (!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_b[0]~48_combout  & (\fsx|vga_b[0]~43_combout  & (\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|vga_b[0]~43_combout ),
	.datab(\fsx|vga_b[0]~48_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_b[0]~50_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~51 .lut_mask = 16'hEC2C;
defparam \fsx|vga_b[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \fsx|vga_b[0]~83 (
// Equation(s):
// \fsx|vga_b[0]~83_combout  = (\fsx|vga_b[0]~72_combout  & ((\fsx|vga_b[0]~82_combout ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[0]~72_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|vga_b[0]~51_combout ))))

	.dataa(\fsx|vga_b[0]~72_combout ),
	.datab(\fsx|vga_b[0]~82_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_b[0]~51_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~83_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~83 .lut_mask = 16'hDA8A;
defparam \fsx|vga_b[0]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \fsx|lineBuffer[194][0]~860 (
// Equation(s):
// \fsx|lineBuffer[194][0]~860_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[194][0]~q )))

	.dataa(\fsx|lineBuffer~793_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[194][0]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[194][0]~860_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[194][0]~860 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[194][0]~860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \fsx|lineBuffer[194][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[194][0]~860_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[194][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[194][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[194][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N27
dffeas \fsx|lineBuffer[190][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[190][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[190][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[190][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \fsx|lineBuffer[130][0]~859 (
// Equation(s):
// \fsx|lineBuffer[130][0]~859_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[130][0]~q )))

	.dataa(\fsx|lineBuffer~793_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[130][0]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[130][0]~859_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[130][0]~859 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[130][0]~859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \fsx|lineBuffer[130][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[130][0]~859_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[130][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[130][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[130][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N11
dffeas \fsx|lineBuffer[126][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[126][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[126][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[126][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneive_lcell_comb \fsx|vga_b[0]~91 (
// Equation(s):
// \fsx|vga_b[0]~91_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[130][0]~q )) # (!\fsx|displayGen|o_h[3]~13_combout  
// & ((\fsx|lineBuffer[126][0]~q )))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[130][0]~q ),
	.datac(\fsx|lineBuffer[126][0]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~91 .lut_mask = 16'hEE50;
defparam \fsx|vga_b[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N26
cycloneive_lcell_comb \fsx|vga_b[0]~92 (
// Equation(s):
// \fsx|vga_b[0]~92_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[0]~91_combout  & (\fsx|lineBuffer[194][0]~q )) # (!\fsx|vga_b[0]~91_combout  & ((\fsx|lineBuffer[190][0]~q ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_b[0]~91_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[194][0]~q ),
	.datac(\fsx|lineBuffer[190][0]~q ),
	.datad(\fsx|vga_b[0]~91_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~92_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~92 .lut_mask = 16'hDDA0;
defparam \fsx|vga_b[0]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \fsx|lineBuffer[160][0]~858 (
// Equation(s):
// \fsx|lineBuffer[160][0]~858_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[160][0]~q )))

	.dataa(\fsx|lineBuffer[160][5]~32_combout ),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[160][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[160][0]~858_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[160][0]~858 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[160][0]~858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \fsx|lineBuffer[160][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[160][0]~858_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[160][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[160][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[160][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \fsx|lineBuffer[96][0]~857 (
// Equation(s):
// \fsx|lineBuffer[96][0]~857_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[96][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[96][0]~q ),
	.datad(\fsx|lineBuffer[96][5]~28_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[96][0]~857_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[96][0]~857 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[96][0]~857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \fsx|lineBuffer[96][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[96][0]~857_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[96][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[96][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[96][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N8
cycloneive_lcell_comb \fsx|lineBuffer[156][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[156][0]~feeder_combout  = \fsx|lineBuffer~798_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~798_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[156][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[156][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[156][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N9
dffeas \fsx|lineBuffer[156][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[156][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[156][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[156][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[156][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N27
dffeas \fsx|lineBuffer[92][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[92][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[92][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[92][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \fsx|vga_b[0]~88 (
// Equation(s):
// \fsx|vga_b[0]~88_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[156][0]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[92][0]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[156][0]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[92][0]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~88 .lut_mask = 16'hCCB8;
defparam \fsx|vga_b[0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \fsx|vga_b[0]~89 (
// Equation(s):
// \fsx|vga_b[0]~89_combout  = (\fsx|vga_b[0]~88_combout  & ((\fsx|lineBuffer[160][0]~q ) # ((!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_b[0]~88_combout  & (((\fsx|lineBuffer[96][0]~q  & \fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|lineBuffer[160][0]~q ),
	.datab(\fsx|lineBuffer[96][0]~q ),
	.datac(\fsx|vga_b[0]~88_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~89_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~89 .lut_mask = 16'hACF0;
defparam \fsx|vga_b[0]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \fsx|lineBuffer[128][0]~855 (
// Equation(s):
// \fsx|lineBuffer[128][0]~855_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[128][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[128][0]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[128][0]~855_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[128][0]~855 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[128][0]~855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \fsx|lineBuffer[128][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[128][0]~855_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[128][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[128][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[128][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N9
dffeas \fsx|lineBuffer[124][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[124][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[124][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[124][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N8
cycloneive_lcell_comb \fsx|lineBuffer[188][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[188][0]~feeder_combout  = \fsx|lineBuffer~798_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~798_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[188][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[188][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[188][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N9
dffeas \fsx|lineBuffer[188][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[188][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[188][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[188][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[188][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneive_lcell_comb \fsx|vga_b[0]~86 (
// Equation(s):
// \fsx|vga_b[0]~86_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[188][0]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[124][0]~q )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[124][0]~q ),
	.datad(\fsx|lineBuffer[188][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~86_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~86 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \fsx|lineBuffer[192][0]~856 (
// Equation(s):
// \fsx|lineBuffer[192][0]~856_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[192][0]~q )))

	.dataa(\fsx|lineBuffer[192][5]~31_combout ),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[192][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[192][0]~856_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[192][0]~856 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[192][0]~856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \fsx|lineBuffer[192][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[192][0]~856_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[192][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[192][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[192][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \fsx|vga_b[0]~87 (
// Equation(s):
// \fsx|vga_b[0]~87_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~86_combout  & ((\fsx|lineBuffer[192][0]~q ))) # (!\fsx|vga_b[0]~86_combout  & (\fsx|lineBuffer[128][0]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_b[0]~86_combout ))))

	.dataa(\fsx|lineBuffer[128][0]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~86_combout ),
	.datad(\fsx|lineBuffer[192][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~87_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~87 .lut_mask = 16'hF838;
defparam \fsx|vga_b[0]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \fsx|vga_b[0]~90 (
// Equation(s):
// \fsx|vga_b[0]~90_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|vga_b[0]~87_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_b[0]~89_combout )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_b[0]~89_combout ),
	.datad(\fsx|vga_b[0]~87_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~90 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \fsx|lineBuffer[162][0]~854 (
// Equation(s):
// \fsx|lineBuffer[162][0]~854_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[162][0]~q )))

	.dataa(\fsx|lineBuffer~793_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[162][0]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[162][0]~854_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[162][0]~854 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[162][0]~854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \fsx|lineBuffer[162][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[162][0]~854_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[162][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[162][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[162][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \fsx|lineBuffer[158][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[158][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[158][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[158][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \fsx|lineBuffer[94][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[94][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[94][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[94][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \fsx|lineBuffer[98][0]~853 (
// Equation(s):
// \fsx|lineBuffer[98][0]~853_combout  = (\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer[98][0]~q ))

	.dataa(\fsx|lineBuffer[96][5]~28_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[98][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[98][0]~853_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[98][0]~853 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[98][0]~853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \fsx|lineBuffer[98][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[98][0]~853_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[98][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[98][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[98][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \fsx|vga_b[0]~84 (
// Equation(s):
// \fsx|vga_b[0]~84_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[98][0]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[94][0]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[94][0]~q ),
	.datad(\fsx|lineBuffer[98][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~84_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~84 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \fsx|vga_b[0]~85 (
// Equation(s):
// \fsx|vga_b[0]~85_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[0]~84_combout  & (\fsx|lineBuffer[162][0]~q )) # (!\fsx|vga_b[0]~84_combout  & ((\fsx|lineBuffer[158][0]~q ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_b[0]~84_combout ))))

	.dataa(\fsx|lineBuffer[162][0]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[158][0]~q ),
	.datad(\fsx|vga_b[0]~84_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~85_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~85 .lut_mask = 16'hBBC0;
defparam \fsx|vga_b[0]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \fsx|vga_b[0]~93 (
// Equation(s):
// \fsx|vga_b[0]~93_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[0]~90_combout  & (\fsx|vga_b[0]~92_combout )) # (!\fsx|vga_b[0]~90_combout  & ((\fsx|vga_b[0]~85_combout ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_b[0]~90_combout ))))

	.dataa(\fsx|vga_b[0]~92_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_b[0]~90_combout ),
	.datad(\fsx|vga_b[0]~85_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~93 .lut_mask = 16'hBCB0;
defparam \fsx|vga_b[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \fsx|lineBuffer[33][0]~861 (
// Equation(s):
// \fsx|lineBuffer[33][0]~861_combout  = (\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer[33][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[33][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[33][0]~861_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[33][0]~861 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[33][0]~861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \fsx|lineBuffer[33][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[33][0]~861_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[33][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[33][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[33][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \fsx|lineBuffer[31][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[31][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~774_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[31][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[31][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[31][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \fsx|lineBuffer[31][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[31][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[31][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[31][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N7
dffeas \fsx|lineBuffer[29][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[29][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \fsx|vga_b[0]~94 (
// Equation(s):
// \fsx|vga_b[0]~94_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[31][0]~q )) # (!\fsx|displayGen|o_h[2]~14_combout  
// & ((\fsx|lineBuffer[29][0]~q )))))

	.dataa(\fsx|lineBuffer[31][0]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[29][0]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~94 .lut_mask = 16'hEE30;
defparam \fsx|vga_b[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \fsx|lineBuffer[35][0]~862 (
// Equation(s):
// \fsx|lineBuffer[35][0]~862_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[35][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~776_combout ),
	.datac(\fsx|lineBuffer[35][0]~q ),
	.datad(\fsx|lineBuffer[32][5]~26_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[35][0]~862_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[35][0]~862 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[35][0]~862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \fsx|lineBuffer[35][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[35][0]~862_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[35][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[35][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[35][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \fsx|vga_b[0]~95 (
// Equation(s):
// \fsx|vga_b[0]~95_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~94_combout  & ((\fsx|lineBuffer[35][0]~q ))) # (!\fsx|vga_b[0]~94_combout  & (\fsx|lineBuffer[33][0]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_b[0]~94_combout ))))

	.dataa(\fsx|lineBuffer[33][0]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~94_combout ),
	.datad(\fsx|lineBuffer[35][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~95 .lut_mask = 16'hF838;
defparam \fsx|vga_b[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \fsx|lineBuffer[67][0]~868 (
// Equation(s):
// \fsx|lineBuffer[67][0]~868_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[67][0]~q ))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[67][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[67][0]~868_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[67][0]~868 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[67][0]~868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \fsx|lineBuffer[67][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[67][0]~868_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[67][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[67][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[67][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N7
dffeas \fsx|lineBuffer[61][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[61][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[61][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[61][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneive_lcell_comb \fsx|lineBuffer[63][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[63][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~774_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[63][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[63][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[63][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N13
dffeas \fsx|lineBuffer[63][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[63][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[63][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[63][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[63][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneive_lcell_comb \fsx|vga_b[0]~101 (
// Equation(s):
// \fsx|vga_b[0]~101_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[63][0]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  
// & (\fsx|lineBuffer[61][0]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[61][0]~q ),
	.datad(\fsx|lineBuffer[63][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~101_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~101 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \fsx|lineBuffer[65][0]~867 (
// Equation(s):
// \fsx|lineBuffer[65][0]~867_combout  = (\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer~782_combout )) # (!\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer[65][0]~q )))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(\fsx|lineBuffer~782_combout ),
	.datac(\fsx|lineBuffer[65][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[65][0]~867_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[65][0]~867 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[65][0]~867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \fsx|lineBuffer[65][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[65][0]~867_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[65][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[65][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[65][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \fsx|vga_b[0]~102 (
// Equation(s):
// \fsx|vga_b[0]~102_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~101_combout  & (\fsx|lineBuffer[67][0]~q )) # (!\fsx|vga_b[0]~101_combout  & ((\fsx|lineBuffer[65][0]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_b[0]~101_combout ))))

	.dataa(\fsx|lineBuffer[67][0]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~101_combout ),
	.datad(\fsx|lineBuffer[65][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~102_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~102 .lut_mask = 16'hBCB0;
defparam \fsx|vga_b[0]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N7
dffeas \fsx|lineBuffer[221][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[221][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[221][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[221][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N28
cycloneive_lcell_comb \fsx|lineBuffer[223][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[223][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~774_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[223][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[223][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[223][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N29
dffeas \fsx|lineBuffer[223][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[223][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[223][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[223][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[223][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N6
cycloneive_lcell_comb \fsx|vga_b[0]~98 (
// Equation(s):
// \fsx|vga_b[0]~98_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[223][0]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[221][0]~q )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[221][0]~q ),
	.datad(\fsx|lineBuffer[223][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~98 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \fsx|lineBuffer[225][0]~865 (
// Equation(s):
// \fsx|lineBuffer[225][0]~865_combout  = (\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer[225][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[224][5]~30_combout ),
	.datac(\fsx|lineBuffer[225][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[225][0]~865_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[225][0]~865 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[225][0]~865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \fsx|lineBuffer[225][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[225][0]~865_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[225][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[225][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[225][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \fsx|lineBuffer[227][0]~866 (
// Equation(s):
// \fsx|lineBuffer[227][0]~866_combout  = (\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer[227][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[224][5]~30_combout ),
	.datac(\fsx|lineBuffer[227][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[227][0]~866_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[227][0]~866 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[227][0]~866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \fsx|lineBuffer[227][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[227][0]~866_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[227][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[227][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[227][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \fsx|vga_b[0]~99 (
// Equation(s):
// \fsx|vga_b[0]~99_combout  = (\fsx|vga_b[0]~98_combout  & (((\fsx|lineBuffer[227][0]~q ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_b[0]~98_combout  & (\fsx|lineBuffer[225][0]~q  & (\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|vga_b[0]~98_combout ),
	.datab(\fsx|lineBuffer[225][0]~q ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|lineBuffer[227][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~99 .lut_mask = 16'hEA4A;
defparam \fsx|vga_b[0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \fsx|lineBuffer[3][0]~864 (
// Equation(s):
// \fsx|lineBuffer[3][0]~864_combout  = (\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer[3][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~776_combout ),
	.datac(\fsx|lineBuffer[3][0]~q ),
	.datad(\fsx|lineBuffer[0][5]~29_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[3][0]~864_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[3][0]~864 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[3][0]~864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \fsx|lineBuffer[3][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[3][0]~864_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[3][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N27
dffeas \fsx|lineBuffer[253][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[253][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[253][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[253][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \fsx|lineBuffer[255][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[255][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~774_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[255][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[255][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[255][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \fsx|lineBuffer[255][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[255][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[255][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[255][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[255][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \fsx|vga_b[0]~96 (
// Equation(s):
// \fsx|vga_b[0]~96_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[255][0]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[253][0]~q )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[253][0]~q ),
	.datad(\fsx|lineBuffer[255][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~96 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \fsx|lineBuffer[1][0]~863 (
// Equation(s):
// \fsx|lineBuffer[1][0]~863_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[1][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[0][5]~29_combout ),
	.datac(\fsx|lineBuffer[1][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[1][0]~863_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[1][0]~863 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[1][0]~863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \fsx|lineBuffer[1][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[1][0]~863_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[1][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \fsx|vga_b[0]~97 (
// Equation(s):
// \fsx|vga_b[0]~97_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~96_combout  & (\fsx|lineBuffer[3][0]~q )) # (!\fsx|vga_b[0]~96_combout  & ((\fsx|lineBuffer[1][0]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_b[0]~96_combout ))))

	.dataa(\fsx|lineBuffer[3][0]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~96_combout ),
	.datad(\fsx|lineBuffer[1][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~97 .lut_mask = 16'hBCB0;
defparam \fsx|vga_b[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \fsx|vga_b[0]~100 (
// Equation(s):
// \fsx|vga_b[0]~100_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|vga_b[0]~97_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_b[0]~99_combout )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_b[0]~99_combout ),
	.datad(\fsx|vga_b[0]~97_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~100_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~100 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \fsx|vga_b[0]~103 (
// Equation(s):
// \fsx|vga_b[0]~103_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[0]~100_combout  & ((\fsx|vga_b[0]~102_combout ))) # (!\fsx|vga_b[0]~100_combout  & (\fsx|vga_b[0]~95_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_b[0]~100_combout ))))

	.dataa(\fsx|vga_b[0]~95_combout ),
	.datab(\fsx|vga_b[0]~102_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_b[0]~100_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~103_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~103 .lut_mask = 16'hCFA0;
defparam \fsx|vga_b[0]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneive_lcell_comb \fsx|lineBuffer[224][0]~873 (
// Equation(s):
// \fsx|lineBuffer[224][0]~873_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[224][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[224][0]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[224][0]~873_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[224][0]~873 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[224][0]~873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N11
dffeas \fsx|lineBuffer[224][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[224][0]~873_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[224][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[224][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[224][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N3
dffeas \fsx|lineBuffer[220][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[220][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[220][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[220][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N24
cycloneive_lcell_comb \fsx|lineBuffer[222][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[222][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~800_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[222][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[222][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[222][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N25
dffeas \fsx|lineBuffer[222][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[222][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[222][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[222][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[222][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N2
cycloneive_lcell_comb \fsx|vga_b[0]~108 (
// Equation(s):
// \fsx|vga_b[0]~108_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[222][0]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[220][0]~q )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[220][0]~q ),
	.datad(\fsx|lineBuffer[222][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~108_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~108 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
cycloneive_lcell_comb \fsx|lineBuffer[226][0]~874 (
// Equation(s):
// \fsx|lineBuffer[226][0]~874_combout  = (\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer[226][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[224][5]~30_combout ),
	.datac(\fsx|lineBuffer[226][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[226][0]~874_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[226][0]~874 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[226][0]~874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N21
dffeas \fsx|lineBuffer[226][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[226][0]~874_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[226][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[226][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[226][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
cycloneive_lcell_comb \fsx|vga_b[0]~109 (
// Equation(s):
// \fsx|vga_b[0]~109_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~108_combout  & ((\fsx|lineBuffer[226][0]~q ))) # (!\fsx|vga_b[0]~108_combout  & (\fsx|lineBuffer[224][0]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_b[0]~108_combout ))))

	.dataa(\fsx|lineBuffer[224][0]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~108_combout ),
	.datad(\fsx|lineBuffer[226][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~109_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~109 .lut_mask = 16'hF838;
defparam \fsx|vga_b[0]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N22
cycloneive_lcell_comb \fsx|lineBuffer[2][0]~872 (
// Equation(s):
// \fsx|lineBuffer[2][0]~872_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[2][0]~q ))

	.dataa(\fsx|lineBuffer[0][5]~29_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[2][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[2][0]~872_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[2][0]~872 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[2][0]~872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N23
dffeas \fsx|lineBuffer[2][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[2][0]~872_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[2][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \fsx|lineBuffer[252][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[252][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[252][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[252][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \fsx|lineBuffer[254][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[254][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~800_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[254][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[254][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[254][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \fsx|lineBuffer[254][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[254][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[254][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[254][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[254][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \fsx|vga_b[0]~106 (
// Equation(s):
// \fsx|vga_b[0]~106_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|lineBuffer[254][0]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[252][0]~q )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[252][0]~q ),
	.datad(\fsx|lineBuffer[254][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~106_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~106 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
cycloneive_lcell_comb \fsx|lineBuffer[0][0]~871 (
// Equation(s):
// \fsx|lineBuffer[0][0]~871_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~790_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[0][0]~q ))

	.dataa(\fsx|lineBuffer[0][5]~29_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[0][0]~q ),
	.datad(\fsx|lineBuffer~790_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[0][0]~871_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[0][0]~871 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[0][0]~871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N29
dffeas \fsx|lineBuffer[0][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[0][0]~871_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[0][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
cycloneive_lcell_comb \fsx|vga_b[0]~107 (
// Equation(s):
// \fsx|vga_b[0]~107_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~106_combout  & (\fsx|lineBuffer[2][0]~q )) # (!\fsx|vga_b[0]~106_combout  & ((\fsx|lineBuffer[0][0]~q ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_b[0]~106_combout ))))

	.dataa(\fsx|lineBuffer[2][0]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~106_combout ),
	.datad(\fsx|lineBuffer[0][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~107_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~107 .lut_mask = 16'hBCB0;
defparam \fsx|vga_b[0]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
cycloneive_lcell_comb \fsx|vga_b[0]~110 (
// Equation(s):
// \fsx|vga_b[0]~110_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_b[0]~107_combout ))) # (!\fsx|displayGen|o_h[6]~7_combout  
// & (\fsx|vga_b[0]~109_combout ))))

	.dataa(\fsx|vga_b[0]~109_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|vga_b[0]~107_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~110_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~110 .lut_mask = 16'hF2C2;
defparam \fsx|vga_b[0]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \fsx|lineBuffer[64][0]~875 (
// Equation(s):
// \fsx|lineBuffer[64][0]~875_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~790_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[64][0]~q ))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[64][0]~q ),
	.datad(\fsx|lineBuffer~790_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[64][0]~875_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[64][0]~875 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[64][0]~875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \fsx|lineBuffer[64][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[64][0]~875_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[64][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[64][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[64][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N11
dffeas \fsx|lineBuffer[60][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[60][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[60][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[60][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneive_lcell_comb \fsx|lineBuffer[62][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[62][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~800_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[62][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[62][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[62][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N1
dffeas \fsx|lineBuffer[62][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[62][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[62][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[62][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[62][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \fsx|vga_b[0]~111 (
// Equation(s):
// \fsx|vga_b[0]~111_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[2]~14_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[62][0]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  
// & (\fsx|lineBuffer[60][0]~q ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[60][0]~q ),
	.datad(\fsx|lineBuffer[62][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~111_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~111 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \fsx|lineBuffer[66][0]~876 (
// Equation(s):
// \fsx|lineBuffer[66][0]~876_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[66][0]~q ))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[66][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[66][0]~876_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[66][0]~876 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[66][0]~876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \fsx|lineBuffer[66][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[66][0]~876_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[66][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[66][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[66][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \fsx|vga_b[0]~112 (
// Equation(s):
// \fsx|vga_b[0]~112_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~111_combout  & ((\fsx|lineBuffer[66][0]~q ))) # (!\fsx|vga_b[0]~111_combout  & (\fsx|lineBuffer[64][0]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_b[0]~111_combout ))))

	.dataa(\fsx|lineBuffer[64][0]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~111_combout ),
	.datad(\fsx|lineBuffer[66][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~112_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~112 .lut_mask = 16'hF838;
defparam \fsx|vga_b[0]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
cycloneive_lcell_comb \fsx|lineBuffer[32][0]~869 (
// Equation(s):
// \fsx|lineBuffer[32][0]~869_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[32][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[32][0]~q ),
	.datad(\fsx|lineBuffer[32][5]~26_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[32][0]~869_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[32][0]~869 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[32][0]~869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N3
dffeas \fsx|lineBuffer[32][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[32][0]~869_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[32][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[32][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[32][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \fsx|lineBuffer[30][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[30][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~800_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[30][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[30][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[30][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \fsx|lineBuffer[30][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[30][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[30][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \fsx|lineBuffer[28][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[28][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \fsx|vga_b[0]~104 (
// Equation(s):
// \fsx|vga_b[0]~104_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[30][0]~q ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|lineBuffer[28][0]~q  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[30][0]~q ),
	.datac(\fsx|lineBuffer[28][0]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~104_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~104 .lut_mask = 16'hAAD8;
defparam \fsx|vga_b[0]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \fsx|lineBuffer[34][0]~870 (
// Equation(s):
// \fsx|lineBuffer[34][0]~870_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[34][0]~q )))

	.dataa(\fsx|lineBuffer~793_combout ),
	.datab(\fsx|lineBuffer[32][5]~26_combout ),
	.datac(\fsx|lineBuffer[34][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[34][0]~870_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[34][0]~870 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[34][0]~870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \fsx|lineBuffer[34][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[34][0]~870_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[34][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[34][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[34][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \fsx|vga_b[0]~105 (
// Equation(s):
// \fsx|vga_b[0]~105_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~104_combout  & ((\fsx|lineBuffer[34][0]~q ))) # (!\fsx|vga_b[0]~104_combout  & (\fsx|lineBuffer[32][0]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_b[0]~104_combout ))))

	.dataa(\fsx|lineBuffer[32][0]~q ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~104_combout ),
	.datad(\fsx|lineBuffer[34][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~105_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~105 .lut_mask = 16'hF838;
defparam \fsx|vga_b[0]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \fsx|vga_b[0]~113 (
// Equation(s):
// \fsx|vga_b[0]~113_combout  = (\fsx|vga_b[0]~110_combout  & ((\fsx|vga_b[0]~112_combout ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_b[0]~110_combout  & (((\fsx|vga_b[0]~105_combout  & \fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|vga_b[0]~110_combout ),
	.datab(\fsx|vga_b[0]~112_combout ),
	.datac(\fsx|vga_b[0]~105_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~113_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~113 .lut_mask = 16'hD8AA;
defparam \fsx|vga_b[0]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \fsx|vga_b[0]~114 (
// Equation(s):
// \fsx|vga_b[0]~114_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[0]~103_combout ) # ((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (((!\fsx|displayGen|o_h[8]~9_combout  & \fsx|vga_b[0]~113_combout ))))

	.dataa(\fsx|vga_b[0]~103_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_b[0]~113_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~114_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~114 .lut_mask = 16'hCBC8;
defparam \fsx|vga_b[0]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
cycloneive_lcell_comb \fsx|lineBuffer[131][0]~882 (
// Equation(s):
// \fsx|lineBuffer[131][0]~882_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[131][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~776_combout ),
	.datac(\fsx|lineBuffer[131][0]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[131][0]~882_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[131][0]~882 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[131][0]~882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N23
dffeas \fsx|lineBuffer[131][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[131][0]~882_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[131][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[131][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[131][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N24
cycloneive_lcell_comb \fsx|lineBuffer[129][0]~883 (
// Equation(s):
// \fsx|lineBuffer[129][0]~883_combout  = (\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer[129][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[128][5]~27_combout ),
	.datac(\fsx|lineBuffer[129][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[129][0]~883_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[129][0]~883 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[129][0]~883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N25
dffeas \fsx|lineBuffer[129][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[129][0]~883_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[129][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[129][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[129][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
cycloneive_lcell_comb \fsx|vga_b[0]~122 (
// Equation(s):
// \fsx|vga_b[0]~122_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[131][0]~q ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((!\fsx|displayGen|o_h[7]~8_combout  & \fsx|lineBuffer[129][0]~q ))))

	.dataa(\fsx|lineBuffer[131][0]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[129][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~122_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~122 .lut_mask = 16'hCBC8;
defparam \fsx|vga_b[0]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N4
cycloneive_lcell_comb \fsx|lineBuffer[193][0]~881 (
// Equation(s):
// \fsx|lineBuffer[193][0]~881_combout  = (\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer[193][0]~q ))

	.dataa(\fsx|lineBuffer[192][5]~31_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[193][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[193][0]~881_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[193][0]~881 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[193][0]~881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N5
dffeas \fsx|lineBuffer[193][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[193][0]~881_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[193][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[193][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[193][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
cycloneive_lcell_comb \fsx|lineBuffer[195][0]~884 (
// Equation(s):
// \fsx|lineBuffer[195][0]~884_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[195][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~776_combout ),
	.datac(\fsx|lineBuffer[195][0]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[195][0]~884_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[195][0]~884 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[195][0]~884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N13
dffeas \fsx|lineBuffer[195][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[195][0]~884_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[195][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[195][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[195][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
cycloneive_lcell_comb \fsx|vga_b[0]~123 (
// Equation(s):
// \fsx|vga_b[0]~123_combout  = (\fsx|vga_b[0]~122_combout  & (((\fsx|lineBuffer[195][0]~q )) # (!\fsx|displayGen|o_h[7]~8_combout ))) # (!\fsx|vga_b[0]~122_combout  & (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[193][0]~q )))

	.dataa(\fsx|vga_b[0]~122_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[193][0]~q ),
	.datad(\fsx|lineBuffer[195][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~123_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~123 .lut_mask = 16'hEA62;
defparam \fsx|vga_b[0]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneive_lcell_comb \fsx|lineBuffer[127][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[127][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~774_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[127][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[127][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[127][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N21
dffeas \fsx|lineBuffer[127][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[127][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[127][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[127][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[127][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N23
dffeas \fsx|lineBuffer[125][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[125][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[125][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[125][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneive_lcell_comb \fsx|vga_b[0]~117 (
// Equation(s):
// \fsx|vga_b[0]~117_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[127][0]~q )) # (!\fsx|displayGen|o_h[2]~14_combout  
// & ((\fsx|lineBuffer[125][0]~q )))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[127][0]~q ),
	.datac(\fsx|lineBuffer[125][0]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~117_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~117 .lut_mask = 16'hEE50;
defparam \fsx|vga_b[0]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N31
dffeas \fsx|lineBuffer[191][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[191][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[191][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[191][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N12
cycloneive_lcell_comb \fsx|lineBuffer[189][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[189][0]~feeder_combout  = \fsx|lineBuffer~780_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~780_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[189][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[189][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[189][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N13
dffeas \fsx|lineBuffer[189][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[189][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[189][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[189][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[189][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N30
cycloneive_lcell_comb \fsx|vga_b[0]~118 (
// Equation(s):
// \fsx|vga_b[0]~118_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[0]~117_combout  & (\fsx|lineBuffer[191][0]~q )) # (!\fsx|vga_b[0]~117_combout  & ((\fsx|lineBuffer[189][0]~q ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|vga_b[0]~117_combout ))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_b[0]~117_combout ),
	.datac(\fsx|lineBuffer[191][0]~q ),
	.datad(\fsx|lineBuffer[189][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~118_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~118 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[0]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \fsx|lineBuffer[93][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[93][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[93][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[93][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \fsx|lineBuffer[95][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[95][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~774_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[95][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[95][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[95][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \fsx|lineBuffer[95][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[95][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[95][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[95][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[95][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \fsx|vga_b[0]~119 (
// Equation(s):
// \fsx|vga_b[0]~119_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[95][0]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[93][0]~q )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[93][0]~q ),
	.datad(\fsx|lineBuffer[95][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~119_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~119 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \fsx|lineBuffer[159][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[159][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[159][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[159][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[157][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[157][0]~feeder_combout  = \fsx|lineBuffer~780_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~780_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[157][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[157][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[157][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \fsx|lineBuffer[157][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[157][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[157][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[157][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[157][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \fsx|vga_b[0]~120 (
// Equation(s):
// \fsx|vga_b[0]~120_combout  = (\fsx|vga_b[0]~119_combout  & (((\fsx|lineBuffer[159][0]~q )) # (!\fsx|displayGen|o_h[7]~8_combout ))) # (!\fsx|vga_b[0]~119_combout  & (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[157][0]~q ))))

	.dataa(\fsx|vga_b[0]~119_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[159][0]~q ),
	.datad(\fsx|lineBuffer[157][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~120_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~120 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[0]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \fsx|vga_b[0]~121 (
// Equation(s):
// \fsx|vga_b[0]~121_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_b[0]~118_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  
// & ((\fsx|vga_b[0]~120_combout )))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|vga_b[0]~118_combout ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|vga_b[0]~120_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~121_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~121 .lut_mask = 16'hE5E0;
defparam \fsx|vga_b[0]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \fsx|lineBuffer[163][0]~880 (
// Equation(s):
// \fsx|lineBuffer[163][0]~880_combout  = (\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer[163][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[160][5]~32_combout ),
	.datac(\fsx|lineBuffer[163][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[163][0]~880_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[163][0]~880 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[163][0]~880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \fsx|lineBuffer[163][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[163][0]~880_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[163][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[163][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[163][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \fsx|lineBuffer[97][0]~879 (
// Equation(s):
// \fsx|lineBuffer[97][0]~879_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~782_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[97][0]~q )))

	.dataa(\fsx|lineBuffer[96][5]~28_combout ),
	.datab(\fsx|lineBuffer~782_combout ),
	.datac(\fsx|lineBuffer[97][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[97][0]~879_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[97][0]~879 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[97][0]~879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \fsx|lineBuffer[97][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[97][0]~879_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[97][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[97][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[97][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \fsx|lineBuffer[161][0]~878 (
// Equation(s):
// \fsx|lineBuffer[161][0]~878_combout  = (\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer[161][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[160][5]~32_combout ),
	.datac(\fsx|lineBuffer[161][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[161][0]~878_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[161][0]~878 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[161][0]~878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \fsx|lineBuffer[161][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[161][0]~878_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[161][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[161][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[161][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \fsx|vga_b[0]~115 (
// Equation(s):
// \fsx|vga_b[0]~115_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[2]~14_combout ) # (\fsx|lineBuffer[161][0]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[97][0]~q  & (!\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[97][0]~q ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[161][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~115_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~115 .lut_mask = 16'hAEA4;
defparam \fsx|vga_b[0]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \fsx|lineBuffer[99][0]~877 (
// Equation(s):
// \fsx|lineBuffer[99][0]~877_combout  = (\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer[99][0]~q ))

	.dataa(\fsx|lineBuffer[96][5]~28_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[99][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[99][0]~877_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[99][0]~877 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[99][0]~877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \fsx|lineBuffer[99][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[99][0]~877_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[99][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[99][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[99][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \fsx|vga_b[0]~116 (
// Equation(s):
// \fsx|vga_b[0]~116_combout  = (\fsx|vga_b[0]~115_combout  & ((\fsx|lineBuffer[163][0]~q ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_b[0]~115_combout  & (((\fsx|displayGen|o_h[2]~14_combout  & \fsx|lineBuffer[99][0]~q ))))

	.dataa(\fsx|lineBuffer[163][0]~q ),
	.datab(\fsx|vga_b[0]~115_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|lineBuffer[99][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~116_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~116 .lut_mask = 16'hBC8C;
defparam \fsx|vga_b[0]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \fsx|vga_b[0]~124 (
// Equation(s):
// \fsx|vga_b[0]~124_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~121_combout  & (\fsx|vga_b[0]~123_combout )) # (!\fsx|vga_b[0]~121_combout  & ((\fsx|vga_b[0]~116_combout ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_b[0]~121_combout ))))

	.dataa(\fsx|vga_b[0]~123_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~121_combout ),
	.datad(\fsx|vga_b[0]~116_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~124_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~124 .lut_mask = 16'hBCB0;
defparam \fsx|vga_b[0]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \fsx|vga_b[0]~125 (
// Equation(s):
// \fsx|vga_b[0]~125_combout  = (\fsx|vga_b[0]~114_combout  & (((\fsx|vga_b[0]~124_combout ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[0]~114_combout  & (\fsx|vga_b[0]~93_combout  & (\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|vga_b[0]~93_combout ),
	.datab(\fsx|vga_b[0]~114_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_b[0]~124_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~125_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~125 .lut_mask = 16'hEC2C;
defparam \fsx|vga_b[0]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \fsx|vga_b[0]~126 (
// Equation(s):
// \fsx|vga_b[0]~126_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_b[0]~83_combout )) # (!\fsx|displayGen|o_h[5]~11_combout 
//  & ((\fsx|vga_b[0]~125_combout )))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_b[0]~83_combout ),
	.datac(\fsx|vga_b[0]~125_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~126_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~126 .lut_mask = 16'hEE50;
defparam \fsx|vga_b[0]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \fsx|lineBuffer[7][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[7][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \fsx|lineBuffer[11][0]~787 (
// Equation(s):
// \fsx|lineBuffer[11][0]~787_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[11][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~776_combout ),
	.datac(\fsx|lineBuffer[11][0]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[11][0]~787_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[11][0]~787 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[11][0]~787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \fsx|lineBuffer[11][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[11][0]~787_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[11][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \fsx|vga_b[0]~7 (
// Equation(s):
// \fsx|vga_b[0]~7_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[3]~13_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[11][0]~q ))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|lineBuffer[7][0]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|lineBuffer[7][0]~q ),
	.datad(\fsx|lineBuffer[11][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~7 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \fsx|lineBuffer[135][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[135][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[135][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[135][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \fsx|lineBuffer[139][0]~788 (
// Equation(s):
// \fsx|lineBuffer[139][0]~788_combout  = (\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer[139][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[136][5]~19_combout ),
	.datac(\fsx|lineBuffer[139][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[139][0]~788_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[139][0]~788 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[139][0]~788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \fsx|lineBuffer[139][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[139][0]~788_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[139][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[139][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[139][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \fsx|vga_b[0]~8 (
// Equation(s):
// \fsx|vga_b[0]~8_combout  = (\fsx|vga_b[0]~7_combout  & (((\fsx|lineBuffer[139][0]~q )) # (!\fsx|displayGen|o_h[8]~9_combout ))) # (!\fsx|vga_b[0]~7_combout  & (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[135][0]~q )))

	.dataa(\fsx|vga_b[0]~7_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[135][0]~q ),
	.datad(\fsx|lineBuffer[139][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~8 .lut_mask = 16'hEA62;
defparam \fsx|vga_b[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
cycloneive_lcell_comb \fsx|lineBuffer[235][0]~777 (
// Equation(s):
// \fsx|lineBuffer[235][0]~777_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[235][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[235][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[235][0]~777_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[235][0]~777 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[235][0]~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N17
dffeas \fsx|lineBuffer[235][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[235][0]~777_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[235][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[235][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[235][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N3
dffeas \fsx|lineBuffer[231][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[231][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[231][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[231][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N2
cycloneive_lcell_comb \fsx|vga_b[0]~0 (
// Equation(s):
// \fsx|vga_b[0]~0_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|lineBuffer[235][0]~q ) # ((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|lineBuffer[231][0]~q  & !\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|lineBuffer[235][0]~q ),
	.datac(\fsx|lineBuffer[231][0]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~0 .lut_mask = 16'hAAD8;
defparam \fsx|vga_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \fsx|lineBuffer[103][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[103][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[103][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[103][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \fsx|lineBuffer[107][0]~778 (
// Equation(s):
// \fsx|lineBuffer[107][0]~778_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[107][0]~q ))

	.dataa(\fsx|lineBuffer[104][5]~17_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[107][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[107][0]~778_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[107][0]~778 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[107][0]~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \fsx|lineBuffer[107][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[107][0]~778_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[107][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[107][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[107][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \fsx|vga_b[0]~1 (
// Equation(s):
// \fsx|vga_b[0]~1_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[0]~0_combout  & ((\fsx|lineBuffer[107][0]~q ))) # (!\fsx|vga_b[0]~0_combout  & (\fsx|lineBuffer[103][0]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|vga_b[0]~0_combout ))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_b[0]~0_combout ),
	.datac(\fsx|lineBuffer[103][0]~q ),
	.datad(\fsx|lineBuffer[107][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~1 .lut_mask = 16'hEC64;
defparam \fsx|vga_b[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \fsx|lineBuffer[137][0]~784 (
// Equation(s):
// \fsx|lineBuffer[137][0]~784_combout  = (\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer[137][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[136][5]~19_combout ),
	.datac(\fsx|lineBuffer[137][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[137][0]~784_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[137][0]~784 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[137][0]~784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \fsx|lineBuffer[137][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[137][0]~784_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[137][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[137][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[137][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \fsx|lineBuffer[133][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[133][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[133][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[133][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \fsx|lineBuffer[9][0]~783 (
// Equation(s):
// \fsx|lineBuffer[9][0]~783_combout  = (\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer[9][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[8][5]~16_combout ),
	.datac(\fsx|lineBuffer[9][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[9][0]~783_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[9][0]~783 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[9][0]~783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \fsx|lineBuffer[9][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[9][0]~783_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[9][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \fsx|lineBuffer[5][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[5][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \fsx|vga_b[0]~2 (
// Equation(s):
// \fsx|vga_b[0]~2_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|lineBuffer[9][0]~q )) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// ((\fsx|lineBuffer[5][0]~q )))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[9][0]~q ),
	.datac(\fsx|lineBuffer[5][0]~q ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~2 .lut_mask = 16'hEE50;
defparam \fsx|vga_b[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \fsx|vga_b[0]~3 (
// Equation(s):
// \fsx|vga_b[0]~3_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[0]~2_combout  & (\fsx|lineBuffer[137][0]~q )) # (!\fsx|vga_b[0]~2_combout  & ((\fsx|lineBuffer[133][0]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|vga_b[0]~2_combout 
// ))))

	.dataa(\fsx|lineBuffer[137][0]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[133][0]~q ),
	.datad(\fsx|vga_b[0]~2_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~3 .lut_mask = 16'hBBC0;
defparam \fsx|vga_b[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \fsx|lineBuffer[105][0]~786 (
// Equation(s):
// \fsx|lineBuffer[105][0]~786_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[105][0]~q ))

	.dataa(\fsx|lineBuffer[104][5]~17_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[105][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[105][0]~786_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[105][0]~786 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[105][0]~786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \fsx|lineBuffer[105][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[105][0]~786_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[105][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[105][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[105][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \fsx|lineBuffer[101][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[101][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[101][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[101][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N23
dffeas \fsx|lineBuffer[229][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[229][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[229][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[229][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
cycloneive_lcell_comb \fsx|lineBuffer[233][0]~785 (
// Equation(s):
// \fsx|lineBuffer[233][0]~785_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[233][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[233][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[233][0]~785_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[233][0]~785 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[233][0]~785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N13
dffeas \fsx|lineBuffer[233][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[233][0]~785_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[233][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[233][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[233][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N22
cycloneive_lcell_comb \fsx|vga_b[0]~4 (
// Equation(s):
// \fsx|vga_b[0]~4_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[233][0]~q )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[229][0]~q )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[229][0]~q ),
	.datad(\fsx|lineBuffer[233][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~4 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \fsx|vga_b[0]~5 (
// Equation(s):
// \fsx|vga_b[0]~5_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[0]~4_combout  & (\fsx|lineBuffer[105][0]~q )) # (!\fsx|vga_b[0]~4_combout  & ((\fsx|lineBuffer[101][0]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|vga_b[0]~4_combout 
// ))))

	.dataa(\fsx|lineBuffer[105][0]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[101][0]~q ),
	.datad(\fsx|vga_b[0]~4_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~5 .lut_mask = 16'hBBC0;
defparam \fsx|vga_b[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \fsx|vga_b[0]~6 (
// Equation(s):
// \fsx|vga_b[0]~6_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (\fsx|displayGen|o_h[6]~7_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|vga_b[0]~3_combout )) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// ((\fsx|vga_b[0]~5_combout )))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|vga_b[0]~3_combout ),
	.datad(\fsx|vga_b[0]~5_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~6 .lut_mask = 16'hD9C8;
defparam \fsx|vga_b[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \fsx|vga_b[0]~9 (
// Equation(s):
// \fsx|vga_b[0]~9_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[0]~6_combout  & (\fsx|vga_b[0]~8_combout )) # (!\fsx|vga_b[0]~6_combout  & ((\fsx|vga_b[0]~1_combout ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|vga_b[0]~6_combout 
// ))))

	.dataa(\fsx|vga_b[0]~8_combout ),
	.datab(\fsx|vga_b[0]~1_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_b[0]~6_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~9 .lut_mask = 16'hAFC0;
defparam \fsx|vga_b[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \fsx|lineBuffer[40][0]~795 (
// Equation(s):
// \fsx|lineBuffer[40][0]~795_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[40][0]~q )))

	.dataa(\fsx|lineBuffer[40][5]~23_combout ),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[40][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[40][0]~795_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[40][0]~795 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[40][0]~795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \fsx|lineBuffer[40][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[40][0]~795_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[40][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[40][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[40][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \fsx|lineBuffer[42][0]~794 (
// Equation(s):
// \fsx|lineBuffer[42][0]~794_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[42][0]~q ))

	.dataa(\fsx|lineBuffer[40][5]~23_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[42][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[42][0]~794_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[42][0]~794 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[42][0]~794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \fsx|lineBuffer[42][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[42][0]~794_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[42][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[42][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[42][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \fsx|vga_b[0]~10 (
// Equation(s):
// \fsx|vga_b[0]~10_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[8]~9_combout ) # (\fsx|lineBuffer[42][0]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|lineBuffer[40][0]~q  & (!\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[40][0]~q ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[42][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~10 .lut_mask = 16'hAEA4;
defparam \fsx|vga_b[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \fsx|lineBuffer[170][0]~796 (
// Equation(s):
// \fsx|lineBuffer[170][0]~796_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[170][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[168][5]~21_combout ),
	.datac(\fsx|lineBuffer[170][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[170][0]~796_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[170][0]~796 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[170][0]~796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \fsx|lineBuffer[170][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[170][0]~796_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[170][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[170][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[170][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \fsx|lineBuffer[168][0]~791 (
// Equation(s):
// \fsx|lineBuffer[168][0]~791_combout  = (\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer[168][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[168][0]~q ),
	.datad(\fsx|lineBuffer[168][5]~21_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[168][0]~791_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[168][0]~791 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[168][0]~791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \fsx|lineBuffer[168][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[168][0]~791_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[168][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[168][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[168][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \fsx|vga_b[0]~11 (
// Equation(s):
// \fsx|vga_b[0]~11_combout  = (\fsx|vga_b[0]~10_combout  & (((\fsx|lineBuffer[170][0]~q )) # (!\fsx|displayGen|o_h[8]~9_combout ))) # (!\fsx|vga_b[0]~10_combout  & (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[168][0]~q ))))

	.dataa(\fsx|vga_b[0]~10_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[170][0]~q ),
	.datad(\fsx|lineBuffer[168][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~11 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N23
dffeas \fsx|lineBuffer[36][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[36][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[36][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[36][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N20
cycloneive_lcell_comb \fsx|lineBuffer[38][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[38][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~800_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[38][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[38][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[38][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N21
dffeas \fsx|lineBuffer[38][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[38][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[38][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[38][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[38][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N22
cycloneive_lcell_comb \fsx|vga_b[0]~14 (
// Equation(s):
// \fsx|vga_b[0]~14_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[38][0]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[36][0]~q )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[36][0]~q ),
	.datad(\fsx|lineBuffer[38][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~14 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N31
dffeas \fsx|lineBuffer[166][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[166][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[166][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[166][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N28
cycloneive_lcell_comb \fsx|lineBuffer[164][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[164][0]~feeder_combout  = \fsx|lineBuffer~798_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~798_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[164][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[164][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[164][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N29
dffeas \fsx|lineBuffer[164][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[164][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[164][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[164][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[164][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N30
cycloneive_lcell_comb \fsx|vga_b[0]~15 (
// Equation(s):
// \fsx|vga_b[0]~15_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[0]~14_combout  & (\fsx|lineBuffer[166][0]~q )) # (!\fsx|vga_b[0]~14_combout  & ((\fsx|lineBuffer[164][0]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_b[0]~14_combout ))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_b[0]~14_combout ),
	.datac(\fsx|lineBuffer[166][0]~q ),
	.datad(\fsx|lineBuffer[164][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~15 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N11
dffeas \fsx|lineBuffer[68][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[68][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[68][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[68][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N16
cycloneive_lcell_comb \fsx|lineBuffer[70][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[70][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~800_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[70][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[70][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[70][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N17
dffeas \fsx|lineBuffer[70][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[70][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[70][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[70][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[70][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N10
cycloneive_lcell_comb \fsx|vga_b[0]~12 (
// Equation(s):
// \fsx|vga_b[0]~12_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[70][0]~q )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[68][0]~q )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[68][0]~q ),
	.datad(\fsx|lineBuffer[70][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~12 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N15
dffeas \fsx|lineBuffer[198][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[198][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[198][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[198][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \fsx|lineBuffer[196][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[196][0]~feeder_combout  = \fsx|lineBuffer~798_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~798_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[196][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[196][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[196][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \fsx|lineBuffer[196][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[196][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[196][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[196][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[196][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \fsx|vga_b[0]~13 (
// Equation(s):
// \fsx|vga_b[0]~13_combout  = (\fsx|vga_b[0]~12_combout  & (((\fsx|lineBuffer[198][0]~q )) # (!\fsx|displayGen|o_h[8]~9_combout ))) # (!\fsx|vga_b[0]~12_combout  & (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[196][0]~q ))))

	.dataa(\fsx|vga_b[0]~12_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[198][0]~q ),
	.datad(\fsx|lineBuffer[196][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~13 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \fsx|vga_b[0]~16 (
// Equation(s):
// \fsx|vga_b[0]~16_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_b[0]~13_combout ))) # (!\fsx|displayGen|o_h[6]~7_combout  
// & (\fsx|vga_b[0]~15_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|vga_b[0]~15_combout ),
	.datac(\fsx|vga_b[0]~13_combout ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~16 .lut_mask = 16'hFA44;
defparam \fsx|vga_b[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \fsx|lineBuffer[202][0]~804 (
// Equation(s):
// \fsx|lineBuffer[202][0]~804_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[202][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~793_combout ),
	.datac(\fsx|lineBuffer[202][0]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[202][0]~804_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[202][0]~804 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[202][0]~804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \fsx|lineBuffer[202][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[202][0]~804_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[202][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[202][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[202][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \fsx|lineBuffer[72][0]~803 (
// Equation(s):
// \fsx|lineBuffer[72][0]~803_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[72][0]~q )))

	.dataa(\fsx|lineBuffer[72][5]~20_combout ),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[72][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[72][0]~803_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[72][0]~803 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[72][0]~803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \fsx|lineBuffer[72][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[72][0]~803_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[72][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[72][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[72][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \fsx|lineBuffer[74][0]~802 (
// Equation(s):
// \fsx|lineBuffer[74][0]~802_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[74][0]~q )))

	.dataa(\fsx|lineBuffer[72][5]~20_combout ),
	.datab(\fsx|lineBuffer~793_combout ),
	.datac(\fsx|lineBuffer[74][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[74][0]~802_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[74][0]~802 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[74][0]~802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \fsx|lineBuffer[74][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[74][0]~802_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[74][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[74][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[74][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \fsx|vga_b[0]~17 (
// Equation(s):
// \fsx|vga_b[0]~17_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[74][0]~q ))) # (!\fsx|displayGen|o_h[2]~14_combout  
// & (\fsx|lineBuffer[72][0]~q ))))

	.dataa(\fsx|lineBuffer[72][0]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[74][0]~q ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~17 .lut_mask = 16'hFC22;
defparam \fsx|vga_b[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \fsx|lineBuffer[200][0]~801 (
// Equation(s):
// \fsx|lineBuffer[200][0]~801_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[200][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[200][0]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[200][0]~801_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[200][0]~801 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[200][0]~801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N3
dffeas \fsx|lineBuffer[200][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[200][0]~801_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[200][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[200][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[200][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \fsx|vga_b[0]~18 (
// Equation(s):
// \fsx|vga_b[0]~18_combout  = (\fsx|vga_b[0]~17_combout  & ((\fsx|lineBuffer[202][0]~q ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[0]~17_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|lineBuffer[200][0]~q ))))

	.dataa(\fsx|lineBuffer[202][0]~q ),
	.datab(\fsx|vga_b[0]~17_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[200][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~18 .lut_mask = 16'hBC8C;
defparam \fsx|vga_b[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \fsx|vga_b[0]~19 (
// Equation(s):
// \fsx|vga_b[0]~19_combout  = (\fsx|vga_b[0]~16_combout  & (((\fsx|vga_b[0]~18_combout ) # (!\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|vga_b[0]~16_combout  & (\fsx|vga_b[0]~11_combout  & (\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|vga_b[0]~11_combout ),
	.datab(\fsx|vga_b[0]~16_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_b[0]~18_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~19 .lut_mask = 16'hEC2C;
defparam \fsx|vga_b[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \fsx|lineBuffer[232][0]~807 (
// Equation(s):
// \fsx|lineBuffer[232][0]~807_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~790_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[232][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[232][0]~q ),
	.datad(\fsx|lineBuffer~790_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[232][0]~807_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[232][0]~807 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[232][0]~807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \fsx|lineBuffer[232][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[232][0]~807_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[232][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[232][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[232][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \fsx|lineBuffer[8][0]~806 (
// Equation(s):
// \fsx|lineBuffer[8][0]~806_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[8][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[8][0]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[8][0]~806_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[8][0]~806 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[8][0]~806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \fsx|lineBuffer[8][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[8][0]~806_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[8][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \fsx|vga_b[0]~20 (
// Equation(s):
// \fsx|vga_b[0]~20_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[8]~9_combout ) # (\fsx|lineBuffer[8][0]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[232][0]~q  & (!\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|lineBuffer[232][0]~q ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[8][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~20 .lut_mask = 16'hAEA4;
defparam \fsx|vga_b[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \fsx|lineBuffer[104][0]~805 (
// Equation(s):
// \fsx|lineBuffer[104][0]~805_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[104][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[104][0]~q ),
	.datad(\fsx|lineBuffer[104][5]~17_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[104][0]~805_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[104][0]~805 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[104][0]~805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \fsx|lineBuffer[104][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[104][0]~805_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[104][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[104][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[104][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \fsx|lineBuffer[136][0]~808 (
// Equation(s):
// \fsx|lineBuffer[136][0]~808_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[136][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~790_combout ),
	.datac(\fsx|lineBuffer[136][0]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[136][0]~808_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[136][0]~808 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[136][0]~808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \fsx|lineBuffer[136][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[136][0]~808_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[136][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[136][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[136][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \fsx|vga_b[0]~21 (
// Equation(s):
// \fsx|vga_b[0]~21_combout  = (\fsx|vga_b[0]~20_combout  & (((\fsx|lineBuffer[136][0]~q ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[0]~20_combout  & (\fsx|lineBuffer[104][0]~q  & (\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|vga_b[0]~20_combout ),
	.datab(\fsx|lineBuffer[104][0]~q ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[136][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~21 .lut_mask = 16'hEA4A;
defparam \fsx|vga_b[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \fsx|lineBuffer[106][0]~809 (
// Equation(s):
// \fsx|lineBuffer[106][0]~809_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[106][0]~q ))

	.dataa(\fsx|lineBuffer[104][5]~17_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[106][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[106][0]~809_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[106][0]~809 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[106][0]~809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \fsx|lineBuffer[106][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[106][0]~809_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[106][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[106][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[106][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \fsx|lineBuffer[234][0]~811 (
// Equation(s):
// \fsx|lineBuffer[234][0]~811_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[234][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[234][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[234][0]~811_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[234][0]~811 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[234][0]~811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \fsx|lineBuffer[234][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[234][0]~811_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[234][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[234][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[234][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \fsx|lineBuffer[10][0]~810 (
// Equation(s):
// \fsx|lineBuffer[10][0]~810_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[10][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~793_combout ),
	.datac(\fsx|lineBuffer[10][0]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[10][0]~810_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[10][0]~810 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[10][0]~810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \fsx|lineBuffer[10][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[10][0]~810_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[10][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \fsx|vga_b[0]~27 (
// Equation(s):
// \fsx|vga_b[0]~27_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[10][0]~q ))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (\fsx|lineBuffer[234][0]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[234][0]~q ),
	.datac(\fsx|lineBuffer[10][0]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~27 .lut_mask = 16'hFA44;
defparam \fsx|vga_b[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \fsx|lineBuffer[138][0]~812 (
// Equation(s):
// \fsx|lineBuffer[138][0]~812_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[138][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~793_combout ),
	.datac(\fsx|lineBuffer[138][0]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[138][0]~812_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[138][0]~812 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[138][0]~812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \fsx|lineBuffer[138][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[138][0]~812_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[138][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[138][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[138][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \fsx|vga_b[0]~28 (
// Equation(s):
// \fsx|vga_b[0]~28_combout  = (\fsx|vga_b[0]~27_combout  & (((\fsx|lineBuffer[138][0]~q ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[0]~27_combout  & (\fsx|lineBuffer[106][0]~q  & (\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|lineBuffer[106][0]~q ),
	.datab(\fsx|vga_b[0]~27_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[138][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~28 .lut_mask = 16'hEC2C;
defparam \fsx|vga_b[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \fsx|lineBuffer[4][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[4][0]~feeder_combout  = \fsx|lineBuffer~798_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~798_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[4][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N21
dffeas \fsx|lineBuffer[4][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[4][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N31
dffeas \fsx|lineBuffer[228][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[228][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[228][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[228][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneive_lcell_comb \fsx|vga_b[0]~24 (
// Equation(s):
// \fsx|vga_b[0]~24_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[4][0]~q )) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// ((\fsx|lineBuffer[228][0]~q )))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[4][0]~q ),
	.datac(\fsx|lineBuffer[228][0]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~24 .lut_mask = 16'hEE50;
defparam \fsx|vga_b[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N29
dffeas \fsx|lineBuffer[132][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[132][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[132][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[132][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \fsx|lineBuffer[100][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[100][0]~feeder_combout  = \fsx|lineBuffer~798_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~798_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[100][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[100][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[100][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \fsx|lineBuffer[100][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[100][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[100][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[100][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[100][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneive_lcell_comb \fsx|vga_b[0]~25 (
// Equation(s):
// \fsx|vga_b[0]~25_combout  = (\fsx|vga_b[0]~24_combout  & (((\fsx|lineBuffer[132][0]~q )) # (!\fsx|displayGen|o_h[8]~9_combout ))) # (!\fsx|vga_b[0]~24_combout  & (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[100][0]~q ))))

	.dataa(\fsx|vga_b[0]~24_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[132][0]~q ),
	.datad(\fsx|lineBuffer[100][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~25 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \fsx|lineBuffer[102][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[102][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~800_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[102][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[102][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[102][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \fsx|lineBuffer[102][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[102][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[102][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[102][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[102][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N19
dffeas \fsx|lineBuffer[134][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[134][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[134][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[134][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneive_lcell_comb \fsx|lineBuffer[6][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[6][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~800_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[6][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N1
dffeas \fsx|lineBuffer[6][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[6][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N27
dffeas \fsx|lineBuffer[230][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[230][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[230][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[230][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cycloneive_lcell_comb \fsx|vga_b[0]~22 (
// Equation(s):
// \fsx|vga_b[0]~22_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[6]~7_combout  & (\fsx|lineBuffer[6][0]~q )) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// ((\fsx|lineBuffer[230][0]~q )))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[6][0]~q ),
	.datac(\fsx|lineBuffer[230][0]~q ),
	.datad(\fsx|displayGen|o_h[6]~7_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~22 .lut_mask = 16'hEE50;
defparam \fsx|vga_b[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneive_lcell_comb \fsx|vga_b[0]~23 (
// Equation(s):
// \fsx|vga_b[0]~23_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[0]~22_combout  & ((\fsx|lineBuffer[134][0]~q ))) # (!\fsx|vga_b[0]~22_combout  & (\fsx|lineBuffer[102][0]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_b[0]~22_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[102][0]~q ),
	.datac(\fsx|lineBuffer[134][0]~q ),
	.datad(\fsx|vga_b[0]~22_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~23 .lut_mask = 16'hF588;
defparam \fsx|vga_b[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneive_lcell_comb \fsx|vga_b[0]~26 (
// Equation(s):
// \fsx|vga_b[0]~26_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[3]~13_combout ) # (\fsx|vga_b[0]~23_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_b[0]~25_combout  & (!\fsx|displayGen|o_h[3]~13_combout )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|vga_b[0]~25_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_b[0]~23_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~26 .lut_mask = 16'hAEA4;
defparam \fsx|vga_b[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \fsx|vga_b[0]~29 (
// Equation(s):
// \fsx|vga_b[0]~29_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~26_combout  & ((\fsx|vga_b[0]~28_combout ))) # (!\fsx|vga_b[0]~26_combout  & (\fsx|vga_b[0]~21_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_b[0]~26_combout ))))

	.dataa(\fsx|vga_b[0]~21_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~28_combout ),
	.datad(\fsx|vga_b[0]~26_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~29 .lut_mask = 16'hF388;
defparam \fsx|vga_b[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \fsx|vga_b[0]~30 (
// Equation(s):
// \fsx|vga_b[0]~30_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_b[0]~19_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|vga_b[0]~29_combout )))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_b[0]~19_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_b[0]~29_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~30 .lut_mask = 16'hE5E0;
defparam \fsx|vga_b[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \fsx|lineBuffer[165][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[165][0]~feeder_combout  = \fsx|lineBuffer~780_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~780_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[165][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[165][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[165][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N21
dffeas \fsx|lineBuffer[165][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[165][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[165][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[165][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[165][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N5
dffeas \fsx|lineBuffer[197][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[197][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[197][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[197][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N15
dffeas \fsx|lineBuffer[37][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[37][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[37][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[37][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N28
cycloneive_lcell_comb \fsx|lineBuffer[69][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[69][0]~feeder_combout  = \fsx|lineBuffer~780_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~780_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[69][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[69][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[69][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N29
dffeas \fsx|lineBuffer[69][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[69][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[69][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[69][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[69][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N14
cycloneive_lcell_comb \fsx|vga_b[0]~35 (
// Equation(s):
// \fsx|vga_b[0]~35_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[69][0]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[37][0]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[37][0]~q ),
	.datad(\fsx|lineBuffer[69][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~35 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \fsx|vga_b[0]~36 (
// Equation(s):
// \fsx|vga_b[0]~36_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[0]~35_combout  & ((\fsx|lineBuffer[197][0]~q ))) # (!\fsx|vga_b[0]~35_combout  & (\fsx|lineBuffer[165][0]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_b[0]~35_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[165][0]~q ),
	.datac(\fsx|lineBuffer[197][0]~q ),
	.datad(\fsx|vga_b[0]~35_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~36 .lut_mask = 16'hF588;
defparam \fsx|vga_b[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \fsx|lineBuffer[167][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[167][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~774_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[167][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[167][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[167][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N3
dffeas \fsx|lineBuffer[167][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[167][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[167][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[167][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[167][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \fsx|lineBuffer[199][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[199][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[199][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[199][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N27
dffeas \fsx|lineBuffer[39][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[39][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[39][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[39][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N24
cycloneive_lcell_comb \fsx|lineBuffer[71][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[71][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~774_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[71][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[71][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[71][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N25
dffeas \fsx|lineBuffer[71][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[71][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[71][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[71][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[71][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N26
cycloneive_lcell_comb \fsx|vga_b[0]~33 (
// Equation(s):
// \fsx|vga_b[0]~33_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[71][0]~q )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[39][0]~q )))

	.dataa(\fsx|displayGen|o_h[6]~7_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[39][0]~q ),
	.datad(\fsx|lineBuffer[71][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~33 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \fsx|vga_b[0]~34 (
// Equation(s):
// \fsx|vga_b[0]~34_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[0]~33_combout  & ((\fsx|lineBuffer[199][0]~q ))) # (!\fsx|vga_b[0]~33_combout  & (\fsx|lineBuffer[167][0]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_b[0]~33_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[167][0]~q ),
	.datac(\fsx|lineBuffer[199][0]~q ),
	.datad(\fsx|vga_b[0]~33_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~34 .lut_mask = 16'hF588;
defparam \fsx|vga_b[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \fsx|vga_b[0]~37 (
// Equation(s):
// \fsx|vga_b[0]~37_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[3]~13_combout ) # ((\fsx|vga_b[0]~34_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (!\fsx|displayGen|o_h[3]~13_combout  & (\fsx|vga_b[0]~36_combout )))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~36_combout ),
	.datad(\fsx|vga_b[0]~34_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~37 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \fsx|lineBuffer[203][0]~820 (
// Equation(s):
// \fsx|lineBuffer[203][0]~820_combout  = (\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer[203][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[200][5]~24_combout ),
	.datac(\fsx|lineBuffer[203][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[203][0]~820_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[203][0]~820 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[203][0]~820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \fsx|lineBuffer[203][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[203][0]~820_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[203][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[203][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[203][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \fsx|lineBuffer[75][0]~818 (
// Equation(s):
// \fsx|lineBuffer[75][0]~818_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[75][0]~q )))

	.dataa(\fsx|lineBuffer~776_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[75][0]~q ),
	.datad(\fsx|lineBuffer[72][5]~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[75][0]~818_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[75][0]~818 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[75][0]~818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \fsx|lineBuffer[75][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[75][0]~818_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[75][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[75][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[75][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[43][0]~819 (
// Equation(s):
// \fsx|lineBuffer[43][0]~819_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[43][0]~q ))

	.dataa(\fsx|lineBuffer[40][5]~23_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[43][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[43][0]~819_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[43][0]~819 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[43][0]~819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \fsx|lineBuffer[43][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[43][0]~819_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[43][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[43][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[43][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \fsx|vga_b[0]~38 (
// Equation(s):
// \fsx|vga_b[0]~38_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[75][0]~q ) # ((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((!\fsx|displayGen|o_h[8]~9_combout  & \fsx|lineBuffer[43][0]~q ))))

	.dataa(\fsx|lineBuffer[75][0]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[43][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~38 .lut_mask = 16'hCBC8;
defparam \fsx|vga_b[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \fsx|lineBuffer[171][0]~817 (
// Equation(s):
// \fsx|lineBuffer[171][0]~817_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[171][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[168][5]~21_combout ),
	.datac(\fsx|lineBuffer[171][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[171][0]~817_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[171][0]~817 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[171][0]~817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \fsx|lineBuffer[171][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[171][0]~817_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[171][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[171][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[171][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \fsx|vga_b[0]~39 (
// Equation(s):
// \fsx|vga_b[0]~39_combout  = (\fsx|vga_b[0]~38_combout  & ((\fsx|lineBuffer[203][0]~q ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[0]~38_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|lineBuffer[171][0]~q ))))

	.dataa(\fsx|lineBuffer[203][0]~q ),
	.datab(\fsx|vga_b[0]~38_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[171][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~39 .lut_mask = 16'hBC8C;
defparam \fsx|vga_b[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \fsx|lineBuffer[169][0]~813 (
// Equation(s):
// \fsx|lineBuffer[169][0]~813_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[169][0]~q ))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[169][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[169][0]~813_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[169][0]~813 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[169][0]~813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \fsx|lineBuffer[169][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[169][0]~813_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[169][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[169][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[169][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \fsx|lineBuffer[73][0]~814 (
// Equation(s):
// \fsx|lineBuffer[73][0]~814_combout  = (\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer[73][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[72][5]~20_combout ),
	.datac(\fsx|lineBuffer[73][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[73][0]~814_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[73][0]~814 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[73][0]~814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \fsx|lineBuffer[73][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[73][0]~814_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[73][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[73][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[73][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \fsx|lineBuffer[41][0]~815 (
// Equation(s):
// \fsx|lineBuffer[41][0]~815_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[41][0]~q ))

	.dataa(\fsx|lineBuffer[40][5]~23_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[41][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[41][0]~815_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[41][0]~815 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[41][0]~815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N17
dffeas \fsx|lineBuffer[41][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[41][0]~815_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[41][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[41][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[41][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \fsx|vga_b[0]~31 (
// Equation(s):
// \fsx|vga_b[0]~31_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|lineBuffer[73][0]~q ) # ((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & (((!\fsx|displayGen|o_h[8]~9_combout  & \fsx|lineBuffer[41][0]~q ))))

	.dataa(\fsx|lineBuffer[73][0]~q ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[41][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~31 .lut_mask = 16'hCBC8;
defparam \fsx|vga_b[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \fsx|lineBuffer[201][0]~816 (
// Equation(s):
// \fsx|lineBuffer[201][0]~816_combout  = (\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer[201][0]~q ))

	.dataa(\fsx|lineBuffer[200][5]~24_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[201][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[201][0]~816_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[201][0]~816 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[201][0]~816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \fsx|lineBuffer[201][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[201][0]~816_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[201][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[201][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[201][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \fsx|vga_b[0]~32 (
// Equation(s):
// \fsx|vga_b[0]~32_combout  = (\fsx|vga_b[0]~31_combout  & (((\fsx|lineBuffer[201][0]~q ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[0]~31_combout  & (\fsx|lineBuffer[169][0]~q  & (\fsx|displayGen|o_h[8]~9_combout )))

	.dataa(\fsx|lineBuffer[169][0]~q ),
	.datab(\fsx|vga_b[0]~31_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[201][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~32 .lut_mask = 16'hEC2C;
defparam \fsx|vga_b[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \fsx|vga_b[0]~40 (
// Equation(s):
// \fsx|vga_b[0]~40_combout  = (\fsx|vga_b[0]~37_combout  & (((\fsx|vga_b[0]~39_combout )) # (!\fsx|displayGen|o_h[3]~13_combout ))) # (!\fsx|vga_b[0]~37_combout  & (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~32_combout ))))

	.dataa(\fsx|vga_b[0]~37_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~39_combout ),
	.datad(\fsx|vga_b[0]~32_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~40 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \fsx|vga_b[0]~41 (
// Equation(s):
// \fsx|vga_b[0]~41_combout  = (\fsx|vga_b[0]~30_combout  & (((\fsx|vga_b[0]~40_combout ) # (!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_b[0]~30_combout  & (\fsx|vga_b[0]~9_combout  & (\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|vga_b[0]~9_combout ),
	.datab(\fsx|vga_b[0]~30_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[0]~40_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~41 .lut_mask = 16'hEC2C;
defparam \fsx|vga_b[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N23
dffeas \fsx|lineBuffer[246][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[246][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[246][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[246][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N4
cycloneive_lcell_comb \fsx|lineBuffer[118][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[118][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~800_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[118][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[118][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[118][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N5
dffeas \fsx|lineBuffer[118][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[118][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[118][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[118][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[118][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N22
cycloneive_lcell_comb \fsx|vga_b[0]~147 (
// Equation(s):
// \fsx|vga_b[0]~147_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[118][0]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[246][0]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[246][0]~q ),
	.datad(\fsx|lineBuffer[118][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~147_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~147 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N9
dffeas \fsx|lineBuffer[54][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[54][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[54][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[54][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneive_lcell_comb \fsx|lineBuffer[182][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[182][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~800_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[182][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[182][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[182][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \fsx|lineBuffer[182][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[182][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[182][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[182][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[182][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \fsx|vga_b[0]~148 (
// Equation(s):
// \fsx|vga_b[0]~148_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[0]~147_combout  & ((\fsx|lineBuffer[182][0]~q ))) # (!\fsx|vga_b[0]~147_combout  & (\fsx|lineBuffer[54][0]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|vga_b[0]~147_combout ))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_b[0]~147_combout ),
	.datac(\fsx|lineBuffer[54][0]~q ),
	.datad(\fsx|lineBuffer[182][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~148_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~148 .lut_mask = 16'hEC64;
defparam \fsx|vga_b[0]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N9
dffeas \fsx|lineBuffer[244][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[244][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[244][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[244][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N26
cycloneive_lcell_comb \fsx|lineBuffer[116][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[116][0]~feeder_combout  = \fsx|lineBuffer~798_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~798_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[116][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[116][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[116][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N27
dffeas \fsx|lineBuffer[116][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[116][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[116][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[116][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[116][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N8
cycloneive_lcell_comb \fsx|vga_b[0]~151 (
// Equation(s):
// \fsx|vga_b[0]~151_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[116][0]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[244][0]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[244][0]~q ),
	.datad(\fsx|lineBuffer[116][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~151_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~151 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \fsx|lineBuffer[52][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[52][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[52][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[52][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \fsx|lineBuffer[180][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[180][0]~feeder_combout  = \fsx|lineBuffer~798_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~798_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[180][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[180][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[180][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \fsx|lineBuffer[180][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[180][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[180][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[180][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[180][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \fsx|vga_b[0]~152 (
// Equation(s):
// \fsx|vga_b[0]~152_combout  = (\fsx|vga_b[0]~151_combout  & (((\fsx|lineBuffer[180][0]~q )) # (!\fsx|displayGen|o_h[7]~8_combout ))) # (!\fsx|vga_b[0]~151_combout  & (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[52][0]~q )))

	.dataa(\fsx|vga_b[0]~151_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[52][0]~q ),
	.datad(\fsx|lineBuffer[180][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~152_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~152 .lut_mask = 16'hEA62;
defparam \fsx|vga_b[0]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \fsx|lineBuffer[56][0]~901 (
// Equation(s):
// \fsx|lineBuffer[56][0]~901_combout  = (\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer[56][0]~q )))

	.dataa(\fsx|lineBuffer~790_combout ),
	.datab(\fsx|lineBuffer[56][5]~34_combout ),
	.datac(\fsx|lineBuffer[56][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[56][0]~901_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[56][0]~901 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[56][0]~901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N3
dffeas \fsx|lineBuffer[56][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[56][0]~901_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[56][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[56][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[56][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \fsx|lineBuffer[184][0]~904 (
// Equation(s):
// \fsx|lineBuffer[184][0]~904_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[184][0]~q )))

	.dataa(\fsx|lineBuffer~790_combout ),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[184][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[184][0]~904_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[184][0]~904 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[184][0]~904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N27
dffeas \fsx|lineBuffer[184][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[184][0]~904_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[184][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[184][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[184][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \fsx|lineBuffer[248][0]~903 (
// Equation(s):
// \fsx|lineBuffer[248][0]~903_combout  = (\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer[248][0]~q )))

	.dataa(\fsx|lineBuffer~790_combout ),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[248][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[248][0]~903_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[248][0]~903 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[248][0]~903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N7
dffeas \fsx|lineBuffer[248][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[248][0]~903_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[248][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[248][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[248][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \fsx|lineBuffer[120][0]~902 (
// Equation(s):
// \fsx|lineBuffer[120][0]~902_combout  = (\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer[120][0]~q )))

	.dataa(\fsx|lineBuffer~790_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[120][0]~q ),
	.datad(\fsx|lineBuffer[120][5]~36_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[120][0]~902_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[120][0]~902 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[120][0]~902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N21
dffeas \fsx|lineBuffer[120][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[120][0]~902_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[120][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[120][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[120][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \fsx|vga_b[0]~149 (
// Equation(s):
// \fsx|vga_b[0]~149_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[120][0]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  
// & (\fsx|lineBuffer[248][0]~q ))))

	.dataa(\fsx|lineBuffer[248][0]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[120][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~149_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~149 .lut_mask = 16'hF2C2;
defparam \fsx|vga_b[0]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \fsx|vga_b[0]~150 (
// Equation(s):
// \fsx|vga_b[0]~150_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[0]~149_combout  & ((\fsx|lineBuffer[184][0]~q ))) # (!\fsx|vga_b[0]~149_combout  & (\fsx|lineBuffer[56][0]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_b[0]~149_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[56][0]~q ),
	.datac(\fsx|lineBuffer[184][0]~q ),
	.datad(\fsx|vga_b[0]~149_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~150_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~150 .lut_mask = 16'hF588;
defparam \fsx|vga_b[0]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \fsx|vga_b[0]~153 (
// Equation(s):
// \fsx|vga_b[0]~153_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|vga_b[0]~150_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_b[0]~152_combout )))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_b[0]~152_combout ),
	.datad(\fsx|vga_b[0]~150_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~153_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~153 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \fsx|lineBuffer[250][0]~907 (
// Equation(s):
// \fsx|lineBuffer[250][0]~907_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[250][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[250][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[250][0]~907_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[250][0]~907 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[250][0]~907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \fsx|lineBuffer[250][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[250][0]~907_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[250][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[250][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[250][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \fsx|lineBuffer[122][0]~906 (
// Equation(s):
// \fsx|lineBuffer[122][0]~906_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[122][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[120][5]~36_combout ),
	.datac(\fsx|lineBuffer[122][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[122][0]~906_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[122][0]~906 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[122][0]~906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \fsx|lineBuffer[122][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[122][0]~906_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[122][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[122][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[122][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \fsx|vga_b[0]~154 (
// Equation(s):
// \fsx|vga_b[0]~154_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[122][0]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  
// & (\fsx|lineBuffer[250][0]~q ))))

	.dataa(\fsx|lineBuffer[250][0]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[122][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~154_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~154 .lut_mask = 16'hF2C2;
defparam \fsx|vga_b[0]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \fsx|lineBuffer[186][0]~908 (
// Equation(s):
// \fsx|lineBuffer[186][0]~908_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~793_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[186][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[186][0]~q ),
	.datad(\fsx|lineBuffer~793_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[186][0]~908_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[186][0]~908 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[186][0]~908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N9
dffeas \fsx|lineBuffer[186][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[186][0]~908_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[186][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[186][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[186][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \fsx|lineBuffer[58][0]~905 (
// Equation(s):
// \fsx|lineBuffer[58][0]~905_combout  = (\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer[58][0]~q )))

	.dataa(\fsx|lineBuffer~793_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[58][0]~q ),
	.datad(\fsx|lineBuffer[56][5]~34_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[58][0]~905_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[58][0]~905 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[58][0]~905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \fsx|lineBuffer[58][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[58][0]~905_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[58][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[58][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[58][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \fsx|vga_b[0]~155 (
// Equation(s):
// \fsx|vga_b[0]~155_combout  = (\fsx|vga_b[0]~154_combout  & (((\fsx|lineBuffer[186][0]~q )) # (!\fsx|displayGen|o_h[7]~8_combout ))) # (!\fsx|vga_b[0]~154_combout  & (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[58][0]~q ))))

	.dataa(\fsx|vga_b[0]~154_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[186][0]~q ),
	.datad(\fsx|lineBuffer[58][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~155_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~155 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[0]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \fsx|vga_b[0]~156 (
// Equation(s):
// \fsx|vga_b[0]~156_combout  = (\fsx|vga_b[0]~153_combout  & (((\fsx|vga_b[0]~155_combout ) # (!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_b[0]~153_combout  & (\fsx|vga_b[0]~148_combout  & (\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|vga_b[0]~148_combout ),
	.datab(\fsx|vga_b[0]~153_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_b[0]~155_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~156_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~156 .lut_mask = 16'hEC2C;
defparam \fsx|vga_b[0]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \fsx|lineBuffer[185][0]~896 (
// Equation(s):
// \fsx|lineBuffer[185][0]~896_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[185][0]~q ))

	.dataa(\fsx|lineBuffer[184][5]~40_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[185][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[185][0]~896_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[185][0]~896 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[185][0]~896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \fsx|lineBuffer[185][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[185][0]~896_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[185][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[185][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[185][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \fsx|lineBuffer[121][0]~894 (
// Equation(s):
// \fsx|lineBuffer[121][0]~894_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[121][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[120][5]~36_combout ),
	.datac(\fsx|lineBuffer[121][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[121][0]~894_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[121][0]~894 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[121][0]~894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \fsx|lineBuffer[121][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[121][0]~894_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[121][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[121][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[121][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \fsx|lineBuffer[249][0]~895 (
// Equation(s):
// \fsx|lineBuffer[249][0]~895_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[249][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[249][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[249][0]~895_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[249][0]~895 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[249][0]~895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \fsx|lineBuffer[249][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[249][0]~895_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[249][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[249][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[249][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \fsx|vga_b[0]~137 (
// Equation(s):
// \fsx|vga_b[0]~137_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[121][0]~q )) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// ((\fsx|lineBuffer[249][0]~q )))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[121][0]~q ),
	.datad(\fsx|lineBuffer[249][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~137_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~137 .lut_mask = 16'hD9C8;
defparam \fsx|vga_b[0]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \fsx|lineBuffer[57][0]~893 (
// Equation(s):
// \fsx|lineBuffer[57][0]~893_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[57][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[56][5]~34_combout ),
	.datac(\fsx|lineBuffer[57][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[57][0]~893_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[57][0]~893 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[57][0]~893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \fsx|lineBuffer[57][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[57][0]~893_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[57][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[57][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[57][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \fsx|vga_b[0]~138 (
// Equation(s):
// \fsx|vga_b[0]~138_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[0]~137_combout  & (\fsx|lineBuffer[185][0]~q )) # (!\fsx|vga_b[0]~137_combout  & ((\fsx|lineBuffer[57][0]~q ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_b[0]~137_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[185][0]~q ),
	.datac(\fsx|vga_b[0]~137_combout ),
	.datad(\fsx|lineBuffer[57][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~138_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~138 .lut_mask = 16'hDAD0;
defparam \fsx|vga_b[0]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \fsx|lineBuffer[123][0]~898 (
// Equation(s):
// \fsx|lineBuffer[123][0]~898_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[123][0]~q ))

	.dataa(\fsx|lineBuffer[120][5]~36_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[123][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[123][0]~898_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[123][0]~898 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[123][0]~898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \fsx|lineBuffer[123][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[123][0]~898_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[123][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[123][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[123][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \fsx|lineBuffer[251][0]~899 (
// Equation(s):
// \fsx|lineBuffer[251][0]~899_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[251][0]~q ))

	.dataa(\fsx|lineBuffer[248][5]~38_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[251][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[251][0]~899_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[251][0]~899 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[251][0]~899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \fsx|lineBuffer[251][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[251][0]~899_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[251][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[251][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[251][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \fsx|vga_b[0]~144 (
// Equation(s):
// \fsx|vga_b[0]~144_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[123][0]~q ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((!\fsx|displayGen|o_h[7]~8_combout  & \fsx|lineBuffer[251][0]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[123][0]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[251][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~144_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~144 .lut_mask = 16'hADA8;
defparam \fsx|vga_b[0]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \fsx|lineBuffer[187][0]~900 (
// Equation(s):
// \fsx|lineBuffer[187][0]~900_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[187][0]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[187][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[187][0]~900_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[187][0]~900 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[187][0]~900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \fsx|lineBuffer[187][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[187][0]~900_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[187][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[187][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[187][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \fsx|lineBuffer[59][0]~897 (
// Equation(s):
// \fsx|lineBuffer[59][0]~897_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~776_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[59][0]~q ))

	.dataa(\fsx|lineBuffer[56][5]~34_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[59][0]~q ),
	.datad(\fsx|lineBuffer~776_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[59][0]~897_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[59][0]~897 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[59][0]~897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \fsx|lineBuffer[59][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[59][0]~897_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[59][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[59][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[59][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \fsx|vga_b[0]~145 (
// Equation(s):
// \fsx|vga_b[0]~145_combout  = (\fsx|vga_b[0]~144_combout  & ((\fsx|lineBuffer[187][0]~q ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_b[0]~144_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|lineBuffer[59][0]~q ))))

	.dataa(\fsx|vga_b[0]~144_combout ),
	.datab(\fsx|lineBuffer[187][0]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[59][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~145_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~145 .lut_mask = 16'hDA8A;
defparam \fsx|vga_b[0]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \fsx|lineBuffer[55][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[55][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~774_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[55][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[55][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[55][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \fsx|lineBuffer[55][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[55][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[55][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[55][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[55][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \fsx|lineBuffer[183][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[183][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[183][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[183][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N27
dffeas \fsx|lineBuffer[247][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[247][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[247][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[247][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
cycloneive_lcell_comb \fsx|lineBuffer[119][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[119][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~774_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[119][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[119][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[119][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \fsx|lineBuffer[119][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[119][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[119][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[119][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[119][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
cycloneive_lcell_comb \fsx|vga_b[0]~139 (
// Equation(s):
// \fsx|vga_b[0]~139_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[119][0]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[247][0]~q )))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[247][0]~q ),
	.datad(\fsx|lineBuffer[119][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~139_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~139 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \fsx|vga_b[0]~140 (
// Equation(s):
// \fsx|vga_b[0]~140_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[0]~139_combout  & ((\fsx|lineBuffer[183][0]~q ))) # (!\fsx|vga_b[0]~139_combout  & (\fsx|lineBuffer[55][0]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_b[0]~139_combout ))))

	.dataa(\fsx|lineBuffer[55][0]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[183][0]~q ),
	.datad(\fsx|vga_b[0]~139_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~140_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~140 .lut_mask = 16'hF388;
defparam \fsx|vga_b[0]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_lcell_comb \fsx|lineBuffer[53][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[53][0]~feeder_combout  = \fsx|lineBuffer~780_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~780_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[53][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[53][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[53][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \fsx|lineBuffer[53][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[53][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[53][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[53][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[53][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \fsx|lineBuffer[181][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[181][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[181][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[181][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N21
dffeas \fsx|lineBuffer[245][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[245][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[245][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[245][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N18
cycloneive_lcell_comb \fsx|lineBuffer[117][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[117][0]~feeder_combout  = \fsx|lineBuffer~780_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~780_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[117][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[117][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[117][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N19
dffeas \fsx|lineBuffer[117][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[117][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[117][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[117][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[117][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N20
cycloneive_lcell_comb \fsx|vga_b[0]~141 (
// Equation(s):
// \fsx|vga_b[0]~141_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[117][0]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[245][0]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[245][0]~q ),
	.datad(\fsx|lineBuffer[117][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~141_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~141 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \fsx|vga_b[0]~142 (
// Equation(s):
// \fsx|vga_b[0]~142_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[0]~141_combout  & ((\fsx|lineBuffer[181][0]~q ))) # (!\fsx|vga_b[0]~141_combout  & (\fsx|lineBuffer[53][0]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_b[0]~141_combout ))))

	.dataa(\fsx|lineBuffer[53][0]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[181][0]~q ),
	.datad(\fsx|vga_b[0]~141_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~142_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~142 .lut_mask = 16'hF388;
defparam \fsx|vga_b[0]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \fsx|vga_b[0]~143 (
// Equation(s):
// \fsx|vga_b[0]~143_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[0]~140_combout ) # ((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|vga_b[0]~142_combout  & !\fsx|displayGen|o_h[3]~13_combout ))))

	.dataa(\fsx|vga_b[0]~140_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_b[0]~142_combout ),
	.datad(\fsx|displayGen|o_h[3]~13_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~143_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~143 .lut_mask = 16'hCCB8;
defparam \fsx|vga_b[0]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \fsx|vga_b[0]~146 (
// Equation(s):
// \fsx|vga_b[0]~146_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~143_combout  & ((\fsx|vga_b[0]~145_combout ))) # (!\fsx|vga_b[0]~143_combout  & (\fsx|vga_b[0]~138_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (((\fsx|vga_b[0]~143_combout ))))

	.dataa(\fsx|vga_b[0]~138_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|vga_b[0]~145_combout ),
	.datad(\fsx|vga_b[0]~143_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~146_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~146 .lut_mask = 16'hF388;
defparam \fsx|vga_b[0]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \fsx|vga_b[0]~157 (
// Equation(s):
// \fsx|vga_b[0]~157_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[6]~7_combout ) # (\fsx|vga_b[0]~146_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|vga_b[0]~156_combout  & (!\fsx|displayGen|o_h[6]~7_combout )))

	.dataa(\fsx|vga_b[0]~156_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|vga_b[0]~146_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~157_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~157 .lut_mask = 16'hCEC2;
defparam \fsx|vga_b[0]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \fsx|lineBuffer[87][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[87][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~774_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[87][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[87][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[87][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \fsx|lineBuffer[87][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[87][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[87][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[87][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[87][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \fsx|lineBuffer[23][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[23][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N3
dffeas \fsx|lineBuffer[85][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[85][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[85][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[85][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \fsx|lineBuffer[21][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[21][0]~feeder_combout  = \fsx|lineBuffer~780_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~780_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[21][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[21][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[21][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \fsx|lineBuffer[21][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[21][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \fsx|vga_b[0]~162 (
// Equation(s):
// \fsx|vga_b[0]~162_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[2]~14_combout ) # ((\fsx|lineBuffer[85][0]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[21][0]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[85][0]~q ),
	.datad(\fsx|lineBuffer[21][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~162_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~162 .lut_mask = 16'hB9A8;
defparam \fsx|vga_b[0]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \fsx|vga_b[0]~163 (
// Equation(s):
// \fsx|vga_b[0]~163_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[0]~162_combout  & (\fsx|lineBuffer[87][0]~q )) # (!\fsx|vga_b[0]~162_combout  & ((\fsx|lineBuffer[23][0]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_b[0]~162_combout ))))

	.dataa(\fsx|lineBuffer[87][0]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[23][0]~q ),
	.datad(\fsx|vga_b[0]~162_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~163_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~163 .lut_mask = 16'hBBC0;
defparam \fsx|vga_b[0]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneive_lcell_comb \fsx|lineBuffer[151][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[151][0]~feeder_combout  = \fsx|lineBuffer~774_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~774_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[151][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[151][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[151][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N17
dffeas \fsx|lineBuffer[151][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[151][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[151][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[151][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[151][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \fsx|lineBuffer[149][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~780_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[149][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[149][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[149][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \fsx|vga_b[0]~160 (
// Equation(s):
// \fsx|vga_b[0]~160_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[151][0]~q ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|lineBuffer[149][0]~q  & !\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|lineBuffer[151][0]~q ),
	.datac(\fsx|lineBuffer[149][0]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~160_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~160 .lut_mask = 16'hAAD8;
defparam \fsx|vga_b[0]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \fsx|lineBuffer[213][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[213][0]~feeder_combout  = \fsx|lineBuffer~780_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~780_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[213][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[213][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[213][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \fsx|lineBuffer[213][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[213][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[213][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[213][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[213][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \fsx|lineBuffer[215][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~774_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[215][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[215][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[215][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \fsx|vga_b[0]~161 (
// Equation(s):
// \fsx|vga_b[0]~161_combout  = (\fsx|vga_b[0]~160_combout  & (((\fsx|lineBuffer[215][0]~q ) # (!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_b[0]~160_combout  & (\fsx|lineBuffer[213][0]~q  & ((\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|vga_b[0]~160_combout ),
	.datab(\fsx|lineBuffer[213][0]~q ),
	.datac(\fsx|lineBuffer[215][0]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~161_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~161 .lut_mask = 16'hE4AA;
defparam \fsx|vga_b[0]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N28
cycloneive_lcell_comb \fsx|vga_b[0]~164 (
// Equation(s):
// \fsx|vga_b[0]~164_combout  = (\fsx|displayGen|o_h[3]~13_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[0]~161_combout ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_b[0]~163_combout ))))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|vga_b[0]~163_combout ),
	.datad(\fsx|vga_b[0]~161_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~164_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~164 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \fsx|lineBuffer[219][0]~916 (
// Equation(s):
// \fsx|lineBuffer[219][0]~916_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[219][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~776_combout ),
	.datac(\fsx|lineBuffer[219][0]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[219][0]~916_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[219][0]~916 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[219][0]~916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N19
dffeas \fsx|lineBuffer[219][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[219][0]~916_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[219][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[219][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[219][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N14
cycloneive_lcell_comb \fsx|lineBuffer[155][0]~913 (
// Equation(s):
// \fsx|lineBuffer[155][0]~913_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[155][0]~q )))

	.dataa(\fsx|lineBuffer[152][5]~35_combout ),
	.datab(\fsx|lineBuffer~776_combout ),
	.datac(\fsx|lineBuffer[155][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[155][0]~913_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[155][0]~913 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[155][0]~913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N15
dffeas \fsx|lineBuffer[155][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[155][0]~913_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[155][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[155][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[155][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneive_lcell_comb \fsx|lineBuffer[217][0]~914 (
// Equation(s):
// \fsx|lineBuffer[217][0]~914_combout  = (\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer[217][0]~q ))

	.dataa(\fsx|lineBuffer[220][5]~39_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[217][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[217][0]~914_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[217][0]~914 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[217][0]~914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N19
dffeas \fsx|lineBuffer[217][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[217][0]~914_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[217][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[217][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[217][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
cycloneive_lcell_comb \fsx|lineBuffer[153][0]~915 (
// Equation(s):
// \fsx|lineBuffer[153][0]~915_combout  = (\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer[153][0]~q ))

	.dataa(\fsx|lineBuffer[152][5]~35_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[153][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[153][0]~915_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[153][0]~915 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[153][0]~915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N25
dffeas \fsx|lineBuffer[153][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[153][0]~915_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[153][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[153][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[153][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N18
cycloneive_lcell_comb \fsx|vga_b[0]~165 (
// Equation(s):
// \fsx|vga_b[0]~165_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[217][0]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|lineBuffer[153][0]~q )))))

	.dataa(\fsx|lineBuffer[217][0]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[153][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~165_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~165 .lut_mask = 16'hE3E0;
defparam \fsx|vga_b[0]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
cycloneive_lcell_comb \fsx|vga_b[0]~166 (
// Equation(s):
// \fsx|vga_b[0]~166_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[0]~165_combout  & (\fsx|lineBuffer[219][0]~q )) # (!\fsx|vga_b[0]~165_combout  & ((\fsx|lineBuffer[155][0]~q ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_b[0]~165_combout ))))

	.dataa(\fsx|lineBuffer[219][0]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[155][0]~q ),
	.datad(\fsx|vga_b[0]~165_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~166_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~166 .lut_mask = 16'hBBC0;
defparam \fsx|vga_b[0]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N26
cycloneive_lcell_comb \fsx|lineBuffer[89][0]~910 (
// Equation(s):
// \fsx|lineBuffer[89][0]~910_combout  = (\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer[89][0]~q ))

	.dataa(\fsx|lineBuffer[88][5]~33_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[89][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[89][0]~910_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[89][0]~910 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[89][0]~910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N27
dffeas \fsx|lineBuffer[89][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[89][0]~910_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[89][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[89][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[89][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N20
cycloneive_lcell_comb \fsx|lineBuffer[25][0]~911 (
// Equation(s):
// \fsx|lineBuffer[25][0]~911_combout  = (\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer~782_combout ))) # (!\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer[25][0]~q ))

	.dataa(\fsx|lineBuffer[24][5]~37_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[25][0]~q ),
	.datad(\fsx|lineBuffer~782_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[25][0]~911_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[25][0]~911 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[25][0]~911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N21
dffeas \fsx|lineBuffer[25][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[25][0]~911_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[25][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[25][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
cycloneive_lcell_comb \fsx|vga_b[0]~158 (
// Equation(s):
// \fsx|vga_b[0]~158_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[89][0]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|lineBuffer[25][0]~q )))))

	.dataa(\fsx|lineBuffer[89][0]~q ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[25][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~158_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~158 .lut_mask = 16'hE3E0;
defparam \fsx|vga_b[0]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
cycloneive_lcell_comb \fsx|lineBuffer[91][0]~912 (
// Equation(s):
// \fsx|lineBuffer[91][0]~912_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[91][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~776_combout ),
	.datac(\fsx|lineBuffer[91][0]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[91][0]~912_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[91][0]~912 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[91][0]~912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N9
dffeas \fsx|lineBuffer[91][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[91][0]~912_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[91][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[91][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[91][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N0
cycloneive_lcell_comb \fsx|lineBuffer[27][0]~909 (
// Equation(s):
// \fsx|lineBuffer[27][0]~909_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~776_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[27][0]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~776_combout ),
	.datac(\fsx|lineBuffer[27][0]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[27][0]~909_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[27][0]~909 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[27][0]~909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N1
dffeas \fsx|lineBuffer[27][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[27][0]~909_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[27][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N10
cycloneive_lcell_comb \fsx|vga_b[0]~159 (
// Equation(s):
// \fsx|vga_b[0]~159_combout  = (\fsx|vga_b[0]~158_combout  & (((\fsx|lineBuffer[91][0]~q )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_b[0]~158_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|lineBuffer[27][0]~q ))))

	.dataa(\fsx|vga_b[0]~158_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|lineBuffer[91][0]~q ),
	.datad(\fsx|lineBuffer[27][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~159_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~159 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[0]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N30
cycloneive_lcell_comb \fsx|vga_b[0]~167 (
// Equation(s):
// \fsx|vga_b[0]~167_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~164_combout  & (\fsx|vga_b[0]~166_combout )) # (!\fsx|vga_b[0]~164_combout  & ((\fsx|vga_b[0]~159_combout ))))) # (!\fsx|displayGen|o_h[3]~13_combout  & 
// (\fsx|vga_b[0]~164_combout ))

	.dataa(\fsx|displayGen|o_h[3]~13_combout ),
	.datab(\fsx|vga_b[0]~164_combout ),
	.datac(\fsx|vga_b[0]~166_combout ),
	.datad(\fsx|vga_b[0]~159_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~167_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~167 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[0]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N17
dffeas \fsx|lineBuffer[22][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[22][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneive_lcell_comb \fsx|lineBuffer[150][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[150][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~800_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[150][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[150][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[150][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N21
dffeas \fsx|lineBuffer[150][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[150][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[150][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[150][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[150][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N16
cycloneive_lcell_comb \fsx|vga_b[0]~127 (
// Equation(s):
// \fsx|vga_b[0]~127_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[150][0]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[22][0]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[22][0]~q ),
	.datad(\fsx|lineBuffer[150][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~127_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~127 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N19
dffeas \fsx|lineBuffer[214][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[214][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[214][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[214][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneive_lcell_comb \fsx|lineBuffer[86][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[86][0]~feeder_combout  = \fsx|lineBuffer~800_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~800_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[86][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[86][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[86][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \fsx|lineBuffer[86][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[86][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[86][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[86][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[86][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \fsx|vga_b[0]~128 (
// Equation(s):
// \fsx|vga_b[0]~128_combout  = (\fsx|vga_b[0]~127_combout  & (((\fsx|lineBuffer[214][0]~q )) # (!\fsx|displayGen|o_h[7]~8_combout ))) # (!\fsx|vga_b[0]~127_combout  & (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[86][0]~q ))))

	.dataa(\fsx|vga_b[0]~127_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[214][0]~q ),
	.datad(\fsx|lineBuffer[86][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~128_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~128 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[0]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \fsx|lineBuffer[216][0]~888 (
// Equation(s):
// \fsx|lineBuffer[216][0]~888_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[216][0]~q )))

	.dataa(\fsx|lineBuffer~790_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[216][0]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[216][0]~888_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[216][0]~888 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[216][0]~888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \fsx|lineBuffer[216][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[216][0]~888_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[216][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[216][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[216][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \fsx|lineBuffer[24][0]~887 (
// Equation(s):
// \fsx|lineBuffer[24][0]~887_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[24][0]~q )))

	.dataa(\fsx|lineBuffer~790_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[24][0]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[24][0]~887_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[24][0]~887 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[24][0]~887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \fsx|lineBuffer[24][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[24][0]~887_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[24][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \fsx|lineBuffer[152][0]~886 (
// Equation(s):
// \fsx|lineBuffer[152][0]~886_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[152][0]~q )))

	.dataa(\fsx|lineBuffer~790_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[152][0]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[152][0]~886_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[152][0]~886 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[152][0]~886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \fsx|lineBuffer[152][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[152][0]~886_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[152][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[152][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[152][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \fsx|vga_b[0]~129 (
// Equation(s):
// \fsx|vga_b[0]~129_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (\fsx|displayGen|o_h[8]~9_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[152][0]~q ))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|lineBuffer[24][0]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[24][0]~q ),
	.datad(\fsx|lineBuffer[152][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~129_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~129 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[0]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \fsx|lineBuffer[88][0]~885 (
// Equation(s):
// \fsx|lineBuffer[88][0]~885_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~790_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[88][0]~q )))

	.dataa(\fsx|lineBuffer~790_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[88][0]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[88][0]~885_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[88][0]~885 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[88][0]~885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \fsx|lineBuffer[88][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[88][0]~885_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[88][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[88][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[88][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \fsx|vga_b[0]~130 (
// Equation(s):
// \fsx|vga_b[0]~130_combout  = (\fsx|vga_b[0]~129_combout  & ((\fsx|lineBuffer[216][0]~q ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_b[0]~129_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|lineBuffer[88][0]~q ))))

	.dataa(\fsx|lineBuffer[216][0]~q ),
	.datab(\fsx|vga_b[0]~129_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[88][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~130_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~130 .lut_mask = 16'hBC8C;
defparam \fsx|vga_b[0]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N28
cycloneive_lcell_comb \fsx|lineBuffer[84][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[84][0]~feeder_combout  = \fsx|lineBuffer~798_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~798_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[84][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[84][0]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[84][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N29
dffeas \fsx|lineBuffer[84][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[84][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[84][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[84][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[84][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \fsx|lineBuffer[212][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[212][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[212][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[212][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneive_lcell_comb \fsx|lineBuffer[148][0]~feeder (
// Equation(s):
// \fsx|lineBuffer[148][0]~feeder_combout  = \fsx|lineBuffer~798_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~798_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[148][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[148][0]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[148][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N23
dffeas \fsx|lineBuffer[148][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[148][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[148][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[148][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[148][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N11
dffeas \fsx|lineBuffer[20][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~798_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[20][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N10
cycloneive_lcell_comb \fsx|vga_b[0]~131 (
// Equation(s):
// \fsx|vga_b[0]~131_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[148][0]~q ) # ((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[20][0]~q  & !\fsx|displayGen|o_h[7]~8_combout ))))

	.dataa(\fsx|lineBuffer[148][0]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[20][0]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~131_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~131 .lut_mask = 16'hCCB8;
defparam \fsx|vga_b[0]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \fsx|vga_b[0]~132 (
// Equation(s):
// \fsx|vga_b[0]~132_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[0]~131_combout  & ((\fsx|lineBuffer[212][0]~q ))) # (!\fsx|vga_b[0]~131_combout  & (\fsx|lineBuffer[84][0]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_b[0]~131_combout ))))

	.dataa(\fsx|lineBuffer[84][0]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[212][0]~q ),
	.datad(\fsx|vga_b[0]~131_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~132_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~132 .lut_mask = 16'hF388;
defparam \fsx|vga_b[0]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \fsx|vga_b[0]~133 (
// Equation(s):
// \fsx|vga_b[0]~133_combout  = (\fsx|displayGen|o_h[3]~13_combout  & ((\fsx|vga_b[0]~130_combout ) # ((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[3]~13_combout  & (((!\fsx|displayGen|o_h[2]~14_combout  & \fsx|vga_b[0]~132_combout ))))

	.dataa(\fsx|vga_b[0]~130_combout ),
	.datab(\fsx|displayGen|o_h[3]~13_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_b[0]~132_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~133_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~133 .lut_mask = 16'hCBC8;
defparam \fsx|vga_b[0]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \fsx|lineBuffer[218][0]~892 (
// Equation(s):
// \fsx|lineBuffer[218][0]~892_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[218][0]~q )))

	.dataa(\fsx|lineBuffer~793_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[218][0]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[218][0]~892_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[218][0]~892 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[218][0]~892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \fsx|lineBuffer[218][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[218][0]~892_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[218][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[218][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[218][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \fsx|lineBuffer[26][0]~891 (
// Equation(s):
// \fsx|lineBuffer[26][0]~891_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[26][0]~q )))

	.dataa(\fsx|lineBuffer~793_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[26][0]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[26][0]~891_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[26][0]~891 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[26][0]~891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \fsx|lineBuffer[26][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[26][0]~891_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[26][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \fsx|lineBuffer[90][0]~890 (
// Equation(s):
// \fsx|lineBuffer[90][0]~890_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[90][0]~q )))

	.dataa(\fsx|lineBuffer~793_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[90][0]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[90][0]~890_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[90][0]~890 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[90][0]~890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \fsx|lineBuffer[90][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[90][0]~890_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[90][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[90][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[90][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \fsx|vga_b[0]~134 (
// Equation(s):
// \fsx|vga_b[0]~134_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[90][0]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[26][0]~q )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[26][0]~q ),
	.datad(\fsx|lineBuffer[90][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~134_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~134 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[0]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \fsx|lineBuffer[154][0]~889 (
// Equation(s):
// \fsx|lineBuffer[154][0]~889_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~793_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[154][0]~q )))

	.dataa(\fsx|lineBuffer~793_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[154][0]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[154][0]~889_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[154][0]~889 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[154][0]~889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \fsx|lineBuffer[154][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[154][0]~889_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[154][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[154][0] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[154][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \fsx|vga_b[0]~135 (
// Equation(s):
// \fsx|vga_b[0]~135_combout  = (\fsx|vga_b[0]~134_combout  & ((\fsx|lineBuffer[218][0]~q ) # ((!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[0]~134_combout  & (((\fsx|displayGen|o_h[8]~9_combout  & \fsx|lineBuffer[154][0]~q ))))

	.dataa(\fsx|lineBuffer[218][0]~q ),
	.datab(\fsx|vga_b[0]~134_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|lineBuffer[154][0]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~135_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~135 .lut_mask = 16'hBC8C;
defparam \fsx|vga_b[0]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \fsx|vga_b[0]~136 (
// Equation(s):
// \fsx|vga_b[0]~136_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[0]~133_combout  & ((\fsx|vga_b[0]~135_combout ))) # (!\fsx|vga_b[0]~133_combout  & (\fsx|vga_b[0]~128_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_b[0]~133_combout ))))

	.dataa(\fsx|vga_b[0]~128_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_b[0]~133_combout ),
	.datad(\fsx|vga_b[0]~135_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~136_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~136 .lut_mask = 16'hF838;
defparam \fsx|vga_b[0]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \fsx|vga_b[0]~168 (
// Equation(s):
// \fsx|vga_b[0]~168_combout  = (\fsx|vga_b[0]~157_combout  & ((\fsx|vga_b[0]~167_combout ) # ((!\fsx|displayGen|o_h[6]~7_combout )))) # (!\fsx|vga_b[0]~157_combout  & (((\fsx|displayGen|o_h[6]~7_combout  & \fsx|vga_b[0]~136_combout ))))

	.dataa(\fsx|vga_b[0]~157_combout ),
	.datab(\fsx|vga_b[0]~167_combout ),
	.datac(\fsx|displayGen|o_h[6]~7_combout ),
	.datad(\fsx|vga_b[0]~136_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~168_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~168 .lut_mask = 16'hDA8A;
defparam \fsx|vga_b[0]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \fsx|vga_b[0]~169 (
// Equation(s):
// \fsx|vga_b[0]~169_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[0]~126_combout  & ((\fsx|vga_b[0]~168_combout ))) # (!\fsx|vga_b[0]~126_combout  & (\fsx|vga_b[0]~41_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_b[0]~126_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_b[0]~126_combout ),
	.datac(\fsx|vga_b[0]~41_combout ),
	.datad(\fsx|vga_b[0]~168_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~169_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~169 .lut_mask = 16'hEC64;
defparam \fsx|vga_b[0]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \fsx|vga_b[0]~170 (
// Equation(s):
// \fsx|vga_b[0]~170_combout  = (\fsx|ondoubletile~3_combout  & \fsx|vga_b[0]~169_combout )

	.dataa(gnd),
	.datab(\fsx|ondoubletile~3_combout ),
	.datac(gnd),
	.datad(\fsx|vga_b[0]~169_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[0]~170_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[0]~170 .lut_mask = 16'hCC00;
defparam \fsx|vga_b[0]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \fsx|lineBuffer~931 (
// Equation(s):
// \fsx|lineBuffer~931_combout  = (\fsx|Mux6~20_combout  & (((\fsx|Mux7~20_combout ) # (\vram32|ram_rtl_0|auto_generated|ram_block1a9 )))) # (!\fsx|Mux6~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a25  & (!\fsx|Mux7~20_combout )))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\fsx|Mux6~20_combout ),
	.datac(\fsx|Mux7~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~931_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~931 .lut_mask = 16'hCEC2;
defparam \fsx|lineBuffer~931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \fsx|lineBuffer~932 (
// Equation(s):
// \fsx|lineBuffer~932_combout  = (\fsx|Mux7~20_combout  & ((\fsx|lineBuffer~931_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (!\fsx|lineBuffer~931_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\fsx|Mux7~20_combout  & (\fsx|lineBuffer~931_combout ))

	.dataa(\fsx|Mux7~20_combout ),
	.datab(\fsx|lineBuffer~931_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~932_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~932 .lut_mask = 16'hEC64;
defparam \fsx|lineBuffer~932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \fsx|lineBuffer[91][1]~1012 (
// Equation(s):
// \fsx|lineBuffer[91][1]~1012_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[91][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~932_combout ),
	.datac(\fsx|lineBuffer[91][1]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[91][1]~1012_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[91][1]~1012 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[91][1]~1012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \fsx|lineBuffer[91][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[91][1]~1012_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[91][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[91][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[91][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \fsx|lineBuffer~945 (
// Equation(s):
// \fsx|lineBuffer~945_combout  = (\fsx|Mux5~20_combout  & (((\fsx|Mux4~20_combout )))) # (!\fsx|Mux5~20_combout  & ((\fsx|Mux4~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a9 ))) # (!\fsx|Mux4~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a25 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\fsx|Mux5~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\fsx|Mux4~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~945_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~945 .lut_mask = 16'hFC22;
defparam \fsx|lineBuffer~945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \fsx|lineBuffer~946 (
// Equation(s):
// \fsx|lineBuffer~946_combout  = (\fsx|lineBuffer~945_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ) # ((!\fsx|Mux5~20_combout )))) # (!\fsx|lineBuffer~945_combout  & (((\fsx|Mux5~20_combout  & 
// \vram32|ram_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\fsx|lineBuffer~945_combout ),
	.datac(\fsx|Mux5~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~946_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~946 .lut_mask = 16'hBC8C;
defparam \fsx|lineBuffer~946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \fsx|lineBuffer[90][1]~1010 (
// Equation(s):
// \fsx|lineBuffer[90][1]~1010_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[90][1]~q )))

	.dataa(\fsx|lineBuffer~946_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[90][1]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[90][1]~1010_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[90][1]~1010 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[90][1]~1010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \fsx|lineBuffer[90][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[90][1]~1010_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[90][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[90][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[90][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \fsx|lineBuffer[26][1]~1011 (
// Equation(s):
// \fsx|lineBuffer[26][1]~1011_combout  = (\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer~946_combout ))) # (!\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer[26][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[24][5]~37_combout ),
	.datac(\fsx|lineBuffer[26][1]~q ),
	.datad(\fsx|lineBuffer~946_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[26][1]~1011_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[26][1]~1011 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[26][1]~1011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \fsx|lineBuffer[26][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[26][1]~1011_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[26][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \fsx|vga_b[6]~305 (
// Equation(s):
// \fsx|vga_b[6]~305_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[90][1]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|lineBuffer[26][1]~q )))))

	.dataa(\fsx|lineBuffer[90][1]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[26][1]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~305_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~305 .lut_mask = 16'hEE30;
defparam \fsx|vga_b[6]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \fsx|lineBuffer[27][1]~1009 (
// Equation(s):
// \fsx|lineBuffer[27][1]~1009_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[27][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~932_combout ),
	.datac(\fsx|lineBuffer[27][1]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[27][1]~1009_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[27][1]~1009 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[27][1]~1009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \fsx|lineBuffer[27][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[27][1]~1009_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[27][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \fsx|vga_b[6]~306 (
// Equation(s):
// \fsx|vga_b[6]~306_combout  = (\fsx|vga_b[6]~305_combout  & ((\fsx|lineBuffer[91][1]~q ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_b[6]~305_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|lineBuffer[27][1]~q ))))

	.dataa(\fsx|lineBuffer[91][1]~q ),
	.datab(\fsx|vga_b[6]~305_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[27][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~306_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~306 .lut_mask = 16'hBC8C;
defparam \fsx|vga_b[6]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneive_lcell_comb \fsx|lineBuffer[10][1]~1003 (
// Equation(s):
// \fsx|lineBuffer[10][1]~1003_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[10][1]~q )))

	.dataa(\fsx|lineBuffer~946_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[10][1]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[10][1]~1003_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[10][1]~1003 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[10][1]~1003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \fsx|lineBuffer[10][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[10][1]~1003_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[10][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneive_lcell_comb \fsx|lineBuffer[74][1]~1002 (
// Equation(s):
// \fsx|lineBuffer[74][1]~1002_combout  = (\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer~946_combout ))) # (!\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer[74][1]~q ))

	.dataa(\fsx|lineBuffer[72][5]~20_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[74][1]~q ),
	.datad(\fsx|lineBuffer~946_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[74][1]~1002_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[74][1]~1002 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[74][1]~1002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \fsx|lineBuffer[74][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[74][1]~1002_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[74][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[74][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[74][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneive_lcell_comb \fsx|vga_b[6]~300 (
// Equation(s):
// \fsx|vga_b[6]~300_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[74][1]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  
// & (\fsx|lineBuffer[10][1]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[10][1]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[74][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~300_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~300 .lut_mask = 16'hF4A4;
defparam \fsx|vga_b[6]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneive_lcell_comb \fsx|lineBuffer[11][1]~1001 (
// Equation(s):
// \fsx|lineBuffer[11][1]~1001_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[11][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~932_combout ),
	.datac(\fsx|lineBuffer[11][1]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[11][1]~1001_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[11][1]~1001 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[11][1]~1001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \fsx|lineBuffer[11][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[11][1]~1001_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[11][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneive_lcell_comb \fsx|lineBuffer[75][1]~1004 (
// Equation(s):
// \fsx|lineBuffer[75][1]~1004_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[75][1]~q )))

	.dataa(\fsx|lineBuffer[72][5]~20_combout ),
	.datab(\fsx|lineBuffer~932_combout ),
	.datac(\fsx|lineBuffer[75][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[75][1]~1004_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[75][1]~1004 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[75][1]~1004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \fsx|lineBuffer[75][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[75][1]~1004_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[75][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[75][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[75][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneive_lcell_comb \fsx|vga_b[6]~301 (
// Equation(s):
// \fsx|vga_b[6]~301_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~300_combout  & ((\fsx|lineBuffer[75][1]~q ))) # (!\fsx|vga_b[6]~300_combout  & (\fsx|lineBuffer[11][1]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_b[6]~300_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_b[6]~300_combout ),
	.datac(\fsx|lineBuffer[11][1]~q ),
	.datad(\fsx|lineBuffer[75][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~301_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~301 .lut_mask = 16'hEC64;
defparam \fsx|vga_b[6]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneive_lcell_comb \fsx|lineBuffer[67][1]~1008 (
// Equation(s):
// \fsx|lineBuffer[67][1]~1008_combout  = (\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer[67][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~932_combout ),
	.datac(\fsx|lineBuffer[67][1]~q ),
	.datad(\fsx|lineBuffer[64][5]~25_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[67][1]~1008_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[67][1]~1008 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[67][1]~1008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \fsx|lineBuffer[67][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[67][1]~1008_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[67][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[67][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[67][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneive_lcell_comb \fsx|lineBuffer[2][1]~1007 (
// Equation(s):
// \fsx|lineBuffer[2][1]~1007_combout  = (\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer[2][1]~q )))

	.dataa(\fsx|lineBuffer~946_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[2][1]~q ),
	.datad(\fsx|lineBuffer[0][5]~29_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[2][1]~1007_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[2][1]~1007 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[2][1]~1007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \fsx|lineBuffer[2][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[2][1]~1007_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[2][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneive_lcell_comb \fsx|lineBuffer[66][1]~1006 (
// Equation(s):
// \fsx|lineBuffer[66][1]~1006_combout  = (\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer[66][1]~q )))

	.dataa(\fsx|lineBuffer~946_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[66][1]~q ),
	.datad(\fsx|lineBuffer[64][5]~25_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[66][1]~1006_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[66][1]~1006 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[66][1]~1006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \fsx|lineBuffer[66][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[66][1]~1006_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[66][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[66][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[66][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneive_lcell_comb \fsx|vga_b[6]~302 (
// Equation(s):
// \fsx|vga_b[6]~302_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[66][1]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  
// & (\fsx|lineBuffer[2][1]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[2][1]~q ),
	.datac(\fsx|lineBuffer[66][1]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~302_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~302 .lut_mask = 16'hFA44;
defparam \fsx|vga_b[6]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneive_lcell_comb \fsx|lineBuffer[3][1]~1005 (
// Equation(s):
// \fsx|lineBuffer[3][1]~1005_combout  = (\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer[3][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~932_combout ),
	.datac(\fsx|lineBuffer[3][1]~q ),
	.datad(\fsx|lineBuffer[0][5]~29_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[3][1]~1005_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[3][1]~1005 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[3][1]~1005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \fsx|lineBuffer[3][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[3][1]~1005_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[3][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneive_lcell_comb \fsx|vga_b[6]~303 (
// Equation(s):
// \fsx|vga_b[6]~303_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~302_combout  & (\fsx|lineBuffer[67][1]~q )) # (!\fsx|vga_b[6]~302_combout  & ((\fsx|lineBuffer[3][1]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[6]~302_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[67][1]~q ),
	.datac(\fsx|vga_b[6]~302_combout ),
	.datad(\fsx|lineBuffer[3][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~303_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~303 .lut_mask = 16'hDAD0;
defparam \fsx|vga_b[6]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneive_lcell_comb \fsx|vga_b[6]~304 (
// Equation(s):
// \fsx|vga_b[6]~304_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|vga_b[6]~301_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_b[6]~303_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|vga_b[6]~301_combout ),
	.datad(\fsx|vga_b[6]~303_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~304_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~304 .lut_mask = 16'hB9A8;
defparam \fsx|vga_b[6]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneive_lcell_comb \fsx|lineBuffer[83][1]~1000 (
// Equation(s):
// \fsx|lineBuffer[83][1]~1000_combout  = (\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer[83][1]~q ))

	.dataa(\fsx|lineBuffer[80][5]~15_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[83][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[83][1]~1000_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[83][1]~1000 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[83][1]~1000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \fsx|lineBuffer[83][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[83][1]~1000_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[83][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[83][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[83][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneive_lcell_comb \fsx|lineBuffer[18][1]~999 (
// Equation(s):
// \fsx|lineBuffer[18][1]~999_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[18][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[18][1]~q ),
	.datad(\fsx|lineBuffer[16][5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[18][1]~999_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[18][1]~999 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[18][1]~999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \fsx|lineBuffer[18][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[18][1]~999_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[18][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneive_lcell_comb \fsx|lineBuffer[82][1]~998 (
// Equation(s):
// \fsx|lineBuffer[82][1]~998_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[82][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[82][1]~q ),
	.datad(\fsx|lineBuffer[80][5]~15_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[82][1]~998_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[82][1]~998 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[82][1]~998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N19
dffeas \fsx|lineBuffer[82][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[82][1]~998_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[82][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[82][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[82][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneive_lcell_comb \fsx|vga_b[6]~298 (
// Equation(s):
// \fsx|vga_b[6]~298_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[1]~10_combout ) # (\fsx|lineBuffer[82][1]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[18][1]~q  & (!\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[18][1]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[82][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~298_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~298 .lut_mask = 16'hAEA4;
defparam \fsx|vga_b[6]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneive_lcell_comb \fsx|lineBuffer[19][1]~997 (
// Equation(s):
// \fsx|lineBuffer[19][1]~997_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[19][1]~q )))

	.dataa(\fsx|lineBuffer[16][5]~11_combout ),
	.datab(\fsx|lineBuffer~932_combout ),
	.datac(\fsx|lineBuffer[19][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[19][1]~997_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[19][1]~997 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[19][1]~997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N1
dffeas \fsx|lineBuffer[19][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[19][1]~997_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[19][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \fsx|vga_b[6]~299 (
// Equation(s):
// \fsx|vga_b[6]~299_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~298_combout  & (\fsx|lineBuffer[83][1]~q )) # (!\fsx|vga_b[6]~298_combout  & ((\fsx|lineBuffer[19][1]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[6]~298_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[83][1]~q ),
	.datac(\fsx|vga_b[6]~298_combout ),
	.datad(\fsx|lineBuffer[19][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~299_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~299 .lut_mask = 16'hDAD0;
defparam \fsx|vga_b[6]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneive_lcell_comb \fsx|vga_b[6]~307 (
// Equation(s):
// \fsx|vga_b[6]~307_combout  = (\fsx|vga_b[6]~304_combout  & ((\fsx|vga_b[6]~306_combout ) # ((!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_b[6]~304_combout  & (((\fsx|displayGen|o_h[5]~11_combout  & \fsx|vga_b[6]~299_combout ))))

	.dataa(\fsx|vga_b[6]~306_combout ),
	.datab(\fsx|vga_b[6]~304_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|vga_b[6]~299_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~307_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~307 .lut_mask = 16'hBC8C;
defparam \fsx|vga_b[6]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneive_lcell_comb \fsx|lineBuffer[139][1]~1049 (
// Equation(s):
// \fsx|lineBuffer[139][1]~1049_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[139][1]~q )))

	.dataa(\fsx|lineBuffer~932_combout ),
	.datab(\fsx|lineBuffer[136][5]~19_combout ),
	.datac(\fsx|lineBuffer[139][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[139][1]~1049_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[139][1]~1049 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[139][1]~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N9
dffeas \fsx|lineBuffer[139][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[139][1]~1049_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[139][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[139][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[139][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneive_lcell_comb \fsx|lineBuffer[154][1]~1050 (
// Equation(s):
// \fsx|lineBuffer[154][1]~1050_combout  = (\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer~946_combout ))) # (!\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer[154][1]~q ))

	.dataa(\fsx|lineBuffer[152][5]~35_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[154][1]~q ),
	.datad(\fsx|lineBuffer~946_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[154][1]~1050_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[154][1]~1050 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[154][1]~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \fsx|lineBuffer[154][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[154][1]~1050_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[154][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[154][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[154][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneive_lcell_comb \fsx|lineBuffer[138][1]~1051 (
// Equation(s):
// \fsx|lineBuffer[138][1]~1051_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[138][1]~q )))

	.dataa(\fsx|lineBuffer~946_combout ),
	.datab(\fsx|lineBuffer[136][5]~19_combout ),
	.datac(\fsx|lineBuffer[138][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[138][1]~1051_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[138][1]~1051 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[138][1]~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \fsx|lineBuffer[138][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[138][1]~1051_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[138][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[138][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[138][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneive_lcell_comb \fsx|vga_b[6]~331 (
// Equation(s):
// \fsx|vga_b[6]~331_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[154][1]~q )) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[138][1]~q )))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[154][1]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[138][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~331_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~331 .lut_mask = 16'hE5E0;
defparam \fsx|vga_b[6]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneive_lcell_comb \fsx|lineBuffer[155][1]~1052 (
// Equation(s):
// \fsx|lineBuffer[155][1]~1052_combout  = (\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer[155][1]~q ))

	.dataa(\fsx|lineBuffer[152][5]~35_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[155][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[155][1]~1052_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[155][1]~1052 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[155][1]~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \fsx|lineBuffer[155][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[155][1]~1052_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[155][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[155][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[155][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneive_lcell_comb \fsx|vga_b[6]~332 (
// Equation(s):
// \fsx|vga_b[6]~332_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~331_combout  & ((\fsx|lineBuffer[155][1]~q ))) # (!\fsx|vga_b[6]~331_combout  & (\fsx|lineBuffer[139][1]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[6]~331_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[139][1]~q ),
	.datac(\fsx|vga_b[6]~331_combout ),
	.datad(\fsx|lineBuffer[155][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~332_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~332 .lut_mask = 16'hF858;
defparam \fsx|vga_b[6]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneive_lcell_comb \fsx|lineBuffer[130][1]~1055 (
// Equation(s):
// \fsx|lineBuffer[130][1]~1055_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[130][1]~q )))

	.dataa(\fsx|lineBuffer~946_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[130][1]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[130][1]~1055_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[130][1]~1055 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[130][1]~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N23
dffeas \fsx|lineBuffer[130][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[130][1]~1055_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[130][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[130][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[130][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneive_lcell_comb \fsx|lineBuffer[146][1]~1054 (
// Equation(s):
// \fsx|lineBuffer[146][1]~1054_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[146][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[146][1]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[146][1]~1054_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[146][1]~1054 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[146][1]~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N27
dffeas \fsx|lineBuffer[146][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[146][1]~1054_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[146][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[146][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[146][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \fsx|vga_b[6]~333 (
// Equation(s):
// \fsx|vga_b[6]~333_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[146][1]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  
// & (\fsx|lineBuffer[130][1]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[130][1]~q ),
	.datad(\fsx|lineBuffer[146][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~333_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~333 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[6]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneive_lcell_comb \fsx|lineBuffer[147][1]~1056 (
// Equation(s):
// \fsx|lineBuffer[147][1]~1056_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[147][1]~q )))

	.dataa(\fsx|lineBuffer~932_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[147][1]~q ),
	.datad(\fsx|lineBuffer[144][5]~5_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[147][1]~1056_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[147][1]~1056 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[147][1]~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \fsx|lineBuffer[147][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[147][1]~1056_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[147][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[147][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[147][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneive_lcell_comb \fsx|lineBuffer[131][1]~1053 (
// Equation(s):
// \fsx|lineBuffer[131][1]~1053_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[131][1]~q )))

	.dataa(\fsx|lineBuffer~932_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[131][1]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[131][1]~1053_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[131][1]~1053 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[131][1]~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N21
dffeas \fsx|lineBuffer[131][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[131][1]~1053_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[131][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[131][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[131][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \fsx|vga_b[6]~334 (
// Equation(s):
// \fsx|vga_b[6]~334_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~333_combout  & (\fsx|lineBuffer[147][1]~q )) # (!\fsx|vga_b[6]~333_combout  & ((\fsx|lineBuffer[131][1]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_b[6]~333_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_b[6]~333_combout ),
	.datac(\fsx|lineBuffer[147][1]~q ),
	.datad(\fsx|lineBuffer[131][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~334_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~334 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[6]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneive_lcell_comb \fsx|vga_b[6]~335 (
// Equation(s):
// \fsx|vga_b[6]~335_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_b[6]~332_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  
// & ((\fsx|vga_b[6]~334_combout )))))

	.dataa(\fsx|vga_b[6]~332_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|vga_b[6]~334_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~335_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~335 .lut_mask = 16'hE3E0;
defparam \fsx|vga_b[6]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \fsx|lineBuffer[203][1]~1057 (
// Equation(s):
// \fsx|lineBuffer[203][1]~1057_combout  = (\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer[203][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[200][5]~24_combout ),
	.datac(\fsx|lineBuffer[203][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[203][1]~1057_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[203][1]~1057 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[203][1]~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \fsx|lineBuffer[203][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[203][1]~1057_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[203][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[203][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[203][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \fsx|lineBuffer[219][1]~1060 (
// Equation(s):
// \fsx|lineBuffer[219][1]~1060_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[219][1]~q )))

	.dataa(\fsx|lineBuffer~932_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[219][1]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[219][1]~1060_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[219][1]~1060 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[219][1]~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \fsx|lineBuffer[219][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[219][1]~1060_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[219][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[219][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[219][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \fsx|lineBuffer[218][1]~1058 (
// Equation(s):
// \fsx|lineBuffer[218][1]~1058_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[218][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[218][1]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[218][1]~1058_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[218][1]~1058 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[218][1]~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N3
dffeas \fsx|lineBuffer[218][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[218][1]~1058_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[218][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[218][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[218][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \fsx|lineBuffer[202][1]~1059 (
// Equation(s):
// \fsx|lineBuffer[202][1]~1059_combout  = (\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer~946_combout ))) # (!\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer[202][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[200][5]~24_combout ),
	.datac(\fsx|lineBuffer[202][1]~q ),
	.datad(\fsx|lineBuffer~946_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[202][1]~1059_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[202][1]~1059 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[202][1]~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \fsx|lineBuffer[202][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[202][1]~1059_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[202][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[202][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[202][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \fsx|vga_b[6]~336 (
// Equation(s):
// \fsx|vga_b[6]~336_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[218][1]~q ) # ((\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((!\fsx|displayGen|o_h[1]~10_combout  & \fsx|lineBuffer[202][1]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[218][1]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[202][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~336_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~336 .lut_mask = 16'hADA8;
defparam \fsx|vga_b[6]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \fsx|vga_b[6]~337 (
// Equation(s):
// \fsx|vga_b[6]~337_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~336_combout  & ((\fsx|lineBuffer[219][1]~q ))) # (!\fsx|vga_b[6]~336_combout  & (\fsx|lineBuffer[203][1]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[6]~336_combout ))))

	.dataa(\fsx|lineBuffer[203][1]~q ),
	.datab(\fsx|lineBuffer[219][1]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[6]~336_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~337_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~337 .lut_mask = 16'hCFA0;
defparam \fsx|vga_b[6]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneive_lcell_comb \fsx|lineBuffer[211][1]~1048 (
// Equation(s):
// \fsx|lineBuffer[211][1]~1048_combout  = (\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer[211][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[208][5]~8_combout ),
	.datac(\fsx|lineBuffer[211][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[211][1]~1048_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[211][1]~1048 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[211][1]~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \fsx|lineBuffer[211][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[211][1]~1048_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[211][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[211][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[211][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneive_lcell_comb \fsx|lineBuffer[195][1]~1045 (
// Equation(s):
// \fsx|lineBuffer[195][1]~1045_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[195][1]~q )))

	.dataa(\fsx|lineBuffer~932_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[195][1]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[195][1]~1045_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[195][1]~1045 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[195][1]~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N27
dffeas \fsx|lineBuffer[195][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[195][1]~1045_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[195][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[195][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[195][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \fsx|lineBuffer[194][1]~1047 (
// Equation(s):
// \fsx|lineBuffer[194][1]~1047_combout  = (\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer~946_combout ))) # (!\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer[194][1]~q ))

	.dataa(\fsx|lineBuffer[192][5]~31_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[194][1]~q ),
	.datad(\fsx|lineBuffer~946_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[194][1]~1047_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[194][1]~1047 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[194][1]~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \fsx|lineBuffer[194][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[194][1]~1047_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[194][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[194][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[194][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \fsx|lineBuffer[210][1]~1046 (
// Equation(s):
// \fsx|lineBuffer[210][1]~1046_combout  = (\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer~946_combout ))) # (!\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer[210][1]~q ))

	.dataa(\fsx|lineBuffer[208][5]~8_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[210][1]~q ),
	.datad(\fsx|lineBuffer~946_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[210][1]~1046_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[210][1]~1046 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[210][1]~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \fsx|lineBuffer[210][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[210][1]~1046_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[210][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[210][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[210][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \fsx|vga_b[6]~329 (
// Equation(s):
// \fsx|vga_b[6]~329_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[1]~10_combout ) # ((\fsx|lineBuffer[210][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[194][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[194][1]~q ),
	.datad(\fsx|lineBuffer[210][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~329_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~329 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \fsx|vga_b[6]~330 (
// Equation(s):
// \fsx|vga_b[6]~330_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~329_combout  & (\fsx|lineBuffer[211][1]~q )) # (!\fsx|vga_b[6]~329_combout  & ((\fsx|lineBuffer[195][1]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[6]~329_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[211][1]~q ),
	.datac(\fsx|lineBuffer[195][1]~q ),
	.datad(\fsx|vga_b[6]~329_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~330_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~330 .lut_mask = 16'hDDA0;
defparam \fsx|vga_b[6]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \fsx|vga_b[6]~338 (
// Equation(s):
// \fsx|vga_b[6]~338_combout  = (\fsx|vga_b[6]~335_combout  & ((\fsx|vga_b[6]~337_combout ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_b[6]~335_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|vga_b[6]~330_combout ))))

	.dataa(\fsx|vga_b[6]~335_combout ),
	.datab(\fsx|vga_b[6]~337_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_b[6]~330_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~338_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~338 .lut_mask = 16'hDA8A;
defparam \fsx|vga_b[6]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \fsx|lineBuffer~951 (
// Equation(s):
// \fsx|lineBuffer~951_combout  = (\fsx|Mux0~20_combout  & ((\fsx|Mux1~20_combout ) # ((\vram32|ram_rtl_0|auto_generated|ram_block1a9 )))) # (!\fsx|Mux0~20_combout  & (!\fsx|Mux1~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(\fsx|Mux0~20_combout ),
	.datab(\fsx|Mux1~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~951_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~951 .lut_mask = 16'hBA98;
defparam \fsx|lineBuffer~951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \fsx|lineBuffer~952 (
// Equation(s):
// \fsx|lineBuffer~952_combout  = (\fsx|lineBuffer~951_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ) # ((!\fsx|Mux1~20_combout )))) # (!\fsx|lineBuffer~951_combout  & (((\fsx|Mux1~20_combout  & 
// \vram32|ram_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\fsx|lineBuffer~951_combout ),
	.datac(\fsx|Mux1~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~952_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~952 .lut_mask = 16'hBC8C;
defparam \fsx|lineBuffer~952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \fsx|lineBuffer[208][1]~1014 (
// Equation(s):
// \fsx|lineBuffer[208][1]~1014_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[208][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~952_combout ),
	.datac(\fsx|lineBuffer[208][1]~q ),
	.datad(\fsx|lineBuffer[208][5]~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[208][1]~1014_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[208][1]~1014 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[208][1]~1014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \fsx|lineBuffer[208][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[208][1]~1014_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[208][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[208][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[208][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \fsx|lineBuffer[144][1]~1015 (
// Equation(s):
// \fsx|lineBuffer[144][1]~1015_combout  = (\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer~952_combout ))) # (!\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer[144][1]~q ))

	.dataa(\fsx|lineBuffer[144][5]~5_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[144][1]~q ),
	.datad(\fsx|lineBuffer~952_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[144][1]~1015_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[144][1]~1015 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[144][1]~1015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \fsx|lineBuffer[144][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[144][1]~1015_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[144][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[144][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[144][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \fsx|vga_b[6]~308 (
// Equation(s):
// \fsx|vga_b[6]~308_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[208][1]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|lineBuffer[144][1]~q )))))

	.dataa(\fsx|lineBuffer[208][1]~q ),
	.datab(\fsx|lineBuffer[144][1]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~308_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~308 .lut_mask = 16'hFA0C;
defparam \fsx|vga_b[6]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \fsx|lineBuffer~925 (
// Equation(s):
// \fsx|lineBuffer~925_combout  = (\fsx|Mux3~20_combout  & (\fsx|Mux2~20_combout )) # (!\fsx|Mux3~20_combout  & ((\fsx|Mux2~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a9 )) # (!\fsx|Mux2~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a25 )))))

	.dataa(\fsx|Mux3~20_combout ),
	.datab(\fsx|Mux2~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~925_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~925 .lut_mask = 16'hD9C8;
defparam \fsx|lineBuffer~925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \fsx|lineBuffer~926 (
// Equation(s):
// \fsx|lineBuffer~926_combout  = (\fsx|lineBuffer~925_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout )) # (!\fsx|Mux3~20_combout ))) # (!\fsx|lineBuffer~925_combout  & (\fsx|Mux3~20_combout  & 
// ((\vram32|ram_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\fsx|lineBuffer~925_combout ),
	.datab(\fsx|Mux3~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~926_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~926 .lut_mask = 16'hE6A2;
defparam \fsx|lineBuffer~926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \fsx|lineBuffer[209][1]~1016 (
// Equation(s):
// \fsx|lineBuffer[209][1]~1016_combout  = (\fsx|lineBuffer[208][5]~8_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[208][5]~8_combout  & ((\fsx|lineBuffer[209][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~926_combout ),
	.datac(\fsx|lineBuffer[209][1]~q ),
	.datad(\fsx|lineBuffer[208][5]~8_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[209][1]~1016_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[209][1]~1016 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[209][1]~1016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \fsx|lineBuffer[209][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[209][1]~1016_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[209][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[209][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[209][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \fsx|lineBuffer[145][1]~1013 (
// Equation(s):
// \fsx|lineBuffer[145][1]~1013_combout  = (\fsx|lineBuffer[144][5]~5_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[144][5]~5_combout  & ((\fsx|lineBuffer[145][1]~q )))

	.dataa(\fsx|lineBuffer[144][5]~5_combout ),
	.datab(\fsx|lineBuffer~926_combout ),
	.datac(\fsx|lineBuffer[145][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[145][1]~1013_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[145][1]~1013 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[145][1]~1013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \fsx|lineBuffer[145][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[145][1]~1013_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[145][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[145][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[145][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \fsx|vga_b[6]~309 (
// Equation(s):
// \fsx|vga_b[6]~309_combout  = (\fsx|vga_b[6]~308_combout  & ((\fsx|lineBuffer[209][1]~q ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_b[6]~308_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|lineBuffer[145][1]~q ))))

	.dataa(\fsx|vga_b[6]~308_combout ),
	.datab(\fsx|lineBuffer[209][1]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[145][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~309_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~309 .lut_mask = 16'hDA8A;
defparam \fsx|vga_b[6]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneive_lcell_comb \fsx|lineBuffer[152][1]~1027 (
// Equation(s):
// \fsx|lineBuffer[152][1]~1027_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[152][1]~q )))

	.dataa(\fsx|lineBuffer[152][5]~35_combout ),
	.datab(\fsx|lineBuffer~952_combout ),
	.datac(\fsx|lineBuffer[152][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[152][1]~1027_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[152][1]~1027 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[152][1]~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \fsx|lineBuffer[152][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[152][1]~1027_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[152][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[152][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[152][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneive_lcell_comb \fsx|lineBuffer[216][1]~1026 (
// Equation(s):
// \fsx|lineBuffer[216][1]~1026_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[216][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~952_combout ),
	.datac(\fsx|lineBuffer[216][1]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[216][1]~1026_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[216][1]~1026 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[216][1]~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N3
dffeas \fsx|lineBuffer[216][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[216][1]~1026_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[216][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[216][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[216][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneive_lcell_comb \fsx|vga_b[6]~315 (
// Equation(s):
// \fsx|vga_b[6]~315_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[1]~10_combout ) # (\fsx|lineBuffer[216][1]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[152][1]~q  & (!\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|lineBuffer[152][1]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|lineBuffer[216][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~315_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~315 .lut_mask = 16'hAEA4;
defparam \fsx|vga_b[6]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \fsx|lineBuffer[153][1]~1025 (
// Equation(s):
// \fsx|lineBuffer[153][1]~1025_combout  = (\fsx|lineBuffer[152][5]~35_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[152][5]~35_combout  & ((\fsx|lineBuffer[153][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[153][1]~q ),
	.datad(\fsx|lineBuffer[152][5]~35_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[153][1]~1025_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[153][1]~1025 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[153][1]~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \fsx|lineBuffer[153][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[153][1]~1025_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[153][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[153][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[153][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \fsx|lineBuffer[217][1]~1028 (
// Equation(s):
// \fsx|lineBuffer[217][1]~1028_combout  = (\fsx|lineBuffer[220][5]~39_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[220][5]~39_combout  & ((\fsx|lineBuffer[217][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[217][1]~q ),
	.datad(\fsx|lineBuffer[220][5]~39_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[217][1]~1028_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[217][1]~1028 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[217][1]~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \fsx|lineBuffer[217][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[217][1]~1028_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[217][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[217][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[217][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \fsx|vga_b[6]~316 (
// Equation(s):
// \fsx|vga_b[6]~316_combout  = (\fsx|vga_b[6]~315_combout  & (((\fsx|lineBuffer[217][1]~q )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_b[6]~315_combout  & (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|lineBuffer[153][1]~q )))

	.dataa(\fsx|vga_b[6]~315_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[153][1]~q ),
	.datad(\fsx|lineBuffer[217][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~316_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~316 .lut_mask = 16'hEA62;
defparam \fsx|vga_b[6]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \fsx|lineBuffer[201][1]~1020 (
// Equation(s):
// \fsx|lineBuffer[201][1]~1020_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[201][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[201][1]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[201][1]~1020_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[201][1]~1020 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[201][1]~1020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \fsx|lineBuffer[201][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[201][1]~1020_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[201][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[201][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[201][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \fsx|lineBuffer[136][1]~1019 (
// Equation(s):
// \fsx|lineBuffer[136][1]~1019_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[136][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[136][1]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[136][1]~1019_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[136][1]~1019 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[136][1]~1019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \fsx|lineBuffer[136][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[136][1]~1019_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[136][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[136][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[136][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \fsx|lineBuffer[200][1]~1018 (
// Equation(s):
// \fsx|lineBuffer[200][1]~1018_combout  = (\fsx|lineBuffer[200][5]~24_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[200][5]~24_combout  & ((\fsx|lineBuffer[200][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[200][1]~q ),
	.datad(\fsx|lineBuffer[200][5]~24_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[200][1]~1018_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[200][1]~1018 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[200][1]~1018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \fsx|lineBuffer[200][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[200][1]~1018_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[200][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[200][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[200][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \fsx|vga_b[6]~310 (
// Equation(s):
// \fsx|vga_b[6]~310_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[200][1]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[136][1]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[136][1]~q ),
	.datad(\fsx|lineBuffer[200][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~310_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~310 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[6]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \fsx|lineBuffer[137][1]~1017 (
// Equation(s):
// \fsx|lineBuffer[137][1]~1017_combout  = (\fsx|lineBuffer[136][5]~19_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[136][5]~19_combout  & ((\fsx|lineBuffer[137][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[137][1]~q ),
	.datad(\fsx|lineBuffer[136][5]~19_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[137][1]~1017_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[137][1]~1017 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[137][1]~1017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \fsx|lineBuffer[137][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[137][1]~1017_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[137][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[137][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[137][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \fsx|vga_b[6]~311 (
// Equation(s):
// \fsx|vga_b[6]~311_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~310_combout  & (\fsx|lineBuffer[201][1]~q )) # (!\fsx|vga_b[6]~310_combout  & ((\fsx|lineBuffer[137][1]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[6]~310_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[201][1]~q ),
	.datac(\fsx|vga_b[6]~310_combout ),
	.datad(\fsx|lineBuffer[137][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~311_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~311 .lut_mask = 16'hDAD0;
defparam \fsx|vga_b[6]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \fsx|lineBuffer[129][1]~1021 (
// Equation(s):
// \fsx|lineBuffer[129][1]~1021_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[129][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[129][1]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[129][1]~1021_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[129][1]~1021 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[129][1]~1021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \fsx|lineBuffer[129][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[129][1]~1021_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[129][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[129][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[129][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \fsx|lineBuffer[193][1]~1024 (
// Equation(s):
// \fsx|lineBuffer[193][1]~1024_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[193][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[193][1]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[193][1]~1024_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[193][1]~1024 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[193][1]~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \fsx|lineBuffer[193][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[193][1]~1024_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[193][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[193][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[193][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \fsx|lineBuffer[128][1]~1023 (
// Equation(s):
// \fsx|lineBuffer[128][1]~1023_combout  = (\fsx|lineBuffer[128][5]~27_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[128][5]~27_combout  & ((\fsx|lineBuffer[128][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[128][1]~q ),
	.datad(\fsx|lineBuffer[128][5]~27_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[128][1]~1023_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[128][1]~1023 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[128][1]~1023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \fsx|lineBuffer[128][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[128][1]~1023_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[128][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[128][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[128][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \fsx|lineBuffer[192][1]~1022 (
// Equation(s):
// \fsx|lineBuffer[192][1]~1022_combout  = (\fsx|lineBuffer[192][5]~31_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[192][5]~31_combout  & ((\fsx|lineBuffer[192][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[192][1]~q ),
	.datad(\fsx|lineBuffer[192][5]~31_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[192][1]~1022_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[192][1]~1022 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[192][1]~1022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \fsx|lineBuffer[192][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[192][1]~1022_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[192][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[192][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[192][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \fsx|vga_b[6]~312 (
// Equation(s):
// \fsx|vga_b[6]~312_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[192][1]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[128][1]~q ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[128][1]~q ),
	.datad(\fsx|lineBuffer[192][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~312_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~312 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[6]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \fsx|vga_b[6]~313 (
// Equation(s):
// \fsx|vga_b[6]~313_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~312_combout  & ((\fsx|lineBuffer[193][1]~q ))) # (!\fsx|vga_b[6]~312_combout  & (\fsx|lineBuffer[129][1]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[6]~312_combout ))))

	.dataa(\fsx|lineBuffer[129][1]~q ),
	.datab(\fsx|lineBuffer[193][1]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[6]~312_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~313_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~313 .lut_mask = 16'hCFA0;
defparam \fsx|vga_b[6]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \fsx|vga_b[6]~314 (
// Equation(s):
// \fsx|vga_b[6]~314_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_b[6]~311_combout )) # 
// (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~313_combout )))))

	.dataa(\fsx|vga_b[6]~311_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|vga_b[6]~313_combout ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~314_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~314 .lut_mask = 16'hEE30;
defparam \fsx|vga_b[6]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \fsx|vga_b[6]~317 (
// Equation(s):
// \fsx|vga_b[6]~317_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_b[6]~314_combout  & ((\fsx|vga_b[6]~316_combout ))) # (!\fsx|vga_b[6]~314_combout  & (\fsx|vga_b[6]~309_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_b[6]~314_combout ))))

	.dataa(\fsx|vga_b[6]~309_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|vga_b[6]~316_combout ),
	.datad(\fsx|vga_b[6]~314_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~317_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~317 .lut_mask = 16'hF388;
defparam \fsx|vga_b[6]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \fsx|lineBuffer[25][1]~1041 (
// Equation(s):
// \fsx|lineBuffer[25][1]~1041_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[25][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~926_combout ),
	.datac(\fsx|lineBuffer[25][1]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[25][1]~1041_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[25][1]~1041 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[25][1]~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \fsx|lineBuffer[25][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[25][1]~1041_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[25][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \fsx|lineBuffer[89][1]~1044 (
// Equation(s):
// \fsx|lineBuffer[89][1]~1044_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[89][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~926_combout ),
	.datac(\fsx|lineBuffer[89][1]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[89][1]~1044_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[89][1]~1044 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[89][1]~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \fsx|lineBuffer[89][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[89][1]~1044_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[89][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[89][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[89][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \fsx|lineBuffer[88][1]~1042 (
// Equation(s):
// \fsx|lineBuffer[88][1]~1042_combout  = (\fsx|lineBuffer[88][5]~33_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[88][5]~33_combout  & ((\fsx|lineBuffer[88][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~952_combout ),
	.datac(\fsx|lineBuffer[88][1]~q ),
	.datad(\fsx|lineBuffer[88][5]~33_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[88][1]~1042_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[88][1]~1042 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[88][1]~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \fsx|lineBuffer[88][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[88][1]~1042_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[88][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[88][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[88][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \fsx|lineBuffer[24][1]~1043 (
// Equation(s):
// \fsx|lineBuffer[24][1]~1043_combout  = (\fsx|lineBuffer[24][5]~37_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[24][5]~37_combout  & ((\fsx|lineBuffer[24][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~952_combout ),
	.datac(\fsx|lineBuffer[24][1]~q ),
	.datad(\fsx|lineBuffer[24][5]~37_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[24][1]~1043_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[24][1]~1043 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[24][1]~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \fsx|lineBuffer[24][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[24][1]~1043_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[24][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \fsx|vga_b[6]~325 (
// Equation(s):
// \fsx|vga_b[6]~325_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[88][1]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|lineBuffer[24][1]~q )))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[88][1]~q ),
	.datac(\fsx|lineBuffer[24][1]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~325_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~325 .lut_mask = 16'hEE50;
defparam \fsx|vga_b[6]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \fsx|vga_b[6]~326 (
// Equation(s):
// \fsx|vga_b[6]~326_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~325_combout  & ((\fsx|lineBuffer[89][1]~q ))) # (!\fsx|vga_b[6]~325_combout  & (\fsx|lineBuffer[25][1]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[6]~325_combout ))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[25][1]~q ),
	.datac(\fsx|lineBuffer[89][1]~q ),
	.datad(\fsx|vga_b[6]~325_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~326_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~326 .lut_mask = 16'hF588;
defparam \fsx|vga_b[6]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \fsx|lineBuffer[81][1]~1032 (
// Equation(s):
// \fsx|lineBuffer[81][1]~1032_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[81][1]~q )))

	.dataa(\fsx|lineBuffer[80][5]~15_combout ),
	.datab(\fsx|lineBuffer~926_combout ),
	.datac(\fsx|lineBuffer[81][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[81][1]~1032_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[81][1]~1032 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[81][1]~1032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \fsx|lineBuffer[81][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[81][1]~1032_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[81][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[81][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[81][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \fsx|lineBuffer[17][1]~1029 (
// Equation(s):
// \fsx|lineBuffer[17][1]~1029_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[17][1]~q )))

	.dataa(\fsx|lineBuffer[16][5]~11_combout ),
	.datab(\fsx|lineBuffer~926_combout ),
	.datac(\fsx|lineBuffer[17][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[17][1]~1029_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[17][1]~1029 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[17][1]~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \fsx|lineBuffer[17][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[17][1]~1029_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[17][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \fsx|lineBuffer[80][1]~1030 (
// Equation(s):
// \fsx|lineBuffer[80][1]~1030_combout  = (\fsx|lineBuffer[80][5]~15_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[80][5]~15_combout  & ((\fsx|lineBuffer[80][1]~q )))

	.dataa(\fsx|lineBuffer[80][5]~15_combout ),
	.datab(\fsx|lineBuffer~952_combout ),
	.datac(\fsx|lineBuffer[80][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[80][1]~1030_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[80][1]~1030 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[80][1]~1030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \fsx|lineBuffer[80][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[80][1]~1030_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[80][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[80][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[80][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \fsx|lineBuffer[16][1]~1031 (
// Equation(s):
// \fsx|lineBuffer[16][1]~1031_combout  = (\fsx|lineBuffer[16][5]~11_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[16][5]~11_combout  & ((\fsx|lineBuffer[16][1]~q )))

	.dataa(\fsx|lineBuffer[16][5]~11_combout ),
	.datab(\fsx|lineBuffer~952_combout ),
	.datac(\fsx|lineBuffer[16][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[16][1]~1031_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[16][1]~1031 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[16][1]~1031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \fsx|lineBuffer[16][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[16][1]~1031_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[16][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \fsx|vga_b[6]~318 (
// Equation(s):
// \fsx|vga_b[6]~318_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[80][1]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|lineBuffer[16][1]~q )))))

	.dataa(\fsx|lineBuffer[80][1]~q ),
	.datab(\fsx|lineBuffer[16][1]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~318_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~318 .lut_mask = 16'hFA0C;
defparam \fsx|vga_b[6]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \fsx|vga_b[6]~319 (
// Equation(s):
// \fsx|vga_b[6]~319_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~318_combout  & (\fsx|lineBuffer[81][1]~q )) # (!\fsx|vga_b[6]~318_combout  & ((\fsx|lineBuffer[17][1]~q ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[6]~318_combout ))))

	.dataa(\fsx|lineBuffer[81][1]~q ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[17][1]~q ),
	.datad(\fsx|vga_b[6]~318_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~319_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~319 .lut_mask = 16'hBBC0;
defparam \fsx|vga_b[6]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \fsx|lineBuffer[64][1]~1038 (
// Equation(s):
// \fsx|lineBuffer[64][1]~1038_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~952_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[64][1]~q ))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[64][1]~q ),
	.datad(\fsx|lineBuffer~952_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[64][1]~1038_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[64][1]~1038 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[64][1]~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \fsx|lineBuffer[64][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[64][1]~1038_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[64][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[64][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[64][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \fsx|lineBuffer[0][1]~1039 (
// Equation(s):
// \fsx|lineBuffer[0][1]~1039_combout  = (\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer~952_combout ))) # (!\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer[0][1]~q ))

	.dataa(\fsx|lineBuffer[0][5]~29_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[0][1]~q ),
	.datad(\fsx|lineBuffer~952_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[0][1]~1039_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[0][1]~1039 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[0][1]~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \fsx|lineBuffer[0][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[0][1]~1039_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[0][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \fsx|vga_b[6]~322 (
// Equation(s):
// \fsx|vga_b[6]~322_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[1]~10_combout ) # ((\fsx|lineBuffer[64][1]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|lineBuffer[0][1]~q ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|lineBuffer[64][1]~q ),
	.datad(\fsx|lineBuffer[0][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~322_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~322 .lut_mask = 16'hB9A8;
defparam \fsx|vga_b[6]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \fsx|lineBuffer[1][1]~1037 (
// Equation(s):
// \fsx|lineBuffer[1][1]~1037_combout  = (\fsx|lineBuffer[0][5]~29_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[0][5]~29_combout  & ((\fsx|lineBuffer[1][1]~q )))

	.dataa(\fsx|lineBuffer[0][5]~29_combout ),
	.datab(\fsx|lineBuffer~926_combout ),
	.datac(\fsx|lineBuffer[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[1][1]~1037_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[1][1]~1037 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[1][1]~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \fsx|lineBuffer[1][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[1][1]~1037_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[1][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \fsx|lineBuffer[65][1]~1040 (
// Equation(s):
// \fsx|lineBuffer[65][1]~1040_combout  = (\fsx|lineBuffer[64][5]~25_combout  & ((\fsx|lineBuffer~926_combout ))) # (!\fsx|lineBuffer[64][5]~25_combout  & (\fsx|lineBuffer[65][1]~q ))

	.dataa(\fsx|lineBuffer[64][5]~25_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[65][1]~q ),
	.datad(\fsx|lineBuffer~926_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[65][1]~1040_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[65][1]~1040 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[65][1]~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \fsx|lineBuffer[65][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[65][1]~1040_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[65][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[65][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[65][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \fsx|vga_b[6]~323 (
// Equation(s):
// \fsx|vga_b[6]~323_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~322_combout  & ((\fsx|lineBuffer[65][1]~q ))) # (!\fsx|vga_b[6]~322_combout  & (\fsx|lineBuffer[1][1]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (\fsx|vga_b[6]~322_combout ))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|vga_b[6]~322_combout ),
	.datac(\fsx|lineBuffer[1][1]~q ),
	.datad(\fsx|lineBuffer[65][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~323_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~323 .lut_mask = 16'hEC64;
defparam \fsx|vga_b[6]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \fsx|lineBuffer[9][1]~1033 (
// Equation(s):
// \fsx|lineBuffer[9][1]~1033_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[9][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~926_combout ),
	.datac(\fsx|lineBuffer[9][1]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[9][1]~1033_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[9][1]~1033 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[9][1]~1033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \fsx|lineBuffer[9][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[9][1]~1033_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[9][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \fsx|lineBuffer[73][1]~1036 (
// Equation(s):
// \fsx|lineBuffer[73][1]~1036_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[73][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~926_combout ),
	.datac(\fsx|lineBuffer[73][1]~q ),
	.datad(\fsx|lineBuffer[72][5]~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[73][1]~1036_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[73][1]~1036 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[73][1]~1036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \fsx|lineBuffer[73][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[73][1]~1036_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[73][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[73][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[73][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \fsx|lineBuffer[72][1]~1034 (
// Equation(s):
// \fsx|lineBuffer[72][1]~1034_combout  = (\fsx|lineBuffer[72][5]~20_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[72][5]~20_combout  & ((\fsx|lineBuffer[72][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~952_combout ),
	.datac(\fsx|lineBuffer[72][1]~q ),
	.datad(\fsx|lineBuffer[72][5]~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[72][1]~1034_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[72][1]~1034 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[72][1]~1034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \fsx|lineBuffer[72][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[72][1]~1034_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[72][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[72][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[72][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \fsx|lineBuffer[8][1]~1035 (
// Equation(s):
// \fsx|lineBuffer[8][1]~1035_combout  = (\fsx|lineBuffer[8][5]~16_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[8][5]~16_combout  & ((\fsx|lineBuffer[8][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~952_combout ),
	.datac(\fsx|lineBuffer[8][1]~q ),
	.datad(\fsx|lineBuffer[8][5]~16_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[8][1]~1035_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[8][1]~1035 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[8][1]~1035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \fsx|lineBuffer[8][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[8][1]~1035_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[8][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \fsx|vga_b[6]~320 (
// Equation(s):
// \fsx|vga_b[6]~320_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[72][1]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// ((\fsx|lineBuffer[8][1]~q )))))

	.dataa(\fsx|displayGen|o_h[1]~10_combout ),
	.datab(\fsx|lineBuffer[72][1]~q ),
	.datac(\fsx|lineBuffer[8][1]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~320_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~320 .lut_mask = 16'hEE50;
defparam \fsx|vga_b[6]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \fsx|vga_b[6]~321 (
// Equation(s):
// \fsx|vga_b[6]~321_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~320_combout  & ((\fsx|lineBuffer[73][1]~q ))) # (!\fsx|vga_b[6]~320_combout  & (\fsx|lineBuffer[9][1]~q )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[6]~320_combout ))))

	.dataa(\fsx|lineBuffer[9][1]~q ),
	.datab(\fsx|lineBuffer[73][1]~q ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[6]~320_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~321_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~321 .lut_mask = 16'hCFA0;
defparam \fsx|vga_b[6]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \fsx|vga_b[6]~324 (
// Equation(s):
// \fsx|vga_b[6]~324_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[5]~11_combout ) # (\fsx|vga_b[6]~321_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_b[6]~323_combout  & (!\fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|vga_b[6]~323_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|vga_b[6]~321_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~324_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~324 .lut_mask = 16'hCEC2;
defparam \fsx|vga_b[6]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \fsx|vga_b[6]~327 (
// Equation(s):
// \fsx|vga_b[6]~327_combout  = (\fsx|vga_b[6]~324_combout  & ((\fsx|vga_b[6]~326_combout ) # ((!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_b[6]~324_combout  & (((\fsx|vga_b[6]~319_combout  & \fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|vga_b[6]~326_combout ),
	.datab(\fsx|vga_b[6]~319_combout ),
	.datac(\fsx|vga_b[6]~324_combout ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~327_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~327 .lut_mask = 16'hACF0;
defparam \fsx|vga_b[6]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \fsx|vga_b[6]~328 (
// Equation(s):
// \fsx|vga_b[6]~328_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & (\fsx|vga_b[6]~317_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  
// & ((\fsx|vga_b[6]~327_combout )))))

	.dataa(\fsx|vga_b[6]~317_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_b[6]~327_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~328_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~328 .lut_mask = 16'hE3E0;
defparam \fsx|vga_b[6]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \fsx|vga_b[6]~339 (
// Equation(s):
// \fsx|vga_b[6]~339_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[6]~328_combout  & ((\fsx|vga_b[6]~338_combout ))) # (!\fsx|vga_b[6]~328_combout  & (\fsx|vga_b[6]~307_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_b[6]~328_combout ))))

	.dataa(\fsx|vga_b[6]~307_combout ),
	.datab(\fsx|vga_b[6]~338_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_b[6]~328_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~339_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~339 .lut_mask = 16'hCFA0;
defparam \fsx|vga_b[6]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \fsx|lineBuffer[105][1]~989 (
// Equation(s):
// \fsx|lineBuffer[105][1]~989_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[105][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(\fsx|lineBuffer[104][5]~17_combout ),
	.datac(\fsx|lineBuffer[105][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[105][1]~989_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[105][1]~989 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[105][1]~989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \fsx|lineBuffer[105][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[105][1]~989_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[105][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[105][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[105][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \fsx|lineBuffer[161][1]~990 (
// Equation(s):
// \fsx|lineBuffer[161][1]~990_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[161][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[161][1]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[161][1]~990_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[161][1]~990 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[161][1]~990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \fsx|lineBuffer[161][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[161][1]~990_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[161][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[161][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[161][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \fsx|lineBuffer[97][1]~991 (
// Equation(s):
// \fsx|lineBuffer[97][1]~991_combout  = (\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer[97][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[97][1]~q ),
	.datad(\fsx|lineBuffer[96][5]~28_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[97][1]~991_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[97][1]~991 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[97][1]~991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \fsx|lineBuffer[97][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[97][1]~991_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[97][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[97][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[97][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \fsx|vga_b[6]~248 (
// Equation(s):
// \fsx|vga_b[6]~248_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[161][1]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|lineBuffer[97][1]~q  & !\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|lineBuffer[161][1]~q ),
	.datab(\fsx|lineBuffer[97][1]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~248_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~248 .lut_mask = 16'hF0AC;
defparam \fsx|vga_b[6]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \fsx|lineBuffer[169][1]~992 (
// Equation(s):
// \fsx|lineBuffer[169][1]~992_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~926_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[169][1]~q ))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[169][1]~q ),
	.datad(\fsx|lineBuffer~926_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[169][1]~992_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[169][1]~992 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[169][1]~992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \fsx|lineBuffer[169][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[169][1]~992_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[169][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[169][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[169][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \fsx|vga_b[6]~249 (
// Equation(s):
// \fsx|vga_b[6]~249_combout  = (\fsx|vga_b[6]~248_combout  & (((\fsx|lineBuffer[169][1]~q ) # (!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_b[6]~248_combout  & (\fsx|lineBuffer[105][1]~q  & ((\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|lineBuffer[105][1]~q ),
	.datab(\fsx|vga_b[6]~248_combout ),
	.datac(\fsx|lineBuffer[169][1]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~249_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~249 .lut_mask = 16'hE2CC;
defparam \fsx|vga_b[6]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \fsx|lineBuffer[185][1]~988 (
// Equation(s):
// \fsx|lineBuffer[185][1]~988_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~926_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[185][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[185][1]~q ),
	.datad(\fsx|lineBuffer~926_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[185][1]~988_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[185][1]~988 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[185][1]~988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \fsx|lineBuffer[185][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[185][1]~988_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[185][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[185][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[185][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneive_lcell_comb \fsx|lineBuffer[177][1]~986 (
// Equation(s):
// \fsx|lineBuffer[177][1]~986_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[177][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(\fsx|lineBuffer[176][5]~6_combout ),
	.datac(\fsx|lineBuffer[177][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[177][1]~986_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[177][1]~986 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[177][1]~986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N3
dffeas \fsx|lineBuffer[177][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[177][1]~986_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[177][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[177][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[177][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \fsx|lineBuffer[113][1]~987 (
// Equation(s):
// \fsx|lineBuffer[113][1]~987_combout  = (\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer~926_combout ))) # (!\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer[113][1]~q ))

	.dataa(\fsx|lineBuffer[112][5]~7_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[113][1]~q ),
	.datad(\fsx|lineBuffer~926_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[113][1]~987_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[113][1]~987 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[113][1]~987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N5
dffeas \fsx|lineBuffer[113][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[113][1]~987_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[113][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[113][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[113][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \fsx|vga_b[6]~246 (
// Equation(s):
// \fsx|vga_b[6]~246_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[177][1]~q )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|lineBuffer[113][1]~q )))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[177][1]~q ),
	.datac(\fsx|lineBuffer[113][1]~q ),
	.datad(\fsx|displayGen|o_h[7]~8_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~246_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~246 .lut_mask = 16'hEE50;
defparam \fsx|vga_b[6]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \fsx|lineBuffer[121][1]~985 (
// Equation(s):
// \fsx|lineBuffer[121][1]~985_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~926_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[121][1]~q ))

	.dataa(\fsx|lineBuffer[120][5]~36_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[121][1]~q ),
	.datad(\fsx|lineBuffer~926_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[121][1]~985_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[121][1]~985 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[121][1]~985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \fsx|lineBuffer[121][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[121][1]~985_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[121][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[121][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[121][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \fsx|vga_b[6]~247 (
// Equation(s):
// \fsx|vga_b[6]~247_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~246_combout  & (\fsx|lineBuffer[185][1]~q )) # (!\fsx|vga_b[6]~246_combout  & ((\fsx|lineBuffer[121][1]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_b[6]~246_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[185][1]~q ),
	.datac(\fsx|vga_b[6]~246_combout ),
	.datad(\fsx|lineBuffer[121][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~247_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~247 .lut_mask = 16'hDAD0;
defparam \fsx|vga_b[6]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \fsx|vga_b[6]~250 (
// Equation(s):
// \fsx|vga_b[6]~250_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_b[6]~247_combout ))) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_b[6]~249_combout ))))

	.dataa(\fsx|vga_b[6]~249_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|vga_b[6]~247_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~250_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~250 .lut_mask = 16'hF2C2;
defparam \fsx|vga_b[6]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \fsx|lineBuffer[107][1]~982 (
// Equation(s):
// \fsx|lineBuffer[107][1]~982_combout  = (\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer[107][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[104][5]~17_combout ),
	.datac(\fsx|lineBuffer[107][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[107][1]~982_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[107][1]~982 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[107][1]~982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \fsx|lineBuffer[107][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[107][1]~982_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[107][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[107][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[107][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \fsx|lineBuffer[99][1]~983 (
// Equation(s):
// \fsx|lineBuffer[99][1]~983_combout  = (\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer[99][1]~q ))

	.dataa(\fsx|lineBuffer[96][5]~28_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[99][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[99][1]~983_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[99][1]~983 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[99][1]~983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \fsx|lineBuffer[99][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[99][1]~983_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[99][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[99][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[99][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \fsx|vga_b[6]~244 (
// Equation(s):
// \fsx|vga_b[6]~244_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[107][1]~q )) # (!\fsx|displayGen|o_h[4]~12_combout  
// & ((\fsx|lineBuffer[99][1]~q )))))

	.dataa(\fsx|lineBuffer[107][1]~q ),
	.datab(\fsx|lineBuffer[99][1]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~244_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~244 .lut_mask = 16'hFA0C;
defparam \fsx|vga_b[6]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \fsx|lineBuffer[171][1]~984 (
// Equation(s):
// \fsx|lineBuffer[171][1]~984_combout  = (\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer[171][1]~q ))

	.dataa(\fsx|lineBuffer[168][5]~21_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[171][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[171][1]~984_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[171][1]~984 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[171][1]~984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \fsx|lineBuffer[171][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[171][1]~984_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[171][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[171][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[171][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \fsx|lineBuffer[163][1]~981 (
// Equation(s):
// \fsx|lineBuffer[163][1]~981_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[163][1]~q )))

	.dataa(\fsx|lineBuffer~932_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[163][1]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[163][1]~981_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[163][1]~981 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[163][1]~981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \fsx|lineBuffer[163][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[163][1]~981_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[163][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[163][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[163][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \fsx|vga_b[6]~245 (
// Equation(s):
// \fsx|vga_b[6]~245_combout  = (\fsx|vga_b[6]~244_combout  & ((\fsx|lineBuffer[171][1]~q ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_b[6]~244_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|lineBuffer[163][1]~q ))))

	.dataa(\fsx|vga_b[6]~244_combout ),
	.datab(\fsx|lineBuffer[171][1]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[163][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~245_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~245 .lut_mask = 16'hDA8A;
defparam \fsx|vga_b[6]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \fsx|lineBuffer[115][1]~995 (
// Equation(s):
// \fsx|lineBuffer[115][1]~995_combout  = (\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer[115][1]~q ))

	.dataa(\fsx|lineBuffer[112][5]~7_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[115][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[115][1]~995_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[115][1]~995 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[115][1]~995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \fsx|lineBuffer[115][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[115][1]~995_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[115][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[115][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[115][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \fsx|lineBuffer[179][1]~994 (
// Equation(s):
// \fsx|lineBuffer[179][1]~994_combout  = (\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer[179][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[176][5]~6_combout ),
	.datac(\fsx|lineBuffer[179][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[179][1]~994_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[179][1]~994 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[179][1]~994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N17
dffeas \fsx|lineBuffer[179][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[179][1]~994_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[179][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[179][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[179][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \fsx|vga_b[6]~251 (
// Equation(s):
// \fsx|vga_b[6]~251_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[7]~8_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|lineBuffer[179][1]~q ))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (\fsx|lineBuffer[115][1]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[115][1]~q ),
	.datad(\fsx|lineBuffer[179][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~251_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~251 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[6]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \fsx|lineBuffer[187][1]~996 (
// Equation(s):
// \fsx|lineBuffer[187][1]~996_combout  = (\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer[187][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[184][5]~40_combout ),
	.datac(\fsx|lineBuffer[187][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[187][1]~996_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[187][1]~996 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[187][1]~996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N31
dffeas \fsx|lineBuffer[187][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[187][1]~996_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[187][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[187][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[187][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneive_lcell_comb \fsx|lineBuffer[123][1]~993 (
// Equation(s):
// \fsx|lineBuffer[123][1]~993_combout  = (\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer[123][1]~q ))

	.dataa(\fsx|lineBuffer[120][5]~36_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[123][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[123][1]~993_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[123][1]~993 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[123][1]~993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N7
dffeas \fsx|lineBuffer[123][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[123][1]~993_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[123][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[123][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[123][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneive_lcell_comb \fsx|vga_b[6]~252 (
// Equation(s):
// \fsx|vga_b[6]~252_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~251_combout  & (\fsx|lineBuffer[187][1]~q )) # (!\fsx|vga_b[6]~251_combout  & ((\fsx|lineBuffer[123][1]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_b[6]~251_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_b[6]~251_combout ),
	.datac(\fsx|lineBuffer[187][1]~q ),
	.datad(\fsx|lineBuffer[123][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~252_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~252 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[6]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \fsx|vga_b[6]~253 (
// Equation(s):
// \fsx|vga_b[6]~253_combout  = (\fsx|vga_b[6]~250_combout  & (((\fsx|vga_b[6]~252_combout ) # (!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_b[6]~250_combout  & (\fsx|vga_b[6]~245_combout  & ((\fsx|displayGen|o_h[2]~14_combout ))))

	.dataa(\fsx|vga_b[6]~250_combout ),
	.datab(\fsx|vga_b[6]~245_combout ),
	.datac(\fsx|vga_b[6]~252_combout ),
	.datad(\fsx|displayGen|o_h[2]~14_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~253_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~253 .lut_mask = 16'hE4AA;
defparam \fsx|vga_b[6]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \fsx|lineBuffer[43][1]~942 (
// Equation(s):
// \fsx|lineBuffer[43][1]~942_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[43][1]~q ))

	.dataa(\fsx|lineBuffer[40][5]~23_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[43][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[43][1]~942_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[43][1]~942 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[43][1]~942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \fsx|lineBuffer[43][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[43][1]~942_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[43][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[43][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[43][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \fsx|lineBuffer[35][1]~943 (
// Equation(s):
// \fsx|lineBuffer[35][1]~943_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[35][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~932_combout ),
	.datac(\fsx|lineBuffer[35][1]~q ),
	.datad(\fsx|lineBuffer[32][5]~26_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[35][1]~943_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[35][1]~943 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[35][1]~943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \fsx|lineBuffer[35][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[35][1]~943_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[35][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[35][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[35][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \fsx|vga_b[6]~220 (
// Equation(s):
// \fsx|vga_b[6]~220_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[43][1]~q )) # (!\fsx|displayGen|o_h[4]~12_combout 
//  & ((\fsx|lineBuffer[35][1]~q )))))

	.dataa(\fsx|lineBuffer[43][1]~q ),
	.datab(\fsx|lineBuffer[35][1]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~220_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~220 .lut_mask = 16'hFA0C;
defparam \fsx|vga_b[6]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \fsx|lineBuffer[51][1]~941 (
// Equation(s):
// \fsx|lineBuffer[51][1]~941_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[51][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~932_combout ),
	.datac(\fsx|lineBuffer[51][1]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[51][1]~941_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[51][1]~941 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[51][1]~941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \fsx|lineBuffer[51][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[51][1]~941_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[51][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[51][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[51][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \fsx|lineBuffer[59][1]~944 (
// Equation(s):
// \fsx|lineBuffer[59][1]~944_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[59][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[56][5]~34_combout ),
	.datac(\fsx|lineBuffer[59][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[59][1]~944_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[59][1]~944 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[59][1]~944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \fsx|lineBuffer[59][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[59][1]~944_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[59][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[59][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[59][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \fsx|vga_b[6]~221 (
// Equation(s):
// \fsx|vga_b[6]~221_combout  = (\fsx|vga_b[6]~220_combout  & (((\fsx|lineBuffer[59][1]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_b[6]~220_combout  & (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[51][1]~q )))

	.dataa(\fsx|vga_b[6]~220_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[51][1]~q ),
	.datad(\fsx|lineBuffer[59][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~221_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~221 .lut_mask = 16'hEA62;
defparam \fsx|vga_b[6]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \fsx|lineBuffer[235][1]~933 (
// Equation(s):
// \fsx|lineBuffer[235][1]~933_combout  = (\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer[235][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[232][5]~18_combout ),
	.datac(\fsx|lineBuffer[235][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[235][1]~933_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[235][1]~933 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[235][1]~933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \fsx|lineBuffer[235][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[235][1]~933_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[235][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[235][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[235][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \fsx|lineBuffer[243][1]~934 (
// Equation(s):
// \fsx|lineBuffer[243][1]~934_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[243][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[240][5]~14_combout ),
	.datac(\fsx|lineBuffer[243][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[243][1]~934_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[243][1]~934 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[243][1]~934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \fsx|lineBuffer[243][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[243][1]~934_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[243][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[243][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[243][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \fsx|lineBuffer[227][1]~935 (
// Equation(s):
// \fsx|lineBuffer[227][1]~935_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~932_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[227][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~932_combout ),
	.datac(\fsx|lineBuffer[227][1]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[227][1]~935_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[227][1]~935 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[227][1]~935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \fsx|lineBuffer[227][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[227][1]~935_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[227][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[227][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[227][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \fsx|vga_b[6]~215 (
// Equation(s):
// \fsx|vga_b[6]~215_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[243][1]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((!\fsx|displayGen|o_h[4]~12_combout  & \fsx|lineBuffer[227][1]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[243][1]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[227][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~215_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~215 .lut_mask = 16'hADA8;
defparam \fsx|vga_b[6]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \fsx|lineBuffer[251][1]~936 (
// Equation(s):
// \fsx|lineBuffer[251][1]~936_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~932_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[251][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[251][1]~q ),
	.datad(\fsx|lineBuffer~932_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[251][1]~936_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[251][1]~936 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[251][1]~936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \fsx|lineBuffer[251][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[251][1]~936_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[251][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[251][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[251][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \fsx|vga_b[6]~216 (
// Equation(s):
// \fsx|vga_b[6]~216_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~215_combout  & ((\fsx|lineBuffer[251][1]~q ))) # (!\fsx|vga_b[6]~215_combout  & (\fsx|lineBuffer[235][1]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_b[6]~215_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[235][1]~q ),
	.datac(\fsx|vga_b[6]~215_combout ),
	.datad(\fsx|lineBuffer[251][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~216_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~216 .lut_mask = 16'hF858;
defparam \fsx|vga_b[6]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \fsx|lineBuffer[249][1]~940 (
// Equation(s):
// \fsx|lineBuffer[249][1]~940_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~926_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[249][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[248][5]~38_combout ),
	.datac(\fsx|lineBuffer[249][1]~q ),
	.datad(\fsx|lineBuffer~926_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[249][1]~940_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[249][1]~940 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[249][1]~940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \fsx|lineBuffer[249][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[249][1]~940_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[249][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[249][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[249][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \fsx|lineBuffer[233][1]~937 (
// Equation(s):
// \fsx|lineBuffer[233][1]~937_combout  = (\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer[233][1]~q )))

	.dataa(\fsx|lineBuffer[232][5]~18_combout ),
	.datab(\fsx|lineBuffer~926_combout ),
	.datac(\fsx|lineBuffer[233][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[233][1]~937_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[233][1]~937 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[233][1]~937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \fsx|lineBuffer[233][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[233][1]~937_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[233][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[233][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[233][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \fsx|lineBuffer[241][1]~938 (
// Equation(s):
// \fsx|lineBuffer[241][1]~938_combout  = (\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer~926_combout ))) # (!\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer[241][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[240][5]~14_combout ),
	.datac(\fsx|lineBuffer[241][1]~q ),
	.datad(\fsx|lineBuffer~926_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[241][1]~938_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[241][1]~938 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[241][1]~938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \fsx|lineBuffer[241][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[241][1]~938_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[241][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[241][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[241][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \fsx|lineBuffer[225][1]~939 (
// Equation(s):
// \fsx|lineBuffer[225][1]~939_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[225][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[225][1]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[225][1]~939_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[225][1]~939 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[225][1]~939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \fsx|lineBuffer[225][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[225][1]~939_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[225][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[225][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[225][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \fsx|vga_b[6]~217 (
// Equation(s):
// \fsx|vga_b[6]~217_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[241][1]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((!\fsx|displayGen|o_h[4]~12_combout  & \fsx|lineBuffer[225][1]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[241][1]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[225][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~217_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~217 .lut_mask = 16'hADA8;
defparam \fsx|vga_b[6]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \fsx|vga_b[6]~218 (
// Equation(s):
// \fsx|vga_b[6]~218_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~217_combout  & (\fsx|lineBuffer[249][1]~q )) # (!\fsx|vga_b[6]~217_combout  & ((\fsx|lineBuffer[233][1]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_b[6]~217_combout ))))

	.dataa(\fsx|lineBuffer[249][1]~q ),
	.datab(\fsx|lineBuffer[233][1]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|vga_b[6]~217_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~218_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~218 .lut_mask = 16'hAFC0;
defparam \fsx|vga_b[6]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \fsx|vga_b[6]~219 (
// Equation(s):
// \fsx|vga_b[6]~219_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_b[6]~216_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  
// & ((\fsx|vga_b[6]~218_combout )))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_b[6]~216_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_b[6]~218_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~219_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~219 .lut_mask = 16'hE5E0;
defparam \fsx|vga_b[6]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \fsx|lineBuffer[33][1]~929 (
// Equation(s):
// \fsx|lineBuffer[33][1]~929_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[33][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[33][1]~q ),
	.datad(\fsx|lineBuffer[32][5]~26_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[33][1]~929_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[33][1]~929 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[33][1]~929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \fsx|lineBuffer[33][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[33][1]~929_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[33][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[33][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[33][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \fsx|lineBuffer[41][1]~928 (
// Equation(s):
// \fsx|lineBuffer[41][1]~928_combout  = (\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer~926_combout ))) # (!\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer[41][1]~q ))

	.dataa(\fsx|lineBuffer[40][5]~23_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[41][1]~q ),
	.datad(\fsx|lineBuffer~926_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[41][1]~928_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[41][1]~928 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[41][1]~928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \fsx|lineBuffer[41][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[41][1]~928_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[41][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[41][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[41][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \fsx|vga_b[6]~213 (
// Equation(s):
// \fsx|vga_b[6]~213_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[5]~11_combout ) # (\fsx|lineBuffer[41][1]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[33][1]~q  & (!\fsx|displayGen|o_h[5]~11_combout )))

	.dataa(\fsx|lineBuffer[33][1]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[41][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~213_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~213 .lut_mask = 16'hCEC2;
defparam \fsx|vga_b[6]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \fsx|lineBuffer[57][1]~930 (
// Equation(s):
// \fsx|lineBuffer[57][1]~930_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~926_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[57][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[56][5]~34_combout ),
	.datac(\fsx|lineBuffer[57][1]~q ),
	.datad(\fsx|lineBuffer~926_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[57][1]~930_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[57][1]~930 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[57][1]~930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \fsx|lineBuffer[57][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[57][1]~930_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[57][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[57][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[57][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \fsx|lineBuffer[49][1]~927 (
// Equation(s):
// \fsx|lineBuffer[49][1]~927_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~926_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[49][1]~q )))

	.dataa(\fsx|lineBuffer~926_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[49][1]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[49][1]~927_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[49][1]~927 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[49][1]~927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \fsx|lineBuffer[49][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[49][1]~927_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[49][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[49][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[49][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \fsx|vga_b[6]~214 (
// Equation(s):
// \fsx|vga_b[6]~214_combout  = (\fsx|vga_b[6]~213_combout  & ((\fsx|lineBuffer[57][1]~q ) # ((!\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|vga_b[6]~213_combout  & (((\fsx|displayGen|o_h[5]~11_combout  & \fsx|lineBuffer[49][1]~q ))))

	.dataa(\fsx|vga_b[6]~213_combout ),
	.datab(\fsx|lineBuffer[57][1]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[49][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~214_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~214 .lut_mask = 16'hDA8A;
defparam \fsx|vga_b[6]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \fsx|vga_b[6]~222 (
// Equation(s):
// \fsx|vga_b[6]~222_combout  = (\fsx|vga_b[6]~219_combout  & ((\fsx|vga_b[6]~221_combout ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_b[6]~219_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|vga_b[6]~214_combout ))))

	.dataa(\fsx|vga_b[6]~221_combout ),
	.datab(\fsx|vga_b[6]~219_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_b[6]~214_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~222_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~222 .lut_mask = 16'hBC8C;
defparam \fsx|vga_b[6]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneive_lcell_comb \fsx|lineBuffer[50][1]~977 (
// Equation(s):
// \fsx|lineBuffer[50][1]~977_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[50][1]~q )))

	.dataa(\fsx|lineBuffer~946_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[50][1]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[50][1]~977_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[50][1]~977 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[50][1]~977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N13
dffeas \fsx|lineBuffer[50][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[50][1]~977_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[50][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[50][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[50][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneive_lcell_comb \fsx|lineBuffer[34][1]~979 (
// Equation(s):
// \fsx|lineBuffer[34][1]~979_combout  = (\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer~946_combout ))) # (!\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer[34][1]~q ))

	.dataa(\fsx|lineBuffer[32][5]~26_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[34][1]~q ),
	.datad(\fsx|lineBuffer~946_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[34][1]~979_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[34][1]~979 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[34][1]~979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N23
dffeas \fsx|lineBuffer[34][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[34][1]~979_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[34][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[34][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[34][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneive_lcell_comb \fsx|lineBuffer[42][1]~978 (
// Equation(s):
// \fsx|lineBuffer[42][1]~978_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[42][1]~q )))

	.dataa(\fsx|lineBuffer[40][5]~23_combout ),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[42][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[42][1]~978_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[42][1]~978 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[42][1]~978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N1
dffeas \fsx|lineBuffer[42][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[42][1]~978_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[42][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[42][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[42][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneive_lcell_comb \fsx|vga_b[6]~240 (
// Equation(s):
// \fsx|vga_b[6]~240_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[42][1]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[34][1]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[34][1]~q ),
	.datad(\fsx|lineBuffer[42][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~240_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~240 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneive_lcell_comb \fsx|lineBuffer[58][1]~980 (
// Equation(s):
// \fsx|lineBuffer[58][1]~980_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~946_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[58][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[56][5]~34_combout ),
	.datac(\fsx|lineBuffer[58][1]~q ),
	.datad(\fsx|lineBuffer~946_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[58][1]~980_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[58][1]~980 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[58][1]~980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N11
dffeas \fsx|lineBuffer[58][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[58][1]~980_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[58][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[58][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[58][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneive_lcell_comb \fsx|vga_b[6]~241 (
// Equation(s):
// \fsx|vga_b[6]~241_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_b[6]~240_combout  & ((\fsx|lineBuffer[58][1]~q ))) # (!\fsx|vga_b[6]~240_combout  & (\fsx|lineBuffer[50][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_b[6]~240_combout ))))

	.dataa(\fsx|lineBuffer[50][1]~q ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|vga_b[6]~240_combout ),
	.datad(\fsx|lineBuffer[58][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~241_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~241 .lut_mask = 16'hF838;
defparam \fsx|vga_b[6]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneive_lcell_comb \fsx|lineBuffer[226][1]~971 (
// Equation(s):
// \fsx|lineBuffer[226][1]~971_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[226][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[226][1]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[226][1]~971_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[226][1]~971 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[226][1]~971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N21
dffeas \fsx|lineBuffer[226][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[226][1]~971_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[226][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[226][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[226][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneive_lcell_comb \fsx|lineBuffer[242][1]~970 (
// Equation(s):
// \fsx|lineBuffer[242][1]~970_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[242][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[242][1]~q ),
	.datad(\fsx|lineBuffer[240][5]~14_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[242][1]~970_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[242][1]~970 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[242][1]~970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \fsx|lineBuffer[242][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[242][1]~970_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[242][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[242][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[242][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneive_lcell_comb \fsx|vga_b[6]~235 (
// Equation(s):
// \fsx|vga_b[6]~235_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[242][1]~q ))) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[226][1]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[226][1]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[242][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~235_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~235 .lut_mask = 16'hF4A4;
defparam \fsx|vga_b[6]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneive_lcell_comb \fsx|lineBuffer[250][1]~972 (
// Equation(s):
// \fsx|lineBuffer[250][1]~972_combout  = (\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer[250][1]~q )))

	.dataa(\fsx|lineBuffer[248][5]~38_combout ),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[250][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[250][1]~972_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[250][1]~972 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[250][1]~972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \fsx|lineBuffer[250][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[250][1]~972_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[250][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[250][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[250][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneive_lcell_comb \fsx|lineBuffer[234][1]~969 (
// Equation(s):
// \fsx|lineBuffer[234][1]~969_combout  = (\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer[234][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[234][1]~q ),
	.datad(\fsx|lineBuffer[232][5]~18_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[234][1]~969_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[234][1]~969 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[234][1]~969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N25
dffeas \fsx|lineBuffer[234][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[234][1]~969_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[234][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[234][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[234][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneive_lcell_comb \fsx|vga_b[6]~236 (
// Equation(s):
// \fsx|vga_b[6]~236_combout  = (\fsx|vga_b[6]~235_combout  & ((\fsx|lineBuffer[250][1]~q ) # ((!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_b[6]~235_combout  & (((\fsx|displayGen|o_h[4]~12_combout  & \fsx|lineBuffer[234][1]~q ))))

	.dataa(\fsx|vga_b[6]~235_combout ),
	.datab(\fsx|lineBuffer[250][1]~q ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|lineBuffer[234][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~236_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~236 .lut_mask = 16'hDA8A;
defparam \fsx|vga_b[6]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneive_lcell_comb \fsx|lineBuffer[248][1]~976 (
// Equation(s):
// \fsx|lineBuffer[248][1]~976_combout  = (\fsx|lineBuffer[248][5]~38_combout  & ((\fsx|lineBuffer~952_combout ))) # (!\fsx|lineBuffer[248][5]~38_combout  & (\fsx|lineBuffer[248][1]~q ))

	.dataa(\fsx|lineBuffer[248][5]~38_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[248][1]~q ),
	.datad(\fsx|lineBuffer~952_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[248][1]~976_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[248][1]~976 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[248][1]~976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N27
dffeas \fsx|lineBuffer[248][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[248][1]~976_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[248][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[248][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[248][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneive_lcell_comb \fsx|lineBuffer[224][1]~975 (
// Equation(s):
// \fsx|lineBuffer[224][1]~975_combout  = (\fsx|lineBuffer[224][5]~30_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[224][5]~30_combout  & ((\fsx|lineBuffer[224][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[224][1]~q ),
	.datad(\fsx|lineBuffer[224][5]~30_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[224][1]~975_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[224][1]~975 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[224][1]~975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \fsx|lineBuffer[224][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[224][1]~975_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[224][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[224][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[224][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneive_lcell_comb \fsx|lineBuffer[240][1]~974 (
// Equation(s):
// \fsx|lineBuffer[240][1]~974_combout  = (\fsx|lineBuffer[240][5]~14_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[240][5]~14_combout  & ((\fsx|lineBuffer[240][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(\fsx|lineBuffer[240][5]~14_combout ),
	.datac(\fsx|lineBuffer[240][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[240][1]~974_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[240][1]~974 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[240][1]~974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N23
dffeas \fsx|lineBuffer[240][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[240][1]~974_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[240][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[240][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[240][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneive_lcell_comb \fsx|vga_b[6]~237 (
// Equation(s):
// \fsx|vga_b[6]~237_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[240][1]~q ))) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[224][1]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[224][1]~q ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[240][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~237_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~237 .lut_mask = 16'hF4A4;
defparam \fsx|vga_b[6]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneive_lcell_comb \fsx|lineBuffer[232][1]~973 (
// Equation(s):
// \fsx|lineBuffer[232][1]~973_combout  = (\fsx|lineBuffer[232][5]~18_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[232][5]~18_combout  & ((\fsx|lineBuffer[232][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[232][1]~q ),
	.datad(\fsx|lineBuffer[232][5]~18_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[232][1]~973_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[232][1]~973 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[232][1]~973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \fsx|lineBuffer[232][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[232][1]~973_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[232][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[232][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[232][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneive_lcell_comb \fsx|vga_b[6]~238 (
// Equation(s):
// \fsx|vga_b[6]~238_combout  = (\fsx|vga_b[6]~237_combout  & ((\fsx|lineBuffer[248][1]~q ) # ((!\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|vga_b[6]~237_combout  & (((\fsx|lineBuffer[232][1]~q  & \fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|lineBuffer[248][1]~q ),
	.datab(\fsx|vga_b[6]~237_combout ),
	.datac(\fsx|lineBuffer[232][1]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~238_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~238 .lut_mask = 16'hB8CC;
defparam \fsx|vga_b[6]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneive_lcell_comb \fsx|vga_b[6]~239 (
// Equation(s):
// \fsx|vga_b[6]~239_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_b[6]~236_combout )) # (!\fsx|displayGen|o_h[2]~14_combout  
// & ((\fsx|vga_b[6]~238_combout )))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_b[6]~236_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_b[6]~238_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~239_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~239 .lut_mask = 16'hE5E0;
defparam \fsx|vga_b[6]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneive_lcell_comb \fsx|lineBuffer[32][1]~967 (
// Equation(s):
// \fsx|lineBuffer[32][1]~967_combout  = (\fsx|lineBuffer[32][5]~26_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[32][5]~26_combout  & ((\fsx|lineBuffer[32][1]~q )))

	.dataa(\fsx|lineBuffer[32][5]~26_combout ),
	.datab(\fsx|lineBuffer~952_combout ),
	.datac(\fsx|lineBuffer[32][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[32][1]~967_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[32][1]~967 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[32][1]~967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N5
dffeas \fsx|lineBuffer[32][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[32][1]~967_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[32][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[32][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[32][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneive_lcell_comb \fsx|lineBuffer[40][1]~966 (
// Equation(s):
// \fsx|lineBuffer[40][1]~966_combout  = (\fsx|lineBuffer[40][5]~23_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[40][5]~23_combout  & ((\fsx|lineBuffer[40][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(\fsx|lineBuffer[40][5]~23_combout ),
	.datac(\fsx|lineBuffer[40][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[40][1]~966_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[40][1]~966 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[40][1]~966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N27
dffeas \fsx|lineBuffer[40][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[40][1]~966_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[40][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[40][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[40][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneive_lcell_comb \fsx|vga_b[6]~233 (
// Equation(s):
// \fsx|vga_b[6]~233_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout ) # ((\fsx|lineBuffer[40][1]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[32][1]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[32][1]~q ),
	.datad(\fsx|lineBuffer[40][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~233_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~233 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneive_lcell_comb \fsx|lineBuffer[48][1]~965 (
// Equation(s):
// \fsx|lineBuffer[48][1]~965_combout  = (\fsx|lineBuffer[48][5]~12_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[48][5]~12_combout  & ((\fsx|lineBuffer[48][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~952_combout ),
	.datac(\fsx|lineBuffer[48][1]~q ),
	.datad(\fsx|lineBuffer[48][5]~12_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[48][1]~965_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[48][1]~965 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[48][1]~965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \fsx|lineBuffer[48][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[48][1]~965_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[48][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[48][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[48][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneive_lcell_comb \fsx|lineBuffer[56][1]~968 (
// Equation(s):
// \fsx|lineBuffer[56][1]~968_combout  = (\fsx|lineBuffer[56][5]~34_combout  & ((\fsx|lineBuffer~952_combout ))) # (!\fsx|lineBuffer[56][5]~34_combout  & (\fsx|lineBuffer[56][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[56][5]~34_combout ),
	.datac(\fsx|lineBuffer[56][1]~q ),
	.datad(\fsx|lineBuffer~952_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[56][1]~968_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[56][1]~968 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[56][1]~968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \fsx|lineBuffer[56][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[56][1]~968_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[56][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[56][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[56][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneive_lcell_comb \fsx|vga_b[6]~234 (
// Equation(s):
// \fsx|vga_b[6]~234_combout  = (\fsx|vga_b[6]~233_combout  & (((\fsx|lineBuffer[56][1]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_b[6]~233_combout  & (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[48][1]~q )))

	.dataa(\fsx|vga_b[6]~233_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[48][1]~q ),
	.datad(\fsx|lineBuffer[56][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~234_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~234 .lut_mask = 16'hEA62;
defparam \fsx|vga_b[6]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneive_lcell_comb \fsx|vga_b[6]~242 (
// Equation(s):
// \fsx|vga_b[6]~242_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[6]~239_combout  & (\fsx|vga_b[6]~241_combout )) # (!\fsx|vga_b[6]~239_combout  & ((\fsx|vga_b[6]~234_combout ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_b[6]~239_combout ))))

	.dataa(\fsx|displayGen|o_h[7]~8_combout ),
	.datab(\fsx|vga_b[6]~241_combout ),
	.datac(\fsx|vga_b[6]~239_combout ),
	.datad(\fsx|vga_b[6]~234_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~242_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~242 .lut_mask = 16'hDAD0;
defparam \fsx|vga_b[6]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneive_lcell_comb \fsx|lineBuffer[160][1]~957 (
// Equation(s):
// \fsx|lineBuffer[160][1]~957_combout  = (\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer[160][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[160][1]~q ),
	.datad(\fsx|lineBuffer[160][5]~32_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[160][1]~957_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[160][1]~957 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[160][1]~957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N13
dffeas \fsx|lineBuffer[160][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[160][1]~957_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[160][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[160][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[160][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneive_lcell_comb \fsx|lineBuffer[176][1]~960 (
// Equation(s):
// \fsx|lineBuffer[176][1]~960_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[176][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[176][1]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[176][1]~960_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[176][1]~960 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[176][1]~960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N5
dffeas \fsx|lineBuffer[176][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[176][1]~960_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[176][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[176][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[176][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneive_lcell_comb \fsx|lineBuffer[112][1]~958 (
// Equation(s):
// \fsx|lineBuffer[112][1]~958_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[112][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(\fsx|lineBuffer[112][5]~7_combout ),
	.datac(\fsx|lineBuffer[112][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[112][1]~958_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[112][1]~958 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[112][1]~958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N7
dffeas \fsx|lineBuffer[112][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[112][1]~958_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[112][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[112][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[112][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneive_lcell_comb \fsx|lineBuffer[96][1]~959 (
// Equation(s):
// \fsx|lineBuffer[96][1]~959_combout  = (\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer~952_combout ))) # (!\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer[96][1]~q ))

	.dataa(\fsx|lineBuffer[96][5]~28_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[96][1]~q ),
	.datad(\fsx|lineBuffer~952_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[96][1]~959_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[96][1]~959 .lut_mask = 16'hFA50;
defparam \fsx|lineBuffer[96][1]~959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N17
dffeas \fsx|lineBuffer[96][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[96][1]~959_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[96][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[96][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[96][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneive_lcell_comb \fsx|vga_b[6]~227 (
// Equation(s):
// \fsx|vga_b[6]~227_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[112][1]~q )) # (!\fsx|displayGen|o_h[5]~11_combout  
// & ((\fsx|lineBuffer[96][1]~q )))))

	.dataa(\fsx|lineBuffer[112][1]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[96][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~227_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~227 .lut_mask = 16'hE3E0;
defparam \fsx|vga_b[6]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneive_lcell_comb \fsx|vga_b[6]~228 (
// Equation(s):
// \fsx|vga_b[6]~228_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[6]~227_combout  & ((\fsx|lineBuffer[176][1]~q ))) # (!\fsx|vga_b[6]~227_combout  & (\fsx|lineBuffer[160][1]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_b[6]~227_combout ))))

	.dataa(\fsx|lineBuffer[160][1]~q ),
	.datab(\fsx|lineBuffer[176][1]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_b[6]~227_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~228_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~228 .lut_mask = 16'hCFA0;
defparam \fsx|vga_b[6]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneive_lcell_comb \fsx|lineBuffer[120][1]~954 (
// Equation(s):
// \fsx|lineBuffer[120][1]~954_combout  = (\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer[120][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[120][1]~q ),
	.datad(\fsx|lineBuffer[120][5]~36_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[120][1]~954_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[120][1]~954 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[120][1]~954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N11
dffeas \fsx|lineBuffer[120][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[120][1]~954_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[120][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[120][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[120][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneive_lcell_comb \fsx|lineBuffer[104][1]~955 (
// Equation(s):
// \fsx|lineBuffer[104][1]~955_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[104][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(\fsx|lineBuffer[104][5]~17_combout ),
	.datac(\fsx|lineBuffer[104][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[104][1]~955_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[104][1]~955 .lut_mask = 16'hB8B8;
defparam \fsx|lineBuffer[104][1]~955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N29
dffeas \fsx|lineBuffer[104][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[104][1]~955_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[104][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[104][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[104][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneive_lcell_comb \fsx|vga_b[6]~225 (
// Equation(s):
// \fsx|vga_b[6]~225_combout  = (\fsx|displayGen|o_h[7]~8_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[120][1]~q )) # (!\fsx|displayGen|o_h[5]~11_combout  
// & ((\fsx|lineBuffer[104][1]~q )))))

	.dataa(\fsx|lineBuffer[120][1]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|lineBuffer[104][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~225_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~225 .lut_mask = 16'hE3E0;
defparam \fsx|vga_b[6]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneive_lcell_comb \fsx|lineBuffer[184][1]~956 (
// Equation(s):
// \fsx|lineBuffer[184][1]~956_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[184][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[184][1]~q ),
	.datad(\fsx|lineBuffer[184][5]~40_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[184][1]~956_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[184][1]~956 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[184][1]~956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N1
dffeas \fsx|lineBuffer[184][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[184][1]~956_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[184][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[184][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[184][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \fsx|lineBuffer[168][1]~953 (
// Equation(s):
// \fsx|lineBuffer[168][1]~953_combout  = (\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer~952_combout )) # (!\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer[168][1]~q )))

	.dataa(\fsx|lineBuffer~952_combout ),
	.datab(gnd),
	.datac(\fsx|lineBuffer[168][1]~q ),
	.datad(\fsx|lineBuffer[168][5]~21_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[168][1]~953_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[168][1]~953 .lut_mask = 16'hAAF0;
defparam \fsx|lineBuffer[168][1]~953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \fsx|lineBuffer[168][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[168][1]~953_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[168][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[168][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[168][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \fsx|vga_b[6]~226 (
// Equation(s):
// \fsx|vga_b[6]~226_combout  = (\fsx|vga_b[6]~225_combout  & ((\fsx|lineBuffer[184][1]~q ) # ((!\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|vga_b[6]~225_combout  & (((\fsx|displayGen|o_h[7]~8_combout  & \fsx|lineBuffer[168][1]~q ))))

	.dataa(\fsx|vga_b[6]~225_combout ),
	.datab(\fsx|lineBuffer[184][1]~q ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|lineBuffer[168][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~226_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~226 .lut_mask = 16'hDA8A;
defparam \fsx|vga_b[6]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneive_lcell_comb \fsx|vga_b[6]~229 (
// Equation(s):
// \fsx|vga_b[6]~229_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[2]~14_combout ) # (\fsx|vga_b[6]~226_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_b[6]~228_combout  & (!\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_b[6]~228_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_b[6]~226_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~229_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~229 .lut_mask = 16'hAEA4;
defparam \fsx|vga_b[6]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneive_lcell_comb \fsx|lineBuffer[186][1]~964 (
// Equation(s):
// \fsx|lineBuffer[186][1]~964_combout  = (\fsx|lineBuffer[184][5]~40_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[184][5]~40_combout  & ((\fsx|lineBuffer[186][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[186][1]~q ),
	.datad(\fsx|lineBuffer[184][5]~40_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[186][1]~964_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[186][1]~964 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[186][1]~964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N31
dffeas \fsx|lineBuffer[186][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[186][1]~964_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[186][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[186][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[186][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneive_lcell_comb \fsx|lineBuffer[106][1]~963 (
// Equation(s):
// \fsx|lineBuffer[106][1]~963_combout  = (\fsx|lineBuffer[104][5]~17_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[104][5]~17_combout  & ((\fsx|lineBuffer[106][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[106][1]~q ),
	.datad(\fsx|lineBuffer[104][5]~17_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[106][1]~963_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[106][1]~963 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[106][1]~963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N27
dffeas \fsx|lineBuffer[106][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[106][1]~963_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[106][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[106][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[106][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \fsx|lineBuffer[122][1]~962 (
// Equation(s):
// \fsx|lineBuffer[122][1]~962_combout  = (\fsx|lineBuffer[120][5]~36_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[120][5]~36_combout  & ((\fsx|lineBuffer[122][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[122][1]~q ),
	.datad(\fsx|lineBuffer[120][5]~36_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[122][1]~962_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[122][1]~962 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[122][1]~962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \fsx|lineBuffer[122][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[122][1]~962_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[122][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[122][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[122][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \fsx|vga_b[6]~230 (
// Equation(s):
// \fsx|vga_b[6]~230_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[122][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[106][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[106][1]~q ),
	.datad(\fsx|lineBuffer[122][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~230_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~230 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \fsx|lineBuffer[170][1]~961 (
// Equation(s):
// \fsx|lineBuffer[170][1]~961_combout  = (\fsx|lineBuffer[168][5]~21_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[168][5]~21_combout  & ((\fsx|lineBuffer[170][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[170][1]~q ),
	.datad(\fsx|lineBuffer[168][5]~21_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[170][1]~961_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[170][1]~961 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[170][1]~961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \fsx|lineBuffer[170][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[170][1]~961_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[170][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[170][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[170][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \fsx|vga_b[6]~231 (
// Equation(s):
// \fsx|vga_b[6]~231_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[6]~230_combout  & (\fsx|lineBuffer[186][1]~q )) # (!\fsx|vga_b[6]~230_combout  & ((\fsx|lineBuffer[170][1]~q ))))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_b[6]~230_combout ))))

	.dataa(\fsx|lineBuffer[186][1]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|vga_b[6]~230_combout ),
	.datad(\fsx|lineBuffer[170][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~231_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~231 .lut_mask = 16'hBCB0;
defparam \fsx|vga_b[6]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \fsx|lineBuffer[162][1]~947 (
// Equation(s):
// \fsx|lineBuffer[162][1]~947_combout  = (\fsx|lineBuffer[160][5]~32_combout  & ((\fsx|lineBuffer~946_combout ))) # (!\fsx|lineBuffer[160][5]~32_combout  & (\fsx|lineBuffer[162][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[160][5]~32_combout ),
	.datac(\fsx|lineBuffer[162][1]~q ),
	.datad(\fsx|lineBuffer~946_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[162][1]~947_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[162][1]~947 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[162][1]~947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \fsx|lineBuffer[162][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[162][1]~947_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[162][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[162][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[162][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \fsx|lineBuffer[178][1]~950 (
// Equation(s):
// \fsx|lineBuffer[178][1]~950_combout  = (\fsx|lineBuffer[176][5]~6_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[176][5]~6_combout  & ((\fsx|lineBuffer[178][1]~q )))

	.dataa(gnd),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[178][1]~q ),
	.datad(\fsx|lineBuffer[176][5]~6_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[178][1]~950_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[178][1]~950 .lut_mask = 16'hCCF0;
defparam \fsx|lineBuffer[178][1]~950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N19
dffeas \fsx|lineBuffer[178][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[178][1]~950_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[178][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[178][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[178][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \fsx|lineBuffer[98][1]~949 (
// Equation(s):
// \fsx|lineBuffer[98][1]~949_combout  = (\fsx|lineBuffer[96][5]~28_combout  & ((\fsx|lineBuffer~946_combout ))) # (!\fsx|lineBuffer[96][5]~28_combout  & (\fsx|lineBuffer[98][1]~q ))

	.dataa(gnd),
	.datab(\fsx|lineBuffer[96][5]~28_combout ),
	.datac(\fsx|lineBuffer[98][1]~q ),
	.datad(\fsx|lineBuffer~946_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[98][1]~949_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[98][1]~949 .lut_mask = 16'hFC30;
defparam \fsx|lineBuffer[98][1]~949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N15
dffeas \fsx|lineBuffer[98][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[98][1]~949_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[98][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[98][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[98][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \fsx|lineBuffer[114][1]~948 (
// Equation(s):
// \fsx|lineBuffer[114][1]~948_combout  = (\fsx|lineBuffer[112][5]~7_combout  & (\fsx|lineBuffer~946_combout )) # (!\fsx|lineBuffer[112][5]~7_combout  & ((\fsx|lineBuffer[114][1]~q )))

	.dataa(\fsx|lineBuffer[112][5]~7_combout ),
	.datab(\fsx|lineBuffer~946_combout ),
	.datac(\fsx|lineBuffer[114][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[114][1]~948_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[114][1]~948 .lut_mask = 16'hD8D8;
defparam \fsx|lineBuffer[114][1]~948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \fsx|lineBuffer[114][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[114][1]~948_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[114][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[114][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[114][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \fsx|vga_b[6]~223 (
// Equation(s):
// \fsx|vga_b[6]~223_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[7]~8_combout ) # ((\fsx|lineBuffer[114][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[7]~8_combout  & (\fsx|lineBuffer[98][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[98][1]~q ),
	.datad(\fsx|lineBuffer[114][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~223_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~223 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \fsx|vga_b[6]~224 (
// Equation(s):
// \fsx|vga_b[6]~224_combout  = (\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[6]~223_combout  & ((\fsx|lineBuffer[178][1]~q ))) # (!\fsx|vga_b[6]~223_combout  & (\fsx|lineBuffer[162][1]~q )))) # (!\fsx|displayGen|o_h[7]~8_combout  & 
// (((\fsx|vga_b[6]~223_combout ))))

	.dataa(\fsx|lineBuffer[162][1]~q ),
	.datab(\fsx|displayGen|o_h[7]~8_combout ),
	.datac(\fsx|lineBuffer[178][1]~q ),
	.datad(\fsx|vga_b[6]~223_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~224_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~224 .lut_mask = 16'hF388;
defparam \fsx|vga_b[6]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneive_lcell_comb \fsx|vga_b[6]~232 (
// Equation(s):
// \fsx|vga_b[6]~232_combout  = (\fsx|vga_b[6]~229_combout  & (((\fsx|vga_b[6]~231_combout )) # (!\fsx|displayGen|o_h[2]~14_combout ))) # (!\fsx|vga_b[6]~229_combout  & (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[6]~224_combout ))))

	.dataa(\fsx|vga_b[6]~229_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_b[6]~231_combout ),
	.datad(\fsx|vga_b[6]~224_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~232_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~232 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[6]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneive_lcell_comb \fsx|vga_b[6]~243 (
// Equation(s):
// \fsx|vga_b[6]~243_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[6]~232_combout ))) # (!\fsx|displayGen|o_h[8]~9_combout 
//  & (\fsx|vga_b[6]~242_combout ))))

	.dataa(\fsx|vga_b[6]~242_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[8]~9_combout ),
	.datad(\fsx|vga_b[6]~232_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~243_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~243 .lut_mask = 16'hF2C2;
defparam \fsx|vga_b[6]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \fsx|vga_b[6]~254 (
// Equation(s):
// \fsx|vga_b[6]~254_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~243_combout  & (\fsx|vga_b[6]~253_combout )) # (!\fsx|vga_b[6]~243_combout  & ((\fsx|vga_b[6]~222_combout ))))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[6]~243_combout ))))

	.dataa(\fsx|vga_b[6]~253_combout ),
	.datab(\fsx|vga_b[6]~222_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[6]~243_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~254_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~254 .lut_mask = 16'hAFC0;
defparam \fsx|vga_b[6]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \fsx|lineBuffer~923 (
// Equation(s):
// \fsx|lineBuffer~923_combout  = (\fsx|Mux8~20_combout  & (((\fsx|Mux9~20_combout ) # (\vram32|ram_rtl_0|auto_generated|ram_block1a9 )))) # (!\fsx|Mux8~20_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a25  & (!\fsx|Mux9~20_combout )))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\fsx|Mux8~20_combout ),
	.datac(\fsx|Mux9~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~923_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~923 .lut_mask = 16'hCEC2;
defparam \fsx|lineBuffer~923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \fsx|lineBuffer~924 (
// Equation(s):
// \fsx|lineBuffer~924_combout  = (\fsx|lineBuffer~923_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ) # ((!\fsx|Mux9~20_combout )))) # (!\fsx|lineBuffer~923_combout  & (((\fsx|Mux9~20_combout  & 
// \vram32|ram_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\fsx|lineBuffer~923_combout ),
	.datac(\fsx|Mux9~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~924_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~924 .lut_mask = 16'hBC8C;
defparam \fsx|lineBuffer~924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N12
cycloneive_lcell_comb \fsx|lineBuffer[228][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[228][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~924_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[228][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[228][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[228][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N13
dffeas \fsx|lineBuffer[228][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[228][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[228][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[228][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[228][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N27
dffeas \fsx|lineBuffer[244][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[244][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[244][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[244][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \fsx|lineBuffer[236][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[236][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~924_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[236][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[236][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[236][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N15
dffeas \fsx|lineBuffer[236][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[236][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[236][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[236][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[236][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N25
dffeas \fsx|lineBuffer[220][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[220][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[220][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[220][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N24
cycloneive_lcell_comb \fsx|vga_b[6]~279 (
// Equation(s):
// \fsx|vga_b[6]~279_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[236][1]~q )) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[220][1]~q )))))

	.dataa(\fsx|lineBuffer[236][1]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[220][1]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~279_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~279 .lut_mask = 16'hEE30;
defparam \fsx|vga_b[6]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N26
cycloneive_lcell_comb \fsx|vga_b[6]~280 (
// Equation(s):
// \fsx|vga_b[6]~280_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~279_combout  & ((\fsx|lineBuffer[244][1]~q ))) # (!\fsx|vga_b[6]~279_combout  & (\fsx|lineBuffer[228][1]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_b[6]~279_combout ))))

	.dataa(\fsx|lineBuffer[228][1]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[244][1]~q ),
	.datad(\fsx|vga_b[6]~279_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~280_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~280 .lut_mask = 16'hF388;
defparam \fsx|vga_b[6]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \fsx|lineBuffer~921 (
// Equation(s):
// \fsx|lineBuffer~921_combout  = (\fsx|Mux13~20_combout  & (((\fsx|Mux12~20_combout )))) # (!\fsx|Mux13~20_combout  & ((\fsx|Mux12~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a9 ))) # (!\fsx|Mux12~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a25 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\fsx|Mux13~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\fsx|Mux12~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~921_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~921 .lut_mask = 16'hFC22;
defparam \fsx|lineBuffer~921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \fsx|lineBuffer~922 (
// Equation(s):
// \fsx|lineBuffer~922_combout  = (\fsx|lineBuffer~921_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ) # ((!\fsx|Mux13~20_combout )))) # (!\fsx|lineBuffer~921_combout  & (((\fsx|Mux13~20_combout  & 
// \vram32|ram_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\fsx|lineBuffer~921_combout ),
	.datac(\fsx|Mux13~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~922_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~922 .lut_mask = 16'hBC8C;
defparam \fsx|lineBuffer~922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N21
dffeas \fsx|lineBuffer[222][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[222][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[222][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[222][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N22
cycloneive_lcell_comb \fsx|lineBuffer[238][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[238][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~922_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[238][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[238][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[238][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N23
dffeas \fsx|lineBuffer[238][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[238][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[238][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[238][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[238][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N20
cycloneive_lcell_comb \fsx|vga_b[6]~277 (
// Equation(s):
// \fsx|vga_b[6]~277_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[238][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[222][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[222][1]~q ),
	.datad(\fsx|lineBuffer[238][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~277_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~277 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N1
dffeas \fsx|lineBuffer[246][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[246][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[246][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[246][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N28
cycloneive_lcell_comb \fsx|lineBuffer[230][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[230][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~922_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[230][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[230][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[230][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N29
dffeas \fsx|lineBuffer[230][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[230][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[230][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[230][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[230][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N0
cycloneive_lcell_comb \fsx|vga_b[6]~278 (
// Equation(s):
// \fsx|vga_b[6]~278_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~277_combout  & (\fsx|lineBuffer[246][1]~q )) # (!\fsx|vga_b[6]~277_combout  & ((\fsx|lineBuffer[230][1]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_b[6]~277_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_b[6]~277_combout ),
	.datac(\fsx|lineBuffer[246][1]~q ),
	.datad(\fsx|lineBuffer[230][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~278_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~278 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[6]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cycloneive_lcell_comb \fsx|vga_b[6]~281 (
// Equation(s):
// \fsx|vga_b[6]~281_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[1]~10_combout ) # (\fsx|vga_b[6]~278_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_b[6]~280_combout  & (!\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|vga_b[6]~280_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[6]~278_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~281_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~281 .lut_mask = 16'hCEC2;
defparam \fsx|vga_b[6]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \fsx|lineBuffer~919 (
// Equation(s):
// \fsx|lineBuffer~919_combout  = (\fsx|Mux11~20_combout  & (((\fsx|Mux10~20_combout )))) # (!\fsx|Mux11~20_combout  & ((\fsx|Mux10~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a9 ))) # (!\fsx|Mux10~20_combout  & 
// (\vram32|ram_rtl_0|auto_generated|ram_block1a25 ))))

	.dataa(\fsx|Mux11~20_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\fsx|Mux10~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~919_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~919 .lut_mask = 16'hF4A4;
defparam \fsx|lineBuffer~919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \fsx|lineBuffer~920 (
// Equation(s):
// \fsx|lineBuffer~920_combout  = (\fsx|lineBuffer~919_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ) # (!\fsx|Mux11~20_combout )))) # (!\fsx|lineBuffer~919_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a17  & 
// (\fsx|Mux11~20_combout )))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\fsx|lineBuffer~919_combout ),
	.datac(\fsx|Mux11~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~920_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~920 .lut_mask = 16'hEC2C;
defparam \fsx|lineBuffer~920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N11
dffeas \fsx|lineBuffer[221][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[221][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[221][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[221][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N26
cycloneive_lcell_comb \fsx|lineBuffer[237][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[237][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~920_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[237][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[237][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[237][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N27
dffeas \fsx|lineBuffer[237][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[237][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[237][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[237][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[237][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N10
cycloneive_lcell_comb \fsx|vga_b[6]~275 (
// Equation(s):
// \fsx|vga_b[6]~275_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[237][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[221][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[221][1]~q ),
	.datad(\fsx|lineBuffer[237][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~275_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~275 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N13
dffeas \fsx|lineBuffer[245][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[245][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[245][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[245][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N26
cycloneive_lcell_comb \fsx|lineBuffer[229][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[229][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~920_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[229][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[229][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[229][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N27
dffeas \fsx|lineBuffer[229][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[229][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[229][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[229][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[229][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N12
cycloneive_lcell_comb \fsx|vga_b[6]~276 (
// Equation(s):
// \fsx|vga_b[6]~276_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~275_combout  & (\fsx|lineBuffer[245][1]~q )) # (!\fsx|vga_b[6]~275_combout  & ((\fsx|lineBuffer[229][1]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_b[6]~275_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_b[6]~275_combout ),
	.datac(\fsx|lineBuffer[245][1]~q ),
	.datad(\fsx|lineBuffer[229][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~276_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~276 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[6]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \fsx|lineBuffer~917 (
// Equation(s):
// \fsx|lineBuffer~917_combout  = (\fsx|Mux14~20_combout  & ((\vram32|ram_rtl_0|auto_generated|ram_block1a9 ) # ((\fsx|Mux15~20_combout )))) # (!\fsx|Mux14~20_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a25  & !\fsx|Mux15~20_combout ))))

	.dataa(\vram32|ram_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\fsx|Mux14~20_combout ),
	.datac(\vram32|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\fsx|Mux15~20_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~917_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~917 .lut_mask = 16'hCCB8;
defparam \fsx|lineBuffer~917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \fsx|lineBuffer~918 (
// Equation(s):
// \fsx|lineBuffer~918_combout  = (\fsx|lineBuffer~917_combout  & (((\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ) # (!\fsx|Mux15~20_combout )))) # (!\fsx|lineBuffer~917_combout  & (\vram32|ram_rtl_0|auto_generated|ram_block1a17  & 
// (\fsx|Mux15~20_combout )))

	.dataa(\fsx|lineBuffer~917_combout ),
	.datab(\vram32|ram_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\fsx|Mux15~20_combout ),
	.datad(\vram32|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer~918_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer~918 .lut_mask = 16'hEA4A;
defparam \fsx|lineBuffer~918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \fsx|lineBuffer[231][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[231][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~918_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[231][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[231][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[231][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N31
dffeas \fsx|lineBuffer[231][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[231][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[224][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[231][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[231][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[231][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N7
dffeas \fsx|lineBuffer[247][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[240][5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[247][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[247][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[247][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N13
dffeas \fsx|lineBuffer[223][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[220][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[223][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[223][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[223][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N2
cycloneive_lcell_comb \fsx|lineBuffer[239][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[239][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~918_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[239][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[239][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[239][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N3
dffeas \fsx|lineBuffer[239][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[239][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[232][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[239][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[239][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[239][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N12
cycloneive_lcell_comb \fsx|vga_b[6]~282 (
// Equation(s):
// \fsx|vga_b[6]~282_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[239][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[223][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[223][1]~q ),
	.datad(\fsx|lineBuffer[239][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~282_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~282 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N6
cycloneive_lcell_comb \fsx|vga_b[6]~283 (
// Equation(s):
// \fsx|vga_b[6]~283_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~282_combout  & ((\fsx|lineBuffer[247][1]~q ))) # (!\fsx|vga_b[6]~282_combout  & (\fsx|lineBuffer[231][1]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_b[6]~282_combout ))))

	.dataa(\fsx|lineBuffer[231][1]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[247][1]~q ),
	.datad(\fsx|vga_b[6]~282_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~283_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~283 .lut_mask = 16'hF388;
defparam \fsx|vga_b[6]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneive_lcell_comb \fsx|vga_b[6]~284 (
// Equation(s):
// \fsx|vga_b[6]~284_combout  = (\fsx|vga_b[6]~281_combout  & (((\fsx|vga_b[6]~283_combout ) # (!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_b[6]~281_combout  & (\fsx|vga_b[6]~276_combout  & (\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|vga_b[6]~281_combout ),
	.datab(\fsx|vga_b[6]~276_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[6]~283_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~284_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~284 .lut_mask = 16'hEA4A;
defparam \fsx|vga_b[6]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \fsx|lineBuffer[29][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[29][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \fsx|lineBuffer[45][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[45][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~920_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[45][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[45][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[45][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N13
dffeas \fsx|lineBuffer[45][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[45][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[45][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[45][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[45][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \fsx|vga_b[6]~265 (
// Equation(s):
// \fsx|vga_b[6]~265_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[45][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[29][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[29][1]~q ),
	.datad(\fsx|lineBuffer[45][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~265_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~265 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N11
dffeas \fsx|lineBuffer[53][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[53][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[53][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[53][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N12
cycloneive_lcell_comb \fsx|lineBuffer[37][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[37][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~920_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[37][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[37][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[37][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N13
dffeas \fsx|lineBuffer[37][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[37][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[37][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[37][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[37][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneive_lcell_comb \fsx|vga_b[6]~266 (
// Equation(s):
// \fsx|vga_b[6]~266_combout  = (\fsx|vga_b[6]~265_combout  & (((\fsx|lineBuffer[53][1]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_b[6]~265_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[37][1]~q ))))

	.dataa(\fsx|vga_b[6]~265_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[53][1]~q ),
	.datad(\fsx|lineBuffer[37][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~266_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~266 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[6]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N18
cycloneive_lcell_comb \fsx|lineBuffer[39][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[39][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~918_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[39][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[39][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[39][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N19
dffeas \fsx|lineBuffer[39][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[39][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[39][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[39][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[39][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \fsx|lineBuffer[55][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[55][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[55][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[55][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y17_N17
dffeas \fsx|lineBuffer[31][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[31][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \fsx|lineBuffer[47][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[47][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~918_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[47][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[47][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[47][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N9
dffeas \fsx|lineBuffer[47][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[47][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[47][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[47][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[47][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneive_lcell_comb \fsx|vga_b[6]~272 (
// Equation(s):
// \fsx|vga_b[6]~272_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[47][1]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  
// & (\fsx|lineBuffer[31][1]~q ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[31][1]~q ),
	.datad(\fsx|lineBuffer[47][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~272_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~272 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[6]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneive_lcell_comb \fsx|vga_b[6]~273 (
// Equation(s):
// \fsx|vga_b[6]~273_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~272_combout  & ((\fsx|lineBuffer[55][1]~q ))) # (!\fsx|vga_b[6]~272_combout  & (\fsx|lineBuffer[39][1]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_b[6]~272_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[39][1]~q ),
	.datac(\fsx|lineBuffer[55][1]~q ),
	.datad(\fsx|vga_b[6]~272_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~273_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~273 .lut_mask = 16'hF588;
defparam \fsx|vga_b[6]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \fsx|lineBuffer[28][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[28][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \fsx|lineBuffer[44][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[44][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~924_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[44][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[44][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[44][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N29
dffeas \fsx|lineBuffer[44][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[44][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[44][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[44][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[44][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \fsx|vga_b[6]~269 (
// Equation(s):
// \fsx|vga_b[6]~269_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[44][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[28][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[28][1]~q ),
	.datad(\fsx|lineBuffer[44][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~269_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~269 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N23
dffeas \fsx|lineBuffer[52][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[52][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[52][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[52][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N8
cycloneive_lcell_comb \fsx|lineBuffer[36][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[36][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~924_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[36][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[36][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[36][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N9
dffeas \fsx|lineBuffer[36][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[36][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[36][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[36][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[36][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneive_lcell_comb \fsx|vga_b[6]~270 (
// Equation(s):
// \fsx|vga_b[6]~270_combout  = (\fsx|vga_b[6]~269_combout  & (((\fsx|lineBuffer[52][1]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_b[6]~269_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[36][1]~q ))))

	.dataa(\fsx|vga_b[6]~269_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[52][1]~q ),
	.datad(\fsx|lineBuffer[36][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~270_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~270 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[6]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \fsx|lineBuffer[30][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[24][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[30][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \fsx|lineBuffer[46][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[46][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~922_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[46][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[46][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[46][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N23
dffeas \fsx|lineBuffer[46][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[46][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[40][5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[46][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[46][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[46][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \fsx|vga_b[6]~267 (
// Equation(s):
// \fsx|vga_b[6]~267_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[46][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[30][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[30][1]~q ),
	.datad(\fsx|lineBuffer[46][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~267_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~267 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N13
dffeas \fsx|lineBuffer[54][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[48][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[54][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[54][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[54][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N30
cycloneive_lcell_comb \fsx|lineBuffer[38][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[38][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~922_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[38][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[38][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[38][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N31
dffeas \fsx|lineBuffer[38][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[38][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[32][5]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[38][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[38][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[38][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneive_lcell_comb \fsx|vga_b[6]~268 (
// Equation(s):
// \fsx|vga_b[6]~268_combout  = (\fsx|vga_b[6]~267_combout  & (((\fsx|lineBuffer[54][1]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_b[6]~267_combout  & (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[38][1]~q ))))

	.dataa(\fsx|vga_b[6]~267_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[54][1]~q ),
	.datad(\fsx|lineBuffer[38][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~268_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~268 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[6]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneive_lcell_comb \fsx|vga_b[6]~271 (
// Equation(s):
// \fsx|vga_b[6]~271_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[1]~10_combout ) # (\fsx|vga_b[6]~268_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_b[6]~270_combout  & (!\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|vga_b[6]~270_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[6]~268_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~271_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~271 .lut_mask = 16'hCEC2;
defparam \fsx|vga_b[6]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneive_lcell_comb \fsx|vga_b[6]~274 (
// Equation(s):
// \fsx|vga_b[6]~274_combout  = (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~271_combout  & ((\fsx|vga_b[6]~273_combout ))) # (!\fsx|vga_b[6]~271_combout  & (\fsx|vga_b[6]~266_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & 
// (((\fsx|vga_b[6]~271_combout ))))

	.dataa(\fsx|vga_b[6]~266_combout ),
	.datab(\fsx|vga_b[6]~273_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[6]~271_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~274_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~274 .lut_mask = 16'hCFA0;
defparam \fsx|vga_b[6]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneive_lcell_comb \fsx|vga_b[6]~285 (
// Equation(s):
// \fsx|vga_b[6]~285_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & ((\fsx|vga_b[6]~274_combout ))) # (!\fsx|displayGen|o_h[7]~8_combout  
// & (\fsx|vga_b[6]~284_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_b[6]~284_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_b[6]~274_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~285_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~285 .lut_mask = 16'hF4A4;
defparam \fsx|vga_b[6]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \fsx|lineBuffer[172][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[172][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~924_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[172][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[172][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[172][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N7
dffeas \fsx|lineBuffer[172][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[172][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[172][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[172][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[172][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N9
dffeas \fsx|lineBuffer[156][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[156][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[156][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[156][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \fsx|vga_b[6]~290 (
// Equation(s):
// \fsx|vga_b[6]~290_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[172][1]~q )) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[156][1]~q )))))

	.dataa(\fsx|lineBuffer[172][1]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[156][1]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~290_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~290 .lut_mask = 16'hEE30;
defparam \fsx|vga_b[6]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N31
dffeas \fsx|lineBuffer[164][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[164][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[164][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[164][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneive_lcell_comb \fsx|lineBuffer[180][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[180][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~924_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[180][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[180][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[180][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N7
dffeas \fsx|lineBuffer[180][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[180][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[180][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[180][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[180][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneive_lcell_comb \fsx|vga_b[6]~291 (
// Equation(s):
// \fsx|vga_b[6]~291_combout  = (\fsx|vga_b[6]~290_combout  & (((\fsx|lineBuffer[180][1]~q )) # (!\fsx|displayGen|o_h[4]~12_combout ))) # (!\fsx|vga_b[6]~290_combout  & (\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[164][1]~q )))

	.dataa(\fsx|vga_b[6]~290_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[164][1]~q ),
	.datad(\fsx|lineBuffer[180][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~291_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~291 .lut_mask = 16'hEA62;
defparam \fsx|vga_b[6]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \fsx|lineBuffer[182][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[182][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~922_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[182][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[182][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[182][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N21
dffeas \fsx|lineBuffer[182][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[182][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[182][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[182][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[182][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N29
dffeas \fsx|lineBuffer[166][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[166][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[166][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[166][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \fsx|lineBuffer[174][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[174][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~922_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[174][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[174][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[174][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N11
dffeas \fsx|lineBuffer[174][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[174][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[174][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[174][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[174][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N29
dffeas \fsx|lineBuffer[158][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[158][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[158][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[158][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \fsx|vga_b[6]~288 (
// Equation(s):
// \fsx|vga_b[6]~288_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[174][1]~q )) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[158][1]~q )))))

	.dataa(\fsx|lineBuffer[174][1]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[158][1]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~288_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~288 .lut_mask = 16'hEE30;
defparam \fsx|vga_b[6]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneive_lcell_comb \fsx|vga_b[6]~289 (
// Equation(s):
// \fsx|vga_b[6]~289_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~288_combout  & (\fsx|lineBuffer[182][1]~q )) # (!\fsx|vga_b[6]~288_combout  & ((\fsx|lineBuffer[166][1]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_b[6]~288_combout ))))

	.dataa(\fsx|lineBuffer[182][1]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[166][1]~q ),
	.datad(\fsx|vga_b[6]~288_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~289_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~289 .lut_mask = 16'hBBC0;
defparam \fsx|vga_b[6]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneive_lcell_comb \fsx|vga_b[6]~292 (
// Equation(s):
// \fsx|vga_b[6]~292_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[1]~10_combout ) # (\fsx|vga_b[6]~289_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_b[6]~291_combout  & (!\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|vga_b[6]~291_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[6]~289_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~292_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~292 .lut_mask = 16'hCEC2;
defparam \fsx|vga_b[6]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \fsx|lineBuffer[183][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer~918_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[183][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[183][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[183][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N27
dffeas \fsx|lineBuffer[175][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[175][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[175][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[175][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \fsx|lineBuffer[167][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[167][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~918_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[167][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[167][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[167][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N27
dffeas \fsx|lineBuffer[167][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[167][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[167][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[167][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[167][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N13
dffeas \fsx|lineBuffer[159][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[159][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[159][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[159][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \fsx|vga_b[6]~293 (
// Equation(s):
// \fsx|vga_b[6]~293_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[167][1]~q ) # ((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|lineBuffer[159][1]~q  & !\fsx|displayGen|o_h[5]~11_combout ))))

	.dataa(\fsx|lineBuffer[167][1]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[159][1]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~293_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~293 .lut_mask = 16'hCCB8;
defparam \fsx|vga_b[6]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \fsx|vga_b[6]~294 (
// Equation(s):
// \fsx|vga_b[6]~294_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_b[6]~293_combout  & (\fsx|lineBuffer[183][1]~q )) # (!\fsx|vga_b[6]~293_combout  & ((\fsx|lineBuffer[175][1]~q ))))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (((\fsx|vga_b[6]~293_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[183][1]~q ),
	.datac(\fsx|lineBuffer[175][1]~q ),
	.datad(\fsx|vga_b[6]~293_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~294_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~294 .lut_mask = 16'hDDA0;
defparam \fsx|vga_b[6]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N25
dffeas \fsx|lineBuffer[157][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[152][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[157][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[157][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[157][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \fsx|lineBuffer[165][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[165][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~920_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[165][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[165][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[165][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N1
dffeas \fsx|lineBuffer[165][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[165][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[160][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[165][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[165][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[165][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \fsx|vga_b[6]~286 (
// Equation(s):
// \fsx|vga_b[6]~286_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[165][1]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  
// & (\fsx|lineBuffer[157][1]~q ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[157][1]~q ),
	.datad(\fsx|lineBuffer[165][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~286_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~286 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[6]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \fsx|lineBuffer[173][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[168][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[173][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[173][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[173][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \fsx|lineBuffer[181][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[181][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~920_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[181][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[181][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[181][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \fsx|lineBuffer[181][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[181][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[176][5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[181][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[181][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[181][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \fsx|vga_b[6]~287 (
// Equation(s):
// \fsx|vga_b[6]~287_combout  = (\fsx|vga_b[6]~286_combout  & (((\fsx|lineBuffer[181][1]~q )) # (!\fsx|displayGen|o_h[5]~11_combout ))) # (!\fsx|vga_b[6]~286_combout  & (\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[173][1]~q )))

	.dataa(\fsx|vga_b[6]~286_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[173][1]~q ),
	.datad(\fsx|lineBuffer[181][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~287_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~287 .lut_mask = 16'hEA62;
defparam \fsx|vga_b[6]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \fsx|vga_b[6]~295 (
// Equation(s):
// \fsx|vga_b[6]~295_combout  = (\fsx|vga_b[6]~292_combout  & (((\fsx|vga_b[6]~294_combout )) # (!\fsx|displayGen|o_h[1]~10_combout ))) # (!\fsx|vga_b[6]~292_combout  & (\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|vga_b[6]~287_combout ))))

	.dataa(\fsx|vga_b[6]~292_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|vga_b[6]~294_combout ),
	.datad(\fsx|vga_b[6]~287_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~295_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~295 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[6]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N11
dffeas \fsx|lineBuffer[95][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[95][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[95][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[95][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \fsx|lineBuffer[111][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[111][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~918_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[111][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[111][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[111][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N11
dffeas \fsx|lineBuffer[111][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[111][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[111][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[111][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[111][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \fsx|vga_b[6]~262 (
// Equation(s):
// \fsx|vga_b[6]~262_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[111][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[95][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[95][1]~q ),
	.datad(\fsx|lineBuffer[111][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~262_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~262 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \fsx|lineBuffer[119][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[119][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[119][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[119][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \fsx|lineBuffer[103][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[103][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~918_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[103][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[103][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[103][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \fsx|lineBuffer[103][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[103][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[103][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[103][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[103][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \fsx|vga_b[6]~263 (
// Equation(s):
// \fsx|vga_b[6]~263_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~262_combout  & (\fsx|lineBuffer[119][1]~q )) # (!\fsx|vga_b[6]~262_combout  & ((\fsx|lineBuffer[103][1]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_b[6]~262_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_b[6]~262_combout ),
	.datac(\fsx|lineBuffer[119][1]~q ),
	.datad(\fsx|lineBuffer[103][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~263_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~263 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[6]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \fsx|lineBuffer[100][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[100][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~924_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[100][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[100][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[100][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \fsx|lineBuffer[100][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[100][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[100][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[100][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[100][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \fsx|lineBuffer[116][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[116][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[116][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[116][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N1
dffeas \fsx|lineBuffer[92][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[92][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[92][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[92][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \fsx|lineBuffer[108][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[108][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~924_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[108][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[108][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[108][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N27
dffeas \fsx|lineBuffer[108][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[108][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[108][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[108][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[108][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \fsx|vga_b[6]~259 (
// Equation(s):
// \fsx|vga_b[6]~259_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[4]~12_combout ) # ((\fsx|lineBuffer[108][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[92][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[92][1]~q ),
	.datad(\fsx|lineBuffer[108][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~259_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~259 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \fsx|vga_b[6]~260 (
// Equation(s):
// \fsx|vga_b[6]~260_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~259_combout  & ((\fsx|lineBuffer[116][1]~q ))) # (!\fsx|vga_b[6]~259_combout  & (\fsx|lineBuffer[100][1]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_b[6]~259_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[100][1]~q ),
	.datac(\fsx|lineBuffer[116][1]~q ),
	.datad(\fsx|vga_b[6]~259_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~260_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~260 .lut_mask = 16'hF588;
defparam \fsx|vga_b[6]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \fsx|lineBuffer[102][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[102][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~922_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[102][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[102][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[102][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \fsx|lineBuffer[102][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[102][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[102][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[102][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[102][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \fsx|lineBuffer[118][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[118][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[118][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[118][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \fsx|lineBuffer[110][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[110][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~922_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[110][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[110][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[110][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \fsx|lineBuffer[110][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[110][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[110][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[110][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[110][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N9
dffeas \fsx|lineBuffer[94][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[94][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[94][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[94][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \fsx|vga_b[6]~257 (
// Equation(s):
// \fsx|vga_b[6]~257_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[110][1]~q )) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[94][1]~q )))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[110][1]~q ),
	.datac(\fsx|lineBuffer[94][1]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~257_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~257 .lut_mask = 16'hEE50;
defparam \fsx|vga_b[6]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \fsx|vga_b[6]~258 (
// Equation(s):
// \fsx|vga_b[6]~258_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~257_combout  & ((\fsx|lineBuffer[118][1]~q ))) # (!\fsx|vga_b[6]~257_combout  & (\fsx|lineBuffer[102][1]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_b[6]~257_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[102][1]~q ),
	.datac(\fsx|lineBuffer[118][1]~q ),
	.datad(\fsx|vga_b[6]~257_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~258_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~258 .lut_mask = 16'hF588;
defparam \fsx|vga_b[6]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \fsx|vga_b[6]~261 (
// Equation(s):
// \fsx|vga_b[6]~261_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[1]~10_combout ) # (\fsx|vga_b[6]~258_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & (\fsx|vga_b[6]~260_combout  & (!\fsx|displayGen|o_h[1]~10_combout )))

	.dataa(\fsx|vga_b[6]~260_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[6]~258_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~261_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~261 .lut_mask = 16'hCEC2;
defparam \fsx|vga_b[6]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \fsx|lineBuffer[101][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[101][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~920_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[101][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[101][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[101][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \fsx|lineBuffer[101][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[101][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[96][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[101][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[101][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[101][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \fsx|lineBuffer[117][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[112][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[117][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[117][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[117][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \fsx|lineBuffer[109][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[109][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~920_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[109][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[109][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[109][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \fsx|lineBuffer[109][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[109][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[104][5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[109][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[109][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[109][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \fsx|lineBuffer[93][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[88][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[93][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[93][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[93][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \fsx|vga_b[6]~255 (
// Equation(s):
// \fsx|vga_b[6]~255_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & (\fsx|lineBuffer[109][1]~q )) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[93][1]~q )))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[109][1]~q ),
	.datac(\fsx|lineBuffer[93][1]~q ),
	.datad(\fsx|displayGen|o_h[5]~11_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~255_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~255 .lut_mask = 16'hEE50;
defparam \fsx|vga_b[6]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \fsx|vga_b[6]~256 (
// Equation(s):
// \fsx|vga_b[6]~256_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~255_combout  & ((\fsx|lineBuffer[117][1]~q ))) # (!\fsx|vga_b[6]~255_combout  & (\fsx|lineBuffer[101][1]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (((\fsx|vga_b[6]~255_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[101][1]~q ),
	.datac(\fsx|lineBuffer[117][1]~q ),
	.datad(\fsx|vga_b[6]~255_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~256_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~256 .lut_mask = 16'hF588;
defparam \fsx|vga_b[6]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \fsx|vga_b[6]~264 (
// Equation(s):
// \fsx|vga_b[6]~264_combout  = (\fsx|vga_b[6]~261_combout  & ((\fsx|vga_b[6]~263_combout ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_b[6]~261_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|vga_b[6]~256_combout ))))

	.dataa(\fsx|vga_b[6]~263_combout ),
	.datab(\fsx|vga_b[6]~261_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[6]~256_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~264_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~264 .lut_mask = 16'hBC8C;
defparam \fsx|vga_b[6]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \fsx|vga_b[6]~296 (
// Equation(s):
// \fsx|vga_b[6]~296_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[6]~285_combout  & (\fsx|vga_b[6]~295_combout )) # (!\fsx|vga_b[6]~285_combout  & ((\fsx|vga_b[6]~264_combout ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_b[6]~285_combout ))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_b[6]~285_combout ),
	.datac(\fsx|vga_b[6]~295_combout ),
	.datad(\fsx|vga_b[6]~264_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~296_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~296 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[6]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \fsx|vga_b[6]~297 (
// Equation(s):
// \fsx|vga_b[6]~297_combout  = (\fsx|displayGen|o_h[6]~7_combout  & (((\fsx|displayGen|o_h[3]~13_combout )))) # (!\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|displayGen|o_h[3]~13_combout  & (\fsx|vga_b[6]~254_combout )) # (!\fsx|displayGen|o_h[3]~13_combout  
// & ((\fsx|vga_b[6]~296_combout )))))

	.dataa(\fsx|vga_b[6]~254_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|displayGen|o_h[3]~13_combout ),
	.datad(\fsx|vga_b[6]~296_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~297_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~297 .lut_mask = 16'hE3E0;
defparam \fsx|vga_b[6]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N3
dffeas \fsx|lineBuffer[70][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[70][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[70][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[70][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \fsx|lineBuffer[86][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[86][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~922_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[86][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[86][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[86][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \fsx|lineBuffer[86][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[86][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[86][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[86][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[86][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N2
cycloneive_lcell_comb \fsx|vga_b[6]~188 (
// Equation(s):
// \fsx|vga_b[6]~188_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[86][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[70][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[70][1]~q ),
	.datad(\fsx|lineBuffer[86][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~188_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~188 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \fsx|lineBuffer[214][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[214][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[214][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[214][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \fsx|lineBuffer[198][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[198][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~922_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[198][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[198][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[198][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N21
dffeas \fsx|lineBuffer[198][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[198][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[198][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[198][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[198][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \fsx|vga_b[6]~189 (
// Equation(s):
// \fsx|vga_b[6]~189_combout  = (\fsx|vga_b[6]~188_combout  & (((\fsx|lineBuffer[214][1]~q )) # (!\fsx|displayGen|o_h[8]~9_combout ))) # (!\fsx|vga_b[6]~188_combout  & (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[198][1]~q ))))

	.dataa(\fsx|vga_b[6]~188_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[214][1]~q ),
	.datad(\fsx|lineBuffer[198][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~189_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~189 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[6]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \fsx|lineBuffer[188][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[188][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~924_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[188][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[188][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[188][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \fsx|lineBuffer[188][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[188][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[188][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[188][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[188][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N23
dffeas \fsx|lineBuffer[204][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[204][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[204][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[204][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N23
dffeas \fsx|lineBuffer[60][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[60][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[60][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[60][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N20
cycloneive_lcell_comb \fsx|lineBuffer[76][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[76][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~924_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[76][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[76][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[76][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N21
dffeas \fsx|lineBuffer[76][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[76][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[76][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[76][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[76][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N22
cycloneive_lcell_comb \fsx|vga_b[6]~185 (
// Equation(s):
// \fsx|vga_b[6]~185_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[76][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[60][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[60][1]~q ),
	.datad(\fsx|lineBuffer[76][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~185_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~185 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneive_lcell_comb \fsx|vga_b[6]~186 (
// Equation(s):
// \fsx|vga_b[6]~186_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[6]~185_combout  & ((\fsx|lineBuffer[204][1]~q ))) # (!\fsx|vga_b[6]~185_combout  & (\fsx|lineBuffer[188][1]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_b[6]~185_combout ))))

	.dataa(\fsx|lineBuffer[188][1]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[204][1]~q ),
	.datad(\fsx|vga_b[6]~185_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~186_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~186 .lut_mask = 16'hF388;
defparam \fsx|vga_b[6]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N1
dffeas \fsx|lineBuffer[68][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[68][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[68][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[68][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneive_lcell_comb \fsx|lineBuffer[84][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[84][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~924_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[84][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[84][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[84][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N5
dffeas \fsx|lineBuffer[84][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[84][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[84][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[84][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[84][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N0
cycloneive_lcell_comb \fsx|vga_b[6]~183 (
// Equation(s):
// \fsx|vga_b[6]~183_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[84][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[68][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[68][1]~q ),
	.datad(\fsx|lineBuffer[84][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~183_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~183 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \fsx|lineBuffer[212][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[212][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[212][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[212][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \fsx|lineBuffer[196][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[196][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~924_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[196][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[196][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[196][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N27
dffeas \fsx|lineBuffer[196][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[196][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[196][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[196][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[196][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \fsx|vga_b[6]~184 (
// Equation(s):
// \fsx|vga_b[6]~184_combout  = (\fsx|vga_b[6]~183_combout  & (((\fsx|lineBuffer[212][1]~q )) # (!\fsx|displayGen|o_h[8]~9_combout ))) # (!\fsx|vga_b[6]~183_combout  & (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[196][1]~q ))))

	.dataa(\fsx|vga_b[6]~183_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[212][1]~q ),
	.datad(\fsx|lineBuffer[196][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~184_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~184 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[6]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \fsx|vga_b[6]~187 (
// Equation(s):
// \fsx|vga_b[6]~187_combout  = (\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|displayGen|o_h[2]~14_combout ) # (\fsx|vga_b[6]~184_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_b[6]~186_combout  & (!\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_b[6]~186_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_b[6]~184_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~187_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~187 .lut_mask = 16'hAEA4;
defparam \fsx|vga_b[6]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N19
dffeas \fsx|lineBuffer[62][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[62][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[62][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[62][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N16
cycloneive_lcell_comb \fsx|lineBuffer[78][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[78][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~922_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[78][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[78][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[78][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N17
dffeas \fsx|lineBuffer[78][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[78][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[78][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[78][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[78][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N18
cycloneive_lcell_comb \fsx|vga_b[6]~181 (
// Equation(s):
// \fsx|vga_b[6]~181_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[78][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[62][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[62][1]~q ),
	.datad(\fsx|lineBuffer[78][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~181_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~181 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N5
dffeas \fsx|lineBuffer[206][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[206][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[206][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[206][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N10
cycloneive_lcell_comb \fsx|lineBuffer[190][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[190][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~922_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[190][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[190][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[190][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N11
dffeas \fsx|lineBuffer[190][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[190][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[190][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[190][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[190][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N4
cycloneive_lcell_comb \fsx|vga_b[6]~182 (
// Equation(s):
// \fsx|vga_b[6]~182_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[6]~181_combout  & (\fsx|lineBuffer[206][1]~q )) # (!\fsx|vga_b[6]~181_combout  & ((\fsx|lineBuffer[190][1]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_b[6]~181_combout ))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_b[6]~181_combout ),
	.datac(\fsx|lineBuffer[206][1]~q ),
	.datad(\fsx|lineBuffer[190][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~182_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~182 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[6]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \fsx|vga_b[6]~190 (
// Equation(s):
// \fsx|vga_b[6]~190_combout  = (\fsx|vga_b[6]~187_combout  & ((\fsx|vga_b[6]~189_combout ) # ((!\fsx|displayGen|o_h[2]~14_combout )))) # (!\fsx|vga_b[6]~187_combout  & (((\fsx|displayGen|o_h[2]~14_combout  & \fsx|vga_b[6]~182_combout ))))

	.dataa(\fsx|vga_b[6]~189_combout ),
	.datab(\fsx|vga_b[6]~187_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_b[6]~182_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~190_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~190 .lut_mask = 16'hBC8C;
defparam \fsx|vga_b[6]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \fsx|lineBuffer[14][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[14][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~922_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[14][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N1
dffeas \fsx|lineBuffer[14][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[14][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N3
dffeas \fsx|lineBuffer[254][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[254][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[254][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[254][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \fsx|vga_b[6]~191 (
// Equation(s):
// \fsx|vga_b[6]~191_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[14][1]~q ) # ((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|lineBuffer[254][1]~q  & !\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|lineBuffer[14][1]~q ),
	.datac(\fsx|lineBuffer[254][1]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~191_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~191 .lut_mask = 16'hAAD8;
defparam \fsx|vga_b[6]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \fsx|lineBuffer[126][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[126][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~922_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[126][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[126][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[126][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \fsx|lineBuffer[126][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[126][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[126][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[126][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[126][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N27
dffeas \fsx|lineBuffer[142][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[142][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[142][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[142][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \fsx|vga_b[6]~192 (
// Equation(s):
// \fsx|vga_b[6]~192_combout  = (\fsx|vga_b[6]~191_combout  & (((\fsx|lineBuffer[142][1]~q ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[6]~191_combout  & (\fsx|lineBuffer[126][1]~q  & ((\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|vga_b[6]~191_combout ),
	.datab(\fsx|lineBuffer[126][1]~q ),
	.datac(\fsx|lineBuffer[142][1]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~192_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~192 .lut_mask = 16'hE4AA;
defparam \fsx|vga_b[6]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N21
dffeas \fsx|lineBuffer[252][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[252][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[252][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[252][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_lcell_comb \fsx|lineBuffer[12][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[12][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~924_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[12][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N1
dffeas \fsx|lineBuffer[12][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[12][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \fsx|vga_b[6]~195 (
// Equation(s):
// \fsx|vga_b[6]~195_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[12][1]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[252][1]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[252][1]~q ),
	.datad(\fsx|lineBuffer[12][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~195_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~195 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[6]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \fsx|lineBuffer[124][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[124][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~924_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[124][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[124][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[124][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N7
dffeas \fsx|lineBuffer[124][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[124][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[124][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[124][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[124][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N13
dffeas \fsx|lineBuffer[140][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[140][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[140][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[140][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \fsx|vga_b[6]~196 (
// Equation(s):
// \fsx|vga_b[6]~196_combout  = (\fsx|vga_b[6]~195_combout  & (((\fsx|lineBuffer[140][1]~q ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[6]~195_combout  & (\fsx|lineBuffer[124][1]~q  & ((\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|vga_b[6]~195_combout ),
	.datab(\fsx|lineBuffer[124][1]~q ),
	.datac(\fsx|lineBuffer[140][1]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~196_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~196 .lut_mask = 16'hE4AA;
defparam \fsx|vga_b[6]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \fsx|lineBuffer[132][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[132][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~924_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[132][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[132][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[132][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \fsx|lineBuffer[132][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[132][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[132][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[132][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[132][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \fsx|lineBuffer[148][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[148][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[148][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[148][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \fsx|lineBuffer[4][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~924_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[4][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \fsx|lineBuffer[20][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[20][1]~feeder_combout  = \fsx|lineBuffer~924_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~924_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[20][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[20][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[20][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N7
dffeas \fsx|lineBuffer[20][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[20][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \fsx|vga_b[6]~193 (
// Equation(s):
// \fsx|vga_b[6]~193_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[5]~11_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|lineBuffer[20][1]~q ))) # (!\fsx|displayGen|o_h[5]~11_combout  & 
// (\fsx|lineBuffer[4][1]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|lineBuffer[4][1]~q ),
	.datad(\fsx|lineBuffer[20][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~193_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~193 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[6]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \fsx|vga_b[6]~194 (
// Equation(s):
// \fsx|vga_b[6]~194_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[6]~193_combout  & ((\fsx|lineBuffer[148][1]~q ))) # (!\fsx|vga_b[6]~193_combout  & (\fsx|lineBuffer[132][1]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_b[6]~193_combout ))))

	.dataa(\fsx|lineBuffer[132][1]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[148][1]~q ),
	.datad(\fsx|vga_b[6]~193_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~194_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~194 .lut_mask = 16'hF388;
defparam \fsx|vga_b[6]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \fsx|vga_b[6]~197 (
// Equation(s):
// \fsx|vga_b[6]~197_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~194_combout ))) # 
// (!\fsx|displayGen|o_h[4]~12_combout  & (\fsx|vga_b[6]~196_combout ))))

	.dataa(\fsx|vga_b[6]~196_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|displayGen|o_h[4]~12_combout ),
	.datad(\fsx|vga_b[6]~194_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~197_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~197 .lut_mask = 16'hF2C2;
defparam \fsx|vga_b[6]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N15
dffeas \fsx|lineBuffer[6][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[6][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \fsx|lineBuffer[22][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[22][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~922_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[22][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[22][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[22][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \fsx|lineBuffer[22][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[22][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \fsx|vga_b[6]~198 (
// Equation(s):
// \fsx|vga_b[6]~198_combout  = (\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[22][1]~q )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[6][1]~q )))

	.dataa(\fsx|displayGen|o_h[5]~11_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[6][1]~q ),
	.datad(\fsx|lineBuffer[22][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~198_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~198 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \fsx|lineBuffer[150][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~922_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[150][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[150][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[150][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \fsx|lineBuffer[134][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[134][1]~feeder_combout  = \fsx|lineBuffer~922_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~922_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[134][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[134][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[134][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \fsx|lineBuffer[134][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[134][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[134][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[134][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[134][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \fsx|vga_b[6]~199 (
// Equation(s):
// \fsx|vga_b[6]~199_combout  = (\fsx|vga_b[6]~198_combout  & (((\fsx|lineBuffer[150][1]~q )) # (!\fsx|displayGen|o_h[8]~9_combout ))) # (!\fsx|vga_b[6]~198_combout  & (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[134][1]~q ))))

	.dataa(\fsx|vga_b[6]~198_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[150][1]~q ),
	.datad(\fsx|lineBuffer[134][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~199_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~199 .lut_mask = 16'hE6A2;
defparam \fsx|vga_b[6]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \fsx|vga_b[6]~200 (
// Equation(s):
// \fsx|vga_b[6]~200_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[6]~197_combout  & ((\fsx|vga_b[6]~199_combout ))) # (!\fsx|vga_b[6]~197_combout  & (\fsx|vga_b[6]~192_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_b[6]~197_combout ))))

	.dataa(\fsx|vga_b[6]~192_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_b[6]~197_combout ),
	.datad(\fsx|vga_b[6]~199_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~200_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~200 .lut_mask = 16'hF838;
defparam \fsx|vga_b[6]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \fsx|vga_b[6]~201 (
// Equation(s):
// \fsx|vga_b[6]~201_combout  = (\fsx|displayGen|o_h[1]~10_combout  & (((\fsx|displayGen|o_h[7]~8_combout )))) # (!\fsx|displayGen|o_h[1]~10_combout  & ((\fsx|displayGen|o_h[7]~8_combout  & (\fsx|vga_b[6]~190_combout )) # (!\fsx|displayGen|o_h[7]~8_combout  
// & ((\fsx|vga_b[6]~200_combout )))))

	.dataa(\fsx|vga_b[6]~190_combout ),
	.datab(\fsx|displayGen|o_h[1]~10_combout ),
	.datac(\fsx|displayGen|o_h[7]~8_combout ),
	.datad(\fsx|vga_b[6]~200_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~201_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~201 .lut_mask = 16'hE3E0;
defparam \fsx|vga_b[6]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N12
cycloneive_lcell_comb \fsx|lineBuffer[207][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[207][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~918_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[207][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[207][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[207][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N13
dffeas \fsx|lineBuffer[207][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[207][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[207][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[207][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[207][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N15
dffeas \fsx|lineBuffer[79][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[79][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[79][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[79][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N14
cycloneive_lcell_comb \fsx|vga_b[6]~209 (
// Equation(s):
// \fsx|vga_b[6]~209_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|lineBuffer[207][1]~q ) # ((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|lineBuffer[79][1]~q  & !\fsx|displayGen|o_h[4]~12_combout ))))

	.dataa(\fsx|lineBuffer[207][1]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[79][1]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~209_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~209 .lut_mask = 16'hCCB8;
defparam \fsx|vga_b[6]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N3
dffeas \fsx|lineBuffer[215][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[215][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[215][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[215][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneive_lcell_comb \fsx|lineBuffer[87][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[87][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~918_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[87][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[87][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[87][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N25
dffeas \fsx|lineBuffer[87][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[87][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[87][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[87][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[87][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneive_lcell_comb \fsx|vga_b[6]~210 (
// Equation(s):
// \fsx|vga_b[6]~210_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|vga_b[6]~209_combout  & (\fsx|lineBuffer[215][1]~q )) # (!\fsx|vga_b[6]~209_combout  & ((\fsx|lineBuffer[87][1]~q ))))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|vga_b[6]~209_combout ))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|vga_b[6]~209_combout ),
	.datac(\fsx|lineBuffer[215][1]~q ),
	.datad(\fsx|lineBuffer[87][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~210_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~210 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[6]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N11
dffeas \fsx|lineBuffer[61][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[61][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[61][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[61][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N0
cycloneive_lcell_comb \fsx|lineBuffer[69][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[69][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~920_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[69][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[69][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[69][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N1
dffeas \fsx|lineBuffer[69][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[69][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[69][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[69][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[69][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N10
cycloneive_lcell_comb \fsx|vga_b[6]~206 (
// Equation(s):
// \fsx|vga_b[6]~206_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[69][1]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[61][1]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[61][1]~q ),
	.datad(\fsx|lineBuffer[69][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~206_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~206 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \fsx|lineBuffer[197][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[197][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[197][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[197][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N0
cycloneive_lcell_comb \fsx|lineBuffer[189][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[189][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~920_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[189][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[189][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[189][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N1
dffeas \fsx|lineBuffer[189][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[189][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[189][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[189][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[189][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \fsx|vga_b[6]~207 (
// Equation(s):
// \fsx|vga_b[6]~207_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[6]~206_combout  & (\fsx|lineBuffer[197][1]~q )) # (!\fsx|vga_b[6]~206_combout  & ((\fsx|lineBuffer[189][1]~q ))))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (\fsx|vga_b[6]~206_combout ))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|vga_b[6]~206_combout ),
	.datac(\fsx|lineBuffer[197][1]~q ),
	.datad(\fsx|lineBuffer[189][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~207_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~207 .lut_mask = 16'hE6C4;
defparam \fsx|vga_b[6]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N9
dffeas \fsx|lineBuffer[77][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[72][5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[77][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[77][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[77][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N14
cycloneive_lcell_comb \fsx|lineBuffer[85][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[85][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~920_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[85][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[85][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[85][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N15
dffeas \fsx|lineBuffer[85][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[85][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[80][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[85][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[85][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[85][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N8
cycloneive_lcell_comb \fsx|vga_b[6]~204 (
// Equation(s):
// \fsx|vga_b[6]~204_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|displayGen|o_h[8]~9_combout ) # ((\fsx|lineBuffer[85][1]~q )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (!\fsx|displayGen|o_h[8]~9_combout  & (\fsx|lineBuffer[77][1]~q )))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[77][1]~q ),
	.datad(\fsx|lineBuffer[85][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~204_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~204 .lut_mask = 16'hBA98;
defparam \fsx|vga_b[6]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cycloneive_lcell_comb \fsx|lineBuffer[205][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[205][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~920_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[205][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[205][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[205][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N27
dffeas \fsx|lineBuffer[205][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[205][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[200][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[205][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[205][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[205][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N15
dffeas \fsx|lineBuffer[213][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[208][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[213][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[213][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[213][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
cycloneive_lcell_comb \fsx|vga_b[6]~205 (
// Equation(s):
// \fsx|vga_b[6]~205_combout  = (\fsx|vga_b[6]~204_combout  & (((\fsx|lineBuffer[213][1]~q ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[6]~204_combout  & (\fsx|lineBuffer[205][1]~q  & ((\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|vga_b[6]~204_combout ),
	.datab(\fsx|lineBuffer[205][1]~q ),
	.datac(\fsx|lineBuffer[213][1]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~205_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~205 .lut_mask = 16'hE4AA;
defparam \fsx|vga_b[6]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \fsx|vga_b[6]~208 (
// Equation(s):
// \fsx|vga_b[6]~208_combout  = (\fsx|displayGen|o_h[2]~14_combout  & (((\fsx|displayGen|o_h[5]~11_combout )))) # (!\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|displayGen|o_h[5]~11_combout  & ((\fsx|vga_b[6]~205_combout ))) # 
// (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_b[6]~207_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|vga_b[6]~207_combout ),
	.datac(\fsx|displayGen|o_h[5]~11_combout ),
	.datad(\fsx|vga_b[6]~205_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~208_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~208 .lut_mask = 16'hF4A4;
defparam \fsx|vga_b[6]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \fsx|lineBuffer[191][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[191][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~918_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[191][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[191][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[191][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \fsx|lineBuffer[191][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[191][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[184][5]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[191][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[191][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[191][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N11
dffeas \fsx|lineBuffer[199][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[192][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[199][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[199][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[199][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \fsx|lineBuffer[71][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[71][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~918_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[71][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[71][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[71][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N27
dffeas \fsx|lineBuffer[71][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[71][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[64][5]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[71][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[71][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[71][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N21
dffeas \fsx|lineBuffer[63][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[56][5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[63][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[63][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[63][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \fsx|vga_b[6]~202 (
// Equation(s):
// \fsx|vga_b[6]~202_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[71][1]~q )) # (!\fsx|displayGen|o_h[4]~12_combout  
// & ((\fsx|lineBuffer[63][1]~q )))))

	.dataa(\fsx|lineBuffer[71][1]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[63][1]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~202_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~202 .lut_mask = 16'hEE30;
defparam \fsx|vga_b[6]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \fsx|vga_b[6]~203 (
// Equation(s):
// \fsx|vga_b[6]~203_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[6]~202_combout  & ((\fsx|lineBuffer[199][1]~q ))) # (!\fsx|vga_b[6]~202_combout  & (\fsx|lineBuffer[191][1]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_b[6]~202_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[191][1]~q ),
	.datac(\fsx|lineBuffer[199][1]~q ),
	.datad(\fsx|vga_b[6]~202_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~203_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~203 .lut_mask = 16'hF588;
defparam \fsx|vga_b[6]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \fsx|vga_b[6]~211 (
// Equation(s):
// \fsx|vga_b[6]~211_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[6]~208_combout  & (\fsx|vga_b[6]~210_combout )) # (!\fsx|vga_b[6]~208_combout  & ((\fsx|vga_b[6]~203_combout ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_b[6]~208_combout ))))

	.dataa(\fsx|displayGen|o_h[2]~14_combout ),
	.datab(\fsx|vga_b[6]~210_combout ),
	.datac(\fsx|vga_b[6]~208_combout ),
	.datad(\fsx|vga_b[6]~203_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~211_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~211 .lut_mask = 16'hDAD0;
defparam \fsx|vga_b[6]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \fsx|lineBuffer[143][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[143][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~918_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[143][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[143][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[143][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \fsx|lineBuffer[143][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[143][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[143][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[143][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[143][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \fsx|lineBuffer[15][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[15][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \fsx|lineBuffer[23][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[23][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~918_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[23][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[23][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[23][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \fsx|lineBuffer[23][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[23][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \fsx|vga_b[6]~178 (
// Equation(s):
// \fsx|vga_b[6]~178_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (\fsx|displayGen|o_h[4]~12_combout )) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[23][1]~q ))) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// (\fsx|lineBuffer[15][1]~q ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[15][1]~q ),
	.datad(\fsx|lineBuffer[23][1]~q ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~178_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~178 .lut_mask = 16'hDC98;
defparam \fsx|vga_b[6]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \fsx|lineBuffer[151][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[151][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[151][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[151][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \fsx|vga_b[6]~179 (
// Equation(s):
// \fsx|vga_b[6]~179_combout  = (\fsx|vga_b[6]~178_combout  & (((\fsx|lineBuffer[151][1]~q ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[6]~178_combout  & (\fsx|lineBuffer[143][1]~q  & ((\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|lineBuffer[143][1]~q ),
	.datab(\fsx|vga_b[6]~178_combout ),
	.datac(\fsx|lineBuffer[151][1]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~179_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~179 .lut_mask = 16'hE2CC;
defparam \fsx|vga_b[6]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneive_lcell_comb \fsx|lineBuffer[125][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[125][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~920_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[125][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[125][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[125][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N5
dffeas \fsx|lineBuffer[125][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[125][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[125][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[125][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[125][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \fsx|lineBuffer[133][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[133][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[133][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[133][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \fsx|lineBuffer[5][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[5][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~920_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[5][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N31
dffeas \fsx|lineBuffer[5][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[5][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N9
dffeas \fsx|lineBuffer[253][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[253][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[253][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[253][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \fsx|vga_b[6]~175 (
// Equation(s):
// \fsx|vga_b[6]~175_combout  = (\fsx|displayGen|o_h[8]~9_combout  & (((\fsx|displayGen|o_h[4]~12_combout )))) # (!\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|displayGen|o_h[4]~12_combout  & (\fsx|lineBuffer[5][1]~q )) # (!\fsx|displayGen|o_h[4]~12_combout  & 
// ((\fsx|lineBuffer[253][1]~q )))))

	.dataa(\fsx|lineBuffer[5][1]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[253][1]~q ),
	.datad(\fsx|displayGen|o_h[4]~12_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~175_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~175 .lut_mask = 16'hEE30;
defparam \fsx|vga_b[6]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \fsx|vga_b[6]~176 (
// Equation(s):
// \fsx|vga_b[6]~176_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[6]~175_combout  & ((\fsx|lineBuffer[133][1]~q ))) # (!\fsx|vga_b[6]~175_combout  & (\fsx|lineBuffer[125][1]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_b[6]~175_combout ))))

	.dataa(\fsx|lineBuffer[125][1]~q ),
	.datab(\fsx|displayGen|o_h[8]~9_combout ),
	.datac(\fsx|lineBuffer[133][1]~q ),
	.datad(\fsx|vga_b[6]~175_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~176_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~176 .lut_mask = 16'hF388;
defparam \fsx|vga_b[6]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \fsx|lineBuffer[141][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[141][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~920_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[141][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[141][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[141][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \fsx|lineBuffer[141][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[141][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[136][5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[141][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[141][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[141][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \fsx|lineBuffer[21][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[21][1]~feeder_combout  = \fsx|lineBuffer~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsx|lineBuffer~920_combout ),
	.cin(gnd),
	.combout(\fsx|lineBuffer[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[21][1]~feeder .lut_mask = 16'hFF00;
defparam \fsx|lineBuffer[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N1
dffeas \fsx|lineBuffer[21][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[16][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[21][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \fsx|lineBuffer[13][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[8][5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[13][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \fsx|vga_b[6]~173 (
// Equation(s):
// \fsx|vga_b[6]~173_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[21][1]~q ) # ((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|lineBuffer[13][1]~q  & !\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|lineBuffer[21][1]~q ),
	.datab(\fsx|displayGen|o_h[4]~12_combout ),
	.datac(\fsx|lineBuffer[13][1]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~173_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~173 .lut_mask = 16'hCCB8;
defparam \fsx|vga_b[6]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N29
dffeas \fsx|lineBuffer[149][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~920_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[144][5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[149][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[149][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[149][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \fsx|vga_b[6]~174 (
// Equation(s):
// \fsx|vga_b[6]~174_combout  = (\fsx|vga_b[6]~173_combout  & (((\fsx|lineBuffer[149][1]~q ) # (!\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|vga_b[6]~173_combout  & (\fsx|lineBuffer[141][1]~q  & ((\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|lineBuffer[141][1]~q ),
	.datab(\fsx|vga_b[6]~173_combout ),
	.datac(\fsx|lineBuffer[149][1]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~174_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~174 .lut_mask = 16'hE2CC;
defparam \fsx|vga_b[6]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \fsx|vga_b[6]~177 (
// Equation(s):
// \fsx|vga_b[6]~177_combout  = (\fsx|displayGen|o_h[5]~11_combout  & (((\fsx|displayGen|o_h[2]~14_combout ) # (\fsx|vga_b[6]~174_combout )))) # (!\fsx|displayGen|o_h[5]~11_combout  & (\fsx|vga_b[6]~176_combout  & (!\fsx|displayGen|o_h[2]~14_combout )))

	.dataa(\fsx|vga_b[6]~176_combout ),
	.datab(\fsx|displayGen|o_h[5]~11_combout ),
	.datac(\fsx|displayGen|o_h[2]~14_combout ),
	.datad(\fsx|vga_b[6]~174_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~177_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~177 .lut_mask = 16'hCEC2;
defparam \fsx|vga_b[6]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneive_lcell_comb \fsx|lineBuffer[127][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[127][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~918_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[127][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[127][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[127][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N25
dffeas \fsx|lineBuffer[127][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[127][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[120][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[127][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[127][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[127][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N27
dffeas \fsx|lineBuffer[135][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[128][5]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[135][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[135][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[135][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \fsx|lineBuffer[7][1]~feeder (
// Equation(s):
// \fsx|lineBuffer[7][1]~feeder_combout  = \fsx|lineBuffer~918_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsx|lineBuffer~918_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|lineBuffer[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|lineBuffer[7][1]~feeder .lut_mask = 16'hF0F0;
defparam \fsx|lineBuffer[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N3
dffeas \fsx|lineBuffer[7][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fsx|lineBuffer[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsx|lineBuffer[0][5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[7][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \fsx|lineBuffer[255][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fsx|lineBuffer~918_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsx|lineBuffer[248][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsx|lineBuffer[255][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsx|lineBuffer[255][1] .is_wysiwyg = "true";
defparam \fsx|lineBuffer[255][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \fsx|vga_b[6]~171 (
// Equation(s):
// \fsx|vga_b[6]~171_combout  = (\fsx|displayGen|o_h[4]~12_combout  & ((\fsx|lineBuffer[7][1]~q ) # ((\fsx|displayGen|o_h[8]~9_combout )))) # (!\fsx|displayGen|o_h[4]~12_combout  & (((\fsx|lineBuffer[255][1]~q  & !\fsx|displayGen|o_h[8]~9_combout ))))

	.dataa(\fsx|displayGen|o_h[4]~12_combout ),
	.datab(\fsx|lineBuffer[7][1]~q ),
	.datac(\fsx|lineBuffer[255][1]~q ),
	.datad(\fsx|displayGen|o_h[8]~9_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~171_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~171 .lut_mask = 16'hAAD8;
defparam \fsx|vga_b[6]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
cycloneive_lcell_comb \fsx|vga_b[6]~172 (
// Equation(s):
// \fsx|vga_b[6]~172_combout  = (\fsx|displayGen|o_h[8]~9_combout  & ((\fsx|vga_b[6]~171_combout  & ((\fsx|lineBuffer[135][1]~q ))) # (!\fsx|vga_b[6]~171_combout  & (\fsx|lineBuffer[127][1]~q )))) # (!\fsx|displayGen|o_h[8]~9_combout  & 
// (((\fsx|vga_b[6]~171_combout ))))

	.dataa(\fsx|displayGen|o_h[8]~9_combout ),
	.datab(\fsx|lineBuffer[127][1]~q ),
	.datac(\fsx|lineBuffer[135][1]~q ),
	.datad(\fsx|vga_b[6]~171_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~172_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~172 .lut_mask = 16'hF588;
defparam \fsx|vga_b[6]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \fsx|vga_b[6]~180 (
// Equation(s):
// \fsx|vga_b[6]~180_combout  = (\fsx|displayGen|o_h[2]~14_combout  & ((\fsx|vga_b[6]~177_combout  & (\fsx|vga_b[6]~179_combout )) # (!\fsx|vga_b[6]~177_combout  & ((\fsx|vga_b[6]~172_combout ))))) # (!\fsx|displayGen|o_h[2]~14_combout  & 
// (((\fsx|vga_b[6]~177_combout ))))

	.dataa(\fsx|vga_b[6]~179_combout ),
	.datab(\fsx|displayGen|o_h[2]~14_combout ),
	.datac(\fsx|vga_b[6]~177_combout ),
	.datad(\fsx|vga_b[6]~172_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~180_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~180 .lut_mask = 16'hBCB0;
defparam \fsx|vga_b[6]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \fsx|vga_b[6]~212 (
// Equation(s):
// \fsx|vga_b[6]~212_combout  = (\fsx|vga_b[6]~201_combout  & ((\fsx|vga_b[6]~211_combout ) # ((!\fsx|displayGen|o_h[1]~10_combout )))) # (!\fsx|vga_b[6]~201_combout  & (((\fsx|displayGen|o_h[1]~10_combout  & \fsx|vga_b[6]~180_combout ))))

	.dataa(\fsx|vga_b[6]~201_combout ),
	.datab(\fsx|vga_b[6]~211_combout ),
	.datac(\fsx|displayGen|o_h[1]~10_combout ),
	.datad(\fsx|vga_b[6]~180_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~212_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~212 .lut_mask = 16'hDA8A;
defparam \fsx|vga_b[6]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \fsx|vga_b[6]~340 (
// Equation(s):
// \fsx|vga_b[6]~340_combout  = (\fsx|displayGen|o_h[6]~7_combout  & ((\fsx|vga_b[6]~297_combout  & (\fsx|vga_b[6]~339_combout )) # (!\fsx|vga_b[6]~297_combout  & ((\fsx|vga_b[6]~212_combout ))))) # (!\fsx|displayGen|o_h[6]~7_combout  & 
// (((\fsx|vga_b[6]~297_combout ))))

	.dataa(\fsx|vga_b[6]~339_combout ),
	.datab(\fsx|displayGen|o_h[6]~7_combout ),
	.datac(\fsx|vga_b[6]~297_combout ),
	.datad(\fsx|vga_b[6]~212_combout ),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~340_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~340 .lut_mask = 16'hBCB0;
defparam \fsx|vga_b[6]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N28
cycloneive_lcell_comb \fsx|vga_b[6]~341 (
// Equation(s):
// \fsx|vga_b[6]~341_combout  = (\fsx|ondoubletile~3_combout  & \fsx|vga_b[6]~340_combout )

	.dataa(gnd),
	.datab(\fsx|ondoubletile~3_combout ),
	.datac(\fsx|vga_b[6]~340_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsx|vga_b[6]~341_combout ),
	.cout());
// synopsys translate_off
defparam \fsx|vga_b[6]~341 .lut_mask = 16'hC0C0;
defparam \fsx|vga_b[6]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \nreset~input (
	.i(nreset),
	.ibar(gnd),
	.o(\nreset~input_o ));
// synopsys translate_off
defparam \nreset~input .bus_hold = "false";
defparam \nreset~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
