; CLC Designer v4.0 Initialization File
; Contains the list of supported devices and associated CLC instances

; ini file version number
VERS: 5.0

; Vers  Date        Comments
;------ ----------- ---------------------------------------------
; 2.0               Original with script and PIC Link enabled
; 2.1               Revised CMx OUT to CMx SYNC OUT
; 2.2   23 May 2012 Added PIC16F1703/4/8
; 3.0   28 Nov 2012 Added environment and support for 16-bit devices
; 3.1   04 Dec 2012 Corrected PIC24xxx device mux inputs
; 3.11  15 Jan 2013 Commented out 170x devices until they are released
; 3.2   06 May 2013 Restored 1704/8 devices
; 3.3   09 May 2013 Corrected 1704/8 MUXX selections
; 3.4   12 Jul 2013 Corrected 1704/8 COGOUTA/B selections
; 3.5   17 Jul 2013 Removed SCL and SDA signals from MUXX list
;                   Added 1705,1709 devices
; 3.6   30 Jul 2012 Added PIC16F1713/6/8 and modified how PPS names are added
; 3.7   12 Nov 2013 Corrected PIC16F1717/9 MUXX selections (Released as 3.0.0.4_I_3.7)
; 3.8   30 Jan 2014 Added support for PIC16(L)F18313/23/24/25/44/45(Released as 3.0.0.4_I_3.8)
; 3.9   23 May 2014 Added support for PIC16(L)F1764/5/6/8(Released as 3.0.0.4_I_3.9)
; 4.0   23 May 2014 Added support for PIC16(L)F1614/5/8/9(Released as 3.0.0.4_I_4.0)
; 4.1   21 Aug 2014 Added support for PIC16(L)F1623(Not released)
; 4.2   08 Jan 2015 Expanded Type4 MUXX list to all 64 possibilities (Not released)
; 4.3   13 Mar 2015 Added support for PIC16(L)F1885x/7x (Not released)
; 4.4   09 Apr 2015 Added DSM MD1_out and MD2_out to PIC16(L)F176x mux inputs
; 4.5   02 Jun 2015 Added support for PIC16(L)F1773/6/7/8/9 (Not released)
; 4.6   07 Apr 2016 Changed 16(L)F1501 to 12(L)F1501. Added 16(L)F153xx
; 4.7   07 Jul 2018 Added support for PIC16(L)F1844x (GCB)
;
; 5.0   08 Aug 2021 PIC10/PIC12/PIC16 devices for CLCDesigner V4.0 (new format)
;                   add TYPEs 5,6,7,8
;                   add support for 8 CLCs and CLCSELECT register

;
;****************************************************************
;************************ Environment ***************************
;****************************************************************
; Expanded initialization file for CLC
; Includes register names, bit field widths, bit field offsets and register widths
; Register setups are designated with the TYPE tag.
; Devices reference type setups with the TYPE# tag.
; REGC will have the prefix CLCx included in the code outputs (x is CLC instance)
; REGD will not have any additional prefix in the code outputs
; Each register is followed by the bit field controls included in that register
; Bit fields have two parameters which are the bit offset and width respectively
; Bit field tags specify the windows control associated with that field.
; Controls are suppressed and are rendered invisible with the DSBL tag

;****************************************************************
; First devices with CLC, no PPS
;****************************************************************
TYPE: 1
BITS: 8
REGC: GLS0
G1D1: 0,2
G1D2: 2,2
G1D3: 4,2
G1D4: 6,2
REGC: GLS1
G2D1: 0,2
G2D2: 2,2
G2D3: 4,2
G2D4: 6,2
REGC: GLS2
G3D1: 0,2
G3D2: 2,2
G3D3: 4,2
G3D4: 6,2
REGC: GLS3
G4D1: 0,2
G4D2: 2,2
G4D3: 4,2
G4D4: 6,2
REGC: SEL0
MUXA: 0,3
MUXB: 4,3
REGC: SEL1
MUXC: 0,3
MUXD: 4,3
DSBL: SEL2
DSBL: SEL3
REGC: POL
G1PL: 0,1
G2PL: 1,1
G3PL: 2,1
G4PL: 3,1
LCCP: 7,1
REGC: CON
MODE: 0,3
NINT: 3,1
PINT: 4,1
OTEN: 6,1
LCEN: 7,1
DSBL: PPS0
DSBL: PPS1
DSBL: PPS2
DSBL: PPS3
DSBL: PPS4
DSBL: PPS5
DSBL: PPS6
DSBL: PPS7

;****************************************************************
; first devices with PPS
;****************************************************************
TYPE: 2
BITS: 8
REGC: GLS0
G1D1: 0,2
G1D2: 2,2
G1D3: 4,2
G1D4: 6,2
REGC: GLS1
G2D1: 0,2
G2D2: 2,2
G2D3: 4,2
G2D4: 6,2
REGC: GLS2
G3D1: 0,2
G3D2: 2,2
G3D3: 4,2
G3D4: 6,2
REGC: GLS3
G4D1: 0,2
G4D2: 2,2
G4D3: 4,2
G4D4: 6,2
REGC: SEL0
MUXA: 0,5
REGC: SEL1
MUXB: 0,5
REGC: SEL2
MUXC: 0,5
REGC: SEL3
MUXD: 0,5
REGC: POL
G1PL: 0,1
G2PL: 1,1
G3PL: 2,1
G4PL: 3,1
LCCP: 7,1
REGC: CON
MODE: 0,3
NINT: 3,1
PINT: 4,1
DSBL: OTEN
LCEN: 7,1
REGD: CLCIN0PPS
PPS0: 0,5
REGD: CLCIN1PPS
PPS1: 0,5
REGD: CLCIN2PPS
PPS2: 0,5
REGD: CLCIN3PPS
PPS3: 0,5
DSBL: PPS4
DSBL: PPS5
DSBL: PPS6
DSBL: PPS7

;****************************************************************
; 5-bit PPS and 6-bit selection on input MUX
;****************************************************************
TYPE: 4
BITS: 8
REGC: GLS0
G1D1: 0,2
G1D2: 2,2
G1D3: 4,2
G1D4: 6,2
REGC: GLS1
G2D1: 0,2
G2D2: 2,2
G2D3: 4,2
G2D4: 6,2
REGC: GLS2
G3D1: 0,2
G3D2: 2,2
G3D3: 4,2
G3D4: 6,2
REGC: GLS3
G4D1: 0,2
G4D2: 2,2
G4D3: 4,2
G4D4: 6,2
REGC: SEL0
MUXA: 0,6
REGC: SEL1
MUXB: 0,6
REGC: SEL2
MUXC: 0,6
REGC: SEL3
MUXD: 0,6
REGC: POL
G1PL: 0,1
G2PL: 1,1
G3PL: 2,1
G4PL: 3,1
LCCP: 7,1
REGC: CON
MODE: 0,3
NINT: 3,1
PINT: 4,1
DSBL: OTEN
LCEN: 7,1
REGD: CLCIN0PPS
PPS0: 0,5
REGD: CLCIN1PPS
PPS1: 0,5
REGD: CLCIN2PPS
PPS2: 0,5
REGD: CLCIN3PPS
PPS3: 0,5
DSBL: PPS4
DSBL: PPS5
DSBL: PPS6
DSBL: PPS7

;****************************************************************
; 6-bit PPS and 6-bit selection on input MUX
; 4 CLCs - used for K42, K83
;****************************************************************
TYPE: 5
BITS: 8
REGC: GLS0
G1D1: 0,2
G1D2: 2,2
G1D3: 4,2
G1D4: 6,2
REGC: GLS1
G2D1: 0,2
G2D2: 2,2
G2D3: 4,2
G2D4: 6,2
REGC: GLS2
G3D1: 0,2
G3D2: 2,2
G3D3: 4,2
G3D4: 6,2
REGC: GLS3
G4D1: 0,2
G4D2: 2,2
G4D3: 4,2
G4D4: 6,2
REGC: SEL0
MUXA: 0,6
REGC: SEL1
MUXB: 0,6
REGC: SEL2
MUXC: 0,6
REGC: SEL3
MUXD: 0,6
REGC: POL
G1PL: 0,1
G2PL: 1,1
G3PL: 2,1
G4PL: 3,1
LCCP: 7,1
REGC: CON
MODE: 0,3
NINT: 3,1
PINT: 4,1
DSBL: OTEN
LCEN: 7,1
REGD: CLCIN0PPS
PPS0: 0,6
REGD: CLCIN1PPS
PPS1: 0,6
REGD: CLCIN2PPS
PPS2: 0,6
REGD: CLCIN3PPS
PPS3: 0,6
DSBL: PPS4
DSBL: PPS5
DSBL: PPS6
DSBL: PPS7

;****************************************************************
; 6-bit PPS and 6-bit selection on input MUX
; 8 CLCs - used for Q10
;****************************************************************
TYPE: 6
BITS: 8
REGC: GLS0
G1D1: 0,2
G1D2: 2,2
G1D3: 4,2
G1D4: 6,2
REGC: GLS1
G2D1: 0,2
G2D2: 2,2
G2D3: 4,2
G2D4: 6,2
REGC: GLS2
G3D1: 0,2
G3D2: 2,2
G3D3: 4,2
G3D4: 6,2
REGC: GLS3
G4D1: 0,2
G4D2: 2,2
G4D3: 4,2
G4D4: 6,2
REGC: SEL0
MUXA: 0,6
REGC: SEL1
MUXB: 0,6
REGC: SEL2
MUXC: 0,6
REGC: SEL3
MUXD: 0,6
REGC: POL
G1PL: 0,1
G2PL: 1,1
G3PL: 2,1
G4PL: 3,1
LCCP: 7,1
REGC: CON
MODE: 0,3
NINT: 3,1
PINT: 4,1
DSBL: OTEN
LCEN: 7,1
REGD: CLCIN0PPS
PPS0: 0,6
REGD: CLCIN1PPS
PPS1: 0,6
REGD: CLCIN2PPS
PPS2: 0,6
REGD: CLCIN3PPS
PPS3: 0,6
REGD: CLCIN4PPS
PPS4: 0,6
REGD: CLCIN5PPS
PPS5: 0,6
REGD: CLCIN6PPS
PPS6: 0,6
REGD: CLCIN7PPS
PPS7: 0,6

;****************************************************************
; 6-bit PPS and 8-bit selection on input MUX
; 4 CLCs with CLCSELECT - used for Q40
;****************************************************************
TYPE: 7
BITS: 8
REGC: GLS0
G1D1: 0,2
G1D2: 2,2
G1D3: 4,2
G1D4: 6,2
REGC: GLS1
G2D1: 0,2
G2D2: 2,2
G2D3: 4,2
G2D4: 6,2
REGC: GLS2
G3D1: 0,2
G3D2: 2,2
G3D3: 4,2
G3D4: 6,2
REGC: GLS3
G4D1: 0,2
G4D2: 2,2
G4D3: 4,2
G4D4: 6,2
REGC: SEL0
MUXA: 0,8
REGC: SEL1
MUXB: 0,8
REGC: SEL2
MUXC: 0,8
REGC: SEL3
MUXD: 0,8
REGC: POL
G1PL: 0,1
G2PL: 1,1
G3PL: 2,1
G4PL: 3,1
LCCP: 7,1
REGC: CON
MODE: 0,3
NINT: 3,1
PINT: 4,1
DSBL: OTEN
LCEN: 7,1
REGD: CLCIN0PPS
PPS0: 0,6
REGD: CLCIN1PPS
PPS1: 0,6
REGD: CLCIN2PPS
PPS2: 0,6
REGD: CLCIN3PPS
PPS3: 0,6
DSBL: PPS4
DSBL: PPS5
DSBL: PPS6
DSBL: PPS7
REGD: CLCSELECT
CLCSEL: 0, 2

;****************************************************************
; 6-bit PPS and 8-bit selection on input MUX
; 8 CLCs with CLCSELECT - used for Q43, Q83, Q84
;****************************************************************
TYPE: 8
BITS: 8
REGC: GLS0
G1D1: 0,2
G1D2: 2,2
G1D3: 4,2
G1D4: 6,2
REGC: GLS1
G2D1: 0,2
G2D2: 2,2
G2D3: 4,2
G2D4: 6,2
REGC: GLS2
G3D1: 0,2
G3D2: 2,2
G3D3: 4,2
G3D4: 6,2
REGC: GLS3
G4D1: 0,2
G4D2: 2,2
G4D3: 4,2
G4D4: 6,2
REGC: SEL0
MUXA: 0,8
REGC: SEL1
MUXB: 0,8
REGC: SEL2
MUXC: 0,8
REGC: SEL3
MUXD: 0,8
REGC: POL
G1PL: 0,1
G2PL: 1,1
G3PL: 2,1
G4PL: 3,1
LCCP: 7,1
REGC: CON
MODE: 0,3
NINT: 3,1
PINT: 4,1
DSBL: OTEN
LCEN: 7,1
REGD: CLCIN0PPS
PPS0: 0,6
REGD: CLCIN1PPS
PPS1: 0,6
REGD: CLCIN2PPS
PPS2: 0,6
REGD: CLCIN3PPS
PPS3: 0,6
REGD: CLCIN4PPS
PPS4: 0,6
REGD: CLCIN5PPS
PPS5: 0,6
REGD: CLCIN6PPS
PPS6: 0,6
REGD: CLCIN7PPS
PPS7: 0,6
REGD: CLCSELECT
CLCSEL: 0, 2

;****************************************************************
;*************************** Devices ****************************
;****************************************************************

;****************************************************************
; 10F320/322
;****************************************************************
PIC#: PIC10F320/322
TYPE#: 1
CLCX: CLC1
MUX1: CLC1 OUT
MUX1: CLC1 IN0 (RA0, PWM1)
MUX1: CLC1 IN1 (RA2, CLKOUT)
MUX1: PWM1
MUX1: PWM2
MUX1: NCO
MUX1: FOSC
MUX1: LFINTOSC

MUX2: CLC1 OUT
MUX2: CLC1 IN0 (RA0, PWM1)
MUX2: CLC1 IN1 (RA2, CLKOUT)
MUX2: PWM1
MUX2: PWM2
MUX2: NCO
MUX2: FOSC
MUX2: LFINTOSC

MUX3: CLC1 OUT
MUX3: CLC1 IN0 (RA0, PWM1)
MUX3: CLC1 IN1 (RA2, CLKOUT)
MUX3: PWM1
MUX3: PWM2
MUX3: NCO
MUX3: FOSC
MUX3: LFINTOSC

MUX4: CLC1 OUT
MUX4: CLC1 IN0 (RA0, PWM1)
MUX4: CLC1 IN1 (RA2, CLKOUT)
MUX4: PWM1
MUX4: PWM2
MUX4: NCO
MUX4: FOSC
MUX4: LFINTOSC

;****************************************************************
; 12F1501
;****************************************************************
PIC#: PIC12F1501
TYPE#: 1
CLCX: CLC1
MUX1: CLC1 IN0 (RA3)
MUX1: CLC1 IN1 (RA5)
MUX1: CM1 SYNC OUT
MUX1: reserved3
MUX1: FOSC
MUX1: TMR0 OVF
MUX1: TMR1 OVF
MUX1: TMR2 MATCH

MUX2: FOSC
MUX2: TMR0 OVF
MUX2: TMR1 OVF
MUX2: TMR2 MATCH
MUX2: CLC1 OUT
MUX2: CLC2 OUT

MUX3: CLC1 OUT
MUX3: CLC2 OUT
MUX3: reserved2
MUX3: reserved3
MUX3: NCO OUT
MUX3: HFINTOSC
MUX3: PWM3 OUT
MUX3: PWM4 OUT

MUX4: NCO OUT
MUX4: HFINTOSC
MUX4: PWM3 OUT
MUX4: PWM4 OUT
MUX4: CLC1 IN0 (RA3)
MUX4: CLC1 IN1 (RA5)
MUX4: CM1 SYNC OUT

CLCX: CLC2
MUX1: CLC2 IN0 (RA1)
MUX1: CLC2 IN1 (RA0)
MUX1: CM1 SYNC OUT
MUX1: reserved3
MUX1: FOSC
MUX1: TMR0 OVF
MUX1: TMR1 OVF
MUX1: TMR2 MATCH

MUX2: FOSC
MUX2: TMR0 OVF
MUX2: TMR1 OVF
MUX2: TMR2 MATCH
MUX2: CLC1 OUT
MUX2: CLC2 OUT

MUX3: CLC1 OUT
MUX3: CLC2 OUT
MUX3: reserved2
MUX3: reserved3
MUX3: LFINTOSC
MUX3: ADC FRC
MUX3: PWM1 OUT
MUX3: PWM2 OUT

MUX4: LFINTOSC
MUX4: ADC FRC
MUX4: PWM1 OUT
MUX4: PWM2 OUT
MUX4: CLC2 IN0 (RA1)
MUX4: CLC2 IN1 (RA0)
MUX4: CM1 SYNC OUT

;****************************************************************
; 16F1508/1509
;****************************************************************
PIC#: PIC16F1508/1509
TYPE#: 1
CLCX: CLC1
MUX1: CLC1 IN0 (RA3)
MUX1: CLC1 IN1 (RC7)
MUX1: CM1 SYNC OUT
MUX1: CM2 SYNC OUT
MUX1: FOSC
MUX1: TMR0 OVF
MUX1: TMR1 OVF
MUX1: TMR2 MATCH

MUX2: FOSC
MUX2: TMR0 OVF
MUX2: TMR1 OVF
MUX2: TMR2 MATCH
MUX2: CLC1 OUT
MUX2: CLC2 OUT
MUX2: CLC3 OUT
MUX2: CLC4 OUT

MUX3: CLC1 OUT
MUX3: CLC2 OUT
MUX3: CLC3 OUT
MUX3: CLC4 OUT
MUX3: NCO OUT
MUX3: HFINTOSC
MUX3: PWM3 OUT
MUX3: PWM4 OUT

MUX4: NCO OUT
MUX4: HFINTOSC
MUX4: PWM3 OUT
MUX4: PWM4 OUT
MUX4: CLC1 IN0 (RA3)
MUX4: CLC1 IN1 (RC7)
MUX4: CM1 SYNC OUT
MUX4: CM2 SYNC OUT

CLCX: CLC2
MUX1: CLC2 IN0 (RC3)
MUX1: CLC2 IN1 (RC4)
MUX1: CM1 SYNC OUT
MUX1: CM2 SYNC OUT
MUX1: FOSC
MUX1: TMR0 OVF
MUX1: TMR1 OVF
MUX1: TMR2 MATCH

MUX2: FOSC
MUX2: TMR0 OVF
MUX2: TMR1 OVF
MUX2: TMR2 MATCH
MUX2: CLC1 OUT
MUX2: CLC2 OUT
MUX2: CLC3 OUT
MUX2: CLC4 OUT

MUX3: CLC1 OUT
MUX3: CLC2 OUT
MUX3: CLC3 OUT
MUX3: CLC4 OUT
MUX3: LFINTOSC
MUX3: ADC FRC
MUX3: PWM1 OUT
MUX3: PWM2 OUT

MUX4: LFINTOSC
MUX4: ADC FRC
MUX4: PWM1 OUT
MUX4: PWM2 OUT
MUX4: CLC2 IN0 (RC3)
MUX4: CLC2 IN1 (RC4)
MUX4: CM1 SYNC OUT
MUX4: CM2 SYNC OUT

CLCX: CLC3
MUX1: CLC3 IN0 (RB4)
MUX1: CLC3 IN1 (RC6)
MUX1: CM1 SYNC OUT
MUX1: CM2 SYNC OUT
MUX1: FOSC
MUX1: TMR0 OVF
MUX1: TMR1 OVF
MUX1: TMR2 MATCH

MUX2: FOSC
MUX2: TMR0 OVF
MUX2: TMR1 OVF
MUX2: TMR2 MATCH
MUX2: CLC1 OUT
MUX2: CLC2 OUT
MUX2: CLC3 OUT
MUX2: CLC4 OUT

MUX3: CLC1 OUT
MUX3: CLC2 OUT
MUX3: CLC3 OUT
MUX3: CLC4 OUT
MUX3: TX/CK
MUX3: LFINTOSC
MUX3: PWM2 OUT
MUX3: PWM3 OUT

MUX4: TX/CK
MUX4: LFINTOSC
MUX4: PWM2 OUT
MUX4: PWM3 OUT
MUX4: CLC3 IN0 (RB4)
MUX4: CLC3 IN1 (RC6)
MUX4: CM1 SYNC OUT
MUX4: CM2 SYNC OUT

CLCX: CLC4
MUX1: CLC4 IN0 (RB5)
MUX1: CLC4 IN1 (RA1)
MUX1: CM1 SYNC OUT
MUX1: CM2 SYNC OUT
MUX1: FOSC
MUX1: TMR0 OVF
MUX1: TMR1 OVF
MUX1: TMR2 MATCH

MUX2: FOSC
MUX2: TMR0 OVF
MUX2: TMR1 OVF
MUX2: TMR2 MATCH
MUX2: CLC1 OUT
MUX2: CLC2 OUT
MUX2: CLC3 OUT
MUX2: CLC4 OUT

MUX3: CLC1 OUT
MUX3: CLC2 OUT
MUX3: CLC3 OUT
MUX3: CLC4 OUT
MUX3: SPI SCK
MUX3: SPI SDO
MUX3: PWM1 OUT
MUX3: PWM4 OUT

MUX4: SPI SCK
MUX4: SPI SDO
MUX4: PWM1 OUT
MUX4: PWM4 OUT
MUX4: CLC4 IN0 (RB5)
MUX4: CLC4 IN1 (RA1)
MUX4: CM1 SYNC OUT
MUX4: CM2 SYNC OUT

;****************************************************************
; 16F1507
;****************************************************************
PIC#: PIC16F1507
TYPE#: 1
CLCX: CLC1
MUX1: CLC1 IN0 (RA3)
MUX1: CLC1 IN1 (RC7)
MUX1: reserved3
MUX1: reserved4
MUX1: FOSC
MUX1: TMR0 OVF
MUX1: TMR1 OVF
MUX1: TMR2 MATCH

MUX2: FOSC
MUX2: TMR0 OVF
MUX2: TMR1 OVF
MUX2: TMR2 MATCH
MUX2: CLC1 OUT
MUX2: CLC2 OUT

MUX3: CLC1 OUT
MUX3: CLC2 OUT
MUX3: reserved2
MUX3: reserved3
MUX3: NCO OUT
MUX3: HFINTOSC
MUX3: PWM3 OUT
MUX3: PWM4 OUT

MUX4: NCO OUT
MUX4: HFINTOSC
MUX4: PWM3 OUT
MUX4: PWM4 OUT
MUX4: CLC1 IN0 (RA3)
MUX4: CLC1 IN1 (RC7)

CLCX: CLC2
MUX1: CLC2 IN0 (RC3)
MUX1: CLC2 IN1 (RC4)
MUX1: reserved2
MUX1: reserved3
MUX1: FOSC
MUX1: TMR0 OVF
MUX1: TMR1 OVF
MUX1: TMR2 MATCH

MUX2: FOSC
MUX2: TMR0 OVF
MUX2: TMR1 OVF
MUX2: TMR2 MATCH
MUX2: CLC1 OUT
MUX2: CLC2 OUT

MUX3: CLC1 OUT
MUX3: CLC2 OUT
MUX3: reserved2
MUX3: reserved3
MUX3: LFINTOSC
MUX3: ADC FRC
MUX3: PWM1 OUT
MUX3: PWM2 OUT

MUX4: LFINTOSC
MUX4: ADC FRC
MUX4: PWM1 OUT
MUX4: PWM2 OUT
MUX4: CLC2 IN0 (RC3)
MUX4: CLC2 IN1 (RC4)

;****************************************************************
; 16F1503
;****************************************************************
PIC#: PIC16F1503
TYPE#: 1
CLCX: CLC1
MUX1: CLC1 IN0 (RA3)
MUX1: CLC1 IN1 (RA5)
MUX1: CM1 SYNC OUT
MUX1: CM2 SYNC OUT
MUX1: FOSC
MUX1: TMR0 OVF
MUX1: TMR1 OVF
MUX1: TMR2 MATCH

MUX2: FOSC
MUX2: TMR0 OVF
MUX2: TMR1 OVF
MUX2: TMR2 MATCH
MUX2: CLC1 OUT
MUX2: CLC2 OUT

MUX3: CLC1 OUT
MUX3: CLC2 OUT
MUX3: reserved2
MUX3: reserved3
MUX3: NCO OUT
MUX3: HFINTOSC
MUX3: PWM3 OUT
MUX3: PWM4 OUT

MUX4: NCO OUT
MUX4: HFINTOSC
MUX4: PWM3 OUT
MUX4: PWM4 OUT
MUX4: CLC1 IN0 (RA3)
MUX4: CLC1 IN1 (RA5)
MUX4: CM1 SYNC OUT
MUX4: CM2 SYNC OUT

CLCX: CLC2
MUX1: CLC2 IN0 (RC3)
MUX1: CLC2 IN1 (RC4)
MUX1: CM1 SYNC OUT
MUX1: CM2 SYNC OUT
MUX1: FOSC
MUX1: TMR0 OVF
MUX1: TMR1 OVF
MUX1: TMR2 MATCH

MUX2: FOSC
MUX2: TMR0 OVF
MUX2: TMR1 OVF
MUX2: TMR2 MATCH
MUX2: CLC1 OUT
MUX2: CLC2 OUT

MUX3: CLC1 OUT
MUX3: CLC2 OUT
MUX3: reserved2
MUX3: reserved3
MUX3: LFINTOSC
MUX3: ADC FRC
MUX3: PWM1 OUT
MUX3: PWM2 OUT

MUX4: LFINTOSC
MUX4: ADC FRC
MUX4: PWM1 OUT
MUX4: PWM2 OUT
MUX4: CLC2 IN0 (RC3)
MUX4: CLC2 IN1 (RC4)
MUX4: CM1 SYNC OUT
MUX4: CM2 SYNC OUT

;****************************************************************
; 16F1704/1705
;****************************************************************
PIC#: PIC16F1704/1705
TYPE#: 2
CLC#: 3
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: reserved7
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: COGOUTA
MUXX: COGOUTB
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3 OUT
MUXX: PWM4 OUT
MUXX: SCK
MUXX: reserved17
MUXX: SDO
MUXX: ZCD
MUXX: TX/CK
MUXX: DT
MUXX: TMR4 MATCH
MUXX: TMR6 MATCH
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 MATCH
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC

PPS#: 4
PPSX: RA0
PPSX: RA1
PPSX: RA2
PPSX: RA3
PPSX: RA4
PPSX: RA5

PPSX: RC0
PPSX: RC1
PPSX: RC2
PPSX: RC3
PPSX: RC4
PPSX: RC5

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS

; CLC3OUT PPS: PORTA and PORTC
CLC3RXY: 0x06
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA3PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS

;****************************************************************
; 16F1708/1709
;****************************************************************
PIC#: PIC16F1708/1709
TYPE#: 2
CLC#: 3
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: reserved7
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: COGOUTA
MUXX: COGOUTB
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3 OUT
MUXX: PWM4 OUT
MUXX: SCK
MUXX: reserved17
MUXX: SDO
MUXX: ZCD       
MUXX: TX/CK
MUXX: DT
MUXX: TMR4 MATCH
MUXX: TMR6 MATCH
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 MATCH
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC

PPS#: 4
PPSX: RA0
PPSX: RA1
PPSX: RA2
PPSX: RA3
PPSX: RA4
PPSX: RA5

PPSX: RB4
PPSX: RB5
PPSX: RB6
PPSX: RB7

PPSX: RC0
PPSX: RC1
PPSX: RC2
PPSX: RC3
PPSX: RC4
PPSX: RC5
PPSX: RC6
PPSX: RC7

; CLC1OUT PPS: PORTA, PORTB, and PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RB4PPS
CLC1OUT: RB5PPS
CLC1OUT: RB6PPS
CLC1OUT: RB7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA, PORTB, and PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RB4PPS
CLC2OUT: RB5PPS
CLC2OUT: RB6PPS
CLC2OUT: RB7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTA, PORTB, and PORTC
CLC3RXY: 0x06
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA3PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS
CLC3OUT: RC6PPS
CLC3OUT: RC7PPS

;****************************************************************
; 16F1713/1716/1718
;****************************************************************
PIC#: PIC16F1713/1716/1718
TYPE#: 2
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: COGOUTA
MUXX: COGOUTB
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3 OUT
MUXX: PWM4 OUT
MUXX: SCK
MUXX: SDO
MUXX: NCO OUT
MUXX: ZCD
MUXX: TX/CK
MUXX: DT
MUXX: TMR4 MATCH
MUXX: TMR6 MATCH
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 MATCH
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC

; CLCIN0PPS, CLCIN1PPS: PORTA and PORTC
PPx3: RA0
PPx3: RA1
PPx3: RA2
PPx3: RA3
PPx3: RA4
PPx3: RA5
PPx3: RA6
PPx3: RA7

PPx3: RC0
PPx3: RC1
PPx3: RC2
PPx3: RC3
PPx3: RC4
PPx3: RC5
PPx3: RC6
PPx3: RC7

; CLCIN2PPS, CLCIN3PPS: PORTB and PORTC
PPxC: RB0
PPxC: RB1
PPxC: RB2
PPxC: RB3
PPxC: RB4
PPxC: RB5
PPxC: RB6
PPxC: RB7

PPxC: RC0
PPxC: RC1
PPxC: RC2
PPxC: RC3
PPxC: RC4
PPxC: RC5
PPxC: RC6
PPxC: RC7

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS
CLC1OUT: RA6PPS
CLC1OUT: RA7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS
CLC2OUT: RA6PPS
CLC2OUT: RA7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTB and PORTC
CLC3RXY: 0x06
CLC3OUT: OFF
CLC3OUT: RB0PPS
CLC3OUT: RB1PPS
CLC3OUT: RB2PPS
CLC3OUT: RB3PPS
CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS
CLC3OUT: RC6PPS
CLC3OUT: RC7PPS

; CLC4OUT PPS: PORTB and PORTC
CLC4RXY: 0x07
CLC4OUT: OFF
CLC4OUT: RB0PPS
CLC4OUT: RB1PPS
CLC4OUT: RB2PPS
CLC4OUT: RB3PPS
CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS
CLC4OUT: RC6PPS
CLC4OUT: RC7PPS

;****************************************************************
; 16F1717/1719
;****************************************************************
PIC#: PIC16F1717/1719
TYPE#: 2
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: reserved7
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: COGOUTA
MUXX: COGOUTB
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3 OUT
MUXX: PWM4 OUT
MUXX: SCK
MUXX: SDO
MUXX: NCO OUT
MUXX: ZCD
MUXX: TX/CK
MUXX: DT
MUXX: TMR4 MATCH
MUXX: TMR6 MATCH
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 MATCH
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC

; CLCIN0PPS, CLCIN1PPS: PORTA and PORTC
PPx3: RA0
PPx3: RA1
PPx3: RA2
PPx3: RA3
PPx3: RA4
PPx3: RA5
PPx3: RA6
PPx3: RA7

PPx3: RC0
PPx3: RC1
PPx3: RC2
PPx3: RC3
PPx3: RC4
PPx3: RC5
PPx3: RC6
PPx3: RC7

; CLCIN2PPS and CLCIN3PPS: PORTB and PORTD
PPxC: RB0
PPxC: RB1
PPxC: RB2
PPxC: RB3
PPxC: RB4
PPxC: RB5
PPxC: RB6
PPxC: RB7

PPxC: RD0
PPxC: RD1
PPxC: RD2
PPxC: RD3
PPxC: RD4
PPxC: RD5
PPxC: RD6
PPxC: RD7

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS
CLC1OUT: RA6PPS
CLC1OUT: RA7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS
CLC2OUT: RA6PPS
CLC2OUT: RA7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTB and PORTD
CLC3RXY: 0x06
CLC3OUT: OFF
CLC3OUT: RB0PPS
CLC3OUT: RB1PPS
CLC3OUT: RB2PPS
CLC3OUT: RB3PPS
CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RD0PPS
CLC3OUT: RD1PPS
CLC3OUT: RD2PPS
CLC3OUT: RD3PPS
CLC3OUT: RD4PPS
CLC3OUT: RD5PPS
CLC3OUT: RD6PPS
CLC3OUT: RD7PPS

; CLC4OUT PPS: PORTB and PORTD
CLC4RXY: 0x07
CLC4OUT: OFF
CLC4OUT: RB0PPS
CLC4OUT: RB1PPS
CLC4OUT: RB2PPS
CLC4OUT: RB3PPS
CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RD0PPS
CLC4OUT: RD1PPS
CLC4OUT: RD2PPS
CLC4OUT: RD3PPS
CLC4OUT: RD4PPS
CLC4OUT: RD5PPS
CLC4OUT: RD6PPS
CLC4OUT: RD7PPS

;****************************************************************
; 16F18313
;****************************************************************
PIC#: PIC16F18313
TYPE#: 2
CLC#: 2
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: reserved6
MUXX: reserved7
MUXX: CM1 OUT
MUXX: reserved9
MUXX: DSM OUT
MUXX: CLKR
MUXX: CCP1
MUXX: CCP2
MUXX: reserved14
MUXX: reserved15
MUXX: PWM5
MUXX: PWM6
MUXX: SCL1/SCK1
MUXX: SDA1/SCL1
MUXX: reserved20
MUXX: reserved21
MUXX: EUSART TX
MUXX: EUSART DT
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 MATCH
MUXX: IOCIF
MUXX: ADCRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, CLCIN3PPS: PORTA
PPS#: 4
PPSX: RA0
PPSX: RA1
PPSX: RA2
PPSX: RA3
PPSX: RA4
PPSX: RA5

; CLC1OUT PPS: PORTA
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

; CLC2OUT PPS: PORTA
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

;****************************************************************
; 16F18323    
;****************************************************************
PIC#: PIC16F18323
TYPE#: 2
CLC#: 2
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: reserved6
MUXX: reserved7
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: DSM OUT
MUXX: CLKR
MUXX: CCP1
MUXX: CCP2
MUXX: reserved14
MUXX: reserved15
MUXX: PWM5
MUXX: PWM6
MUXX: SCL1/SCK1
MUXX: SDA1/SDO1
MUXX: reserved20
MUXX: reserved21
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 MATCH
MUXX: IOCIF
MUXX: ADCRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, CLCIN3PPS: PORTA, PORTC
PPS#: 4
PPSX: RA0
PPSX: RA1
PPSX: RA2
PPSX: RA3
PPSX: RA4
PPSX: RA5

PPSX: RC0
PPSX: RC1
PPSX: RC2
PPSX: RC3
PPSX: RC4
PPSX: RC5

; CLC1OUT PPS: PORTA, PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS

; CLC2OUT PPS: PORTA, PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS

;****************************************************************
; 16F1614
;****************************************************************
PIC#: PIC16F1614
TYPE#: 4
CLC#: 2
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: reserved6
MUXX: reserved7
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: CWG1A
MUXX: CWG1B
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: AT1 COMP1
MUXX: AT1 COMP2
MUXX: AT1 COMP3
MUXX: SMT1 MATCH
MUXX: SMT2 MATCH
MUXX: ZCD OUT
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: TMR3 OVF
MUXX: TMR4 POSTSCALE
MUXX: TMR5 OVF
MUXX: TMR6 POSTSCALE
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOAC
MUXX: AT1 MISSED PULSE
MUXX: AT1 PERIOD EVENT
MUXX: AT1 PHASE CLK
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: SCL1/SCK1
MUXX: SDA1/SDO1

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA4
PPxF: RA5

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5

; CLCINxPPS defaults
CLCIN0PPS: RC3
CLCIN1PPS: RC4
CLCIN2PPS: RC1
CLCIN3PPS: RA5

; CLC1OUT PPS: PORTA, PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS

; CLC2OUT PPS: PORTA, PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS

;****************************************************************
; 16F1615
;****************************************************************
PIC#: PIC16F1615
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: CWG1A
MUXX: CWG1B
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: AT1 COMP1
MUXX: AT1 COMP2
MUXX: AT1 COMP3
MUXX: SMT1 MATCH
MUXX: SMT2 MATCH
MUXX: ZCD OUT
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: TMR3 OVF
MUXX: TMR4 POSTSCALE
MUXX: TMR5 OVF
MUXX: TMR6 POSTSCALE
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOAC
MUXX: AT1 MISSED PULSE
MUXX: AT1 PERIOD EVENT
MUXX: AT1 PHASE CLK
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: SCL1/SCK1
MUXX: SDA1/SDO1

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA4
PPxF: RA5

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5

; CLCINxPPS defaults
CLCIN0PPS: RC3
CLCIN1PPS: RC4
CLCIN2PPS: RC1
CLCIN3PPS: RA5

; CLC1OUT PPS: PORTA, PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS

; CLC2OUT PPS: PORTA, PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS

; CLC3OUT PPS: PORTA, PORTC
CLC3RXY: 0x06
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA3PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS

; CLC4OUT PPS: PORTA, PORTC
CLC4RXY: 0x07
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA3PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS

;****************************************************************
; 16F1618
;****************************************************************
PIC#: PIC16F1618
TYPE#: 4
CLC#: 2
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: reserved6
MUXX: reserved7
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: CWG1A
MUXX: CWG1B
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: AT1 COMP1
MUXX: AT1 COMP2
MUXX: AT1 COMP3
MUXX: SMT1 MATCH
MUXX: SMT2 MATCH
MUXX: ZCD OUT
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: TMR3 OVF
MUXX: TMR4 POSTSCALE
MUXX: TMR5 OVF
MUXX: TMR6 POSTSCALE
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOAC
MUXX: AT1 MISSED PULSE
MUXX: AT1 PERIOD EVENT
MUXX: AT1 PHASE CLK
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: SCL1/SCK1
MUXX: SDA1/SDO1

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA, PORTB, and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA4
PPxF: RA5

PPxF: RB4
PPxF: RB5
PPxF: RB6
PPxF: RB7

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5
PPxF: RC6
PPxF: RC7

; CLCINxPPS defaults
CLCIN0PPS: RC3
CLCIN1PPS: RC4
CLCIN2PPS: RC1
CLCIN3PPS: RA5

; CLC1OUT PPS: PORTA, PORTB, and PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RB4PPS
CLC1OUT: RB5PPS
CLC1OUT: RB6PPS
CLC1OUT: RB7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA, PORTB, and PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RB4PPS
CLC2OUT: RB5PPS
CLC2OUT: RB6PPS
CLC2OUT: RB7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

;****************************************************************
; 16F1619
;****************************************************************
PIC#: PIC16F1619
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: CWG1A
MUXX: CWG1B
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: AT1 COMP1
MUXX: AT1 COMP2
MUXX: AT1 COMP3
MUXX: SMT1 MATCH
MUXX: SMT2 MATCH
MUXX: ZCD OUT
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: TMR3 OVF
MUXX: TMR4 POSTSCALE
MUXX: TMR5 OVF
MUXX: TMR6 POSTSCALE
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOAC
MUXX: AT1 MISSED PULSE
MUXX: AT1 PERIOD EVENT
MUXX: AT1 PHASE CLK
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: SCL1/SCK1
MUXX: SDA1/SDO1

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA, PORTB, and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA4
PPxF: RA5

PPxF: RB4
PPxF: RB5
PPxF: RB6
PPxF: RB7

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5
PPxF: RC6
PPxF: RC7

; CLCINxPPS defaults
CLCIN0PPS: RC3
CLCIN1PPS: RC4
CLCIN2PPS: RC1
CLCIN3PPS: RA5

; CLC1OUT PPS: PORTA, PORTB, and PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RB4PPS
CLC1OUT: RB5PPS
CLC1OUT: RB6PPS
CLC1OUT: RB7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA, PORTB, and PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RB4PPS
CLC2OUT: RB5PPS
CLC2OUT: RB6PPS
CLC2OUT: RB7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTA, PORTB, and PORTC
CLC3RXY: 0x06
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS
CLC3OUT: RC6PPS
CLC3OUT: RC7PPS

; CLC4OUT PPS: PORTA, PORTB, and PORTC
CLC4RXY: 0x07
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS
CLC4OUT: RC6PPS
CLC4OUT: RC7PPS

;****************************************************************
; 16F1764/1765
;****************************************************************
PIC#: PIC16F1764/1765
TYPE#: 4
CLC#: 3
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: reserved9
MUXX: reserved10
MUXX: COG1A
MUXX: COG1B
MUXX: reserved13
MUXX: reserved14
MUXX: CCP1
MUXX: reserved16
MUXX: PWM3
MUXX: reserved18
MUXX: PWM5
MUXX: reserved20
MUXX: SCL1/SCK1
MUXX: SDA1/SDO1
MUXX: ZCD OUT
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR3 OVF
MUXX: TMR5 OVF
MUXX: TMR2 POSTSCALE
MUXX: TMR4 POSTSCALE
MUXX: TMR6 POSTSCALE
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC

; All four MUXs of the CLCs are loaded sequentially with the same data when the mux number is X
; differences between the MUXs can be accomodated by specific mux number
; at the appropriate point in the sequence
; PIC16F1764/5/8/9
;	MD1_OUT: CLCxSEL0 only
;	MD2_OUT: PIC16F1768/9 CLCxSEL1 only
;	RESERVED: CLCxSEL2, CLCxSEL3 and PIC16F1764/5 CLCxSEL1 only
MUX1: DSM1 MD1 OUT
MUX2: reserved38
MUX3: reserved38
MUX4: reserved38

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA4
PPxF: RA5

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5

; CLCINxPPS defaults
CLCIN0PPS: RC3
CLCIN1PPS: RC4
CLCIN2PPS: RC1
CLCIN3PPS: RA5

; CLC1OUT PPS: PORTA, PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS

; CLC2OUT PPS: PORTA, PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS

; CLC3OUT PPS: PORTA, PORTC
CLC3RXY: 0x06
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA3PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS

;****************************************************************
; 16F1768/1769
;****************************************************************
PIC#: PIC16F1768/1769
TYPE#: 4
CLC#: 3
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: reserved9
MUXX: reserved10
MUXX: COG1A
MUXX: COG1B
MUXX: reserved13
MUXX: reserved14
MUXX: CCP1
MUXX: reserved16
MUXX: PWM3
MUXX: reserved18
MUXX: PWM5
MUXX: reserved20
MUXX: SCL1/SCK1
MUXX: SDA1/SDO1
MUXX: ZCD OUT
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR3 OVF
MUXX: TMR5 OVF
MUXX: TMR2 POSTSCALE
MUXX: TMR4 POSTSCALE
MUXX: TMR6 POSTSCALE
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC

; All four MUXs of the CLCs are loaded sequentially with the same data when the mux number is X
; differences between the MUXs can be accomodated by specific mux number
; at the appropriate point in the sequence
; PIC16F1764/5/8/9
;	MD1_OUT: CLCxSEL0 only
;	MD2_OUT: PIC16F1768/9 CLCxSEL1 only
;	RESERVED: CLCxSEL2, CLCxSEL3 and PIC16F1764/5 CLCxSEL1 only
MUX1: DSM1 MD1 OUT
MUX2: DSM2 MD2 OUT
MUX3: reserved38
MUX4: reserved38

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA, PORTB, and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA4
PPxF: RA5

PPxF: RB4
PPxF: RB5
PPxF: RB6
PPxF: RB7

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5
PPxF: RC6
PPxF: RC7

; CLCINxPPS defaults
CLCIN0PPS: RC3
CLCIN1PPS: RC4
CLCIN2PPS: RC1
CLCIN3PPS: RA5

; CLC1OUT PPS: PORTA, PORTB, and PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RB4PPS
CLC1OUT: RB5PPS
CLC1OUT: RB6PPS
CLC1OUT: RB7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA, PORTB, and PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RB4PPS
CLC2OUT: RB5PPS
CLC2OUT: RB6PPS
CLC2OUT: RB7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTA, PORTB, and PORTC
CLC3RXY: 0x06
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS
CLC3OUT: RC6PPS
CLC3OUT: RC7PPS

;****************************************************************
; 16F1773/76/78
;****************************************************************
PIC#: PIC16F1773/76/78
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: CM3 SYNC OUT
MUXX: CM4 SYNC OUT
MUXX: CM5 SYNC OUT
MUXX: CM6 SYNC OUT
MUXX: reserved14
MUXX: reserved15
MUXX: COG1A
MUXX: COG1B
MUXX: COG2A
MUXX: COG2B
MUXX: COG3A
MUXX: COG3B
MUXX: reserved22
MUXX: reserved23
MUXX: CCP1
MUXX: CCP2
MUXX: CCP7
MUXX: reserved27
MUXX: PWM3
MUXX: PWM4
MUXX: PWM9
MUXX: reserved31
MUXX: PWM5
MUXX: PWM6
MUXX: PWM11
MUXX: reserved35
MUXX: SCL1/SCK1
MUXX: SDA1/SDO1
MUXX: ZCD OUT
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR3 OVF
MUXX: TMR5 OVF
MUXX: TMR2 POSTSCALE
MUXX: TMR4 POSTSCALE
MUXX: TMR6 POSTSCALE
MUXX: TMR8 POSTSCALE
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC

; CLCIN0PPS and CLCIN1PPS: PORTA and PORTC
PPx3: RA0
PPx3: RA1
PPx3: RA2
PPx3: RA3
PPx3: RA4
PPx3: RA5
PPx3: RA6
PPx3: RA7

PPx3: RC0
PPx3: RC1
PPx3: RC2
PPx3: RC3
PPx3: RC4
PPx3: RC5
PPx3: RC6
PPx3: RC7

; CLCIN2PPS and CLCIN3PPS: PORTB and PORTC
PPxC: RB0
PPxC: RB1
PPxC: RB2
PPxC: RB3
PPxC: RB4
PPxC: RB5
PPxC: RB6
PPxC: RB7

PPxC: RC0
PPxC: RC1
PPxC: RC2
PPxC: RC3
PPxC: RC4
PPxC: RC5
PPxC: RC6
PPxC: RC7

; CLCINxPPS defaults
CLCIN0PPS: RA0
CLCIN1PPS: RA1
CLCIN2PPS: RB6
CLCIN3PPS: RB7

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS
CLC1OUT: RA6PPS
CLC1OUT: RA7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS
CLC2OUT: RA6PPS
CLC2OUT: RA7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTB and PORTC
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RB0PPS
CLC3OUT: RB1PPS
CLC3OUT: RB2PPS
CLC3OUT: RB3PPS
CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS
CLC3OUT: RC6PPS
CLC3OUT: RC7PPS

; CLC4OUT PPS: PORTB and PORTC
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RB0PPS
CLC4OUT: RB1PPS
CLC4OUT: RB2PPS
CLC4OUT: RB3PPS
CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS
CLC4OUT: RC6PPS
CLC4OUT: RC7PPS

;****************************************************************
; 16F1777/1779
;****************************************************************
PIC#: PIC16F1777/1779
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: CM3 SYNC OUT
MUXX: CM4 SYNC OUT
MUXX: CM5 SYNC OUT
MUXX: CM6 SYNC OUT
MUXX: CM7 SYNC OUT
MUXX: CM8 SYNC OUT
MUXX: COG1A
MUXX: COG1B
MUXX: COG2A
MUXX: COG2B
MUXX: COG3A
MUXX: COG3B
MUXX: COG4A
MUXX: COG4B
MUXX: CCP1
MUXX: CCP2
MUXX: CCP7
MUXX: CCP8
MUXX: PWM3
MUXX: PWM4
MUXX: PWM9
MUXX: PWM10
MUXX: PWM5
MUXX: PWM6
MUXX: PWM11
MUXX: PWM12
MUXX: MSSP1 SCL/SCK
MUXX: MSSP1 SDO/SDA
MUXX: ZCD OUT
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR3 OVF
MUXX: TMR5 OVF
MUXX: TMR2 POSTSCALE
MUXX: TMR4 POSTSCALE
MUXX: TMR6 POSTSCALE
MUXX: TMR8 POSTSCALE
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC

; CLCIN0PPS and CLCIN1PPS: PORTA and PORTC
PPx3: RA0
PPx3: RA1
PPx3: RA2
PPx3: RA3
PPx3: RA4
PPx3: RA5
PPx3: RA6
PPx3: RA7

PPx3: RC0
PPx3: RC1
PPx3: RC2
PPx3: RC3
PPx3: RC4
PPx3: RC5
PPx3: RC6
PPx3: RC7

; CLCIN2PPS and CLCIN3PPS: PORTB and PORTD
PPxC: RB0
PPxC: RB1
PPxC: RB2
PPxC: RB3
PPxC: RB4
PPxC: RB5
PPxC: RB6
PPxC: RB7

PPxC: RD0
PPxC: RD1
PPxC: RD2
PPxC: RD3
PPxC: RD4
PPxC: RD5
PPxC: RD6
PPxC: RD7

; CLCINxPPS defaults
CLCIN0PPS: RA0
CLCIN1PPS: RA1
CLCIN2PPS: RB6
CLCIN3PPS: RB7

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS
CLC1OUT: RA6PPS
CLC1OUT: RA7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS
CLC2OUT: RA6PPS
CLC2OUT: RA7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTB and PORTD
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RB0PPS
CLC3OUT: RB1PPS
CLC3OUT: RB2PPS
CLC3OUT: RB3PPS
CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RD0PPS
CLC3OUT: RD1PPS
CLC3OUT: RD2PPS
CLC3OUT: RD3PPS
CLC3OUT: RD4PPS
CLC3OUT: RD5PPS
CLC3OUT: RD6PPS
CLC3OUT: RD7PPS

; CLC4OUT PPS: PORTB and PORTD
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RB0PPS
CLC4OUT: RB1PPS
CLC4OUT: RB2PPS
CLC4OUT: RB3PPS
CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RD0PPS
CLC4OUT: RD1PPS
CLC4OUT: RD2PPS
CLC4OUT: RD3PPS
CLC4OUT: RD4PPS
CLC4OUT: RD5PPS
CLC4OUT: RD6PPS
CLC4OUT: RD7PPS

;****************************************************************
; 16F15313
;****************************************************************
PIC#: PIC16F15313
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: MFINTOSC 500K
MUXX: MFINTOSC 32K
MUXX: reserved9
MUXX: FRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: PWM5
MUXX: PWM6
MUXX: PWM7
MUXX: NCO
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART1 RX
MUXX: EUSART1 TX
MUXX: reserved33
MUXX: reserved34
MUXX: SDA1/SDO1
MUXX: SCL1/SCK1
MUXX: reserved37
MUXX: reserved38
MUXX: CWG1A
MUXX: CWG1B

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA3
PPxF: RA4
PPxF: RA5

; CLCINxPPS defaults
CLCIN0PPS: RA3
CLCIN1PPS: RA5
CLCIN2PPS: RA1
CLCIN3PPS: RA0

; CLC1OUT PPS: PORTA
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

; CLC2OUT PPS: PORTA
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

; CLC3OUT PPS: PORTA
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

; CLC4OUT PPS: PORTA
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

;****************************************************************
; 16F15323
;****************************************************************
PIC#: PIC16F15323
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: MFINTOSC 500K
MUXX: MFINTOSC 32K
MUXX: reserved9
MUXX: FRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: PWM5
MUXX: PWM6
MUXX: PWM7
MUXX: NCO
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART1 RX
MUXX: EUSART1 TX
MUXX: reserved33
MUXX: reserved34
MUXX: SDA1/SDO1
MUXX: SCL1/SCK1
MUXX: reserved37
MUXX: reserved38
MUXX: CWG1A
MUXX: CWG1B

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA3
PPxF: RA4
PPxF: RA5

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5

; CLCINxPPS defaults
CLCIN0PPS: RC3
CLCIN1PPS: RC4
CLCIN2PPS: RC1
CLCIN3PPS: RA5

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS

; CLC3OUT PPS: PORTA and PORTC
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS

; CLC4OUT PPS: PORTA and PORTC
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS

;****************************************************************
; 16F15324
;****************************************************************
PIC#: PIC16F15324
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: MFINTOSC 500K
MUXX: MFINTOSC 32K
MUXX: reserved9
MUXX: FRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: PWM5
MUXX: PWM6
MUXX: PWM7
MUXX: NCO
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART1 RX
MUXX: EUSART1 TX
MUXX: EUSART2 RX
MUXX: EUSART2 TX
MUXX: SDA1/SDO1
MUXX: SCL1/SCK1
MUXX: reserved37
MUXX: reserved38
MUXX: CWG1A
MUXX: CWG1B

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA3
PPxF: RA4
PPxF: RA5

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5

; CLCINxPPS defaults
CLCIN0PPS: RC3
CLCIN1PPS: RC4
CLCIN2PPS: RC1
CLCIN3PPS: RA5

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS

; CLC3OUT PPS: PORTA and PORTC
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS

; CLC4OUT PPS: PORTA and PORTC
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS

;****************************************************************
; 16F15325
;****************************************************************
PIC#: PIC16F15325
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: MFINTOSC 500K
MUXX: MFINTOSC 32K
MUXX: SOSC
MUXX: FRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: PWM5
MUXX: PWM6
MUXX: PWM7
MUXX: NCO
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART1 RX
MUXX: EUSART1 TX
MUXX: EUSART2 RX
MUXX: EUSART2 TX
MUXX: MSSP1 SDO/SDA
MUXX: MSSP1 SCL/SCK
MUXX: reserved37
MUXX: reserved38
MUXX: CWG1A
MUXX: CWG1B

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA3
PPxF: RA4
PPxF: RA5

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5

; CLCINxPPS defaults
CLCIN0PPS: RC3
CLCIN1PPS: RC4
CLCIN2PPS: RC1
CLCIN3PPS: RA5

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS

; CLC3OUT PPS: PORTA and PORTC
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS

; CLC4OUT PPS: PORTA and PORTC
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS

;****************************************************************
; 16F15344
;****************************************************************
PIC#: PIC16F15344
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: MFINTOSC 500K
MUXX: MFINTOSC 32K
MUXX: reserved9
MUXX: FRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: PWM5
MUXX: PWM6
MUXX: PWM7
MUXX: NCO
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART1 RX
MUXX: EUSART1 TX
MUXX: EUSART2 RX
MUXX: EUSART2 TX
MUXX: MSSP1 SDO/SDA
MUXX: MSSP1 SCL/SCK
MUXX: reserved37
MUXX: reserved38
MUXX: CWG1A
MUXX: CWG1B

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA, PORTB, and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA4
PPxF: RA5

PPxF: RB4
PPxF: RB5
PPxF: RB6
PPxF: RB7

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5
PPxF: RC6
PPxF: RC7

; CLCINxPPS defaults
CLCIN0PPS: RA2
CLCIN1PPS: RC3
CLCIN2PPS: RB4
CLCIN3PPS: RB5

; CLC1OUT PPS: PORTA, PORTB, and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RB4PPS
CLC1OUT: RB5PPS
CLC1OUT: RB6PPS
CLC1OUT: RB7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA, PORTB, and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RB4PPS
CLC2OUT: RB5PPS
CLC2OUT: RB6PPS
CLC2OUT: RB7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTA, PORTB, and PORTC
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS
CLC3OUT: RC6PPS
CLC3OUT: RC7PPS

; CLC4OUT PPS: PORTA, PORTB, and PORTC
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS
CLC4OUT: RC6PPS
CLC4OUT: RC7PPS

;****************************************************************
; 16F15345
;****************************************************************
PIC#: PIC16F15345
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: MFINTOSC 500K
MUXX: MFINTOSC 32K
MUXX: SOSC
MUXX: FRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: PWM5
MUXX: PWM6
MUXX: PWM7
MUXX: NCO
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART1 RX
MUXX: EUSART1 TX
MUXX: EUSART2 RX
MUXX: EUSART2 TX
MUXX: SDA1/SDO1
MUXX: SCL1/SCK1
MUXX: reserved37
MUXX: reserved38
MUXX: CWG1A
MUXX: CWG1B

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA, PORTB, and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA4
PPxF: RA5

PPxF: RB4
PPxF: RB5
PPxF: RB6
PPxF: RB7

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5
PPxF: RC6
PPxF: RC7

; CLCINxPPS defaults
CLCIN0PPS: RC3
CLCIN1PPS: RC4
CLCIN2PPS: RC1
CLCIN3PPS: RA5

; CLC1OUT PPS: PORTA, PORTB, and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RB4PPS
CLC1OUT: RB5PPS
CLC1OUT: RB6PPS
CLC1OUT: RB7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA, PORTB, and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RB4PPS
CLC2OUT: RB5PPS
CLC2OUT: RB6PPS
CLC2OUT: RB7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTA, PORTB, and PORTC
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS
CLC3OUT: RC6PPS
CLC3OUT: RC7PPS

; CLC4OUT PPS: PORTA, PORTB, and PORTC
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS
CLC4OUT: RC6PPS
CLC4OUT: RC7PPS

;****************************************************************
; 16F15354/355/356
;****************************************************************
PIC#: PIC16F15354/355/356
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: MFINTOSC 500K
MUXX: MFINTOSC 32K
MUXX: SOSC
MUXX: FRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: PWM5
MUXX: PWM6
MUXX: PWM7
MUXX: NCO
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART1 RX
MUXX: EUSART1 TX
MUXX: EUSART2 RX
MUXX: EUSART2 TX
MUXX: SDA1/SDO1
MUXX: SCL1/SCK1
MUXX: SDA2/SDO2
MUXX: SCL2/SCK2
MUXX: CWG1A
MUXX: CWG1B

; CLCIN0PPS and CLCIN1PPS: PORTA and PORTC
PPx3: RA0
PPx3: RA1
PPx3: RA2
PPx3: RA3
PPx3: RA4
PPx3: RA5
PPx3: RA6
PPx3: RA7

PPx3: RC0
PPx3: RC1
PPx3: RC2
PPx3: RC3
PPx3: RC4
PPx3: RC5
PPx3: RC6
PPx3: RC7

; CLCIN2PPS and CLCIN3PPS: PORTB and PORTC
PPxC: RB0
PPxC: RB1
PPxC: RB2
PPxC: RB3
PPxC: RB4
PPxC: RB5
PPxC: RB6
PPxC: RB7

PPxC: RC0
PPxC: RC1
PPxC: RC2
PPxC: RC3
PPxC: RC4
PPxC: RC5
PPxC: RC6
PPxC: RC7

; CLCINxPPS defaults
CLCIN0PPS: RA0
CLCIN1PPS: RA1
CLCIN2PPS: RB6
CLCIN3PPS: RB7

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS
CLC1OUT: RA6PPS
CLC1OUT: RA7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS
CLC2OUT: RA6PPS
CLC2OUT: RA7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTB and PORTC
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RB0PPS
CLC3OUT: RB1PPS
CLC3OUT: RB2PPS
CLC3OUT: RB3PPS
CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS
CLC3OUT: RC6PPS
CLC3OUT: RC7PPS

; CLC4OUT PPS: PORTB and PORTC
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RB0PPS
CLC4OUT: RB1PPS
CLC4OUT: RB2PPS
CLC4OUT: RB3PPS
CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS
CLC4OUT: RC6PPS
CLC4OUT: RC7PPS

;****************************************************************
; 16F15375/76
;****************************************************************
PIC#: PIC16F15375/76
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: MFINTOSC 500K
MUXX: MFINTOSC 32K
MUXX: SOSC
MUXX: FRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: PWM5
MUXX: PWM6
MUXX: PWM7
MUXX: NCO
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART1 RX
MUXX: EUSART1 TX
MUXX: EUSART2 RX
MUXX: EUSART2 TX
MUXX: SDA1/SDO1
MUXX: SCL1/SCK1
MUXX: SDA2/SDO2
MUXX: SCL2/SCK2
MUXX: CWG1A
MUXX: CWG1B

; CLCIN0PPS and CLCIN1PPS: PORTA and PORTC
PPx3: RA0
PPx3: RA1
PPx3: RA2
PPx3: RA3
PPx3: RA4
PPx3: RA5
PPx3: RA6
PPx3: RA7

PPx3: RC0
PPx3: RC1
PPx3: RC2
PPx3: RC3
PPx3: RC4
PPx3: RC5
PPx3: RC6
PPx3: RC7

; CLCIN2PPS and CLCIN3PPS: PORTB and PORTD
PPxC: RB0
PPxC: RB1
PPxC: RB2
PPxC: RB3
PPxC: RB4
PPxC: RB5
PPxC: RB6
PPxC: RB7

PPxC: RD0
PPxC: RD1
PPxC: RD2
PPxC: RD3
PPxC: RD4
PPxC: RD5
PPxC: RD6
PPxC: RD7

; CLCINxPPS defaults
CLCIN0PPS: RA0
CLCIN1PPS: RA1
CLCIN2PPS: RB6
CLCIN3PPS: RB7

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS
CLC1OUT: RA6PPS
CLC1OUT: RA7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS
CLC2OUT: RA6PPS
CLC2OUT: RA7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTB and PORTD
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RB0PPS
CLC3OUT: RB1PPS
CLC3OUT: RB2PPS
CLC3OUT: RB3PPS
CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RD0PPS
CLC3OUT: RD1PPS
CLC3OUT: RD2PPS
CLC3OUT: RD3PPS
CLC3OUT: RD4PPS
CLC3OUT: RD5PPS
CLC3OUT: RD6PPS
CLC3OUT: RD7PPS

; CLC4OUT PPS: PORTB and PORTD
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RB0PPS
CLC4OUT: RB1PPS
CLC4OUT: RB2PPS
CLC4OUT: RB3PPS
CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RD0PPS
CLC4OUT: RD1PPS
CLC4OUT: RD2PPS
CLC4OUT: RD3PPS
CLC4OUT: RD4PPS
CLC4OUT: RD5PPS
CLC4OUT: RD6PPS
CLC4OUT: RD7PPS

;****************************************************************
; 16F15385/86
;****************************************************************
PIC#: PIC16F15385/86
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: MFINTOSC 500K
MUXX: MFINTOSC 32K
MUXX: SOSC
MUXX: FRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: CCP1
MUXX: CCP2
MUXX: PWM3
MUXX: PWM4
MUXX: PWM5
MUXX: PWM6
MUXX: PWM7
MUXX: NCO
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART1 RX
MUXX: EUSART1 TX
MUXX: EUSART2 RX
MUXX: EUSART2 TX
MUXX: SDA1/SDO1
MUXX: SCL1/SCK1
MUXX: SDA2/SDO2
MUXX: SCL2/SCK2
MUXX: CWG1A
MUXX: CWG1B

; CLCIN0PPS and CLCIN1PPS: PORTA and PORTC
PPx3: RA0
PPx3: RA1
PPx3: RA2
PPx3: RA3
PPx3: RA4
PPx3: RA5
PPx3: RA6
PPx3: RA7

PPx3: RC0
PPx3: RC1
PPx3: RC2
PPx3: RC3
PPx3: RC4
PPx3: RC5
PPx3: RC6
PPx3: RC7

; CLCIN2PPS and CLCIN3PPS: PORTB and PORTD
PPxC: RB0
PPxC: RB1
PPxC: RB2
PPxC: RB3
PPxC: RB4
PPxC: RB5
PPxC: RB6
PPxC: RB7

PPxC: RD0
PPxC: RD1
PPxC: RD2
PPxC: RD3
PPxC: RD4
PPxC: RD5
PPxC: RD6
PPxC: RD7

; CLCINxPPS defaults
CLCIN0PPS: RA0
CLCIN1PPS: RA1
CLCIN2PPS: RB6
CLCIN3PPS: RB7

; CLC1OUT PPS: PORTA and PORTF
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS
CLC1OUT: RA6PPS
CLC1OUT: RA7PPS

CLC1OUT: RF0PPS
CLC1OUT: RF1PPS
CLC1OUT: RF2PPS
CLC1OUT: RF3PPS
CLC1OUT: RF4PPS
CLC1OUT: RF5PPS
CLC1OUT: RF6PPS
CLC1OUT: RF7PPS

; CLC2OUT PPS: PORTA and PORTF
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS
CLC2OUT: RA6PPS
CLC2OUT: RA7PPS

CLC2OUT: RF0PPS
CLC2OUT: RF1PPS
CLC2OUT: RF2PPS
CLC2OUT: RF3PPS
CLC2OUT: RF4PPS
CLC2OUT: RF5PPS
CLC2OUT: RF6PPS
CLC2OUT: RF7PPS

; CLC3OUT PPS: PORTB and PORTD
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RB0PPS
CLC3OUT: RB1PPS
CLC3OUT: RB2PPS
CLC3OUT: RB3PPS
CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RD0PPS
CLC3OUT: RD1PPS
CLC3OUT: RD2PPS
CLC3OUT: RD3PPS
CLC3OUT: RD4PPS
CLC3OUT: RD5PPS
CLC3OUT: RD6PPS
CLC3OUT: RD7PPS

; CLC4OUT PPS: PORTB and PORTD
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RB0PPS
CLC4OUT: RB1PPS
CLC4OUT: RB2PPS
CLC4OUT: RB3PPS
CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RD0PPS
CLC4OUT: RD1PPS
CLC4OUT: RD2PPS
CLC4OUT: RD3PPS
CLC4OUT: RD4PPS
CLC4OUT: RD5PPS
CLC4OUT: RD6PPS
CLC4OUT: RD7PPS

;****************************************************************
; 16F18324
;****************************************************************
PIC#: PIC16F18324
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: DSM OUT
MUXX: CLKR
MUXX: CCP1
MUXX: CCP2
MUXX: CCP3
MUXX: CCP4
MUXX: PWM5
MUXX: PWM6
MUXX: SCL1/SCK1
MUXX: SDA1/SDO1
MUXX: reserved20
MUXX: reserved21
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 MATCH
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC
MUXX: TMR3 OVF
MUXX: TMR4 MATCH
MUXX: TMR5 OVF
MUXX: TMR6 MATCH

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA3
PPxF: RA4
PPxF: RA5

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS

; CLC3OUT PPS: PORTA and PORTC
CLC3RXY: 0x06
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS

; CLC4OUT PPS: PORTA and PORTC
CLC4RXY: 0x07
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS

;****************************************************************
; 16F18325
;****************************************************************
PIC#: PIC16F18325
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: DSM OUT
MUXX: CLKR
MUXX: CCP1
MUXX: CCP2
MUXX: CCP3
MUXX: CCP4
MUXX: PWM5
MUXX: PWM6
MUXX: SCL1/SCK1
MUXX: SDA1/SDO1
MUXX: SCL2/SCK2
MUXX: SDA2/SDO2
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 MATCH
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC
MUXX: TMR3 OVF
MUXX: TMR4 MATCH
MUXX: TMR5 OVF
MUXX: TMR6 MATCH

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA3
PPxF: RA4
PPxF: RA5

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x04
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x05
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS

; CLC3OUT PPS: PORTA and PORTC
CLC3RXY: 0x06
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS

; CLC4OUT PPS: PORTA and PORTC
CLC4RXY: 0x07
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS

;****************************************************************
; 16F18344
;****************************************************************
PIC#: PIC16F18344
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: DSM OUT
MUXX: CLKR
MUXX: CCP1
MUXX: CCP2
MUXX: CCP3
MUXX: CCP4
MUXX: PWM5
MUXX: PWM6
MUXX: SCL1/SCK1
MUXX: SDA1/SDO1
MUXX: reserved20
MUXX: reserved21
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 MATCH
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC
MUXX: TMR3 OVF
MUXX: TMR4 MATCH
MUXX: TMR5 OVF
MUXX: TMR6 MATCH

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA, PORTB, and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA4
PPxF: RA5

PPxF: RB4
PPxF: RB5
PPxF: RB6
PPxF: RB7

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5
PPxF: RC6
PPxF: RC7

; CLC1OUT PPS: PORTA, PORTB, and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RB4PPS
CLC1OUT: RB5PPS
CLC1OUT: RB6PPS
CLC1OUT: RB7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA, PORTB, and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RB4PPS
CLC2OUT: RB5PPS
CLC2OUT: RB6PPS
CLC2OUT: RB7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTA, PORTB, and PORTC
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS
CLC3OUT: RC6PPS
CLC3OUT: RC7PPS

; CLC4OUT PPS: PORTA, PORTB, and PORTC
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS
CLC4OUT: RC6PPS
CLC4OUT: RC7PPS

;****************************************************************
; 16F18345
;****************************************************************
PIC#: PIC16F18345
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: DSM OUT
MUXX: CLKR
MUXX: CCP1
MUXX: CCP2
MUXX: CCP3
MUXX: CCP4
MUXX: PWM5
MUXX: PWM6
MUXX: SCL1/SCK1
MUXX: SDA1/SDO1
MUXX: SCL2/SCK2
MUXX: SDA2/SDO2
MUXX: EUSART TX
MUXX: EUSART RX
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 MATCH
MUXX: IOCIF
MUXX: FRC
MUXX: LFINTOSC
MUXX: HFINTOSC
MUXX: FOSC
MUXX: TMR3 OVF
MUXX: TMR4 MATCH
MUXX: TMR5 OVF
MUXX: TMR6 MATCH

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA, PORTB, and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA4
PPxF: RA5

PPxF: RB4
PPxF: RB5
PPxF: RB6
PPxF: RB7

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5
PPxF: RC6
PPxF: RC7

; CLC1OUT PPS: PORTA, PORTB, and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RB4PPS
CLC1OUT: RB5PPS
CLC1OUT: RB6PPS
CLC1OUT: RB7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA, PORTB, and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RB4PPS
CLC2OUT: RB5PPS
CLC2OUT: RB6PPS
CLC2OUT: RB7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTA, PORTB, and PORTC
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS
CLC3OUT: RC6PPS
CLC3OUT: RC7PPS

; CLC4OUT PPS: PORTA, PORTB, and PORTC
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS
CLC4OUT: RC6PPS
CLC4OUT: RC7PPS

;****************************************************************
; 16F18424
;****************************************************************
PIC#: PIC16F18424
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: SOSC
MUXX: FRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: TMR3 OVF
MUXX: TMR4 POSTSCALE
MUXX: TMR5 OVF
MUXX: TMR6 POSTSCALE
MUXX: SMT1
MUXX: CCP1
MUXX: CCP2
MUXX: CCP3
MUXX: CCP4
MUXX: PWM6
MUXX: PWM7
MUXX: NCO
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: DSM OUT
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART RX
MUXX: EUSART TX
MUXX: SDA1/SDO1    
MUXX: SCL1/SCK1     
MUXX: reserved40   
MUXX: reserved41
MUXX: CWG1A
MUXX: CWG1B
MUXX: CWG2A
MUXX: CWG2B

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA3
PPxF: RA4
PPxF: RA5

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5

; CLCINxPPS defaults
CLCIN0PPS: RC3
CLCIN1PPS: RC4
CLCIN2PPS: RC1
CLCIN3PPS: RA5

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS

; CLC3OUT PPS: PORTA and PORTC
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS

; CLC4OUT PPS: PORTA and PORTC
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS

;****************************************************************
; 16F18444
;****************************************************************
PIC#: PIC16F18444
TYPE#: 4
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: SOSC
MUXX: FRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 POSTSCALE
MUXX: TMR3 OVF
MUXX: TMR4 POSTSCALE
MUXX: TMR5 OVF
MUXX: TMR6 POSTSCALE
MUXX: SMT1
MUXX: CCP1
MUXX: CCP2
MUXX: CCP3
MUXX: CCP4
MUXX: PWM6
MUXX: PWM7
MUXX: NCO
MUXX: CM1 SYNC OUT
MUXX: CM2 SYNC OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: DSM OUT
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART RX
MUXX: EUSART TX
MUXX: SDA1/SDO1    
MUXX: SCL1/SCK1     
MUXX: reserved40   
MUXX: reserved41
MUXX: CWG1A
MUXX: CWG1B
MUXX: CWG2A
MUXX: CWG2B

; CLCIN0PPS, CLCIN1PPS, CLCIN2PPS, and CLCIN3PPS: PORTA, PORTB, and PORTC
PPxF: RA0
PPxF: RA1
PPxF: RA2
PPxF: RA4
PPxF: RA5

PPxF: RB4
PPxF: RB5
PPxF: RB6
PPxF: RB7

PPxF: RC0
PPxF: RC1
PPxF: RC2
PPxF: RC3
PPxF: RC4
PPxF: RC5
PPxF: RC6
PPxF: RC7

; CLCINxPPS defaults
CLCIN0PPS: RA2
CLCIN1PPS: RC3
CLCIN2PPS: RB4
CLCIN3PPS: RB5

; CLC1OUT PPS: PORTA, PORTB, and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS

CLC1OUT: RB4PPS
CLC1OUT: RB5PPS
CLC1OUT: RB6PPS
CLC1OUT: RB7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA, PORTB, and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS

CLC2OUT: RB4PPS
CLC2OUT: RB5PPS
CLC2OUT: RB6PPS
CLC2OUT: RB7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTA, PORTB, and PORTC
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RA0PPS
CLC3OUT: RA1PPS
CLC3OUT: RA2PPS
CLC3OUT: RA4PPS
CLC3OUT: RA5PPS

CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS
CLC3OUT: RC6PPS
CLC3OUT: RC7PPS

; CLC4OUT PPS: PORTA, PORTB, and PORTC
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RA0PPS
CLC4OUT: RA1PPS
CLC4OUT: RA2PPS
CLC4OUT: RA4PPS
CLC4OUT: RA5PPS

CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS
CLC4OUT: RC6PPS
CLC4OUT: RC7PPS

;****************************************************************
; 16F18855
;****************************************************************
PIC#: PIC16F18855
TYPE#: 5
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: MFINTOSC_500K
MUXX: MFINTOSC_32K
MUXX: SOSC
MUXX: ADCRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 OUT
MUXX: TMR3 OVF
MUXX: TMR4 OUT
MUXX: TMR5 OVF
MUXX: TMR6 OUT
MUXX: SMT1
MUXX: SMT2
MUXX: CCP1
MUXX: CCP2
MUXX: CCP3
MUXX: CCP4
MUXX: CCP5
MUXX: PWM6
MUXX: PWM7
MUXX: NCO1
MUXX: CMP1 OUT
MUXX: CMP2 OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: DSM1 OUT
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART RX
MUXX: EUSART TX
MUXX: SDO1
MUXX: SCK1
MUXX: SDO2
MUXX: SCK2
MUXX: CWG1A
MUXX: CWG1B
MUXX: CWG2A
MUXX: CWG2B
MUXX: CWG3A
MUXX: CWG3B

; CLCIN0PPS and CLCIN1PPS: PORTA and PORTC
PPx3: RA0
PPx3: RA1
PPx3: RA2
PPx3: RA3
PPx3: RA4
PPx3: RA5
PPx3: RA6
PPx3: RA7

PPx3: RC0
PPx3: RC1
PPx3: RC2
PPx3: RC3
PPx3: RC4
PPx3: RC5
PPx3: RC6
PPx3: RC7

; CLCIN2PPS and CLCIN3PPS: PORTB and PORTC
PPxC: RB0
PPxC: RB1
PPxC: RB2
PPxC: RB3
PPxC: RB4
PPxC: RB5
PPxC: RB6
PPxC: RB7

PPxC: RC0
PPxC: RC1
PPxC: RC2
PPxC: RC3
PPxC: RC4
PPxC: RC5
PPxC: RC6
PPxC: RC7

; CLCINxPPS defaults
CLCIN0PPS: RA0
CLCIN1PPS: RA1
CLCIN2PPS: RB6
CLCIN3PPS: RB7

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS
CLC1OUT: RA6PPS
CLC1OUT: RA7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS
CLC2OUT: RA6PPS
CLC2OUT: RA7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTB and PORTC
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RB0PPS
CLC3OUT: RB1PPS
CLC3OUT: RB2PPS
CLC3OUT: RB3PPS
CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RC0PPS
CLC3OUT: RC1PPS
CLC3OUT: RC2PPS
CLC3OUT: RC3PPS
CLC3OUT: RC4PPS
CLC3OUT: RC5PPS
CLC3OUT: RC6PPS
CLC3OUT: RC7PPS

; CLC4OUT PPS: PORTB and PORTC
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RB0PPS
CLC4OUT: RB1PPS
CLC4OUT: RB2PPS
CLC4OUT: RB3PPS
CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RC0PPS
CLC4OUT: RC1PPS
CLC4OUT: RC2PPS
CLC4OUT: RC3PPS
CLC4OUT: RC4PPS
CLC4OUT: RC5PPS
CLC4OUT: RC6PPS
CLC4OUT: RC7PPS

;****************************************************************
; 16F18857
;****************************************************************
PIC#: PIC16F18857
TYPE#: 5
CLC#: 4
MUXX: CLCIN0PPS
MUXX: CLCIN1PPS
MUXX: CLCIN2PPS
MUXX: CLCIN3PPS
MUXX: FOSC
MUXX: HFINTOSC
MUXX: LFINTOSC
MUXX: MFINTOSC_500K
MUXX: MFINTOSC_32K
MUXX: SOSC
MUXX: ADCRC
MUXX: CLKR
MUXX: TMR0 OVF
MUXX: TMR1 OVF
MUXX: TMR2 OUT
MUXX: TMR3 OVF
MUXX: TMR4 OUT
MUXX: TMR5 OVF
MUXX: TMR6 OUT
MUXX: SMT1
MUXX: SMT2
MUXX: CCP1
MUXX: CCP2
MUXX: CCP3
MUXX: CCP4
MUXX: CCP5
MUXX: PWM6
MUXX: PWM7
MUXX: NCO1
MUXX: CMP1 OUT
MUXX: CMP2 OUT
MUXX: ZCD
MUXX: IOCIF
MUXX: DSM1 OUT
MUXX: CLC1 OUT
MUXX: CLC2 OUT
MUXX: CLC3 OUT
MUXX: CLC4 OUT
MUXX: EUSART RX
MUXX: EUSART TX
MUXX: SDO1
MUXX: SCK1
MUXX: SDO2
MUXX: SCK2
MUXX: CWG1A
MUXX: CWG1B
MUXX: CWG2A
MUXX: CWG2B
MUXX: CWG3A
MUXX: CWG3B

; CLCIN0PPS and CLCIN1PPS: PORTA and PORTC
PPx3: RA0
PPx3: RA1
PPx3: RA2
PPx3: RA3
PPx3: RA4
PPx3: RA5
PPx3: RA6
PPx3: RA7

PPx3: RC0
PPx3: RC1
PPx3: RC2
PPx3: RC3
PPx3: RC4
PPx3: RC5
PPx3: RC6
PPx3: RC7

; CLCIN2PPS and CLCIN3PPS: PORTB and PORTD
PPxC: RB0
PPxC: RB1
PPxC: RB2
PPxC: RB3
PPxC: RB4
PPxC: RB5
PPxC: RB6
PPxC: RB7

PPxC: RD0
PPxC: RD1
PPxC: RD2
PPxC: RD3
PPxC: RD4
PPxC: RD5
PPxC: RD6
PPxC: RD7

; CLCINxPPS defaults
CLCIN0PPS: RA0
CLCIN1PPS: RA1
CLCIN2PPS: RB6
CLCIN3PPS: RB7

; CLC1OUT PPS: PORTA and PORTC
CLC1RXY: 0x01
CLC1OUT: OFF
CLC1OUT: RA0PPS
CLC1OUT: RA1PPS
CLC1OUT: RA2PPS
CLC1OUT: RA3PPS
CLC1OUT: RA4PPS
CLC1OUT: RA5PPS
CLC1OUT: RA6PPS
CLC1OUT: RA7PPS

CLC1OUT: RC0PPS
CLC1OUT: RC1PPS
CLC1OUT: RC2PPS
CLC1OUT: RC3PPS
CLC1OUT: RC4PPS
CLC1OUT: RC5PPS
CLC1OUT: RC6PPS
CLC1OUT: RC7PPS

; CLC2OUT PPS: PORTA and PORTC
CLC2RXY: 0x02
CLC2OUT: OFF
CLC2OUT: RA0PPS
CLC2OUT: RA1PPS
CLC2OUT: RA2PPS
CLC2OUT: RA3PPS
CLC2OUT: RA4PPS
CLC2OUT: RA5PPS
CLC2OUT: RA6PPS
CLC2OUT: RA7PPS

CLC2OUT: RC0PPS
CLC2OUT: RC1PPS
CLC2OUT: RC2PPS
CLC2OUT: RC3PPS
CLC2OUT: RC4PPS
CLC2OUT: RC5PPS
CLC2OUT: RC6PPS
CLC2OUT: RC7PPS

; CLC3OUT PPS: PORTB and PORTD
CLC3RXY: 0x03
CLC3OUT: OFF
CLC3OUT: RB0PPS
CLC3OUT: RB1PPS
CLC3OUT: RB2PPS
CLC3OUT: RB3PPS
CLC3OUT: RB4PPS
CLC3OUT: RB5PPS
CLC3OUT: RB6PPS
CLC3OUT: RB7PPS

CLC3OUT: RD0PPS
CLC3OUT: RD1PPS
CLC3OUT: RD2PPS
CLC3OUT: RD3PPS
CLC3OUT: RD4PPS
CLC3OUT: RD5PPS
CLC3OUT: RD6PPS
CLC3OUT: RD7PPS

; CLC4OUT PPS: PORTB and PORTD
CLC4RXY: 0x04
CLC4OUT: OFF
CLC4OUT: RB0PPS
CLC4OUT: RB1PPS
CLC4OUT: RB2PPS
CLC4OUT: RB3PPS
CLC4OUT: RB4PPS
CLC4OUT: RB5PPS
CLC4OUT: RB6PPS
CLC4OUT: RB7PPS

CLC4OUT: RD0PPS
CLC4OUT: RD1PPS
CLC4OUT: RD2PPS
CLC4OUT: RD3PPS
CLC4OUT: RD4PPS
CLC4OUT: RD5PPS
CLC4OUT: RD6PPS
CLC4OUT: RD7PPS

END:
