#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12200c5e0 .scope module, "matmul_tb" "matmul_tb" 2 3;
 .timescale -9 -12;
P_0x131e06f70 .param/l "BASE_A" 1 2 33, C4<00000000000000000000000100000000>;
P_0x131e06fb0 .param/l "BASE_A_WORD" 1 2 37, +C4<00000000000000000000000001000000>;
P_0x131e06ff0 .param/l "BASE_B" 1 2 34, C4<00000000000000010000000100000000>;
P_0x131e07030 .param/l "BASE_B_WORD" 1 2 38, +C4<00000000000000000100000001000000>;
P_0x131e07070 .param/l "BASE_C" 1 2 35, C4<00000000000000100000000100000000>;
P_0x131e070b0 .param/l "BASE_C_WORD" 1 2 39, +C4<00000000000000001000000001000000>;
P_0x131e070f0 .param/l "LAST_C_ADDR" 1 2 40, C4<00000000000000110000000011111100>;
P_0x131e07130 .param/l "MEM_WORDS" 1 2 31, +C4<00000000000000010000000000000000>;
P_0x131e07170 .param/l "N" 1 2 30, +C4<00000000000000000000000010000000>;
P_0x131e071b0 .param/l "NN" 1 2 36, +C4<00000000000000000100000000000000>;
P_0x131e071f0 .param/l "PRINT_PERIOD" 1 2 32, +C4<00000000000011110100001001000000>;
v0x1220d6d10_0 .var/i "c_store_count", 31 0;
v0x1220d6da0_0 .var/i "c_store_events", 31 0;
v0x1220d6e30_0 .var "clk", 0 0;
v0x1220d6ec0_0 .var/i "cycle", 31 0;
v0x1220d6f50_0 .var/i "done_countdown", 31 0;
v0x1220d7040_0 .var "done_reported", 0 0;
v0x1220d70e0_0 .var/i "end_cycle", 31 0;
v0x1220d7190_0 .var/i "first_bad", 31 0;
v0x1220d7240_0 .var/i "i", 31 0;
v0x1220d7350_0 .var/i "j", 31 0;
v0x1220d7400_0 .var "last_c_store_addr", 31 0;
v0x1220d74b0_0 .var "last_i", 31 0;
v0x1220d7560_0 .var "last_store_pc", 31 0;
v0x1220d7610_0 .var/i "mismatch_count", 31 0;
v0x1220d76c0_0 .var "prev_is_store", 0 0;
v0x1220d7760_0 .var "report_printed", 0 0;
v0x1220d7800_0 .var "reset", 0 0;
v0x1220d7990_0 .var "saw_last_store", 0 0;
v0x1220d7a20_0 .var/i "start_cycle", 31 0;
v0x1220d7ab0_0 .var/i "store_cycles", 31 0;
v0x1220d7b50_0 .var/i "store_events", 31 0;
v0x1220d7c00_0 .var "store_max_addr", 31 0;
v0x1220d7cb0_0 .var "store_min_addr", 31 0;
v0x1220d7d60_0 .var/i "store_sample_count", 31 0;
v0x1220d7e10_0 .var/i "t", 31 0;
S_0x122087630 .scope module, "uut" "cpu" 2 42, 3 3 0, S_0x12200c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x131e6eb60 .param/l "ALU_MUL" 1 3 60, C4<0101>;
L_0x1220d87d0 .functor NOT 1, L_0x1220d8710, C4<0>, C4<0>, C4<0>;
L_0x1220d8a70 .functor AND 1, L_0x1220d8890, L_0x1220d8990, C4<1>, C4<1>;
L_0x1220d8ba0 .functor BUFZ 1, v0x1220d5970_0, C4<0>, C4<0>, C4<0>;
L_0x1220d8c50 .functor OR 1, L_0x1220e8e00, L_0x1220d8ba0, C4<0>, C4<0>;
L_0x1220d8d00 .functor OR 1, v0x131e26200_0, L_0x1220e9590, C4<0>, C4<0>;
L_0x118040130 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x1220d9d60 .functor AND 32, L_0x1220d9be0, L_0x118040130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x1220dd5f0 .functor OR 1, L_0x1220dd4f0, v0x131e26200_0, C4<0>, C4<0>;
L_0x1220dd660 .functor OR 1, L_0x1220dd5f0, L_0x1220d8c50, C4<0>, C4<0>;
L_0x1220e05d0 .functor AND 1, v0x122025820_0, v0x122035600_0, C4<1>, C4<1>;
L_0x1220e9180 .functor OR 1, L_0x1220dbe10, L_0x1220e25a0, C4<0>, C4<0>;
L_0x1220e91f0 .functor OR 1, L_0x1220e9180, L_0x1220e0a20, C4<0>, C4<0>;
L_0x1220e9340 .functor OR 1, L_0x1220e91f0, L_0x1220e0b50, C4<0>, C4<0>;
L_0x1220e9430 .functor OR 1, L_0x1220e9340, L_0x1220dbb90, C4<0>, C4<0>;
L_0x1220e9590 .functor OR 1, L_0x1220e9430, L_0x1220e05d0, C4<0>, C4<0>;
L_0x1220e9700 .functor OR 1, v0x131e26200_0, L_0x1220e8e00, C4<0>, C4<0>;
L_0x1220e9520 .functor OR 1, L_0x1220e9700, L_0x1220d8ba0, C4<0>, C4<0>;
L_0x1220e9870 .functor OR 1, L_0x1220e9340, L_0x1220dbb90, C4<0>, C4<0>;
L_0x1220e99f0 .functor NOT 1, L_0x1220e9870, C4<0>, C4<0>, C4<0>;
L_0x1220e97f0 .functor AND 1, L_0x1220e9520, L_0x1220e99f0, C4<1>, C4<1>;
v0x1220cf360_0 .net *"_ivl_1", 0 0, L_0x1220d8710;  1 drivers
v0x1220cf400_0 .net *"_ivl_100", 0 0, L_0x1220e91f0;  1 drivers
v0x1220cf4a0_0 .net *"_ivl_108", 0 0, L_0x1220e9700;  1 drivers
v0x1220cf530_0 .net *"_ivl_110", 0 0, L_0x1220e9520;  1 drivers
v0x1220cf5d0_0 .net *"_ivl_112", 0 0, L_0x1220e9870;  1 drivers
v0x1220cf6c0_0 .net *"_ivl_114", 0 0, L_0x1220e99f0;  1 drivers
v0x1220cf770_0 .net *"_ivl_118", 31 0, L_0x1220e9b00;  1 drivers
v0x1220cf820_0 .net *"_ivl_120", 31 0, L_0x1220e9c20;  1 drivers
v0x1220cf8d0_0 .net *"_ivl_124", 31 0, L_0x1220e9ed0;  1 drivers
v0x1220cf9e0_0 .net *"_ivl_126", 31 0, L_0x1220e9cc0;  1 drivers
L_0x118040ef8 .functor BUFT 1, C4<00000000000000000010000000000000>, C4<0>, C4<0>, C4<0>;
v0x1220cfa90_0 .net/2u *"_ivl_130", 31 0, L_0x118040ef8;  1 drivers
L_0x118040f40 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1220cfb40_0 .net/2u *"_ivl_136", 1 0, L_0x118040f40;  1 drivers
v0x1220cfbf0_0 .net *"_ivl_138", 0 0, L_0x1220ea130;  1 drivers
L_0x118040f88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1220cfc90_0 .net/2u *"_ivl_140", 1 0, L_0x118040f88;  1 drivers
v0x1220cfd40_0 .net *"_ivl_142", 0 0, L_0x1220ea440;  1 drivers
v0x1220cfde0_0 .net *"_ivl_144", 31 0, L_0x1220ea300;  1 drivers
L_0x118040fd0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1220cfe90_0 .net/2u *"_ivl_148", 1 0, L_0x118040fd0;  1 drivers
v0x1220d0020_0 .net *"_ivl_150", 0 0, L_0x1220ea830;  1 drivers
L_0x118041018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1220d00b0_0 .net/2u *"_ivl_152", 1 0, L_0x118041018;  1 drivers
v0x1220d0150_0 .net *"_ivl_154", 0 0, L_0x1220ea910;  1 drivers
v0x1220d01f0_0 .net *"_ivl_156", 31 0, L_0x1220ea6d0;  1 drivers
v0x1220d02a0_0 .net *"_ivl_19", 6 0, L_0x1220d8e20;  1 drivers
L_0x118040058 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x1220d0350_0 .net/2u *"_ivl_20", 6 0, L_0x118040058;  1 drivers
v0x1220d0400_0 .net *"_ivl_25", 6 0, L_0x1220d9050;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x1220d04b0_0 .net/2u *"_ivl_26", 6 0, L_0x1180400a0;  1 drivers
v0x1220d0560_0 .net *"_ivl_31", 0 0, L_0x1220d9250;  1 drivers
v0x1220d0610_0 .net *"_ivl_32", 10 0, L_0x1220d92f0;  1 drivers
v0x1220d06c0_0 .net *"_ivl_35", 0 0, L_0x1220d93f0;  1 drivers
v0x1220d0770_0 .net *"_ivl_37", 7 0, L_0x1220d9600;  1 drivers
v0x1220d0820_0 .net *"_ivl_39", 0 0, L_0x1220d9800;  1 drivers
L_0x118040010 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x1220d08d0_0 .net/2u *"_ivl_4", 3 0, L_0x118040010;  1 drivers
v0x1220d0980_0 .net *"_ivl_41", 9 0, L_0x1220d98a0;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1220d0a30_0 .net/2u *"_ivl_42", 0 0, L_0x1180400e8;  1 drivers
v0x1220cff40_0 .net *"_ivl_48", 31 0, L_0x1220d9be0;  1 drivers
v0x1220d0cc0_0 .net/2u *"_ivl_50", 31 0, L_0x118040130;  1 drivers
v0x1220d0d50_0 .net *"_ivl_54", 31 0, L_0x1220d9e10;  1 drivers
v0x1220d0df0_0 .net *"_ivl_58", 0 0, L_0x1220dd5f0;  1 drivers
v0x1220d0ea0_0 .net *"_ivl_6", 0 0, L_0x1220d8890;  1 drivers
v0x1220d0f40_0 .net *"_ivl_63", 2 0, L_0x1220df350;  1 drivers
L_0x118040520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1220d0ff0_0 .net/2u *"_ivl_64", 2 0, L_0x118040520;  1 drivers
v0x1220d10a0_0 .net *"_ivl_66", 0 0, L_0x1220df490;  1 drivers
v0x1220d1140_0 .net *"_ivl_69", 2 0, L_0x1220df530;  1 drivers
L_0x118040568 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1220d11f0_0 .net/2u *"_ivl_70", 2 0, L_0x118040568;  1 drivers
v0x1220d12a0_0 .net *"_ivl_72", 0 0, L_0x1220df3f0;  1 drivers
v0x1220d1340_0 .net *"_ivl_75", 2 0, L_0x1220df780;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x1220d13f0_0 .net/2u *"_ivl_76", 2 0, L_0x1180405b0;  1 drivers
v0x1220d14a0_0 .net *"_ivl_78", 0 0, L_0x1220df6d0;  1 drivers
v0x1220d1540_0 .net *"_ivl_81", 2 0, L_0x1220df960;  1 drivers
L_0x1180405f8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x1220d15f0_0 .net/2u *"_ivl_82", 2 0, L_0x1180405f8;  1 drivers
v0x1220d16a0_0 .net *"_ivl_84", 0 0, L_0x1220df820;  1 drivers
v0x1220d1740_0 .net *"_ivl_86", 31 0, L_0x1220dfb50;  1 drivers
v0x1220d17f0_0 .net *"_ivl_88", 31 0, L_0x1220dfcd0;  1 drivers
v0x1220d18a0_0 .net *"_ivl_9", 0 0, L_0x1220d8990;  1 drivers
v0x1220d1940_0 .net *"_ivl_90", 31 0, L_0x1220dfdb0;  1 drivers
v0x1220d19f0_0 .net *"_ivl_98", 0 0, L_0x1220e9180;  1 drivers
v0x1220d1aa0_0 .net "alu_op1_real", 31 0, L_0x1220ea630;  1 drivers
v0x1220d1b40_0 .net "alu_op2_real", 31 0, L_0x1220eabe0;  1 drivers
v0x1220d1be0_0 .net "alu_operation", 0 0, v0x122063ab0_0;  1 drivers
v0x1220d1cb0_0 .net "alu_output", 31 0, v0x12205bf90_0;  1 drivers
v0x1220d1d40_0 .net "alu_type", 3 0, v0x122063b40_0;  1 drivers
v0x1220d1dd0_0 .net "alu_use_imm", 0 0, v0x122014e10_0;  1 drivers
v0x1220d1e60_0 .net "branch", 0 0, v0x122014ea0_0;  1 drivers
v0x1220d1ef0_0 .net "branch_compare", 0 0, v0x122035600_0;  1 drivers
v0x1220d1f80_0 .net "branch_taken", 0 0, L_0x1220e05d0;  1 drivers
v0x1220d2010_0 .net "branch_target", 31 0, L_0x1220e06d0;  1 drivers
v0x1220d0ac0_0 .net "branch_type_operation", 3 0, v0x122070db0_0;  1 drivers
v0x1220d0b50_0 .net "bubble_stall", 0 0, L_0x1220d8d00;  1 drivers
v0x1220d0be0_0 .net "clk", 0 0, v0x1220d6e30_0;  1 drivers
v0x131e20370_0 .net "data_register_d", 31 0, L_0x1220eb360;  1 drivers
v0x1220d22a0_0 .net "data_register_rs1", 31 0, L_0x1220eae80;  1 drivers
v0x1220d2330_0 .net "data_register_rs2", 31 0, L_0x1220eb0f0;  1 drivers
v0x1220d2400_0 .net "ex_alu_type", 3 0, v0x122029280_0;  1 drivers
v0x1220d2490_0 .net "ex_alu_use_imm", 0 0, v0x122025790_0;  1 drivers
v0x1220d2560_0 .net "ex_branch", 0 0, v0x122025820_0;  1 drivers
v0x1220d2630_0 .net "ex_branch_type", 3 0, v0x1220253c0_0;  1 drivers
v0x1220d2700_0 .net "ex_data_rs1", 31 0, v0x122025450_0;  1 drivers
v0x1220d2790_0 .net "ex_data_rs2", 31 0, v0x122062850_0;  1 drivers
v0x1220d2820_0 .net "ex_imm_b_type", 31 0, v0x131ec5dd0_0;  1 drivers
v0x1220d28b0_0 .net "ex_imm_i_type", 31 0, v0x12209b2b0_0;  1 drivers
v0x1220d2980_0 .net "ex_imm_s_type", 31 0, v0x12209b340_0;  1 drivers
v0x1220d2a50_0 .net "ex_iret", 0 0, v0x1220619a0_0;  1 drivers
v0x1220d2b20_0 .net "ex_jump", 0 0, v0x122061a30_0;  1 drivers
v0x1220d2bb0_0 .net "ex_load_mem", 0 0, v0x1220610c0_0;  1 drivers
v0x1220d2cc0_0 .net "ex_load_unsigned", 0 0, v0x122061030_0;  1 drivers
v0x1220d2d50_0 .net "ex_mem_forward_val", 31 0, L_0x1220ea260;  1 drivers
v0x1220d2de0_0 .net "ex_mem_size", 1 0, v0x1220693b0_0;  1 drivers
v0x1220d2eb0_0 .net "ex_mov_rm", 0 0, v0x122069440_0;  1 drivers
v0x1220d2f40_0 .net "ex_panic", 0 0, v0x122099c10_0;  1 drivers
v0x1220d2fd0_0 .net "ex_pc", 31 0, v0x122099ca0_0;  1 drivers
v0x1220d30a0_0 .net "ex_reg_d", 4 0, v0x122096bd0_0;  1 drivers
v0x1220d3130_0 .net "ex_reg_rs1", 4 0, v0x122096c60_0;  1 drivers
v0x1220d3200_0 .net "ex_reg_rs2", 4 0, v0x1220967c0_0;  1 drivers
v0x1220d32d0_0 .net "ex_rm_value", 31 0, v0x122096850_0;  1 drivers
v0x1220d33a0_0 .net "ex_store_mem", 0 0, v0x122061d20_0;  1 drivers
v0x1220d3430_0 .net "ex_tlbwrite", 0 0, v0x122061db0_0;  1 drivers
v0x1220d3500_0 .net "ex_write_reg", 0 0, v0x1220633e0_0;  1 drivers
v0x1220d3590_0 .net "exception_addr", 31 0, L_0x1220ea090;  1 drivers
v0x1220d3620_0 .net "exception_pc", 31 0, L_0x1220e07d0;  1 drivers
v0x1220d36b0_0 .net "exception_target", 31 0, L_0x1220e9f70;  1 drivers
v0x1220d3780_0 .net "flush_pipe", 0 0, L_0x1220e9590;  1 drivers
v0x1220d3850_0 .net "forwardA", 1 0, v0x131e6a6c0_0;  1 drivers
v0x1220d38e0_0 .net "forwardB", 1 0, v0x1220bebc0_0;  1 drivers
v0x1220d3970_0 .net "hazard_stall_req", 0 0, v0x131e26200_0;  1 drivers
v0x1220d3a00_0 .net "hold_stall", 0 0, L_0x1220d8c50;  1 drivers
v0x1220d3ad0_0 .net "if_stall_req", 0 0, L_0x1220dd4f0;  1 drivers
v0x1220d3b60_0 .net "if_tlb_fault_addr", 31 0, L_0x1220dbec0;  1 drivers
v0x1220d3bf0_0 .net "if_tlb_miss", 0 0, L_0x1220dbe10;  1 drivers
v0x1220d3c80_0 .net "imm_b_type", 31 0, L_0x1220df170;  1 drivers
v0x1220d3d10_0 .net "imm_i_type", 31 0, L_0x1220de2a0;  1 drivers
v0x1220d3da0_0 .net "imm_j_type", 31 0, L_0x1220d9940;  1 drivers
v0x1220d3e30_0 .net "imm_s_type", 31 0, L_0x1220de950;  1 drivers
v0x1220d3ec0_0 .net "instruction", 31 0, L_0x1220dcb10;  1 drivers
v0x1220d3f60_0 .net "instruction_pipeline", 31 0, v0x122045d10_0;  1 drivers
v0x1220d4000_0 .net "iret", 0 0, v0x122071990_0;  1 drivers
v0x1220d4090_0 .net "is_jal", 0 0, L_0x1220d8f40;  1 drivers
v0x1220d4130_0 .net "is_jalr", 0 0, L_0x1220d90f0;  1 drivers
v0x1220d41d0_0 .net "itlb_write_en", 0 0, L_0x1220e2800;  1 drivers
v0x1220d4260_0 .net "itlb_write_pa", 31 0, L_0x1220e29c0;  1 drivers
v0x1220d4300_0 .net "itlb_write_va", 31 0, L_0x1220e2950;  1 drivers
v0x1220d43a0_0 .net "jal_target", 31 0, L_0x1220d9ae0;  1 drivers
v0x1220d4450_0 .net "jalr_target", 31 0, L_0x1220d9d60;  1 drivers
v0x1220d4500_0 .net "jump", 0 0, v0x12202b9b0_0;  1 drivers
v0x1220d4590_0 .net "jump_target", 31 0, L_0x1220d9fc0;  1 drivers
v0x1220d4670_0 .net "load_unsigned", 0 0, v0x12202ba40_0;  1 drivers
v0x1220d4700_0 .net "m_alu_output", 31 0, v0x131e49fa0_0;  1 drivers
v0x1220d4820_0 .net "m_iret", 0 0, v0x131e14590_0;  1 drivers
v0x1220d48b0_0 .net "m_load_mem", 0 0, v0x1220a9d20_0;  1 drivers
v0x1220d4980_0 .net "m_load_unsigned", 0 0, v0x122068da0_0;  1 drivers
v0x1220d4a50_0 .net "m_mem_size", 1 0, v0x122084870_0;  1 drivers
v0x1220d4b20_0 .net "m_mov_rm", 0 0, v0x122041ea0_0;  1 drivers
v0x1220d4c30_0 .net "m_pc", 31 0, v0x122033de0_0;  1 drivers
v0x1220d4cc0_0 .net "m_register_d", 4 0, v0x122042ed0_0;  1 drivers
v0x1220d4dd0_0 .net "m_rm_value", 31 0, v0x131e9d4a0_0;  1 drivers
v0x1220d4e60_0 .net "m_store_data", 31 0, v0x12209fe00_0;  1 drivers
v0x1220d4ef0_0 .net "m_store_mem", 0 0, v0x1220a8fc0_0;  1 drivers
v0x1220d4fc0_0 .net "m_tlbwrite", 0 0, v0x131e0cc30_0;  1 drivers
v0x1220d5090_0 .net "m_write_reg", 0 0, v0x12208a9f0_0;  1 drivers
v0x1220d51a0_0 .net "mem_iret_priv_fault", 0 0, L_0x1220e0b50;  1 drivers
v0x1220d5230_0 .net "mem_iret_taken", 0 0, L_0x1220dbb90;  1 drivers
v0x1220d52c0_0 .net "mem_kill_wb", 0 0, L_0x1220e9010;  1 drivers
v0x1220d5350_0 .net "mem_rd_pass_through", 4 0, L_0x1220e7bf0;  1 drivers
v0x1220d5420_0 .net "mem_read_word", 0 0, v0x12202b550_0;  1 drivers
v0x1220d54b0_0 .net "mem_size", 1 0, v0x12202b5e0_0;  1 drivers
v0x1220d5540_0 .net "mem_stall_req", 0 0, L_0x1220e8e00;  1 drivers
v0x1220d5610_0 .net "mem_tlb_fault_addr", 31 0, L_0x1220e2690;  1 drivers
v0x1220d56a0_0 .net "mem_tlb_fault_pc", 31 0, L_0x1220e2790;  1 drivers
v0x1220d5730_0 .net "mem_tlb_miss", 0 0, L_0x1220e25a0;  1 drivers
v0x1220d57c0_0 .net "mem_tlbwrite_priv_fault", 0 0, L_0x1220e0a20;  1 drivers
v0x1220d5850_0 .net "mem_write_word", 0 0, v0x1220449c0_0;  1 drivers
v0x1220d58e0_0 .net "mov_rm", 0 0, v0x12202eaf0_0;  1 drivers
v0x1220d5970_0 .var "mul_busy", 0 0;
v0x1220d5a00_0 .var "mul_cnt", 2 0;
v0x1220d5a90_0 .net "mul_stall_req", 0 0, L_0x1220d8ba0;  1 drivers
v0x1220d5b20_0 .net "mul_start", 0 0, L_0x1220d8a70;  1 drivers
v0x1220d5bb0_0 .net "panic", 0 0, v0x122044930_0;  1 drivers
v0x1220d5c40_0 .net "pc_pipeline", 31 0, v0x12202df90_0;  1 drivers
v0x1220d5d10_0 .net "program_counter", 31 0, L_0x1220db820;  1 drivers
v0x1220d5de0_0 .net "redirect_exception", 0 0, L_0x1220e9430;  1 drivers
v0x1220d5eb0_0 .net "reg_d", 4 0, L_0x1220dd830;  1 drivers
v0x1220d5f40_0 .net "reg_rs1", 4 0, L_0x1220dd9f0;  1 drivers
v0x1220d5fd0_0 .net "reg_rs2", 4 0, L_0x1220dda90;  1 drivers
v0x1220d6060_0 .net "reset", 0 0, v0x1220d7800_0;  1 drivers
v0x131e778e0_0 .var "rm0", 31 0;
v0x1220d62f0_0 .var "rm1", 31 0;
v0x1220d6380_0 .var "rm2", 31 0;
v0x1220d6410_0 .var "rm3", 31 0;
v0x1220d64a0_0 .var "rm4", 31 0;
v0x1220d6530_0 .net "rm_read_value", 31 0, L_0x1220dff40;  1 drivers
v0x1220d65d0_0 .net "stall_for_fetch_stage", 0 0, L_0x1220e97f0;  1 drivers
v0x1220d6680_0 .net "tlbwrite", 0 0, v0x1220590d0_0;  1 drivers
v0x1220d6710_0 .net "vm_enable", 0 0, L_0x1220d87d0;  1 drivers
v0x1220d67e0_0 .net "vm_exception", 0 0, L_0x1220e9340;  1 drivers
v0x1220d6870_0 .net "wb_data_in", 31 0, L_0x1220e8a50;  1 drivers
v0x1220d6940_0 .net "wb_data_out", 31 0, v0x1220bf750_0;  1 drivers
v0x1220d6a10_0 .net "wb_mov_rm", 0 0, v0x1220bf3f0_0;  1 drivers
v0x1220d6ae0_0 .net "wb_register_d", 4 0, v0x1220bf510_0;  1 drivers
v0x1220d6bf0_0 .net "wb_write_reg", 0 0, v0x1220bf240_0;  1 drivers
v0x1220d6c80_0 .net "write_reg", 0 0, v0x122059160_0;  1 drivers
L_0x1220d8710 .part v0x1220d64a0_0, 0, 1;
L_0x1220d8890 .cmp/eq 4, v0x122029280_0, L_0x118040010;
L_0x1220d8990 .reduce/nor v0x1220d5970_0;
L_0x1220d8e20 .part v0x122045d10_0, 0, 7;
L_0x1220d8f40 .cmp/eq 7, L_0x1220d8e20, L_0x118040058;
L_0x1220d9050 .part v0x122045d10_0, 0, 7;
L_0x1220d90f0 .cmp/eq 7, L_0x1220d9050, L_0x1180400a0;
L_0x1220d9250 .part v0x122045d10_0, 31, 1;
LS_0x1220d92f0_0_0 .concat [ 1 1 1 1], L_0x1220d9250, L_0x1220d9250, L_0x1220d9250, L_0x1220d9250;
LS_0x1220d92f0_0_4 .concat [ 1 1 1 1], L_0x1220d9250, L_0x1220d9250, L_0x1220d9250, L_0x1220d9250;
LS_0x1220d92f0_0_8 .concat [ 1 1 1 0], L_0x1220d9250, L_0x1220d9250, L_0x1220d9250;
L_0x1220d92f0 .concat [ 4 4 3 0], LS_0x1220d92f0_0_0, LS_0x1220d92f0_0_4, LS_0x1220d92f0_0_8;
L_0x1220d93f0 .part v0x122045d10_0, 31, 1;
L_0x1220d9600 .part v0x122045d10_0, 12, 8;
L_0x1220d9800 .part v0x122045d10_0, 20, 1;
L_0x1220d98a0 .part v0x122045d10_0, 21, 10;
LS_0x1220d9940_0_0 .concat [ 1 10 1 8], L_0x1180400e8, L_0x1220d98a0, L_0x1220d9800, L_0x1220d9600;
LS_0x1220d9940_0_4 .concat [ 1 11 0 0], L_0x1220d93f0, L_0x1220d92f0;
L_0x1220d9940 .concat [ 20 12 0 0], LS_0x1220d9940_0_0, LS_0x1220d9940_0_4;
L_0x1220d9ae0 .arith/sum 32, v0x12202df90_0, L_0x1220d9940;
L_0x1220d9be0 .arith/sum 32, L_0x1220eae80, L_0x1220de2a0;
L_0x1220d9e10 .functor MUXZ 32, L_0x1220eae80, L_0x1220d9d60, L_0x1220d90f0, C4<>;
L_0x1220d9fc0 .functor MUXZ 32, L_0x1220d9e10, L_0x1220d9ae0, L_0x1220d8f40, C4<>;
L_0x1220df350 .part L_0x1220dd9f0, 0, 3;
L_0x1220df490 .cmp/eq 3, L_0x1220df350, L_0x118040520;
L_0x1220df530 .part L_0x1220dd9f0, 0, 3;
L_0x1220df3f0 .cmp/eq 3, L_0x1220df530, L_0x118040568;
L_0x1220df780 .part L_0x1220dd9f0, 0, 3;
L_0x1220df6d0 .cmp/eq 3, L_0x1220df780, L_0x1180405b0;
L_0x1220df960 .part L_0x1220dd9f0, 0, 3;
L_0x1220df820 .cmp/eq 3, L_0x1220df960, L_0x1180405f8;
L_0x1220dfb50 .functor MUXZ 32, v0x1220d64a0_0, v0x1220d6410_0, L_0x1220df820, C4<>;
L_0x1220dfcd0 .functor MUXZ 32, L_0x1220dfb50, v0x1220d6380_0, L_0x1220df6d0, C4<>;
L_0x1220dfdb0 .functor MUXZ 32, L_0x1220dfcd0, v0x1220d62f0_0, L_0x1220df3f0, C4<>;
L_0x1220dff40 .functor MUXZ 32, L_0x1220dfdb0, v0x131e778e0_0, L_0x1220df490, C4<>;
L_0x1220e06d0 .arith/sum 32, v0x122099ca0_0, v0x131ec5dd0_0;
L_0x1220e9b00 .functor MUXZ 32, L_0x1220db820, v0x122033de0_0, L_0x1220e0b50, C4<>;
L_0x1220e9c20 .functor MUXZ 32, L_0x1220e9b00, v0x122033de0_0, L_0x1220e0a20, C4<>;
L_0x1220e07d0 .functor MUXZ 32, L_0x1220e9c20, L_0x1220e2790, L_0x1220e25a0, C4<>;
L_0x1220e9ed0 .functor MUXZ 32, L_0x1220dbec0, v0x131e49fa0_0, L_0x1220e0b50, C4<>;
L_0x1220e9cc0 .functor MUXZ 32, L_0x1220e9ed0, v0x131e49fa0_0, L_0x1220e0a20, C4<>;
L_0x1220ea090 .functor MUXZ 32, L_0x1220e9cc0, L_0x1220e2690, L_0x1220e25a0, C4<>;
L_0x1220e9f70 .functor MUXZ 32, v0x131e778e0_0, L_0x118040ef8, L_0x1220e9340, C4<>;
L_0x1220ea260 .functor MUXZ 32, v0x131e49fa0_0, v0x131e9d4a0_0, v0x122041ea0_0, C4<>;
L_0x1220ea130 .cmp/eq 2, v0x131e6a6c0_0, L_0x118040f40;
L_0x1220ea440 .cmp/eq 2, v0x131e6a6c0_0, L_0x118040f88;
L_0x1220ea300 .functor MUXZ 32, v0x122025450_0, v0x1220bf750_0, L_0x1220ea440, C4<>;
L_0x1220ea630 .functor MUXZ 32, L_0x1220ea300, L_0x1220ea260, L_0x1220ea130, C4<>;
L_0x1220ea830 .cmp/eq 2, v0x1220bebc0_0, L_0x118040fd0;
L_0x1220ea910 .cmp/eq 2, v0x1220bebc0_0, L_0x118041018;
L_0x1220ea6d0 .functor MUXZ 32, v0x122062850_0, v0x1220bf750_0, L_0x1220ea910, C4<>;
L_0x1220eabe0 .functor MUXZ 32, L_0x1220ea6d0, L_0x1220ea260, L_0x1220ea830, C4<>;
S_0x12206adc0 .scope module, "alu_register" "alu_register" 3 325, 4 1 0, S_0x122087630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "is_write_in";
    .port_info 3 /INPUT 1 "is_load_in";
    .port_info 4 /INPUT 1 "is_store_in";
    .port_info 5 /INPUT 2 "mem_size_in";
    .port_info 6 /INPUT 1 "load_unsigned_in";
    .port_info 7 /INPUT 32 "store_data_in";
    .port_info 8 /INPUT 32 "pc_in";
    .port_info 9 /INPUT 1 "mov_rm_in";
    .port_info 10 /INPUT 1 "tlbwrite_in";
    .port_info 11 /INPUT 1 "iret_in";
    .port_info 12 /INPUT 32 "rm_value_in";
    .port_info 13 /INPUT 32 "alu_result_in";
    .port_info 14 /INPUT 5 "register_d_in";
    .port_info 15 /INPUT 1 "flush";
    .port_info 16 /INPUT 1 "stall_hold";
    .port_info 17 /OUTPUT 1 "is_write_out";
    .port_info 18 /OUTPUT 1 "is_load_out";
    .port_info 19 /OUTPUT 1 "is_store_out";
    .port_info 20 /OUTPUT 2 "mem_size_out";
    .port_info 21 /OUTPUT 1 "load_unsigned_out";
    .port_info 22 /OUTPUT 32 "alu_result_out";
    .port_info 23 /OUTPUT 5 "register_d_out";
    .port_info 24 /OUTPUT 32 "store_data_out";
    .port_info 25 /OUTPUT 32 "pc_out";
    .port_info 26 /OUTPUT 1 "mov_rm_out";
    .port_info 27 /OUTPUT 1 "tlbwrite_out";
    .port_info 28 /OUTPUT 1 "iret_out";
    .port_info 29 /OUTPUT 32 "rm_value_out";
v0x131e49d20_0 .net "alu_result_in", 31 0, v0x12205bf90_0;  alias, 1 drivers
v0x131e49fa0_0 .var "alu_result_out", 31 0;
v0x131e5bcc0_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x122071480_0 .net "flush", 0 0, L_0x1220e9590;  alias, 1 drivers
v0x12202db00_0 .net "iret_in", 0 0, v0x1220619a0_0;  alias, 1 drivers
v0x131e14590_0 .var "iret_out", 0 0;
v0x1220a9c40_0 .net "is_load_in", 0 0, v0x1220610c0_0;  alias, 1 drivers
v0x1220a9d20_0 .var "is_load_out", 0 0;
v0x1220a8ee0_0 .net "is_store_in", 0 0, v0x122061d20_0;  alias, 1 drivers
v0x1220a8fc0_0 .var "is_store_out", 0 0;
v0x12208a910_0 .net "is_write_in", 0 0, v0x1220633e0_0;  alias, 1 drivers
v0x12208a9f0_0 .var "is_write_out", 0 0;
v0x122068cc0_0 .net "load_unsigned_in", 0 0, v0x122061030_0;  alias, 1 drivers
v0x122068da0_0 .var "load_unsigned_out", 0 0;
v0x122084790_0 .net "mem_size_in", 1 0, v0x1220693b0_0;  alias, 1 drivers
v0x122084870_0 .var "mem_size_out", 1 0;
v0x12209ff10_0 .net "mov_rm_in", 0 0, v0x122069440_0;  alias, 1 drivers
v0x122041ea0_0 .var "mov_rm_out", 0 0;
v0x122041f80_0 .net "pc_in", 31 0, v0x122099ca0_0;  alias, 1 drivers
v0x122033de0_0 .var "pc_out", 31 0;
v0x122042df0_0 .net "register_d_in", 4 0, v0x122096bd0_0;  alias, 1 drivers
v0x122042ed0_0 .var "register_d_out", 4 0;
v0x122057ce0_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x122057dc0_0 .net "rm_value_in", 31 0, v0x122096850_0;  alias, 1 drivers
v0x131e9d4a0_0 .var "rm_value_out", 31 0;
v0x131e911d0_0 .net "stall_hold", 0 0, L_0x1220d8c50;  alias, 1 drivers
v0x131e85e10_0 .net "store_data_in", 31 0, L_0x1220eabe0;  alias, 1 drivers
v0x12209fe00_0 .var "store_data_out", 31 0;
v0x122033d00_0 .net "tlbwrite_in", 0 0, v0x122061db0_0;  alias, 1 drivers
v0x131e0cc30_0 .var "tlbwrite_out", 0 0;
E_0x131e1a940 .event posedge, v0x122057ce0_0, v0x131e5bcc0_0;
S_0x12206aab0 .scope module, "alu_stage" "alu_stage" 3 299, 5 1 0, S_0x122087630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_op1";
    .port_info 3 /INPUT 32 "alu_op2";
    .port_info 4 /INPUT 4 "alu_operation";
    .port_info 5 /INPUT 1 "alu_use_imm";
    .port_info 6 /INPUT 1 "is_write_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_load_in";
    .port_info 9 /INPUT 1 "is_branch";
    .port_info 10 /INPUT 32 "imm_i_type";
    .port_info 11 /INPUT 32 "imm_s_type";
    .port_info 12 /OUTPUT 32 "alu_result";
P_0x131e0a3e0 .param/l "CMD_ADD" 1 5 17, C4<0001>;
L_0x1220e0400 .functor OR 1, v0x1220610c0_0, v0x122061d20_0, C4<0>, C4<0>;
v0x12205bc60_0 .net *"_ivl_0", 31 0, L_0x1220e0060;  1 drivers
v0x1220a28f0_0 .net *"_ivl_2", 31 0, L_0x1220e0180;  1 drivers
v0x12209b9a0_0 .net *"_ivl_7", 0 0, L_0x1220e0400;  1 drivers
L_0x118040640 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12209b640_0 .net/2u *"_ivl_8", 3 0, L_0x118040640;  1 drivers
v0x12208f780_0 .net "alu_op1", 31 0, L_0x1220ea630;  alias, 1 drivers
v0x12208f400_0 .net "alu_op2", 31 0, L_0x1220eabe0;  alias, 1 drivers
v0x122060d60_0 .net "alu_operation", 3 0, v0x122029280_0;  alias, 1 drivers
v0x1220637f0_0 .net "alu_result", 31 0, v0x12205bf90_0;  alias, 1 drivers
v0x122071560_0 .net "alu_src_b", 31 0, L_0x1220e02a0;  1 drivers
v0x1220711c0_0 .net "alu_use_imm", 0 0, v0x122025790_0;  alias, 1 drivers
v0x122071d10_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x122070680_0 .net "effective_alu_op", 3 0, L_0x1220e0470;  1 drivers
v0x122041270_0 .net "imm_i_type", 31 0, v0x12209b2b0_0;  alias, 1 drivers
v0x122041070_0 .net "imm_s_type", 31 0, v0x12209b340_0;  alias, 1 drivers
v0x12203e500_0 .net "is_branch", 0 0, v0x122025820_0;  alias, 1 drivers
v0x122034000_0 .net "is_load_in", 0 0, v0x1220610c0_0;  alias, 1 drivers
v0x12202e480_0 .net "is_store_in", 0 0, v0x122061d20_0;  alias, 1 drivers
v0x12202d8d0_0 .net "is_write_in", 0 0, v0x1220633e0_0;  alias, 1 drivers
v0x122035da0_0 .net "rst", 0 0, v0x1220d7800_0;  alias, 1 drivers
L_0x1220e0060 .functor MUXZ 32, L_0x1220eabe0, v0x12209b2b0_0, v0x122025790_0, C4<>;
L_0x1220e0180 .functor MUXZ 32, L_0x1220e0060, v0x12209b340_0, v0x122061d20_0, C4<>;
L_0x1220e02a0 .functor MUXZ 32, L_0x1220e0180, v0x12209b2b0_0, v0x1220610c0_0, C4<>;
L_0x1220e0470 .functor MUXZ 4, v0x122029280_0, L_0x118040640, L_0x1220e0400, C4<>;
S_0x12206a7a0 .scope module, "alu" "alu_module" 5 35, 6 4 0, S_0x12206aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_a";
    .port_info 1 /INPUT 32 "reg_b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result_value";
v0x131e7aac0_0 .net "alu_ctrl", 3 0, L_0x1220e0470;  alias, 1 drivers
v0x12200e890_0 .net "reg_a", 31 0, L_0x1220ea630;  alias, 1 drivers
v0x1220062f0_0 .net "reg_b", 31 0, L_0x1220e02a0;  alias, 1 drivers
v0x12205bf90_0 .var "result_value", 31 0;
E_0x131e0c410 .event anyedge, v0x131e7aac0_0, v0x12200e890_0, v0x1220062f0_0;
S_0x12206a160 .scope module, "branch_cmp" "branch_comparision" 3 316, 7 3 0, S_0x122087630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "branch_operation";
    .port_info 1 /INPUT 32 "data_register_a";
    .port_info 2 /INPUT 32 "data_register_b";
    .port_info 3 /OUTPUT 1 "branch";
v0x122035600_0 .var "branch", 0 0;
v0x1220441a0_0 .net "branch_operation", 3 0, v0x1220253c0_0;  alias, 1 drivers
v0x122043e10_0 .net "data_register_a", 31 0, L_0x1220ea630;  alias, 1 drivers
v0x122044d40_0 .net "data_register_b", 31 0, L_0x1220eabe0;  alias, 1 drivers
E_0x131e0c870 .event anyedge, v0x1220441a0_0, v0x12200e890_0, v0x131e85e10_0;
S_0x122095a80 .scope module, "decoder_register" "id_register" 3 217, 8 1 0, S_0x122087630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_data_register_rs1";
    .port_info 3 /INPUT 32 "in_data_register_rs2";
    .port_info 4 /INPUT 32 "in_data_register_d";
    .port_info 5 /INPUT 5 "in_reg_d";
    .port_info 6 /INPUT 4 "in_alu_operation_type";
    .port_info 7 /INPUT 1 "in_alu_use_imm";
    .port_info 8 /INPUT 1 "in_write_register";
    .port_info 9 /INPUT 1 "in_load_word_memory";
    .port_info 10 /INPUT 1 "in_store_word_memory";
    .port_info 11 /INPUT 2 "in_mem_size";
    .port_info 12 /INPUT 1 "in_load_unsigned";
    .port_info 13 /INPUT 1 "in_branch";
    .port_info 14 /INPUT 4 "in_branch_operation_type";
    .port_info 15 /INPUT 1 "in_jump";
    .port_info 16 /INPUT 1 "in_panic";
    .port_info 17 /INPUT 5 "in_reg_rs1";
    .port_info 18 /INPUT 5 "in_reg_rs2";
    .port_info 19 /INPUT 32 "in_imm_i_type";
    .port_info 20 /INPUT 32 "in_imm_s_type";
    .port_info 21 /INPUT 32 "in_imm_b_type";
    .port_info 22 /INPUT 32 "in_pc";
    .port_info 23 /INPUT 1 "in_mov_rm";
    .port_info 24 /INPUT 1 "in_tlbwrite";
    .port_info 25 /INPUT 1 "in_iret";
    .port_info 26 /INPUT 32 "in_rm_value";
    .port_info 27 /INPUT 1 "in_stall_hold";
    .port_info 28 /INPUT 1 "in_stall_bubble";
    .port_info 29 /OUTPUT 32 "out_data_register_rs1";
    .port_info 30 /OUTPUT 32 "out_data_register_rs2";
    .port_info 31 /OUTPUT 5 "out_reg_rd";
    .port_info 32 /OUTPUT 4 "out_alu_operation_type";
    .port_info 33 /OUTPUT 1 "out_alu_use_imm";
    .port_info 34 /OUTPUT 1 "out_write_register";
    .port_info 35 /OUTPUT 1 "out_load_word_memory";
    .port_info 36 /OUTPUT 1 "out_store_word_memory";
    .port_info 37 /OUTPUT 2 "out_mem_size";
    .port_info 38 /OUTPUT 1 "out_load_unsigned";
    .port_info 39 /OUTPUT 1 "out_branch";
    .port_info 40 /OUTPUT 4 "out_branch_operation_type";
    .port_info 41 /OUTPUT 1 "out_jump";
    .port_info 42 /OUTPUT 1 "out_panic";
    .port_info 43 /OUTPUT 5 "out_reg_rs1";
    .port_info 44 /OUTPUT 5 "out_reg_rs2";
    .port_info 45 /OUTPUT 32 "out_imm_i_type";
    .port_info 46 /OUTPUT 32 "out_imm_s_type";
    .port_info 47 /OUTPUT 32 "out_imm_b_type";
    .port_info 48 /OUTPUT 32 "out_pc";
    .port_info 49 /OUTPUT 1 "out_mov_rm";
    .port_info 50 /OUTPUT 1 "out_tlbwrite";
    .port_info 51 /OUTPUT 1 "out_iret";
    .port_info 52 /OUTPUT 32 "out_rm_value";
v0x122043a40_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x131e24270_0 .net "in_alu_operation_type", 3 0, v0x122063b40_0;  alias, 1 drivers
v0x131e24300_0 .net "in_alu_use_imm", 0 0, v0x122014e10_0;  alias, 1 drivers
v0x131ea91e0_0 .net "in_branch", 0 0, v0x122014ea0_0;  alias, 1 drivers
v0x131ea9270_0 .net "in_branch_operation_type", 3 0, v0x122070db0_0;  alias, 1 drivers
v0x12206b230_0 .net "in_data_register_d", 31 0, L_0x1220eb360;  alias, 1 drivers
v0x12206b2c0_0 .net "in_data_register_rs1", 31 0, L_0x1220eae80;  alias, 1 drivers
v0x122062c60_0 .net "in_data_register_rs2", 31 0, L_0x1220eb0f0;  alias, 1 drivers
v0x122062cf0_0 .net "in_imm_b_type", 31 0, L_0x1220df170;  alias, 1 drivers
v0x122072070_0 .net "in_imm_i_type", 31 0, L_0x1220de2a0;  alias, 1 drivers
v0x122072100_0 .net "in_imm_s_type", 31 0, L_0x1220de950;  alias, 1 drivers
v0x12202e7e0_0 .net "in_iret", 0 0, v0x122071990_0;  alias, 1 drivers
v0x12202e870_0 .net "in_jump", 0 0, v0x12202b9b0_0;  alias, 1 drivers
v0x12202dcc0_0 .net "in_load_unsigned", 0 0, v0x12202ba40_0;  alias, 1 drivers
v0x12202dd50_0 .net "in_load_word_memory", 0 0, v0x12202b550_0;  alias, 1 drivers
v0x122044590_0 .net "in_mem_size", 1 0, v0x12202b5e0_0;  alias, 1 drivers
v0x122044620_0 .net "in_mov_rm", 0 0, v0x12202eaf0_0;  alias, 1 drivers
v0x1220359e0_0 .net "in_panic", 0 0, v0x122044930_0;  alias, 1 drivers
v0x122035a70_0 .net "in_pc", 31 0, v0x12202df90_0;  alias, 1 drivers
v0x1220aafc0_0 .net "in_reg_d", 4 0, L_0x1220dd830;  alias, 1 drivers
v0x1220ab050_0 .net "in_reg_rs1", 4 0, L_0x1220dd9f0;  alias, 1 drivers
v0x122086e10_0 .net "in_reg_rs2", 4 0, L_0x1220dda90;  alias, 1 drivers
v0x122086ea0_0 .net "in_rm_value", 31 0, L_0x1220dff40;  alias, 1 drivers
v0x12202d270_0 .net "in_stall_bubble", 0 0, L_0x1220d8d00;  alias, 1 drivers
v0x12202d300_0 .net "in_stall_hold", 0 0, L_0x1220d8c50;  alias, 1 drivers
v0x12203d1a0_0 .net "in_store_word_memory", 0 0, v0x1220449c0_0;  alias, 1 drivers
v0x12203d230_0 .net "in_tlbwrite", 0 0, v0x1220590d0_0;  alias, 1 drivers
v0x1220291f0_0 .net "in_write_register", 0 0, v0x122059160_0;  alias, 1 drivers
v0x122029280_0 .var "out_alu_operation_type", 3 0;
v0x122025790_0 .var "out_alu_use_imm", 0 0;
v0x122025820_0 .var "out_branch", 0 0;
v0x1220253c0_0 .var "out_branch_operation_type", 3 0;
v0x122025450_0 .var "out_data_register_rs1", 31 0;
v0x122062850_0 .var "out_data_register_rs2", 31 0;
v0x131ec5dd0_0 .var "out_imm_b_type", 31 0;
v0x12209b2b0_0 .var "out_imm_i_type", 31 0;
v0x12209b340_0 .var "out_imm_s_type", 31 0;
v0x1220619a0_0 .var "out_iret", 0 0;
v0x122061a30_0 .var "out_jump", 0 0;
v0x122061030_0 .var "out_load_unsigned", 0 0;
v0x1220610c0_0 .var "out_load_word_memory", 0 0;
v0x1220693b0_0 .var "out_mem_size", 1 0;
v0x122069440_0 .var "out_mov_rm", 0 0;
v0x122099c10_0 .var "out_panic", 0 0;
v0x122099ca0_0 .var "out_pc", 31 0;
v0x122096bd0_0 .var "out_reg_rd", 4 0;
v0x122096c60_0 .var "out_reg_rs1", 4 0;
v0x1220967c0_0 .var "out_reg_rs2", 4 0;
v0x122096850_0 .var "out_rm_value", 31 0;
v0x122061d20_0 .var "out_store_word_memory", 0 0;
v0x122061db0_0 .var "out_tlbwrite", 0 0;
v0x1220633e0_0 .var "out_write_register", 0 0;
v0x122063470_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
S_0x122063e90 .scope module, "decoder_stage" "decode_stage" 3 184, 9 1 0, S_0x122087630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 5 "reg_rs1";
    .port_info 4 /OUTPUT 5 "reg_rs2";
    .port_info 5 /OUTPUT 5 "reg_d";
    .port_info 6 /OUTPUT 32 "imm_i_type";
    .port_info 7 /OUTPUT 32 "imm_s_type";
    .port_info 8 /OUTPUT 32 "imm_b_type";
    .port_info 9 /OUTPUT 1 "alu_operation";
    .port_info 10 /OUTPUT 4 "alu_operation_type";
    .port_info 11 /OUTPUT 1 "alu_use_imm";
    .port_info 12 /OUTPUT 1 "write_register";
    .port_info 13 /OUTPUT 1 "load_word_memory";
    .port_info 14 /OUTPUT 1 "store_word_memory";
    .port_info 15 /OUTPUT 2 "mem_size";
    .port_info 16 /OUTPUT 1 "load_unsigned";
    .port_info 17 /OUTPUT 1 "branch";
    .port_info 18 /OUTPUT 4 "branch_operation_type";
    .port_info 19 /OUTPUT 1 "jump";
    .port_info 20 /OUTPUT 1 "panic";
    .port_info 21 /OUTPUT 1 "mov_rm";
    .port_info 22 /OUTPUT 1 "tlbwrite";
    .port_info 23 /OUTPUT 1 "iret";
v0x12209d4b0_0 .net "alu_operation", 0 0, v0x122063ab0_0;  alias, 1 drivers
v0x12209d540_0 .net "alu_operation_type", 3 0, v0x122063b40_0;  alias, 1 drivers
v0x12209c940_0 .net "alu_use_imm", 0 0, v0x122014e10_0;  alias, 1 drivers
v0x12209c9d0_0 .net "branch", 0 0, v0x122014ea0_0;  alias, 1 drivers
v0x12206edf0_0 .net "branch_operation_type", 3 0, v0x122070db0_0;  alias, 1 drivers
v0x12206ee80_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x12206ea70_0 .net "funct3", 2 0, L_0x1220dd950;  1 drivers
v0x12206eb00_0 .net "funct7", 6 0, L_0x1220ddb30;  1 drivers
v0x12206c430_0 .net "imm_b_type", 31 0, L_0x1220df170;  alias, 1 drivers
v0x12206c4c0_0 .net "imm_i_type", 31 0, L_0x1220de2a0;  alias, 1 drivers
v0x12209a310_0 .net "imm_s_type", 31 0, L_0x1220de950;  alias, 1 drivers
v0x12209a3a0_0 .net "instruction", 31 0, v0x122045d10_0;  alias, 1 drivers
v0x1220997e0_0 .net "iret", 0 0, v0x122071990_0;  alias, 1 drivers
v0x122099870_0 .net "jump", 0 0, v0x12202b9b0_0;  alias, 1 drivers
v0x122099000_0 .net "load_unsigned", 0 0, v0x12202ba40_0;  alias, 1 drivers
v0x122099090_0 .net "load_word_memory", 0 0, v0x12202b550_0;  alias, 1 drivers
v0x122067740_0 .net "mem_size", 1 0, v0x12202b5e0_0;  alias, 1 drivers
v0x1220677d0_0 .net "mov_rm", 0 0, v0x12202eaf0_0;  alias, 1 drivers
v0x122076850_0 .net "opcode", 6 0, L_0x1220dd790;  1 drivers
v0x1220768e0_0 .net "panic", 0 0, v0x122044930_0;  alias, 1 drivers
v0x12202b180_0 .net "reg_d", 4 0, L_0x1220dd830;  alias, 1 drivers
v0x12202b210_0 .net "reg_rs1", 4 0, L_0x1220dd9f0;  alias, 1 drivers
v0x122032780_0 .net "reg_rs2", 4 0, L_0x1220dda90;  alias, 1 drivers
v0x122032810_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x122038d00_0 .net "store_word_memory", 0 0, v0x1220449c0_0;  alias, 1 drivers
v0x122038d90_0 .net "tlbwrite", 0 0, v0x1220590d0_0;  alias, 1 drivers
v0x1220365b0_0 .net "write_register", 0 0, v0x122059160_0;  alias, 1 drivers
S_0x122070930 .scope module, "control" "control_module" 9 45, 10 1 0, S_0x122063e90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "alu_operation";
    .port_info 4 /OUTPUT 4 "alu_operation_type";
    .port_info 5 /OUTPUT 1 "alu_use_imm";
    .port_info 6 /OUTPUT 1 "write_register";
    .port_info 7 /OUTPUT 1 "load_word_memory";
    .port_info 8 /OUTPUT 1 "store_word_memory";
    .port_info 9 /OUTPUT 2 "mem_size";
    .port_info 10 /OUTPUT 1 "load_unsigned";
    .port_info 11 /OUTPUT 1 "branch";
    .port_info 12 /OUTPUT 4 "branch_operation_type";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 1 "panic";
    .port_info 15 /OUTPUT 1 "mov_rm";
    .port_info 16 /OUTPUT 1 "tlbwrite";
    .port_info 17 /OUTPUT 1 "iret";
v0x122063ab0_0 .var "alu_operation", 0 0;
v0x122063b40_0 .var "alu_operation_type", 3 0;
v0x122014e10_0 .var "alu_use_imm", 0 0;
v0x122014ea0_0 .var "branch", 0 0;
v0x122070db0_0 .var "branch_operation_type", 3 0;
v0x122070e40_0 .net "funct3", 2 0, L_0x1220dd950;  alias, 1 drivers
v0x122071900_0 .net "funct7", 6 0, L_0x1220ddb30;  alias, 1 drivers
v0x122071990_0 .var "iret", 0 0;
v0x12202b9b0_0 .var "jump", 0 0;
v0x12202ba40_0 .var "load_unsigned", 0 0;
v0x12202b550_0 .var "load_word_memory", 0 0;
v0x12202b5e0_0 .var "mem_size", 1 0;
v0x12202eaf0_0 .var "mov_rm", 0 0;
v0x12202eb80_0 .net "opcode", 6 0, L_0x1220dd790;  alias, 1 drivers
v0x122044930_0 .var "panic", 0 0;
v0x1220449c0_0 .var "store_word_memory", 0 0;
v0x1220590d0_0 .var "tlbwrite", 0 0;
v0x122059160_0 .var "write_register", 0 0;
E_0x131e3c650 .event anyedge, v0x12202eb80_0, v0x122071900_0, v0x122070e40_0;
S_0x12207d240 .scope module, "decoder" "decode_instruction" 9 34, 11 1 0, S_0x122063e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i_type";
    .port_info 8 /OUTPUT 32 "imm_s_type";
    .port_info 9 /OUTPUT 32 "imm_b_type";
v0x131e3c5c0_0 .net *"_ivl_13", 0 0, L_0x1220d96a0;  1 drivers
v0x122026cf0_0 .net *"_ivl_14", 19 0, L_0x1220dddd0;  1 drivers
v0x122034660_0 .net *"_ivl_17", 11 0, L_0x1220ddfa0;  1 drivers
v0x1220346f0_0 .net *"_ivl_21", 0 0, L_0x1220de340;  1 drivers
v0x131e9bba0_0 .net *"_ivl_22", 19 0, L_0x1220de3e0;  1 drivers
v0x131e9bc30_0 .net *"_ivl_25", 6 0, L_0x1220de5b0;  1 drivers
v0x122052820_0 .net *"_ivl_27", 4 0, L_0x1220de8b0;  1 drivers
v0x1220528b0_0 .net *"_ivl_31", 0 0, L_0x1220de9f0;  1 drivers
v0x1220434b0_0 .net *"_ivl_32", 18 0, L_0x1220dea90;  1 drivers
v0x122043540_0 .net *"_ivl_35", 0 0, L_0x1220debd0;  1 drivers
v0x12202a620_0 .net *"_ivl_37", 0 0, L_0x1220def90;  1 drivers
v0x12202a6b0_0 .net *"_ivl_39", 5 0, L_0x1220df030;  1 drivers
v0x122029ec0_0 .net *"_ivl_41", 3 0, L_0x1220df0d0;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x122029f50_0 .net/2u *"_ivl_42", 0 0, L_0x1180404d8;  1 drivers
v0x122028dd0_0 .net "funct3", 2 0, L_0x1220dd950;  alias, 1 drivers
v0x122028e60_0 .net "funct7", 6 0, L_0x1220ddb30;  alias, 1 drivers
v0x122023f50_0 .net "imm_b_type", 31 0, L_0x1220df170;  alias, 1 drivers
v0x122023fe0_0 .net "imm_i_type", 31 0, L_0x1220de2a0;  alias, 1 drivers
v0x1220a3c60_0 .net "imm_s_type", 31 0, L_0x1220de950;  alias, 1 drivers
v0x1220a3cf0_0 .net "instruction", 31 0, v0x122045d10_0;  alias, 1 drivers
v0x12209e820_0 .net "opcode", 6 0, L_0x1220dd790;  alias, 1 drivers
v0x12209e8b0_0 .net "rd", 4 0, L_0x1220dd830;  alias, 1 drivers
v0x12209e060_0 .net "rs1", 4 0, L_0x1220dd9f0;  alias, 1 drivers
v0x12209e0f0_0 .net "rs2", 4 0, L_0x1220dda90;  alias, 1 drivers
L_0x1220dd790 .part v0x122045d10_0, 0, 7;
L_0x1220dd830 .part v0x122045d10_0, 7, 5;
L_0x1220dd950 .part v0x122045d10_0, 12, 3;
L_0x1220dd9f0 .part v0x122045d10_0, 15, 5;
L_0x1220dda90 .part v0x122045d10_0, 20, 5;
L_0x1220ddb30 .part v0x122045d10_0, 25, 7;
L_0x1220d96a0 .part v0x122045d10_0, 31, 1;
LS_0x1220dddd0_0_0 .concat [ 1 1 1 1], L_0x1220d96a0, L_0x1220d96a0, L_0x1220d96a0, L_0x1220d96a0;
LS_0x1220dddd0_0_4 .concat [ 1 1 1 1], L_0x1220d96a0, L_0x1220d96a0, L_0x1220d96a0, L_0x1220d96a0;
LS_0x1220dddd0_0_8 .concat [ 1 1 1 1], L_0x1220d96a0, L_0x1220d96a0, L_0x1220d96a0, L_0x1220d96a0;
LS_0x1220dddd0_0_12 .concat [ 1 1 1 1], L_0x1220d96a0, L_0x1220d96a0, L_0x1220d96a0, L_0x1220d96a0;
LS_0x1220dddd0_0_16 .concat [ 1 1 1 1], L_0x1220d96a0, L_0x1220d96a0, L_0x1220d96a0, L_0x1220d96a0;
LS_0x1220dddd0_1_0 .concat [ 4 4 4 4], LS_0x1220dddd0_0_0, LS_0x1220dddd0_0_4, LS_0x1220dddd0_0_8, LS_0x1220dddd0_0_12;
LS_0x1220dddd0_1_4 .concat [ 4 0 0 0], LS_0x1220dddd0_0_16;
L_0x1220dddd0 .concat [ 16 4 0 0], LS_0x1220dddd0_1_0, LS_0x1220dddd0_1_4;
L_0x1220ddfa0 .part v0x122045d10_0, 20, 12;
L_0x1220de2a0 .concat [ 12 20 0 0], L_0x1220ddfa0, L_0x1220dddd0;
L_0x1220de340 .part v0x122045d10_0, 31, 1;
LS_0x1220de3e0_0_0 .concat [ 1 1 1 1], L_0x1220de340, L_0x1220de340, L_0x1220de340, L_0x1220de340;
LS_0x1220de3e0_0_4 .concat [ 1 1 1 1], L_0x1220de340, L_0x1220de340, L_0x1220de340, L_0x1220de340;
LS_0x1220de3e0_0_8 .concat [ 1 1 1 1], L_0x1220de340, L_0x1220de340, L_0x1220de340, L_0x1220de340;
LS_0x1220de3e0_0_12 .concat [ 1 1 1 1], L_0x1220de340, L_0x1220de340, L_0x1220de340, L_0x1220de340;
LS_0x1220de3e0_0_16 .concat [ 1 1 1 1], L_0x1220de340, L_0x1220de340, L_0x1220de340, L_0x1220de340;
LS_0x1220de3e0_1_0 .concat [ 4 4 4 4], LS_0x1220de3e0_0_0, LS_0x1220de3e0_0_4, LS_0x1220de3e0_0_8, LS_0x1220de3e0_0_12;
LS_0x1220de3e0_1_4 .concat [ 4 0 0 0], LS_0x1220de3e0_0_16;
L_0x1220de3e0 .concat [ 16 4 0 0], LS_0x1220de3e0_1_0, LS_0x1220de3e0_1_4;
L_0x1220de5b0 .part v0x122045d10_0, 25, 7;
L_0x1220de8b0 .part v0x122045d10_0, 7, 5;
L_0x1220de950 .concat [ 5 7 20 0], L_0x1220de8b0, L_0x1220de5b0, L_0x1220de3e0;
L_0x1220de9f0 .part v0x122045d10_0, 31, 1;
LS_0x1220dea90_0_0 .concat [ 1 1 1 1], L_0x1220de9f0, L_0x1220de9f0, L_0x1220de9f0, L_0x1220de9f0;
LS_0x1220dea90_0_4 .concat [ 1 1 1 1], L_0x1220de9f0, L_0x1220de9f0, L_0x1220de9f0, L_0x1220de9f0;
LS_0x1220dea90_0_8 .concat [ 1 1 1 1], L_0x1220de9f0, L_0x1220de9f0, L_0x1220de9f0, L_0x1220de9f0;
LS_0x1220dea90_0_12 .concat [ 1 1 1 1], L_0x1220de9f0, L_0x1220de9f0, L_0x1220de9f0, L_0x1220de9f0;
LS_0x1220dea90_0_16 .concat [ 1 1 1 0], L_0x1220de9f0, L_0x1220de9f0, L_0x1220de9f0;
LS_0x1220dea90_1_0 .concat [ 4 4 4 4], LS_0x1220dea90_0_0, LS_0x1220dea90_0_4, LS_0x1220dea90_0_8, LS_0x1220dea90_0_12;
LS_0x1220dea90_1_4 .concat [ 3 0 0 0], LS_0x1220dea90_0_16;
L_0x1220dea90 .concat [ 16 3 0 0], LS_0x1220dea90_1_0, LS_0x1220dea90_1_4;
L_0x1220debd0 .part v0x122045d10_0, 31, 1;
L_0x1220def90 .part v0x122045d10_0, 7, 1;
L_0x1220df030 .part v0x122045d10_0, 25, 6;
L_0x1220df0d0 .part v0x122045d10_0, 8, 4;
LS_0x1220df170_0_0 .concat [ 1 4 6 1], L_0x1180404d8, L_0x1220df0d0, L_0x1220df030, L_0x1220def90;
LS_0x1220df170_0_4 .concat [ 1 19 0 0], L_0x1220debd0, L_0x1220dea90;
L_0x1220df170 .concat [ 12 20 0 0], LS_0x1220df170_0_0, LS_0x1220df170_0_4;
S_0x122035110 .scope module, "fetch_register" "if_register" 3 138, 12 1 0, S_0x122087630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /INPUT 1 "in_stall";
    .port_info 5 /INPUT 1 "flush";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "instruction_out";
v0x122049470_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x122049500_0 .net "flush", 0 0, L_0x1220e9590;  alias, 1 drivers
v0x1220472a0_0 .net "in_stall", 0 0, L_0x1220dd660;  1 drivers
v0x122047330_0 .net "instruction_in", 31 0, L_0x1220dcb10;  alias, 1 drivers
v0x122045d10_0 .var "instruction_out", 31 0;
v0x122045da0_0 .net "pc_in", 31 0, L_0x1220db820;  alias, 1 drivers
v0x12202df90_0 .var "pc_out", 31 0;
v0x12202e020_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
S_0x12200bd30 .scope module, "fetch_stage" "m_fetch" 3 117, 13 1 0, S_0x122087630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "exception";
    .port_info 8 /INPUT 32 "exception_target";
    .port_info 9 /INPUT 1 "vm_enable";
    .port_info 10 /INPUT 1 "itlb_write_en";
    .port_info 11 /INPUT 32 "itlb_write_va";
    .port_info 12 /INPUT 32 "itlb_write_pa";
    .port_info 13 /INPUT 1 "external_stall";
    .port_info 14 /OUTPUT 32 "pc_out";
    .port_info 15 /OUTPUT 32 "instruction_out";
    .port_info 16 /OUTPUT 1 "stall_fetch";
    .port_info 17 /OUTPUT 1 "tlb_miss";
    .port_info 18 /OUTPUT 32 "tlb_fault_addr";
L_0x1220da0e0 .functor OR 1, L_0x1220dce40, L_0x1220e97f0, C4<0>, C4<0>;
L_0x1220da1d0 .functor NOT 1, L_0x1220e9430, C4<0>, C4<0>, C4<0>;
L_0x1220da240 .functor AND 1, L_0x1220da0e0, L_0x1220da1d0, C4<1>, C4<1>;
L_0x1220da370 .functor OR 1, v0x131e71250_0, L_0x1220e05d0, C4<0>, C4<0>;
L_0x1220dbb20 .functor AND 1, L_0x1220d87d0, L_0x1220db6f0, C4<1>, C4<1>;
L_0x1220dbe10 .functor AND 1, L_0x1220d87d0, L_0x1220dbcf0, C4<1>, C4<1>;
L_0x1220dbec0 .functor BUFZ 32, L_0x1220da630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1220db820 .functor BUFZ 32, L_0x1220da630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1220dd4f0 .functor OR 1, L_0x1220dce40, L_0x1220dbe10, C4<0>, C4<0>;
v0x131e84050_0 .net *"_ivl_0", 0 0, L_0x1220da0e0;  1 drivers
v0x131e840e0_0 .net *"_ivl_13", 0 0, L_0x1220dbb20;  1 drivers
v0x131e84170_0 .net *"_ivl_17", 0 0, L_0x1220dbcf0;  1 drivers
v0x131e84200_0 .net *"_ivl_2", 0 0, L_0x1220da1d0;  1 drivers
v0x131e84290_0 .net "branch", 0 0, L_0x1220e05d0;  alias, 1 drivers
v0x131e71250_0 .var "branch_pending", 0 0;
v0x131e712e0_0 .net "branch_target", 31 0, L_0x1220e06d0;  alias, 1 drivers
v0x131e71370_0 .var "branch_target_pending", 31 0;
v0x131e71400_0 .net "branch_target_to_pc", 31 0, L_0x1220da460;  1 drivers
v0x131e71490_0 .net "branch_to_pc", 0 0, L_0x1220da370;  1 drivers
v0x131e202e0_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x131e20470_0 .net "current_pc", 31 0, L_0x1220da630;  1 drivers
v0x131e20500_0 .net "exception", 0 0, L_0x1220e9430;  alias, 1 drivers
v0x131e6c8c0_0 .net "exception_target", 31 0, L_0x1220e9f70;  alias, 1 drivers
v0x131e6c950_0 .net "external_stall", 0 0, L_0x1220e97f0;  alias, 1 drivers
v0x131e6c9e0_0 .net "final_pc_stall", 0 0, L_0x1220da240;  1 drivers
v0x131e6ca70_0 .net "icache_stall", 0 0, L_0x1220dce40;  1 drivers
v0x131e6cb00_0 .net "instruction_out", 31 0, L_0x1220dcb10;  alias, 1 drivers
v0x131e8af50_0 .net "itlb_hit", 0 0, L_0x1220db6f0;  1 drivers
v0x131e8afe0_0 .net "itlb_pa", 31 0, L_0x1220db9c0;  1 drivers
v0x131e8b070_0 .net "itlb_write_en", 0 0, L_0x1220e2800;  alias, 1 drivers
v0x131ea4c50_0 .net "itlb_write_pa", 31 0, L_0x1220e29c0;  alias, 1 drivers
v0x131ea4ce0_0 .net "itlb_write_va", 31 0, L_0x1220e2950;  alias, 1 drivers
v0x131ea4d70_0 .net "jump", 0 0, v0x12202b9b0_0;  alias, 1 drivers
v0x131ea4e00_0 .net "jump_target", 31 0, L_0x1220d9fc0;  alias, 1 drivers
v0x131ea4e90_0 .net "mem_addr", 31 0, v0x122039c00_0;  1 drivers
v0x131e45540_0 .net "mem_rdata", 31 0, L_0x1220dd340;  1 drivers
v0x131e455d0_0 .net "mem_read_en", 0 0, v0x122038700_0;  1 drivers
v0x131e45660_0 .net "panic", 0 0, v0x122044930_0;  alias, 1 drivers
v0x131e456f0_0 .net "pc_out", 31 0, L_0x1220db820;  alias, 1 drivers
v0x131e45780_0 .net "pc_phys", 31 0, L_0x1220dbc10;  1 drivers
v0x131e77850_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x131e779e0_0 .net "stall_fetch", 0 0, L_0x1220dd4f0;  alias, 1 drivers
v0x131e77a70_0 .net "tlb_fault_addr", 31 0, L_0x1220dbec0;  alias, 1 drivers
v0x131e8ae50_0 .net "tlb_miss", 0 0, L_0x1220dbe10;  alias, 1 drivers
v0x131e75750_0 .net "vm_enable", 0 0, L_0x1220d87d0;  alias, 1 drivers
L_0x1220da460 .functor MUXZ 32, L_0x1220e06d0, v0x131e71370_0, v0x131e71250_0, C4<>;
L_0x1220dbc10 .functor MUXZ 32, L_0x1220da630, L_0x1220db9c0, L_0x1220dbb20, C4<>;
L_0x1220dbcf0 .reduce/nor L_0x1220db6f0;
S_0x122087b60 .scope module, "icache" "instruction_cache" 13 82, 14 1 0, S_0x12200bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "mem_read_en";
    .port_info 6 /OUTPUT 32 "mem_addr";
    .port_info 7 /INPUT 32 "mem_rdata";
    .port_info 8 /INPUT 1 "mem_ready";
P_0x122069e40 .param/l "LINE_COUNT" 1 14 18, +C4<00000000000000000000000000000100>;
P_0x122069e80 .param/l "LINE_COUNT_BITS" 1 14 19, +C4<00000000000000000000000000000010>;
P_0x122069ec0 .param/l "STATE_IDLE" 1 14 39, C4<0>;
P_0x122069f00 .param/l "STATE_MISS_WAIT" 1 14 40, C4<1>;
P_0x122069f40 .param/l "TAG_BITS" 1 14 21, +C4<0000000000000000000000000000011010>;
P_0x122069f80 .param/l "WORD_OFFSET_BITS" 1 14 20, +C4<00000000000000000000000000000010>;
L_0x1220dc5d0 .functor BUFZ 1, L_0x1220dc390, C4<0>, C4<0>, C4<0>;
L_0x1220dc850 .functor BUFZ 26, L_0x1220dc680, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x1220dca20 .functor AND 1, L_0x1220dc5d0, L_0x1220dc900, C4<1>, C4<1>;
L_0x118040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1220dcc90 .functor XNOR 1, v0x12206a470_0, L_0x118040400, C4<0>, C4<0>;
L_0x1220dce40 .functor OR 1, L_0x1220dcc90, L_0x1220dcda0, C4<0>, C4<0>;
v0x122024e90_0 .net *"_ivl_12", 0 0, L_0x1220dc390;  1 drivers
v0x122062370_0 .net *"_ivl_14", 3 0, L_0x1220dc430;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122062400_0 .net *"_ivl_17", 1 0, L_0x118040328;  1 drivers
v0x1220964c0_0 .net *"_ivl_20", 25 0, L_0x1220dc680;  1 drivers
v0x122096550_0 .net *"_ivl_22", 3 0, L_0x1220dc720;  1 drivers
L_0x118040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122066d90_0 .net *"_ivl_25", 1 0, L_0x118040370;  1 drivers
v0x122066e20_0 .net *"_ivl_28", 0 0, L_0x1220dc900;  1 drivers
L_0x1180403b8 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x122079760_0 .net/2u *"_ivl_32", 31 0, L_0x1180403b8;  1 drivers
v0x1220797f0_0 .net/2u *"_ivl_36", 0 0, L_0x118040400;  1 drivers
v0x122076cb0_0 .net *"_ivl_38", 0 0, L_0x1220dcc90;  1 drivers
v0x122076d40_0 .net *"_ivl_41", 0 0, L_0x1220dcda0;  1 drivers
v0x122075ef0_0 .net *"_ivl_7", 27 0, L_0x1220dc210;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x122075f80_0 .net/2u *"_ivl_8", 3 0, L_0x1180402e0;  1 drivers
v0x122073f30_0 .net "addr_index", 1 0, L_0x1220dc050;  1 drivers
v0x122073fc0_0 .net "addr_tag", 25 0, L_0x1220dc170;  1 drivers
v0x12207cf20_0 .net "addr_word_offset", 1 0, L_0x1220dbfb0;  1 drivers
v0x12207cfb0_0 .var "cache_word", 31 0;
v0x122034df0_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x122034e80 .array "data_array", 3 0, 127 0;
v0x122031dd0_0 .net "hit", 0 0, L_0x1220dca20;  1 drivers
v0x122031e60_0 .net "instruction", 31 0, L_0x1220dcb10;  alias, 1 drivers
v0x122039b70_0 .net "line_base_addr", 31 0, L_0x1220dc2b0;  1 drivers
v0x122039c00_0 .var "mem_addr", 31 0;
v0x122038670_0 .net "mem_rdata", 31 0, L_0x1220dd340;  alias, 1 drivers
v0x122038700_0 .var "mem_read_en", 0 0;
L_0x118040448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1220a5f50_0 .net "mem_ready", 0 0, L_0x118040448;  1 drivers
v0x1220a5fe0_0 .var "miss_counter", 3 0;
v0x1220a77d0_0 .net "pc", 31 0, L_0x1220dbc10;  alias, 1 drivers
v0x1220a7860_0 .var "refill_buf", 127 0;
v0x1220a6b90_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x1220a6c20_0 .net "stall", 0 0, L_0x1220dce40;  alias, 1 drivers
v0x12206a470_0 .var "state", 0 0;
v0x12206a500_0 .net "tag", 25 0, L_0x1220dc850;  1 drivers
v0x131e113e0 .array "tag_array", 3 0, 25 0;
v0x12207c1c0_0 .net "valid", 0 0, L_0x1220dc5d0;  1 drivers
v0x12207c250 .array "valid_array", 3 0, 0 0;
E_0x131ed5a30 .event anyedge, v0x12206a470_0, v0x1220a5fe0_0, v0x122039b70_0;
v0x122034e80_0 .array/port v0x122034e80, 0;
v0x122034e80_1 .array/port v0x122034e80, 1;
E_0x122035690/0 .event anyedge, v0x12207cf20_0, v0x122073f30_0, v0x122034e80_0, v0x122034e80_1;
v0x122034e80_2 .array/port v0x122034e80, 2;
v0x122034e80_3 .array/port v0x122034e80, 3;
E_0x122035690/1 .event anyedge, v0x122034e80_2, v0x122034e80_3;
E_0x122035690 .event/or E_0x122035690/0, E_0x122035690/1;
L_0x1220dbfb0 .part L_0x1220dbc10, 2, 2;
L_0x1220dc050 .part L_0x1220dbc10, 4, 2;
L_0x1220dc170 .part L_0x1220dbc10, 6, 26;
L_0x1220dc210 .part L_0x1220dbc10, 4, 28;
L_0x1220dc2b0 .concat [ 4 28 0 0], L_0x1180402e0, L_0x1220dc210;
L_0x1220dc390 .array/port v0x12207c250, L_0x1220dc430;
L_0x1220dc430 .concat [ 2 2 0 0], L_0x1220dc050, L_0x118040328;
L_0x1220dc680 .array/port v0x131e113e0, L_0x1220dc720;
L_0x1220dc720 .concat [ 2 2 0 0], L_0x1220dc050, L_0x118040370;
L_0x1220dc900 .cmp/eq 26, L_0x1220dc850, L_0x1220dc170;
L_0x1220dcb10 .functor MUXZ 32, L_0x1180403b8, v0x12207cfb0_0, L_0x1220dca20, C4<>;
L_0x1220dcda0 .reduce/nor L_0x1220dca20;
S_0x12209a740 .scope module, "itlb" "simple_tlb" 13 65, 15 9 0, S_0x12200bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x122095350 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x122095390 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x1220953d0 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x122095410 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x1220daf00 .functor BUFZ 1, L_0x1220dacf0, C4<0>, C4<0>, C4<0>;
L_0x1220db1d0 .functor BUFZ 18, L_0x1220dafb0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x1220db4b0 .functor BUFZ 8, L_0x1220db240, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x118040298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1220db520 .functor AND 1, L_0x118040298, L_0x1220daf00, C4<1>, C4<1>;
L_0x1220db6f0 .functor AND 1, L_0x1220db520, L_0x1220db5d0, C4<1>, C4<1>;
v0x122095450_0 .net *"_ivl_14", 0 0, L_0x1220dacf0;  1 drivers
v0x122094020_0 .net *"_ivl_16", 3 0, L_0x1220dad90;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122066290_0 .net *"_ivl_19", 1 0, L_0x118040178;  1 drivers
v0x122066320_0 .net *"_ivl_22", 17 0, L_0x1220dafb0;  1 drivers
v0x122065670_0 .net *"_ivl_24", 3 0, L_0x1220db050;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122065700_0 .net *"_ivl_27", 1 0, L_0x1180401c0;  1 drivers
v0x122064a50_0 .net *"_ivl_30", 7 0, L_0x1220db240;  1 drivers
v0x122064ae0_0 .net *"_ivl_32", 3 0, L_0x1220db2e0;  1 drivers
L_0x118040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122077a20_0 .net *"_ivl_35", 1 0, L_0x118040208;  1 drivers
v0x122077ab0_0 .net *"_ivl_39", 0 0, L_0x1220db520;  1 drivers
v0x1220776c0_0 .net *"_ivl_40", 0 0, L_0x1220db5d0;  1 drivers
L_0x118040250 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x122077750_0 .net/2u *"_ivl_44", 11 0, L_0x118040250;  1 drivers
v0x122077360_0 .net *"_ivl_47", 11 0, L_0x1220db8a0;  1 drivers
v0x1220773f0_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x122077000_0 .net "entry_ppn", 7 0, L_0x1220db4b0;  1 drivers
v0x122077090_0 .net "entry_tag", 17 0, L_0x1220db1d0;  1 drivers
v0x122075760_0 .net "entry_valid", 0 0, L_0x1220daf00;  1 drivers
v0x122074b40_0 .var/i "i", 31 0;
v0x122074bd0_0 .net "lookup_hit", 0 0, L_0x1220db6f0;  alias, 1 drivers
v0x1220737a0_0 .net "lookup_idx", 1 0, L_0x1220da800;  1 drivers
v0x122073830_0 .net "lookup_pa", 31 0, L_0x1220db9c0;  alias, 1 drivers
v0x122072b80_0 .net "lookup_tag", 17 0, L_0x1220da8a0;  1 drivers
v0x122072c10_0 .net "lookup_va", 31 0, L_0x1220da630;  alias, 1 drivers
v0x12207d880_0 .net "lookup_valid", 0 0, L_0x118040298;  1 drivers
v0x12207d910_0 .net "lookup_vpn", 19 0, L_0x1220da6e0;  1 drivers
v0x12207d550 .array "ppn_array", 3 0, 7 0;
v0x12207d5e0_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x122090d10 .array "tag_array", 3 0, 17 0;
v0x122090da0 .array "valid_array", 3 0, 0 0;
v0x12202c230_0 .net "write_en", 0 0, L_0x1220e2800;  alias, 1 drivers
v0x12202c2c0_0 .net "write_idx", 1 0, L_0x1220daa60;  1 drivers
v0x12202bf00_0 .net "write_pa", 31 0, L_0x1220e29c0;  alias, 1 drivers
v0x12202bf90_0 .net "write_ppn", 7 0, L_0x1220dabd0;  1 drivers
v0x1220757f0_0 .net "write_tag", 17 0, L_0x1220dab30;  1 drivers
v0x131e87e60_0 .net "write_va", 31 0, L_0x1220e2950;  alias, 1 drivers
v0x12203f410_0 .net "write_vpn", 19 0, L_0x1220da940;  1 drivers
L_0x1220da6e0 .part L_0x1220da630, 12, 20;
L_0x1220da800 .part L_0x1220da6e0, 0, 2;
L_0x1220da8a0 .part L_0x1220da6e0, 2, 18;
L_0x1220da940 .part L_0x1220e2950, 12, 20;
L_0x1220daa60 .part L_0x1220da940, 0, 2;
L_0x1220dab30 .part L_0x1220da940, 2, 18;
L_0x1220dabd0 .part L_0x1220e29c0, 12, 8;
L_0x1220dacf0 .array/port v0x122090da0, L_0x1220dad90;
L_0x1220dad90 .concat [ 2 2 0 0], L_0x1220da800, L_0x118040178;
L_0x1220dafb0 .array/port v0x122090d10, L_0x1220db050;
L_0x1220db050 .concat [ 2 2 0 0], L_0x1220da800, L_0x1180401c0;
L_0x1220db240 .array/port v0x12207d550, L_0x1220db2e0;
L_0x1220db2e0 .concat [ 2 2 0 0], L_0x1220da800, L_0x118040208;
L_0x1220db5d0 .cmp/eq 18, L_0x1220db1d0, L_0x1220da8a0;
L_0x1220db8a0 .part L_0x1220da630, 0, 12;
L_0x1220db9c0 .concat [ 12 8 12 0], L_0x1220db8a0, L_0x1220db4b0, L_0x118040250;
S_0x1220312d0 .scope module, "memory_ins" "instruction_memory" 13 100, 16 1 0, S_0x12200bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction_out";
L_0x1220dd340 .functor BUFZ 32, L_0x1220dcf80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12203f4a0_0 .net *"_ivl_0", 31 0, L_0x1220dcf80;  1 drivers
v0x1220306b0_0 .net *"_ivl_3", 11 0, L_0x1220dd020;  1 drivers
v0x122030740_0 .net *"_ivl_4", 13 0, L_0x1220dd0c0;  1 drivers
L_0x118040490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12202fa90_0 .net *"_ivl_7", 1 0, L_0x118040490;  1 drivers
v0x12202fb20_0 .net "address", 31 0, v0x122039c00_0;  alias, 1 drivers
v0x122037ee0_0 .var/i "base", 31 0;
v0x122037f70_0 .var/i "i", 31 0;
v0x1220372c0 .array "instr_mem", 4095 0, 31 0;
v0x122037350_0 .net "instruction_out", 31 0, L_0x1220dd340;  alias, 1 drivers
L_0x1220dcf80 .array/port v0x1220372c0, L_0x1220dd0c0;
L_0x1220dd020 .part v0x122039c00_0, 2, 12;
L_0x1220dd0c0 .concat [ 12 2 0 0], L_0x1220dd020, L_0x118040490;
S_0x122061610 .scope module, "pc" "m_program_counter" 13 48, 17 1 0, S_0x12200bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "stall";
    .port_info 8 /INPUT 1 "exception";
    .port_info 9 /INPUT 32 "exception_target";
    .port_info 10 /OUTPUT 32 "pc_out";
L_0x1220da5c0 .functor BUFZ 32, v0x131e8f7c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1220da630 .functor BUFZ 32, v0x131e8f7c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x131e8f7c0_0 .var "PC_reg", 31 0;
v0x131e8f850_0 .net "branch", 0 0, L_0x1220da370;  alias, 1 drivers
v0x131e8f8e0_0 .net "branch_target", 31 0, L_0x1220da460;  alias, 1 drivers
v0x131e1d0c0_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x131e1d150_0 .net "exception", 0 0, L_0x1220e9430;  alias, 1 drivers
v0x131e1d1e0_0 .net "exception_target", 31 0, L_0x1220e9f70;  alias, 1 drivers
v0x131e1d270_0 .net "jump", 0 0, v0x12202b9b0_0;  alias, 1 drivers
v0x131e1d300_0 .net "jump_target", 31 0, L_0x1220d9fc0;  alias, 1 drivers
v0x131e2a6c0_0 .net "panic", 0 0, v0x122044930_0;  alias, 1 drivers
v0x131e2a750_0 .net "pc_out", 31 0, L_0x1220da630;  alias, 1 drivers
v0x131e2a7e0_0 .net "pc_out_2", 31 0, L_0x1220da5c0;  1 drivers
v0x131e2a870_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x131e2a900_0 .net "stall", 0 0, L_0x1220da240;  alias, 1 drivers
S_0x131e07c90 .scope module, "hazard_unit" "hazard_unit" 3 358, 18 1 0, S_0x122087630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_is_load";
    .port_info 1 /INPUT 1 "ex_is_mov_rm";
    .port_info 2 /INPUT 1 "mem_is_mov_rm";
    .port_info 3 /INPUT 5 "ex_rd";
    .port_info 4 /INPUT 5 "mem_rd";
    .port_info 5 /INPUT 1 "wb_is_mov_rm";
    .port_info 6 /INPUT 5 "wb_rd";
    .port_info 7 /INPUT 5 "id_rs1";
    .port_info 8 /INPUT 5 "id_rs2";
    .port_info 9 /OUTPUT 1 "stall";
v0x131e41530_0 .net "ex_is_load", 0 0, v0x1220610c0_0;  alias, 1 drivers
v0x131e415c0_0 .net "ex_is_mov_rm", 0 0, v0x122069440_0;  alias, 1 drivers
v0x122024df0_0 .net "ex_rd", 4 0, v0x122096bd0_0;  alias, 1 drivers
v0x131e41650_0 .net "id_rs1", 4 0, L_0x1220dd9f0;  alias, 1 drivers
v0x131e416e0_0 .net "id_rs2", 4 0, L_0x1220dda90;  alias, 1 drivers
v0x131e41770_0 .net "mem_is_mov_rm", 0 0, v0x122041ea0_0;  alias, 1 drivers
v0x131e26170_0 .net "mem_rd", 4 0, v0x122042ed0_0;  alias, 1 drivers
v0x131e26200_0 .var "stall", 0 0;
v0x131e26290_0 .net "wb_is_mov_rm", 0 0, v0x1220bf3f0_0;  alias, 1 drivers
v0x131e26320_0 .net "wb_rd", 4 0, v0x1220bf510_0;  alias, 1 drivers
E_0x122077b40/0 .event anyedge, v0x1220a9c40_0, v0x12209ff10_0, v0x122042df0_0, v0x1220ab050_0;
E_0x122077b40/1 .event anyedge, v0x122086e10_0, v0x122041ea0_0, v0x122042ed0_0, v0x131e26290_0;
E_0x122077b40/2 .event anyedge, v0x131e26320_0;
E_0x122077b40 .event/or E_0x122077b40/0, E_0x122077b40/1, E_0x122077b40/2;
S_0x131e6a430 .scope module, "m_forwarding_unit" "forwarding_unit" 3 470, 19 1 0, S_0x122087630;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs1";
    .port_info 1 /INPUT 5 "id_ex_rs2";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 1 "ex_mem_regwrite";
    .port_info 4 /INPUT 5 "mem_wb_rd";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0x131e6a5a0_0 .net "ex_mem_rd", 4 0, v0x122042ed0_0;  alias, 1 drivers
v0x131e6a630_0 .net "ex_mem_regwrite", 0 0, v0x12208a9f0_0;  alias, 1 drivers
v0x131e6a6c0_0 .var "forwardA", 1 0;
v0x1220bebc0_0 .var "forwardB", 1 0;
v0x1220bec50_0 .net "id_ex_rs1", 4 0, v0x122096c60_0;  alias, 1 drivers
v0x1220bece0_0 .net "id_ex_rs2", 4 0, v0x1220967c0_0;  alias, 1 drivers
v0x1220bed70_0 .net "mem_wb_rd", 4 0, v0x1220bf510_0;  alias, 1 drivers
v0x1220bee00_0 .net "mem_wb_regwrite", 0 0, v0x1220bf240_0;  alias, 1 drivers
E_0x131e757e0/0 .event anyedge, v0x12208a9f0_0, v0x122042ed0_0, v0x122096c60_0, v0x1220967c0_0;
E_0x131e757e0/1 .event anyedge, v0x1220bee00_0, v0x131e26320_0, v0x131e6a6c0_0, v0x1220bebc0_0;
E_0x131e757e0 .event/or E_0x131e757e0/0, E_0x131e757e0/1;
S_0x1220bee90 .scope module, "mem_reg" "memory_register" 3 456, 20 1 0, S_0x122087630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "wb_data_in";
    .port_info 3 /INPUT 5 "rd_in";
    .port_info 4 /INPUT 1 "is_write_in";
    .port_info 5 /INPUT 1 "mov_rm_in";
    .port_info 6 /INPUT 1 "kill_wb";
    .port_info 7 /INPUT 1 "stall_hold";
    .port_info 8 /OUTPUT 32 "wb_data_out";
    .port_info 9 /OUTPUT 5 "rd_out";
    .port_info 10 /OUTPUT 1 "is_write_out";
    .port_info 11 /OUTPUT 1 "mov_rm_out";
v0x1220bf120_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x1220bf1b0_0 .net "is_write_in", 0 0, v0x12208a9f0_0;  alias, 1 drivers
v0x1220bf240_0 .var "is_write_out", 0 0;
v0x1220bf2d0_0 .net "kill_wb", 0 0, L_0x1220e9010;  alias, 1 drivers
v0x1220bf360_0 .net "mov_rm_in", 0 0, v0x122041ea0_0;  alias, 1 drivers
v0x1220bf3f0_0 .var "mov_rm_out", 0 0;
v0x1220bf480_0 .net "rd_in", 4 0, L_0x1220e7bf0;  alias, 1 drivers
v0x1220bf510_0 .var "rd_out", 4 0;
v0x1220bf5a0_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x1220bf630_0 .net "stall_hold", 0 0, L_0x1220e8e00;  alias, 1 drivers
v0x1220bf6c0_0 .net "wb_data_in", 31 0, L_0x1220e8a50;  alias, 1 drivers
v0x1220bf750_0 .var "wb_data_out", 31 0;
S_0x1220bf7e0 .scope module, "mem_stage_inst" "memory_stage" 3 389, 21 1 0, S_0x122087630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "write_data_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 5 "rd_in";
    .port_info 6 /INPUT 1 "is_load_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_write_in";
    .port_info 9 /INPUT 2 "mem_size_in";
    .port_info 10 /INPUT 1 "load_unsigned_in";
    .port_info 11 /INPUT 1 "mov_rm_in";
    .port_info 12 /INPUT 1 "tlbwrite_in";
    .port_info 13 /INPUT 1 "iret_in";
    .port_info 14 /INPUT 32 "rm_value_in";
    .port_info 15 /INPUT 1 "vm_enable";
    .port_info 16 /OUTPUT 32 "wb_data_out";
    .port_info 17 /OUTPUT 5 "rd_out";
    .port_info 18 /OUTPUT 1 "stall_req";
    .port_info 19 /OUTPUT 1 "kill_wb";
    .port_info 20 /OUTPUT 1 "tlb_miss";
    .port_info 21 /OUTPUT 32 "tlb_fault_addr";
    .port_info 22 /OUTPUT 32 "tlb_fault_pc";
    .port_info 23 /OUTPUT 1 "itlb_write_en";
    .port_info 24 /OUTPUT 32 "itlb_write_va";
    .port_info 25 /OUTPUT 32 "itlb_write_pa";
    .port_info 26 /OUTPUT 1 "tlbwrite_priv_fault";
    .port_info 27 /OUTPUT 1 "iret_taken";
    .port_info 28 /OUTPUT 1 "iret_priv_fault";
L_0x1220dfe50 .functor OR 1, v0x1220a9d20_0, v0x1220a8fc0_0, C4<0>, C4<0>;
L_0x1220e0970 .functor AND 1, v0x131e0cc30_0, L_0x1220e08d0, C4<1>, C4<1>;
L_0x1220e0a20 .functor AND 1, v0x131e0cc30_0, L_0x1220d87d0, C4<1>, C4<1>;
L_0x1220e0b50 .functor AND 1, v0x131e14590_0, L_0x1220d87d0, C4<1>, C4<1>;
L_0x1220dbb90 .functor AND 1, v0x131e14590_0, L_0x1220e0cc0, C4<1>, C4<1>;
L_0x1220e21c0 .functor AND 1, L_0x1220d87d0, L_0x1220e1de0, C4<1>, C4<1>;
L_0x1220e2410 .functor AND 1, L_0x1220d87d0, L_0x1220dfe50, C4<1>, C4<1>;
L_0x1220e25a0 .functor AND 1, L_0x1220e2410, L_0x1220e2480, C4<1>, C4<1>;
L_0x1220e2690 .functor BUFZ 32, v0x131e49fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1220e2790 .functor BUFZ 32, v0x122033de0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1220e2800 .functor BUFZ 1, L_0x1220e0970, C4<0>, C4<0>, C4<0>;
L_0x1220e2950 .functor BUFZ 32, v0x131e49fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1220e29c0 .functor BUFZ 32, v0x12209fe00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1220e37c0 .functor NOT 1, L_0x1220e6330, C4<0>, C4<0>, C4<0>;
L_0x1220e67b0 .functor AND 1, v0x1220a9d20_0, L_0x1220e69d0, C4<1>, C4<1>;
L_0x1220e2a30 .functor AND 1, v0x1220a8fc0_0, L_0x1220e6bf0, C4<1>, C4<1>;
L_0x1220e6e40 .functor AND 1, v0x1220a9d20_0, L_0x1220e6da0, C4<1>, C4<1>;
L_0x1220e79e0 .functor AND 1, v0x1220c8880_0, L_0x1220e7c90, C4<1>, C4<1>;
L_0x1220e7f80 .functor AND 1, v0x1220c8880_0, L_0x1220e7db0, C4<1>, C4<1>;
L_0x1220e8e00 .functor OR 1, L_0x1220e6330, v0x1220c8df0_0, C4<0>, C4<0>;
L_0x1220e8ef0 .functor OR 1, L_0x1220e25a0, L_0x1220e0a20, C4<0>, C4<0>;
L_0x1220e9010 .functor OR 1, L_0x1220e8ef0, L_0x1220e0b50, C4<0>, C4<0>;
L_0x1220e7bf0 .functor BUFZ 5, v0x122042ed0_0, C4<00000>, C4<00000>, C4<00000>;
v0x1220c92f0_0 .net *"_ivl_102", 31 0, L_0x1220e77e0;  1 drivers
L_0x118040d90 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1220c93b0_0 .net *"_ivl_105", 29 0, L_0x118040d90;  1 drivers
L_0x118040dd8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1220c7500_0 .net/2u *"_ivl_106", 31 0, L_0x118040dd8;  1 drivers
v0x1220c9480_0 .net *"_ivl_109", 31 0, L_0x1220e7880;  1 drivers
v0x1220c9530_0 .net *"_ivl_110", 31 0, L_0x1220e7a70;  1 drivers
v0x1220c9620_0 .net *"_ivl_115", 0 0, L_0x1220e7c90;  1 drivers
L_0x118040e20 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1220c96d0_0 .net/2u *"_ivl_118", 3 0, L_0x118040e20;  1 drivers
v0x1220c9780_0 .net *"_ivl_120", 0 0, L_0x1220e7db0;  1 drivers
L_0x118040e68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220c9820_0 .net/2u *"_ivl_128", 1 0, L_0x118040e68;  1 drivers
v0x1220c9930_0 .net *"_ivl_13", 0 0, L_0x1220e0cc0;  1 drivers
v0x1220c99d0_0 .net *"_ivl_130", 0 0, L_0x1220e7ed0;  1 drivers
L_0x118040eb0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1220c9a70_0 .net/2u *"_ivl_132", 23 0, L_0x118040eb0;  1 drivers
v0x1220c9b20_0 .net *"_ivl_134", 31 0, L_0x1220e82f0;  1 drivers
v0x1220c9bd0_0 .net *"_ivl_137", 0 0, L_0x1220e81b0;  1 drivers
v0x1220c9c80_0 .net *"_ivl_138", 23 0, L_0x1220e8520;  1 drivers
v0x1220c9d30_0 .net *"_ivl_140", 31 0, L_0x1220e8710;  1 drivers
v0x1220c9de0_0 .net *"_ivl_142", 31 0, L_0x1220e8410;  1 drivers
v0x1220c9f70_0 .net *"_ivl_146", 31 0, L_0x1220e8c20;  1 drivers
v0x1220ca000_0 .net *"_ivl_152", 0 0, L_0x1220e8ef0;  1 drivers
v0x1220ca0b0_0 .net *"_ivl_17", 0 0, L_0x1220e21c0;  1 drivers
v0x1220ca150_0 .net *"_ivl_21", 0 0, L_0x1220e2410;  1 drivers
v0x1220ca1f0_0 .net *"_ivl_23", 0 0, L_0x1220e2480;  1 drivers
L_0x1180407f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220ca290_0 .net/2u *"_ivl_38", 1 0, L_0x1180407f0;  1 drivers
v0x1220ca340_0 .net *"_ivl_40", 0 0, L_0x1220e2b40;  1 drivers
L_0x118040838 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1220ca3e0_0 .net/2u *"_ivl_42", 3 0, L_0x118040838;  1 drivers
v0x1220ca490_0 .net *"_ivl_44", 3 0, L_0x1220e2be0;  1 drivers
L_0x118040880 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1220ca540_0 .net/2u *"_ivl_46", 3 0, L_0x118040880;  1 drivers
v0x1220ca5f0_0 .net *"_ivl_5", 0 0, L_0x1220e08d0;  1 drivers
L_0x1180408c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220ca690_0 .net/2u *"_ivl_50", 1 0, L_0x1180408c8;  1 drivers
v0x1220ca740_0 .net *"_ivl_52", 0 0, L_0x1220e2e60;  1 drivers
L_0x118040910 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1220ca7e0_0 .net/2u *"_ivl_54", 23 0, L_0x118040910;  1 drivers
v0x1220ca890_0 .net *"_ivl_57", 7 0, L_0x1220dd240;  1 drivers
v0x1220ca940_0 .net *"_ivl_58", 31 0, L_0x1220e31d0;  1 drivers
v0x1220c9e90_0 .net *"_ivl_60", 31 0, L_0x1220e32d0;  1 drivers
L_0x118040958 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1220cabd0_0 .net *"_ivl_63", 29 0, L_0x118040958;  1 drivers
L_0x1180409a0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1220cac60_0 .net/2u *"_ivl_64", 31 0, L_0x1180409a0;  1 drivers
v0x1220cad00_0 .net *"_ivl_67", 31 0, L_0x1220e33f0;  1 drivers
v0x1220cadb0_0 .net *"_ivl_68", 31 0, L_0x1220e3540;  1 drivers
v0x1220cae60_0 .net *"_ivl_75", 0 0, L_0x1220e69d0;  1 drivers
v0x1220caf00_0 .net *"_ivl_79", 0 0, L_0x1220e6bf0;  1 drivers
v0x1220cafa0_0 .net *"_ivl_83", 0 0, L_0x1220e6da0;  1 drivers
L_0x118040c70 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1220cb040_0 .net/2u *"_ivl_86", 1 0, L_0x118040c70;  1 drivers
v0x1220cb0f0_0 .net *"_ivl_90", 31 0, L_0x1220e7350;  1 drivers
L_0x118040d00 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1220cb1a0_0 .net *"_ivl_93", 29 0, L_0x118040d00;  1 drivers
L_0x118040d48 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1220cb250_0 .net/2u *"_ivl_94", 31 0, L_0x118040d48;  1 drivers
v0x1220cb300_0 .net *"_ivl_97", 31 0, L_0x1220e7430;  1 drivers
v0x1220cb3b0_0 .net *"_ivl_98", 31 0, L_0x1220e6fe0;  1 drivers
v0x1220cb460_0 .net "addr_byte_off", 1 0, L_0x1220e2aa0;  1 drivers
v0x1220cb520_0 .net "alu_result_in", 31 0, v0x131e49fa0_0;  alias, 1 drivers
v0x1220cb5b0_0 .net "cache_rdata", 31 0, L_0x1220e53a0;  1 drivers
v0x1220cb640_0 .net "cache_stall", 0 0, L_0x1220e6330;  1 drivers
v0x1220cb6d0_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x1220cb760_0 .net "dtlb_hit", 0 0, L_0x1220e1de0;  1 drivers
v0x1220cb7f0_0 .net "dtlb_lookup_valid", 0 0, L_0x1220dfe50;  1 drivers
v0x1220cb8a0_0 .net "dtlb_pa", 31 0, L_0x1220e2060;  1 drivers
v0x1220cb950_0 .net "final_load_byte", 7 0, L_0x1220e8110;  1 drivers
v0x1220cb9e0_0 .net "iret_in", 0 0, v0x131e14590_0;  alias, 1 drivers
v0x1220cba90_0 .net "iret_priv_fault", 0 0, L_0x1220e0b50;  alias, 1 drivers
v0x1220cbb20_0 .net "iret_taken", 0 0, L_0x1220dbb90;  alias, 1 drivers
v0x1220cbbb0_0 .net "is_load_in", 0 0, v0x1220a9d20_0;  alias, 1 drivers
v0x1220cbc60_0 .net "is_store_in", 0 0, v0x1220a8fc0_0;  alias, 1 drivers
v0x1220cbd10_0 .net "is_write_in", 0 0, v0x12208a9f0_0;  alias, 1 drivers
v0x1220cbda0_0 .net "itlb_write_en", 0 0, L_0x1220e2800;  alias, 1 drivers
v0x1220cbe70_0 .net "itlb_write_pa", 31 0, L_0x1220e29c0;  alias, 1 drivers
v0x1220cbf40_0 .net "itlb_write_va", 31 0, L_0x1220e2950;  alias, 1 drivers
v0x1220caa10_0 .net "kill_wb", 0 0, L_0x1220e9010;  alias, 1 drivers
v0x1220caaa0_0 .net "load_byte", 7 0, L_0x1220e7640;  1 drivers
v0x1220cab30_0 .net "load_data", 31 0, L_0x1220e8b40;  1 drivers
v0x1220cbfd0_0 .net "load_unsigned_in", 0 0, v0x122068da0_0;  alias, 1 drivers
v0x1220cc060_0 .net "load_word", 31 0, L_0x1220e7ff0;  1 drivers
v0x1220cc0f0_0 .net "mem_addr", 31 0, v0x1220c3870_0;  1 drivers
v0x1220cc1c0_0 .net "mem_byte_en", 3 0, L_0x1220e5210;  1 drivers
v0x1220cc2a0_0 .net "mem_rdata", 31 0, L_0x1220e7260;  1 drivers
v0x1220cc370_0 .net "mem_read_en", 0 0, L_0x1220e4f60;  1 drivers
L_0x118040688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1220cc400_0 .net "mem_ready", 0 0, L_0x118040688;  1 drivers
v0x1220cc490_0 .net "mem_size_in", 1 0, v0x122084870_0;  alias, 1 drivers
v0x1220cc540_0 .net "mem_wdata", 31 0, L_0x1220e51a0;  1 drivers
v0x1220cc610_0 .net "mem_write_en", 0 0, L_0x1220e5060;  1 drivers
v0x1220cc6e0_0 .net "mov_rm_in", 0 0, v0x122041ea0_0;  alias, 1 drivers
v0x1220cc770_0 .net "pc_in", 31 0, v0x122033de0_0;  alias, 1 drivers
v0x1220cc800_0 .net "phys_addr", 31 0, L_0x1220e2230;  1 drivers
v0x1220cc8d0_0 .net "rd_in", 4 0, v0x122042ed0_0;  alias, 1 drivers
v0x1220cc960_0 .net "rd_out", 4 0, L_0x1220e7bf0;  alias, 1 drivers
v0x1220cc9f0_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x1220cca80_0 .net "rm_value_in", 31 0, v0x131e9d4a0_0;  alias, 1 drivers
v0x1220ccb30_0 .net "sb_byte_match", 0 0, L_0x1220e79e0;  1 drivers
v0x1220ccbc0_0 .net "sb_enq_addr", 31 0, L_0x1220e5e50;  1 drivers
v0x1220ccc90_0 .net "sb_enq_byte_en", 3 0, L_0x1220e6450;  1 drivers
v0x1220ccd70_0 .net "sb_enq_data", 31 0, L_0x1220e6880;  1 drivers
v0x1220cce40_0 .net "sb_enq_valid", 0 0, L_0x1220e6700;  1 drivers
v0x1220ccf10_0 .net "sb_load_byte", 7 0, L_0x1220e7b10;  1 drivers
v0x1220ccfa0_0 .net "sb_lookup_be", 3 0, v0x1220c85c0_0;  1 drivers
v0x1220cd030_0 .net "sb_lookup_data", 31 0, v0x1220c87e0_0;  1 drivers
v0x1220cd0c0_0 .net "sb_lookup_hit", 0 0, v0x1220c8880_0;  1 drivers
v0x1220cd170_0 .net "sb_mem_addr", 31 0, v0x1220c8a60_0;  1 drivers
v0x1220cd240_0 .net "sb_mem_byte_en", 3 0, v0x1220c8b20_0;  1 drivers
v0x1220cd310_0 .net "sb_mem_data", 31 0, v0x1220c8bb0_0;  1 drivers
v0x1220cd3e0_0 .net "sb_mem_valid", 0 0, v0x1220c8cd0_0;  1 drivers
v0x1220cd4b0_0 .net "sb_ready", 0 0, L_0x1220e37c0;  1 drivers
v0x1220cd540_0 .net "sb_stall", 0 0, v0x1220c8df0_0;  1 drivers
v0x1220cd5d0_0 .net "sb_word_match", 0 0, L_0x1220e7f80;  1 drivers
v0x1220cd660_0 .net "stall_req", 0 0, L_0x1220e8e00;  alias, 1 drivers
v0x1220cd6f0_0 .net "store_byte_en", 3 0, L_0x1220e2cc0;  1 drivers
v0x1220cd7a0_0 .net "store_wdata_aligned", 31 0, L_0x1220e3620;  1 drivers
v0x1220cd850_0 .net "tlb_fault_addr", 31 0, L_0x1220e2690;  alias, 1 drivers
v0x1220cd8e0_0 .net "tlb_fault_pc", 31 0, L_0x1220e2790;  alias, 1 drivers
v0x1220cd980_0 .net "tlb_miss", 0 0, L_0x1220e25a0;  alias, 1 drivers
v0x1220cda20_0 .net "tlbwrite_allowed", 0 0, L_0x1220e0970;  1 drivers
v0x1220cdad0_0 .net "tlbwrite_in", 0 0, v0x131e0cc30_0;  alias, 1 drivers
v0x1220cdb80_0 .net "tlbwrite_priv_fault", 0 0, L_0x1220e0a20;  alias, 1 drivers
v0x1220cdc10_0 .net "vm_enable", 0 0, L_0x1220d87d0;  alias, 1 drivers
v0x1220cdcc0_0 .net "wb_data_out", 31 0, L_0x1220e8a50;  alias, 1 drivers
v0x1220cdd70_0 .net "write_data_in", 31 0, v0x12209fe00_0;  alias, 1 drivers
L_0x1220e08d0 .reduce/nor L_0x1220d87d0;
L_0x1220e0cc0 .reduce/nor L_0x1220d87d0;
L_0x1220e2230 .functor MUXZ 32, v0x131e49fa0_0, L_0x1220e2060, L_0x1220e21c0, C4<>;
L_0x1220e2480 .reduce/nor L_0x1220e1de0;
L_0x1220e2aa0 .part v0x131e49fa0_0, 0, 2;
L_0x1220e2b40 .cmp/eq 2, v0x122084870_0, L_0x1180407f0;
L_0x1220e2be0 .shift/l 4, L_0x118040838, L_0x1220e2aa0;
L_0x1220e2cc0 .functor MUXZ 4, L_0x118040880, L_0x1220e2be0, L_0x1220e2b40, C4<>;
L_0x1220e2e60 .cmp/eq 2, v0x122084870_0, L_0x1180408c8;
L_0x1220dd240 .part v0x12209fe00_0, 0, 8;
L_0x1220e31d0 .concat [ 8 24 0 0], L_0x1220dd240, L_0x118040910;
L_0x1220e32d0 .concat [ 2 30 0 0], L_0x1220e2aa0, L_0x118040958;
L_0x1220e33f0 .arith/mult 32, L_0x1220e32d0, L_0x1180409a0;
L_0x1220e3540 .shift/l 32, L_0x1220e31d0, L_0x1220e33f0;
L_0x1220e3620 .functor MUXZ 32, v0x12209fe00_0, L_0x1220e3540, L_0x1220e2e60, C4<>;
L_0x1220e69d0 .reduce/nor L_0x1220e25a0;
L_0x1220e6bf0 .reduce/nor L_0x1220e25a0;
L_0x1220e6da0 .reduce/nor L_0x1220e25a0;
L_0x1220e6f40 .cmp/eq 2, v0x122084870_0, L_0x118040c70;
L_0x1220e7350 .concat [ 2 30 0 0], L_0x1220e2aa0, L_0x118040d00;
L_0x1220e7430 .arith/mult 32, L_0x1220e7350, L_0x118040d48;
L_0x1220e6fe0 .shift/r 32, L_0x1220e53a0, L_0x1220e7430;
L_0x1220e7640 .part L_0x1220e6fe0, 0, 8;
L_0x1220e77e0 .concat [ 2 30 0 0], L_0x1220e2aa0, L_0x118040d90;
L_0x1220e7880 .arith/mult 32, L_0x1220e77e0, L_0x118040dd8;
L_0x1220e7a70 .shift/r 32, v0x1220c87e0_0, L_0x1220e7880;
L_0x1220e7b10 .part L_0x1220e7a70, 0, 8;
L_0x1220e7c90 .part/v v0x1220c85c0_0, L_0x1220e2aa0, 1;
L_0x1220e7db0 .cmp/eq 4, v0x1220c85c0_0, L_0x118040e20;
L_0x1220e7ff0 .functor MUXZ 32, L_0x1220e53a0, v0x1220c87e0_0, L_0x1220e7f80, C4<>;
L_0x1220e8110 .functor MUXZ 8, L_0x1220e7640, L_0x1220e7b10, L_0x1220e79e0, C4<>;
L_0x1220e7ed0 .cmp/eq 2, v0x122084870_0, L_0x118040e68;
L_0x1220e82f0 .concat [ 8 24 0 0], L_0x1220e8110, L_0x118040eb0;
L_0x1220e81b0 .part L_0x1220e8110, 7, 1;
LS_0x1220e8520_0_0 .concat [ 1 1 1 1], L_0x1220e81b0, L_0x1220e81b0, L_0x1220e81b0, L_0x1220e81b0;
LS_0x1220e8520_0_4 .concat [ 1 1 1 1], L_0x1220e81b0, L_0x1220e81b0, L_0x1220e81b0, L_0x1220e81b0;
LS_0x1220e8520_0_8 .concat [ 1 1 1 1], L_0x1220e81b0, L_0x1220e81b0, L_0x1220e81b0, L_0x1220e81b0;
LS_0x1220e8520_0_12 .concat [ 1 1 1 1], L_0x1220e81b0, L_0x1220e81b0, L_0x1220e81b0, L_0x1220e81b0;
LS_0x1220e8520_0_16 .concat [ 1 1 1 1], L_0x1220e81b0, L_0x1220e81b0, L_0x1220e81b0, L_0x1220e81b0;
LS_0x1220e8520_0_20 .concat [ 1 1 1 1], L_0x1220e81b0, L_0x1220e81b0, L_0x1220e81b0, L_0x1220e81b0;
LS_0x1220e8520_1_0 .concat [ 4 4 4 4], LS_0x1220e8520_0_0, LS_0x1220e8520_0_4, LS_0x1220e8520_0_8, LS_0x1220e8520_0_12;
LS_0x1220e8520_1_4 .concat [ 4 4 0 0], LS_0x1220e8520_0_16, LS_0x1220e8520_0_20;
L_0x1220e8520 .concat [ 16 8 0 0], LS_0x1220e8520_1_0, LS_0x1220e8520_1_4;
L_0x1220e8710 .concat [ 8 24 0 0], L_0x1220e8110, L_0x1220e8520;
L_0x1220e8410 .functor MUXZ 32, L_0x1220e8710, L_0x1220e82f0, v0x122068da0_0, C4<>;
L_0x1220e8b40 .functor MUXZ 32, L_0x1220e7ff0, L_0x1220e8410, L_0x1220e7ed0, C4<>;
L_0x1220e8c20 .functor MUXZ 32, v0x131e49fa0_0, L_0x1220e8b40, v0x1220a9d20_0, C4<>;
L_0x1220e8a50 .functor MUXZ 32, L_0x1220e8c20, v0x131e9d4a0_0, v0x122041ea0_0, C4<>;
S_0x1220bfd00 .scope module, "data_mem" "data_memory" 21 176, 22 1 0, S_0x1220bf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_instruction";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_memory_in";
    .port_info 5 /INPUT 4 "byte_en";
    .port_info 6 /OUTPUT 32 "data_memory_out";
L_0x1220e7260 .functor BUFZ 32, L_0x1220e7080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1220bff20_0 .net *"_ivl_0", 31 0, L_0x1220e7080;  1 drivers
v0x1220bffb0_0 .net *"_ivl_3", 15 0, L_0x1220e7120;  1 drivers
v0x1220c0040_0 .net *"_ivl_4", 17 0, L_0x1220e71c0;  1 drivers
L_0x118040cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220c00d0_0 .net *"_ivl_7", 1 0, L_0x118040cb8;  1 drivers
v0x1220c0160_0 .net "address", 31 0, v0x1220c3870_0;  alias, 1 drivers
v0x1220c01f0_0 .net "byte_en", 3 0, L_0x1220e5210;  alias, 1 drivers
v0x1220c0280_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x1220c0310 .array "data_mem", 65535 0, 31 0;
v0x1220c03a0_0 .net "data_memory_in", 31 0, L_0x1220e51a0;  alias, 1 drivers
v0x1220c0430_0 .net "data_memory_out", 31 0, L_0x1220e7260;  alias, 1 drivers
v0x1220c04c0_0 .var "new_word", 31 0;
v0x1220c0550_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x1220c05e0_0 .net "store_instruction", 0 0, L_0x1220e5060;  alias, 1 drivers
E_0x122060e30 .event posedge, v0x131e5bcc0_0;
L_0x1220e7080 .array/port v0x1220c0310, L_0x1220e71c0;
L_0x1220e7120 .part v0x1220c3870_0, 2, 16;
L_0x1220e71c0 .concat [ 16 2 0 0], L_0x1220e7120, L_0x118040cb8;
S_0x1220c0670 .scope module, "dcache" "data_cache" 21 120, 23 22 0, S_0x1220bf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cpu_read_en";
    .port_info 3 /INPUT 1 "cpu_write_en";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_byte_en";
    .port_info 7 /OUTPUT 32 "cpu_rdata";
    .port_info 8 /OUTPUT 1 "cpu_stall";
    .port_info 9 /OUTPUT 1 "sb_enq_valid";
    .port_info 10 /OUTPUT 32 "sb_enq_addr";
    .port_info 11 /OUTPUT 32 "sb_enq_data";
    .port_info 12 /OUTPUT 4 "sb_enq_byte_en";
    .port_info 13 /INPUT 1 "sb_drain_valid";
    .port_info 14 /INPUT 32 "sb_drain_addr";
    .port_info 15 /INPUT 32 "sb_drain_data";
    .port_info 16 /INPUT 4 "sb_drain_byte_en";
    .port_info 17 /OUTPUT 1 "mem_read_en";
    .port_info 18 /OUTPUT 1 "mem_write_en";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "mem_wdata";
    .port_info 21 /OUTPUT 4 "mem_byte_en";
    .port_info 22 /INPUT 32 "mem_rdata";
    .port_info 23 /INPUT 1 "mem_ready";
P_0x1220c07e0 .param/l "BYTES_PER_WORD" 1 23 74, +C4<00000000000000000000000000000100>;
P_0x1220c0820 .param/l "LINE_COUNT" 1 23 68, +C4<00000000000000000000000000000100>;
P_0x1220c0860 .param/l "LINE_COUNT_BITS" 1 23 69, +C4<00000000000000000000000000000010>;
P_0x1220c08a0 .param/l "LINE_OFFSET_BITS" 1 23 72, +C4<00000000000000000000000000000100>;
P_0x1220c08e0 .param/l "LINE_SIZE_BYTES" 1 23 71, +C4<00000000000000000000000000010000>;
P_0x1220c0920 .param/l "STATE_IDLE" 1 23 127, C4<00>;
P_0x1220c0960 .param/l "STATE_MISS_WAIT" 1 23 128, C4<01>;
P_0x1220c09a0 .param/l "TAG_BITS" 1 23 77, +C4<0000000000000000000000000000011010>;
P_0x1220c09e0 .param/l "WORD_OFFSET_BITS" 1 23 75, +C4<00000000000000000000000000000010>;
L_0x1220e38b0 .functor BUFZ 1, L_0x1220e67b0, C4<0>, C4<0>, C4<0>;
L_0x1220e3920 .functor BUFZ 1, L_0x1220e2a30, C4<0>, C4<0>, C4<0>;
L_0x1220e3fd0 .functor BUFZ 1, L_0x1220e3e50, C4<0>, C4<0>, C4<0>;
L_0x1220e4290 .functor BUFZ 26, L_0x1220e4080, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x1220e44c0 .functor AND 1, L_0x1220e3fd0, L_0x1220e4340, C4<1>, C4<1>;
L_0x1220e4810 .functor BUFZ 1, L_0x1220e45a0, C4<0>, C4<0>, C4<0>;
L_0x1220e4760 .functor BUFZ 26, L_0x1220e4880, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x1220e4c60 .functor AND 1, L_0x1220e4810, L_0x1220e4b40, C4<1>, C4<1>;
L_0x1220e4f60 .functor BUFZ 1, v0x1220c3b40_0, C4<0>, C4<0>, C4<0>;
L_0x1220e5060 .functor BUFZ 1, v0x1220c28a0_0, C4<0>, C4<0>, C4<0>;
L_0x1220e51a0 .functor BUFZ 32, v0x1220c3d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1220e5210 .functor BUFZ 4, v0x1220c3990_0, C4<0000>, C4<0000>, C4<0000>;
L_0x1220e52f0 .functor AND 1, L_0x1220e67b0, L_0x1220e44c0, C4<1>, C4<1>;
L_0x1220e55c0 .functor AND 1, L_0x1220e5520, v0x1220c4080_0, C4<1>, C4<1>;
L_0x1220e58a0 .functor AND 1, L_0x1220e55c0, L_0x1220e5710, C4<1>, C4<1>;
L_0x1220e5bd0 .functor AND 1, L_0x1220e5910, L_0x1220e5a30, C4<1>, C4<1>;
L_0x1220e5ee0 .functor AND 1, L_0x1220e67b0, L_0x1220e5d70, C4<1>, C4<1>;
L_0x1220e5fd0 .functor AND 1, L_0x1220e2a30, L_0x1220e5b10, C4<1>, C4<1>;
L_0x1220e6120 .functor OR 1, L_0x1220e5ee0, L_0x1220e5fd0, C4<0>, C4<0>;
L_0x1220e6190 .functor AND 1, L_0x1220e5cd0, L_0x1220e6120, C4<1>, C4<1>;
L_0x1220e6330 .functor OR 1, L_0x1220e5bd0, L_0x1220e6190, C4<0>, C4<0>;
L_0x1220e63e0 .functor AND 1, L_0x1220e3920, L_0x1220e44c0, C4<1>, C4<1>;
L_0x1220e6510 .functor AND 1, v0x1220c4fc0_0, L_0x1220e6330, C4<1>, C4<1>;
L_0x1220e6700 .functor AND 1, L_0x1220e63e0, L_0x1220e6580, C4<1>, C4<1>;
L_0x1220e5e50 .functor BUFZ 32, L_0x1220e2230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1220e6880 .functor BUFZ 32, L_0x1220e3620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1220e6450 .functor BUFZ 4, L_0x1220e2cc0, C4<0000>, C4<0000>, C4<0000>;
v0x1220c10e0_0 .net *"_ivl_101", 0 0, L_0x1220e5d70;  1 drivers
v0x1220c1170_0 .net *"_ivl_103", 0 0, L_0x1220e5ee0;  1 drivers
v0x1220c1210_0 .net *"_ivl_105", 0 0, L_0x1220e5b10;  1 drivers
v0x1220c12c0_0 .net *"_ivl_107", 0 0, L_0x1220e5fd0;  1 drivers
v0x1220c1360_0 .net *"_ivl_109", 0 0, L_0x1220e6120;  1 drivers
v0x1220c1440_0 .net *"_ivl_111", 0 0, L_0x1220e6190;  1 drivers
v0x1220c14e0_0 .net *"_ivl_115", 0 0, L_0x1220e63e0;  1 drivers
v0x1220c1580_0 .net *"_ivl_117", 0 0, L_0x1220e6510;  1 drivers
v0x1220c1620_0 .net *"_ivl_119", 0 0, L_0x1220e6580;  1 drivers
v0x1220c1730_0 .net *"_ivl_16", 0 0, L_0x1220e3e50;  1 drivers
v0x1220c17d0_0 .net *"_ivl_18", 3 0, L_0x1220e3ef0;  1 drivers
L_0x1180409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220c1880_0 .net *"_ivl_21", 1 0, L_0x1180409e8;  1 drivers
v0x1220c1930_0 .net *"_ivl_24", 25 0, L_0x1220e4080;  1 drivers
v0x1220c19e0_0 .net *"_ivl_26", 3 0, L_0x1220e4170;  1 drivers
L_0x118040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220c1a90_0 .net *"_ivl_29", 1 0, L_0x118040a30;  1 drivers
v0x1220c1b40_0 .net *"_ivl_32", 0 0, L_0x1220e4340;  1 drivers
v0x1220c1be0_0 .net *"_ivl_36", 0 0, L_0x1220e45a0;  1 drivers
v0x1220c1d70_0 .net *"_ivl_38", 3 0, L_0x1220e4640;  1 drivers
L_0x118040a78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220c1e00_0 .net *"_ivl_41", 1 0, L_0x118040a78;  1 drivers
v0x1220c1eb0_0 .net *"_ivl_44", 25 0, L_0x1220e4880;  1 drivers
v0x1220c1f60_0 .net *"_ivl_46", 3 0, L_0x1220e4920;  1 drivers
L_0x118040ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220c2010_0 .net *"_ivl_49", 1 0, L_0x118040ac0;  1 drivers
v0x1220c20c0_0 .net *"_ivl_52", 0 0, L_0x1220e4b40;  1 drivers
v0x1220c2160_0 .net *"_ivl_57", 27 0, L_0x1220e4d50;  1 drivers
L_0x118040b08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1220c2210_0 .net/2u *"_ivl_58", 3 0, L_0x118040b08;  1 drivers
v0x1220c22c0_0 .net *"_ivl_73", 0 0, L_0x1220e52f0;  1 drivers
L_0x118040b50 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1220c2360_0 .net/2u *"_ivl_76", 1 0, L_0x118040b50;  1 drivers
v0x1220c2410_0 .net *"_ivl_78", 0 0, L_0x1220e5520;  1 drivers
v0x1220c24b0_0 .net *"_ivl_81", 0 0, L_0x1220e55c0;  1 drivers
L_0x118040b98 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x1220c2550_0 .net/2u *"_ivl_82", 3 0, L_0x118040b98;  1 drivers
v0x1220c2600_0 .net *"_ivl_84", 0 0, L_0x1220e5710;  1 drivers
L_0x118040be0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220c26a0_0 .net/2u *"_ivl_88", 1 0, L_0x118040be0;  1 drivers
v0x1220c2750_0 .net *"_ivl_90", 0 0, L_0x1220e5910;  1 drivers
v0x1220c1c80_0 .net *"_ivl_93", 0 0, L_0x1220e5a30;  1 drivers
v0x1220c29e0_0 .net *"_ivl_95", 0 0, L_0x1220e5bd0;  1 drivers
L_0x118040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220c2a70_0 .net/2u *"_ivl_96", 1 0, L_0x118040c28;  1 drivers
v0x1220c2b00_0 .net *"_ivl_98", 0 0, L_0x1220e5cd0;  1 drivers
v0x1220c2b90_0 .net "addr_index", 1 0, L_0x1220e3ab0;  1 drivers
v0x1220c2c30_0 .net "addr_tag", 25 0, L_0x1220e3b50;  1 drivers
v0x1220c2ce0_0 .net "addr_word_offset", 1 0, L_0x1220e3990;  1 drivers
v0x1220c2d90_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x1220c2e20_0 .net "cpu_addr", 31 0, L_0x1220e2230;  alias, 1 drivers
v0x1220c2ed0_0 .net "cpu_byte_en", 3 0, L_0x1220e2cc0;  alias, 1 drivers
v0x1220c2f80_0 .net "cpu_rdata", 31 0, L_0x1220e53a0;  alias, 1 drivers
v0x1220c3030_0 .net "cpu_read_en", 0 0, L_0x1220e67b0;  1 drivers
v0x1220c30d0_0 .net "cpu_stall", 0 0, L_0x1220e6330;  alias, 1 drivers
v0x1220c3170_0 .net "cpu_wdata", 31 0, L_0x1220e3620;  alias, 1 drivers
v0x1220c3220_0 .net "cpu_write_en", 0 0, L_0x1220e2a30;  1 drivers
v0x1220c32c0 .array "data_array", 3 0, 127 0;
v0x1220c33c0_0 .net "hit", 0 0, L_0x1220e44c0;  1 drivers
v0x1220c3460_0 .net "line_base_addr", 31 0, L_0x1220e4e80;  1 drivers
v0x1220c3510_0 .net "line_tag", 25 0, L_0x1220e4290;  1 drivers
v0x1220c35c0_0 .net "line_valid", 0 0, L_0x1220e3fd0;  1 drivers
v0x1220c3660_0 .var "line_word", 31 0;
v0x1220c3710_0 .net "load_req", 0 0, L_0x1220e38b0;  1 drivers
v0x1220c37b0_0 .net "mem_addr", 31 0, v0x1220c3870_0;  alias, 1 drivers
v0x1220c3870_0 .var "mem_addr_r", 31 0;
v0x1220c3900_0 .net "mem_byte_en", 3 0, L_0x1220e5210;  alias, 1 drivers
v0x1220c3990_0 .var "mem_byte_en_r", 3 0;
v0x1220c3a20_0 .net "mem_rdata", 31 0, L_0x1220e7260;  alias, 1 drivers
v0x1220c3ab0_0 .net "mem_read_en", 0 0, L_0x1220e4f60;  alias, 1 drivers
v0x1220c3b40_0 .var "mem_read_en_r", 0 0;
v0x1220c3be0_0 .net "mem_ready", 0 0, L_0x118040688;  alias, 1 drivers
v0x1220c3c80_0 .net "mem_wdata", 31 0, L_0x1220e51a0;  alias, 1 drivers
v0x1220c3d40_0 .var "mem_wdata_r", 31 0;
v0x1220c27f0_0 .net "mem_write_en", 0 0, L_0x1220e5060;  alias, 1 drivers
v0x1220c28a0_0 .var "mem_write_en_r", 0 0;
v0x1220c2930_0 .var "miss_counter", 3 0;
v0x1220c3dd0_0 .var "pend_addr", 31 0;
v0x1220c3e80_0 .var "pend_byte_en", 3 0;
v0x1220c3f30_0 .var "pend_index", 1 0;
v0x1220c3fe0_0 .var "pend_is_load", 0 0;
v0x1220c4080_0 .var "pend_is_store", 0 0;
v0x1220c4120_0 .var "pend_tag", 25 0;
v0x1220c41d0_0 .var "pend_wdata", 31 0;
v0x1220c4280_0 .var "pend_word_off", 1 0;
v0x1220c4330_0 .var "refill_buf", 127 0;
v0x1220c43e0_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x1220c4470_0 .net "sb_drain_addr", 31 0, v0x1220c8a60_0;  alias, 1 drivers
v0x1220c4520_0 .net "sb_drain_byte_en", 3 0, v0x1220c8b20_0;  alias, 1 drivers
v0x1220c45d0_0 .net "sb_drain_data", 31 0, v0x1220c8bb0_0;  alias, 1 drivers
v0x1220c4680_0 .net "sb_drain_valid", 0 0, v0x1220c8cd0_0;  alias, 1 drivers
v0x1220c4720_0 .net "sb_enq_addr", 31 0, L_0x1220e5e50;  alias, 1 drivers
v0x1220c47d0_0 .net "sb_enq_byte_en", 3 0, L_0x1220e6450;  alias, 1 drivers
v0x1220c4880_0 .net "sb_enq_data", 31 0, L_0x1220e6880;  alias, 1 drivers
v0x1220c4930_0 .net "sb_enq_valid", 0 0, L_0x1220e6700;  alias, 1 drivers
v0x1220c49d0_0 .net "sb_hit", 0 0, L_0x1220e4c60;  1 drivers
v0x1220c4a70_0 .net "sb_index", 1 0, L_0x1220e3c90;  1 drivers
v0x1220c4b20_0 .net "sb_line_tag", 25 0, L_0x1220e4760;  1 drivers
v0x1220c4bd0_0 .net "sb_line_valid", 0 0, L_0x1220e4810;  1 drivers
v0x1220c4c70_0 .net "sb_tag", 25 0, L_0x1220e3db0;  1 drivers
v0x1220c4d20_0 .net "sb_word_offset", 1 0, L_0x1220e3bf0;  1 drivers
v0x1220c4dd0_0 .var "state", 1 0;
v0x1220c4e80_0 .net "store_finishing", 0 0, L_0x1220e58a0;  1 drivers
v0x1220c4f20_0 .net "store_req", 0 0, L_0x1220e3920;  1 drivers
v0x1220c4fc0_0 .var "store_req_d", 0 0;
v0x1220c5060 .array "tag_array", 3 0, 25 0;
v0x1220c5100 .array "valid_array", 3 0, 0 0;
E_0x12202ed70/0 .event anyedge, v0x1220c4dd0_0, v0x1220c3fe0_0, v0x1220c2930_0, v0x1220c3460_0;
E_0x12202ed70/1 .event anyedge, v0x1220c4080_0, v0x1220c3dd0_0, v0x1220c41d0_0, v0x1220c3e80_0;
E_0x12202ed70/2 .event anyedge, v0x1220c4680_0, v0x1220c3b40_0, v0x1220c4470_0, v0x1220c45d0_0;
E_0x12202ed70/3 .event anyedge, v0x1220c4520_0;
E_0x12202ed70 .event/or E_0x12202ed70/0, E_0x12202ed70/1, E_0x12202ed70/2, E_0x12202ed70/3;
v0x1220c32c0_0 .array/port v0x1220c32c0, 0;
v0x1220c32c0_1 .array/port v0x1220c32c0, 1;
E_0x12202edb0/0 .event anyedge, v0x1220c2ce0_0, v0x1220c2b90_0, v0x1220c32c0_0, v0x1220c32c0_1;
v0x1220c32c0_2 .array/port v0x1220c32c0, 2;
v0x1220c32c0_3 .array/port v0x1220c32c0, 3;
E_0x12202edb0/1 .event anyedge, v0x1220c32c0_2, v0x1220c32c0_3;
E_0x12202edb0 .event/or E_0x12202edb0/0, E_0x12202edb0/1;
L_0x1220e3990 .part L_0x1220e2230, 2, 2;
L_0x1220e3ab0 .part L_0x1220e2230, 4, 2;
L_0x1220e3b50 .part L_0x1220e2230, 6, 26;
L_0x1220e3bf0 .part v0x1220c8a60_0, 2, 2;
L_0x1220e3c90 .part v0x1220c8a60_0, 4, 2;
L_0x1220e3db0 .part v0x1220c8a60_0, 6, 26;
L_0x1220e3e50 .array/port v0x1220c5100, L_0x1220e3ef0;
L_0x1220e3ef0 .concat [ 2 2 0 0], L_0x1220e3ab0, L_0x1180409e8;
L_0x1220e4080 .array/port v0x1220c5060, L_0x1220e4170;
L_0x1220e4170 .concat [ 2 2 0 0], L_0x1220e3ab0, L_0x118040a30;
L_0x1220e4340 .cmp/eq 26, L_0x1220e4290, L_0x1220e3b50;
L_0x1220e45a0 .array/port v0x1220c5100, L_0x1220e4640;
L_0x1220e4640 .concat [ 2 2 0 0], L_0x1220e3c90, L_0x118040a78;
L_0x1220e4880 .array/port v0x1220c5060, L_0x1220e4920;
L_0x1220e4920 .concat [ 2 2 0 0], L_0x1220e3c90, L_0x118040ac0;
L_0x1220e4b40 .cmp/eq 26, L_0x1220e4760, L_0x1220e3db0;
L_0x1220e4d50 .part v0x1220c3dd0_0, 4, 28;
L_0x1220e4e80 .concat [ 4 28 0 0], L_0x118040b08, L_0x1220e4d50;
L_0x1220e53a0 .functor MUXZ 32, L_0x1220e7260, v0x1220c3660_0, L_0x1220e52f0, C4<>;
L_0x1220e5520 .cmp/eq 2, v0x1220c4dd0_0, L_0x118040b50;
L_0x1220e5710 .cmp/eq 4, v0x1220c2930_0, L_0x118040b98;
L_0x1220e5910 .cmp/ne 2, v0x1220c4dd0_0, L_0x118040be0;
L_0x1220e5a30 .reduce/nor L_0x1220e58a0;
L_0x1220e5cd0 .cmp/eq 2, v0x1220c4dd0_0, L_0x118040c28;
L_0x1220e5d70 .reduce/nor L_0x1220e44c0;
L_0x1220e5b10 .reduce/nor L_0x1220e44c0;
L_0x1220e6580 .reduce/nor L_0x1220e6510;
S_0x1220c0db0 .scope function.vec4.s32, "merge_word" "merge_word" 23 140, 23 140 0, S_0x1220c0670;
 .timescale 0 0;
v0x1220c0a20_0 .var "be", 3 0;
; Variable merge_word is vec4 return value of scope S_0x1220c0db0
v0x1220c0fc0_0 .var "new_w", 31 0;
v0x1220c1050_0 .var "old_w", 31 0;
TD_matmul_tb.uut.mem_stage_inst.dcache.merge_word ;
    %load/vec4 v0x1220c0a20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x1220c0fc0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x1220c1050_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x1220c0a20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x1220c0fc0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x1220c1050_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x1220c0a20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x1220c0fc0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x1220c1050_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x1220c0a20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x1220c0fc0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x1220c1050_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %end;
S_0x1220c53d0 .scope module, "dtlb" "simple_tlb" 21 75, 15 9 0, S_0x1220bf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x1220c55b0 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x1220c55f0 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x1220c5630 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x1220c5670 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x1220e1590 .functor BUFZ 1, L_0x1220e1380, C4<0>, C4<0>, C4<0>;
L_0x1220e1860 .functor BUFZ 18, L_0x1220e1640, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x1220e1b80 .functor BUFZ 8, L_0x1220e18d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1220e1bf0 .functor AND 1, L_0x1220dfe50, L_0x1220e1590, C4<1>, C4<1>;
L_0x1220e1de0 .functor AND 1, L_0x1220e1bf0, L_0x1220e1cc0, C4<1>, C4<1>;
v0x1220c5920_0 .net *"_ivl_14", 0 0, L_0x1220e1380;  1 drivers
v0x1220c59d0_0 .net *"_ivl_16", 3 0, L_0x1220e1420;  1 drivers
L_0x1180406d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220c5a70_0 .net *"_ivl_19", 1 0, L_0x1180406d0;  1 drivers
v0x1220c5b00_0 .net *"_ivl_22", 17 0, L_0x1220e1640;  1 drivers
v0x1220c5b90_0 .net *"_ivl_24", 3 0, L_0x1220e16e0;  1 drivers
L_0x118040718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220c5c60_0 .net *"_ivl_27", 1 0, L_0x118040718;  1 drivers
v0x1220c5d10_0 .net *"_ivl_30", 7 0, L_0x1220e18d0;  1 drivers
v0x1220c5dc0_0 .net *"_ivl_32", 3 0, L_0x1220e1990;  1 drivers
L_0x118040760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220c5e70_0 .net *"_ivl_35", 1 0, L_0x118040760;  1 drivers
v0x1220c5f80_0 .net *"_ivl_39", 0 0, L_0x1220e1bf0;  1 drivers
v0x1220c6020_0 .net *"_ivl_40", 0 0, L_0x1220e1cc0;  1 drivers
L_0x1180407a8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x1220c60c0_0 .net/2u *"_ivl_44", 11 0, L_0x1180407a8;  1 drivers
v0x1220c6170_0 .net *"_ivl_47", 11 0, L_0x1220e1f40;  1 drivers
v0x1220c6220_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x1220c62b0_0 .net "entry_ppn", 7 0, L_0x1220e1b80;  1 drivers
v0x1220c6360_0 .net "entry_tag", 17 0, L_0x1220e1860;  1 drivers
v0x1220c6410_0 .net "entry_valid", 0 0, L_0x1220e1590;  1 drivers
v0x1220c65a0_0 .var/i "i", 31 0;
v0x1220c6630_0 .net "lookup_hit", 0 0, L_0x1220e1de0;  alias, 1 drivers
v0x1220c66c0_0 .net "lookup_idx", 1 0, L_0x1220e0ec0;  1 drivers
v0x1220c6770_0 .net "lookup_pa", 31 0, L_0x1220e2060;  alias, 1 drivers
v0x1220c6820_0 .net "lookup_tag", 17 0, L_0x1220e0fa0;  1 drivers
v0x1220c68d0_0 .net "lookup_va", 31 0, v0x131e49fa0_0;  alias, 1 drivers
v0x1220c6990_0 .net "lookup_valid", 0 0, L_0x1220dfe50;  alias, 1 drivers
v0x1220c6a20_0 .net "lookup_vpn", 19 0, L_0x1220e0e20;  1 drivers
v0x1220c6ab0 .array "ppn_array", 3 0, 7 0;
v0x1220c6b40_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x1220c6bd0 .array "tag_array", 3 0, 17 0;
v0x1220c6c60 .array "valid_array", 3 0, 0 0;
v0x1220c6cf0_0 .net "write_en", 0 0, L_0x1220e0970;  alias, 1 drivers
v0x1220c6d80_0 .net "write_idx", 1 0, L_0x1220e10e0;  1 drivers
v0x1220c6e10_0 .net "write_pa", 31 0, v0x12209fe00_0;  alias, 1 drivers
v0x1220c6ec0_0 .net "write_ppn", 7 0, L_0x1220e1260;  1 drivers
v0x1220c64b0_0 .net "write_tag", 17 0, L_0x1220e11c0;  1 drivers
v0x1220c7150_0 .net "write_va", 31 0, v0x131e49fa0_0;  alias, 1 drivers
v0x1220c7220_0 .net "write_vpn", 19 0, L_0x1220e1040;  1 drivers
L_0x1220e0e20 .part v0x131e49fa0_0, 12, 20;
L_0x1220e0ec0 .part L_0x1220e0e20, 0, 2;
L_0x1220e0fa0 .part L_0x1220e0e20, 2, 18;
L_0x1220e1040 .part v0x131e49fa0_0, 12, 20;
L_0x1220e10e0 .part L_0x1220e1040, 0, 2;
L_0x1220e11c0 .part L_0x1220e1040, 2, 18;
L_0x1220e1260 .part v0x12209fe00_0, 12, 8;
L_0x1220e1380 .array/port v0x1220c6c60, L_0x1220e1420;
L_0x1220e1420 .concat [ 2 2 0 0], L_0x1220e0ec0, L_0x1180406d0;
L_0x1220e1640 .array/port v0x1220c6bd0, L_0x1220e16e0;
L_0x1220e16e0 .concat [ 2 2 0 0], L_0x1220e0ec0, L_0x118040718;
L_0x1220e18d0 .array/port v0x1220c6ab0, L_0x1220e1990;
L_0x1220e1990 .concat [ 2 2 0 0], L_0x1220e0ec0, L_0x118040760;
L_0x1220e1cc0 .cmp/eq 18, L_0x1220e1860, L_0x1220e0fa0;
L_0x1220e1f40 .part v0x131e49fa0_0, 0, 12;
L_0x1220e2060 .concat [ 12 8 12 0], L_0x1220e1f40, L_0x1220e1b80, L_0x1180407a8;
S_0x1220c7380 .scope module, "sb" "store_buffer" 21 153, 24 1 0, S_0x1220bf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_op";
    .port_info 3 /INPUT 32 "store_addr";
    .port_info 4 /INPUT 32 "store_data";
    .port_info 5 /INPUT 4 "store_byte_en";
    .port_info 6 /INPUT 1 "lookup_valid";
    .port_info 7 /INPUT 32 "lookup_addr";
    .port_info 8 /INPUT 2 "lookup_byte_off";
    .port_info 9 /INPUT 1 "lookup_word";
    .port_info 10 /OUTPUT 1 "lookup_hit";
    .port_info 11 /OUTPUT 32 "lookup_data";
    .port_info 12 /OUTPUT 4 "lookup_byte_en";
    .port_info 13 /INPUT 1 "mem_ready";
    .port_info 14 /OUTPUT 1 "mem_valid";
    .port_info 15 /OUTPUT 32 "mem_addr";
    .port_info 16 /OUTPUT 32 "mem_data";
    .port_info 17 /OUTPUT 4 "mem_byte_en";
    .port_info 18 /OUTPUT 1 "stall_pipeline";
    .port_info 19 /OUTPUT 1 "buffer_full";
v0x1220c7970_0 .var "accepted", 0 0;
v0x1220c7a10_0 .var "age_counter", 7 0;
v0x1220c7ac0_0 .var "best_age", 7 0;
v0x1220c7b80_0 .var "best_age_lookup", 7 0;
v0x1220c7c30 .array "buffer_addr", 0 3, 31 0;
v0x1220c7d50 .array "buffer_age", 0 3, 7 0;
v0x1220c7e50 .array "buffer_byte_en", 0 3, 3 0;
v0x1220c7f50 .array "buffer_data", 0 3, 31 0;
v0x1220c8050_0 .var "buffer_full", 0 0;
v0x1220c8170 .array "buffer_valid", 0 3, 0 0;
v0x1220c8260_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x1220c82f0_0 .var "drain_idx", 1 0;
v0x1220c83a0_0 .var/i "i", 31 0;
v0x1220c8450_0 .var/i "j", 31 0;
v0x1220c8500_0 .net "lookup_addr", 31 0, L_0x1220e2230;  alias, 1 drivers
v0x1220c85c0_0 .var "lookup_byte_en", 3 0;
v0x1220c8650_0 .net "lookup_byte_off", 1 0, L_0x1220e2aa0;  alias, 1 drivers
v0x1220c87e0_0 .var "lookup_data", 31 0;
v0x1220c8880_0 .var "lookup_hit", 0 0;
v0x1220c8920_0 .net "lookup_valid", 0 0, L_0x1220e6e40;  1 drivers
v0x1220c89c0_0 .net "lookup_word", 0 0, L_0x1220e6f40;  1 drivers
v0x1220c8a60_0 .var "mem_addr", 31 0;
v0x1220c8b20_0 .var "mem_byte_en", 3 0;
v0x1220c8bb0_0 .var "mem_data", 31 0;
v0x1220c8c40_0 .net "mem_ready", 0 0, L_0x1220e37c0;  alias, 1 drivers
v0x1220c8cd0_0 .var "mem_valid", 0 0;
v0x1220c8d60_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x1220c8df0_0 .var "stall_pipeline", 0 0;
v0x1220c8e80_0 .net "store_addr", 31 0, L_0x1220e5e50;  alias, 1 drivers
v0x1220c8f30_0 .net "store_byte_en", 3 0, L_0x1220e6450;  alias, 1 drivers
v0x1220c8fe0_0 .net "store_data", 31 0, L_0x1220e6880;  alias, 1 drivers
v0x1220c9090_0 .net "store_op", 0 0, L_0x1220e6700;  alias, 1 drivers
v0x1220c8170_0 .array/port v0x1220c8170, 0;
v0x1220c8170_1 .array/port v0x1220c8170, 1;
v0x1220c8170_2 .array/port v0x1220c8170, 2;
E_0x1220c7770/0 .event anyedge, v0x1220c8920_0, v0x1220c8170_0, v0x1220c8170_1, v0x1220c8170_2;
v0x1220c8170_3 .array/port v0x1220c8170, 3;
v0x1220c7c30_0 .array/port v0x1220c7c30, 0;
v0x1220c7c30_1 .array/port v0x1220c7c30, 1;
v0x1220c7c30_2 .array/port v0x1220c7c30, 2;
E_0x1220c7770/1 .event anyedge, v0x1220c8170_3, v0x1220c7c30_0, v0x1220c7c30_1, v0x1220c7c30_2;
v0x1220c7c30_3 .array/port v0x1220c7c30, 3;
v0x1220c7e50_0 .array/port v0x1220c7e50, 0;
E_0x1220c7770/2 .event anyedge, v0x1220c7c30_3, v0x1220c2e20_0, v0x1220c89c0_0, v0x1220c7e50_0;
v0x1220c7e50_1 .array/port v0x1220c7e50, 1;
v0x1220c7e50_2 .array/port v0x1220c7e50, 2;
v0x1220c7e50_3 .array/port v0x1220c7e50, 3;
E_0x1220c7770/3 .event anyedge, v0x1220c7e50_1, v0x1220c7e50_2, v0x1220c7e50_3, v0x1220c8880_0;
v0x1220c7d50_0 .array/port v0x1220c7d50, 0;
v0x1220c7d50_1 .array/port v0x1220c7d50, 1;
v0x1220c7d50_2 .array/port v0x1220c7d50, 2;
v0x1220c7d50_3 .array/port v0x1220c7d50, 3;
E_0x1220c7770/4 .event anyedge, v0x1220c7d50_0, v0x1220c7d50_1, v0x1220c7d50_2, v0x1220c7d50_3;
v0x1220c7f50_0 .array/port v0x1220c7f50, 0;
v0x1220c7f50_1 .array/port v0x1220c7f50, 1;
v0x1220c7f50_2 .array/port v0x1220c7f50, 2;
E_0x1220c7770/5 .event anyedge, v0x1220c7b80_0, v0x1220c7f50_0, v0x1220c7f50_1, v0x1220c7f50_2;
v0x1220c7f50_3 .array/port v0x1220c7f50, 3;
E_0x1220c7770/6 .event anyedge, v0x1220c7f50_3, v0x1220c8650_0;
E_0x1220c7770 .event/or E_0x1220c7770/0, E_0x1220c7770/1, E_0x1220c7770/2, E_0x1220c7770/3, E_0x1220c7770/4, E_0x1220c7770/5, E_0x1220c7770/6;
E_0x1220c7880/0 .event anyedge, v0x1220c8170_0, v0x1220c8170_1, v0x1220c8170_2, v0x1220c8170_3;
E_0x1220c7880/1 .event anyedge, v0x1220c7d50_0, v0x1220c7d50_1, v0x1220c7d50_2, v0x1220c7d50_3;
E_0x1220c7880/2 .event anyedge, v0x1220c7ac0_0, v0x1220c7c30_0, v0x1220c7c30_1, v0x1220c7c30_2;
E_0x1220c7880/3 .event anyedge, v0x1220c7c30_3, v0x1220c7f50_0, v0x1220c7f50_1, v0x1220c7f50_2;
E_0x1220c7880/4 .event anyedge, v0x1220c7f50_3, v0x1220c7e50_0, v0x1220c7e50_1, v0x1220c7e50_2;
E_0x1220c7880/5 .event anyedge, v0x1220c7e50_3;
E_0x1220c7880 .event/or E_0x1220c7880/0, E_0x1220c7880/1, E_0x1220c7880/2, E_0x1220c7880/3, E_0x1220c7880/4, E_0x1220c7880/5;
S_0x1220ce0f0 .scope module, "register_table" "register_table" 3 501, 25 2 0, S_0x122087630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "register_rs1";
    .port_info 3 /INPUT 5 "register_rs2";
    .port_info 4 /INPUT 5 "register_d";
    .port_info 5 /INPUT 32 "data_register_d_in";
    .port_info 6 /INPUT 1 "write_register_d";
    .port_info 7 /OUTPUT 32 "data_register_rs1";
    .port_info 8 /OUTPUT 32 "data_register_rs2";
    .port_info 9 /OUTPUT 32 "data_register_d_out";
L_0x1220eae80 .functor BUFZ 32, L_0x1220ea9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1220eb0f0 .functor BUFZ 32, L_0x1220eaf30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1220eb360 .functor BUFZ 32, L_0x1220eb1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1220ce300_0 .net *"_ivl_0", 31 0, L_0x1220ea9f0;  1 drivers
v0x1220ce3a0_0 .net *"_ivl_10", 6 0, L_0x1220eafd0;  1 drivers
L_0x1180410a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220ce450_0 .net *"_ivl_13", 1 0, L_0x1180410a8;  1 drivers
v0x1220ce510_0 .net *"_ivl_16", 31 0, L_0x1220eb1a0;  1 drivers
v0x1220ce5c0_0 .net *"_ivl_18", 6 0, L_0x1220eb240;  1 drivers
v0x1220ce6b0_0 .net *"_ivl_2", 6 0, L_0x1220eaa90;  1 drivers
L_0x1180410f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220ce760_0 .net *"_ivl_21", 1 0, L_0x1180410f0;  1 drivers
L_0x118041060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1220ce810_0 .net *"_ivl_5", 1 0, L_0x118041060;  1 drivers
v0x1220ce8c0_0 .net *"_ivl_8", 31 0, L_0x1220eaf30;  1 drivers
v0x1220ce9d0_0 .net "clk", 0 0, v0x1220d6e30_0;  alias, 1 drivers
v0x1220cea60 .array "data_register", 31 0, 31 0;
v0x1220ceb00_0 .net "data_register_d_in", 31 0, v0x1220bf750_0;  alias, 1 drivers
v0x1220cebc0_0 .net "data_register_d_out", 31 0, L_0x1220eb360;  alias, 1 drivers
v0x1220cec50_0 .net "data_register_rs1", 31 0, L_0x1220eae80;  alias, 1 drivers
v0x1220cece0_0 .net "data_register_rs2", 31 0, L_0x1220eb0f0;  alias, 1 drivers
v0x1220ced90_0 .var/i "i", 31 0;
v0x1220cee30_0 .net "register_d", 4 0, v0x1220bf510_0;  alias, 1 drivers
v0x1220cefd0_0 .net "register_rs1", 4 0, L_0x1220dd9f0;  alias, 1 drivers
v0x1220cf070_0 .net "register_rs2", 4 0, L_0x1220dda90;  alias, 1 drivers
v0x1220cf190_0 .net "reset", 0 0, v0x1220d7800_0;  alias, 1 drivers
v0x1220cf220_0 .net "write_register_d", 0 0, v0x1220bf240_0;  alias, 1 drivers
L_0x1220ea9f0 .array/port v0x1220cea60, L_0x1220eaa90;
L_0x1220eaa90 .concat [ 5 2 0 0], L_0x1220dd9f0, L_0x118041060;
L_0x1220eaf30 .array/port v0x1220cea60, L_0x1220eafd0;
L_0x1220eafd0 .concat [ 5 2 0 0], L_0x1220dda90, L_0x1180410a8;
L_0x1220eb1a0 .array/port v0x1220cea60, L_0x1220eb240;
L_0x1220eb240 .concat [ 5 2 0 0], v0x1220bf510_0, L_0x1180410f0;
S_0x122004220 .scope module, "wb_register" "wb_register" 26 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "new_register_data_in";
    .port_info 3 /INPUT 1 "is_write_in";
    .port_info 4 /INPUT 4 "register_d_in";
    .port_info 5 /OUTPUT 32 "new_register_data_out";
    .port_info 6 /OUTPUT 1 "is_write_out";
    .port_info 7 /OUTPUT 4 "register_d_out";
o0x1180125a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1220d7f20_0 .net "clk", 0 0, o0x1180125a0;  0 drivers
o0x1180125d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1220d7fd0_0 .net "is_write_in", 0 0, o0x1180125d0;  0 drivers
v0x1220d8070_0 .var "is_write_out", 0 0;
o0x118012630 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1220d8100_0 .net "new_register_data_in", 31 0, o0x118012630;  0 drivers
v0x1220d8190_0 .var "new_register_data_out", 31 0;
o0x118012690 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1220d8240_0 .net "register_d_in", 3 0, o0x118012690;  0 drivers
v0x1220d82f0_0 .var "register_d_out", 3 0;
o0x1180126f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1220d83a0_0 .net "reset", 0 0, o0x1180126f0;  0 drivers
E_0x1220d7ec0 .event posedge, v0x1220d83a0_0, v0x1220d7f20_0;
S_0x122025110 .scope module, "wb_stage" "wb_stage" 27 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_register_data";
    .port_info 1 /INPUT 1 "is_write";
    .port_info 2 /INPUT 4 "data_register_d";
o0x1180128a0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1220d8500_0 .net "data_register_d", 3 0, o0x1180128a0;  0 drivers
o0x1180128d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1220d85a0_0 .net "is_write", 0 0, o0x1180128d0;  0 drivers
o0x118012900 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1220d8640_0 .net "new_register_data", 31 0, o0x118012900;  0 drivers
    .scope S_0x122061610;
T_1 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x131e8f7c0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x122061610;
T_2 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x131e2a870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 4096, 0, 32;
    %assign/vec4 v0x131e8f7c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x131e1d150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x131e1d1e0_0;
    %assign/vec4 v0x131e8f7c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x131e8f850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x131e8f8e0_0;
    %assign/vec4 v0x131e8f7c0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x131e1d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x131e1d300_0;
    %assign/vec4 v0x131e8f7c0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x131e2a6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x131e8f7c0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x131e2a900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x131e8f7c0_0;
    %assign/vec4 v0x131e8f7c0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x131e8f7c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x131e8f7c0_0, 0;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12209a740;
T_3 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x12207d5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x122074b40_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x122074b40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x122074b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122090d10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x122074b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12207d550, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x122074b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122090da0, 0, 4;
    %load/vec4 v0x122074b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x122074b40_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12202c230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x1220757f0_0;
    %load/vec4 v0x12202c2c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122090d10, 0, 4;
    %load/vec4 v0x12202bf90_0;
    %load/vec4 v0x12202c2c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12207d550, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12202c2c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122090da0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x122087b60;
T_4 ;
    %wait E_0x122035690;
    %load/vec4 v0x12207cf20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x122073f30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x122034e80, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12207cfb0_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x122073f30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x122034e80, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12207cfb0_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x122073f30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x122034e80, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x12207cfb0_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x122073f30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x122034e80, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x12207cfb0_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x122087b60;
T_5 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x1220a6b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12206a470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1220a5fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12207c250, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12207c250, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12207c250, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12207c250, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12206a470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x122031dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12206a470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1220a5fe0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x1220a7860_0, 0;
T_5.5 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x1220a5fe0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x122038670_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1220a7860_0, 4, 5;
T_5.7 ;
    %load/vec4 v0x1220a5fe0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x122038670_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1220a7860_0, 4, 5;
T_5.9 ;
    %load/vec4 v0x1220a5fe0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_5.11, 4;
    %load/vec4 v0x122038670_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1220a7860_0, 4, 5;
T_5.11 ;
    %load/vec4 v0x1220a5fe0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v0x122038670_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1220a7860_0, 4, 5;
T_5.13 ;
    %load/vec4 v0x1220a5fe0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_5.15, 4;
    %load/vec4 v0x1220a7860_0;
    %load/vec4 v0x122073f30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122034e80, 0, 4;
    %load/vec4 v0x122073fc0_0;
    %load/vec4 v0x122073f30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131e113e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x122073f30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12207c250, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12206a470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1220a5fe0_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x1220a5fe0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1220a5fe0_0, 0;
T_5.16 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x122087b60;
T_6 ;
    %wait E_0x131ed5a30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122038700_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x122039c00_0, 0, 32;
    %load/vec4 v0x12206a470_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1220a5fe0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_6.4, 5;
    %load/vec4 v0x1220a5fe0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122038700_0, 0, 1;
    %load/vec4 v0x122039b70_0;
    %load/vec4 v0x1220a5fe0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x122039c00_0, 0, 32;
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1220312d0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x122037f70_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x122037f70_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x122037f70_0;
    %store/vec4a v0x1220372c0, 4, 0;
    %load/vec4 v0x122037f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x122037f70_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x122037ee0_0, 0, 32;
    %pushi/vec4 10485907, 0, 32;
    %load/vec4 v0x122037ee0_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 104866339, 0, 32;
    %load/vec4 v0x122037ee0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 104866051, 0, 32;
    %load/vec4 v0x122037ee0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 109060483, 0, 32;
    %load/vec4 v0x122037ee0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 3211827, 0, 32;
    %load/vec4 v0x122037ee0_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %load/vec4 v0x122037ee0_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x1220372c0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x12200bd30;
T_8 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x131e77850_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0x131e20500_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131e71250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131e71370_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x131e84290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.5, 9;
    %load/vec4 v0x131e6c9e0_0;
    %and;
T_8.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x131e71250_0, 0;
    %load/vec4 v0x131e712e0_0;
    %assign/vec4 v0x131e71370_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x131e6c9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131e71250_0, 0;
T_8.6 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x122035110;
T_9 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x12202e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12202df90_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x122045d10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x122049500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x122045d10_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1220472a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x12202df90_0;
    %assign/vec4 v0x12202df90_0, 0;
    %load/vec4 v0x122045d10_0;
    %assign/vec4 v0x122045d10_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x122045da0_0;
    %assign/vec4 v0x12202df90_0, 0;
    %load/vec4 v0x122047330_0;
    %assign/vec4 v0x122045d10_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x122070930;
T_10 ;
    %wait E_0x131e3c650;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122063ab0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x122063b40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122014e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122059160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12202b550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1220449c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12202b5e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12202ba40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122014ea0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x122070db0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12202b9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122044930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12202eaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1220590d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122071990_0, 0, 1;
    %load/vec4 v0x12202eb80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122044930_0, 0, 1;
    %jmp T_10.11;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122063ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122059160_0, 0, 1;
    %load/vec4 v0x122071900_0;
    %load/vec4 v0x122070e40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122044930_0, 0, 1;
    %jmp T_10.18;
T_10.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x122063b40_0, 0, 4;
    %jmp T_10.18;
T_10.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x122063b40_0, 0, 4;
    %jmp T_10.18;
T_10.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x122063b40_0, 0, 4;
    %jmp T_10.18;
T_10.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x122063b40_0, 0, 4;
    %jmp T_10.18;
T_10.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x122063b40_0, 0, 4;
    %jmp T_10.18;
T_10.18 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122063ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122014e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122059160_0, 0, 1;
    %load/vec4 v0x122070e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122044930_0, 0, 1;
    %jmp T_10.23;
T_10.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x122063b40_0, 0, 4;
    %jmp T_10.23;
T_10.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x122063b40_0, 0, 4;
    %jmp T_10.23;
T_10.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x122063b40_0, 0, 4;
    %jmp T_10.23;
T_10.23 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12202b550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122059160_0, 0, 1;
    %load/vec4 v0x122070e40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122044930_0, 0, 1;
    %jmp T_10.28;
T_10.24 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12202b5e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12202ba40_0, 0, 1;
    %jmp T_10.28;
T_10.25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12202b5e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12202ba40_0, 0, 1;
    %jmp T_10.28;
T_10.26 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12202b5e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12202ba40_0, 0, 1;
    %jmp T_10.28;
T_10.28 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1220449c0_0, 0, 1;
    %load/vec4 v0x122070e40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122044930_0, 0, 1;
    %jmp T_10.32;
T_10.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12202b5e0_0, 0, 2;
    %jmp T_10.32;
T_10.30 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12202b5e0_0, 0, 2;
    %jmp T_10.32;
T_10.32 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122014ea0_0, 0, 1;
    %load/vec4 v0x122070e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.36, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122044930_0, 0, 1;
    %jmp T_10.38;
T_10.33 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x122070db0_0, 0, 4;
    %jmp T_10.38;
T_10.34 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x122070db0_0, 0, 4;
    %jmp T_10.38;
T_10.35 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x122070db0_0, 0, 4;
    %jmp T_10.38;
T_10.36 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x122070db0_0, 0, 4;
    %jmp T_10.38;
T_10.38 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12202b9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122059160_0, 0, 1;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12202b9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122059160_0, 0, 1;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122059160_0, 0, 1;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122059160_0, 0, 1;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x122070e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.41, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122044930_0, 0, 1;
    %jmp T_10.43;
T_10.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122059160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12202eaf0_0, 0, 1;
    %jmp T_10.43;
T_10.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1220590d0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x122063b40_0, 0, 4;
    %jmp T_10.43;
T_10.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122071990_0, 0, 1;
    %jmp T_10.43;
T_10.43 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x122095a80;
T_11 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x122063470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x122025450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x122062850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12209b2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12209b340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131ec5dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x122029280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122025790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220633e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220610c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122061d20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1220693b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122061030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122025820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1220253c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122061a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122099c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x122099ca0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x122096bd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x122096c60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1220967c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122069440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122061db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220619a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x122096850_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x12202d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x122029280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122025790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220633e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220610c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122061d20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1220693b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122061030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122025820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1220253c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122061a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122099c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122069440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122061db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220619a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x12202d300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x122025450_0;
    %assign/vec4 v0x122025450_0, 0;
    %load/vec4 v0x122062850_0;
    %assign/vec4 v0x122062850_0, 0;
    %load/vec4 v0x12209b2b0_0;
    %assign/vec4 v0x12209b2b0_0, 0;
    %load/vec4 v0x12209b340_0;
    %assign/vec4 v0x12209b340_0, 0;
    %load/vec4 v0x131ec5dd0_0;
    %assign/vec4 v0x131ec5dd0_0, 0;
    %load/vec4 v0x122029280_0;
    %assign/vec4 v0x122029280_0, 0;
    %load/vec4 v0x122025790_0;
    %assign/vec4 v0x122025790_0, 0;
    %load/vec4 v0x1220633e0_0;
    %assign/vec4 v0x1220633e0_0, 0;
    %load/vec4 v0x1220610c0_0;
    %assign/vec4 v0x1220610c0_0, 0;
    %load/vec4 v0x122061d20_0;
    %assign/vec4 v0x122061d20_0, 0;
    %load/vec4 v0x1220693b0_0;
    %assign/vec4 v0x1220693b0_0, 0;
    %load/vec4 v0x122061030_0;
    %assign/vec4 v0x122061030_0, 0;
    %load/vec4 v0x122025820_0;
    %assign/vec4 v0x122025820_0, 0;
    %load/vec4 v0x1220253c0_0;
    %assign/vec4 v0x1220253c0_0, 0;
    %load/vec4 v0x122061a30_0;
    %assign/vec4 v0x122061a30_0, 0;
    %load/vec4 v0x122099c10_0;
    %assign/vec4 v0x122099c10_0, 0;
    %load/vec4 v0x122096bd0_0;
    %assign/vec4 v0x122096bd0_0, 0;
    %load/vec4 v0x122096c60_0;
    %assign/vec4 v0x122096c60_0, 0;
    %load/vec4 v0x1220967c0_0;
    %assign/vec4 v0x1220967c0_0, 0;
    %load/vec4 v0x122099ca0_0;
    %assign/vec4 v0x122099ca0_0, 0;
    %load/vec4 v0x122069440_0;
    %assign/vec4 v0x122069440_0, 0;
    %load/vec4 v0x122061db0_0;
    %assign/vec4 v0x122061db0_0, 0;
    %load/vec4 v0x1220619a0_0;
    %assign/vec4 v0x1220619a0_0, 0;
    %load/vec4 v0x122096850_0;
    %assign/vec4 v0x122096850_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x12206b2c0_0;
    %assign/vec4 v0x122025450_0, 0;
    %load/vec4 v0x122062c60_0;
    %assign/vec4 v0x122062850_0, 0;
    %load/vec4 v0x122072070_0;
    %assign/vec4 v0x12209b2b0_0, 0;
    %load/vec4 v0x122072100_0;
    %assign/vec4 v0x12209b340_0, 0;
    %load/vec4 v0x122062cf0_0;
    %assign/vec4 v0x131ec5dd0_0, 0;
    %load/vec4 v0x1220aafc0_0;
    %assign/vec4 v0x122096bd0_0, 0;
    %load/vec4 v0x131e24270_0;
    %assign/vec4 v0x122029280_0, 0;
    %load/vec4 v0x131e24300_0;
    %assign/vec4 v0x122025790_0, 0;
    %load/vec4 v0x1220291f0_0;
    %assign/vec4 v0x1220633e0_0, 0;
    %load/vec4 v0x12202dd50_0;
    %assign/vec4 v0x1220610c0_0, 0;
    %load/vec4 v0x12203d1a0_0;
    %assign/vec4 v0x122061d20_0, 0;
    %load/vec4 v0x122044590_0;
    %assign/vec4 v0x1220693b0_0, 0;
    %load/vec4 v0x12202dcc0_0;
    %assign/vec4 v0x122061030_0, 0;
    %load/vec4 v0x131ea91e0_0;
    %assign/vec4 v0x122025820_0, 0;
    %load/vec4 v0x131ea9270_0;
    %assign/vec4 v0x1220253c0_0, 0;
    %load/vec4 v0x12202e870_0;
    %assign/vec4 v0x122061a30_0, 0;
    %load/vec4 v0x1220359e0_0;
    %assign/vec4 v0x122099c10_0, 0;
    %load/vec4 v0x1220ab050_0;
    %assign/vec4 v0x122096c60_0, 0;
    %load/vec4 v0x122086e10_0;
    %assign/vec4 v0x1220967c0_0, 0;
    %load/vec4 v0x122035a70_0;
    %assign/vec4 v0x122099ca0_0, 0;
    %load/vec4 v0x122044620_0;
    %assign/vec4 v0x122069440_0, 0;
    %load/vec4 v0x12203d230_0;
    %assign/vec4 v0x122061db0_0, 0;
    %load/vec4 v0x12202e7e0_0;
    %assign/vec4 v0x1220619a0_0, 0;
    %load/vec4 v0x122086ea0_0;
    %assign/vec4 v0x122096850_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12206a7a0;
T_12 ;
    %wait E_0x131e0c410;
    %load/vec4 v0x131e7aac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12205bf90_0, 0, 32;
    %jmp T_12.7;
T_12.0 ;
    %load/vec4 v0x12200e890_0;
    %load/vec4 v0x1220062f0_0;
    %add;
    %store/vec4 v0x12205bf90_0, 0, 32;
    %jmp T_12.7;
T_12.1 ;
    %load/vec4 v0x12200e890_0;
    %load/vec4 v0x1220062f0_0;
    %sub;
    %store/vec4 v0x12205bf90_0, 0, 32;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x12200e890_0;
    %load/vec4 v0x1220062f0_0;
    %and;
    %store/vec4 v0x12205bf90_0, 0, 32;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0x12200e890_0;
    %load/vec4 v0x1220062f0_0;
    %or;
    %store/vec4 v0x12205bf90_0, 0, 32;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x12200e890_0;
    %load/vec4 v0x1220062f0_0;
    %mul;
    %store/vec4 v0x12205bf90_0, 0, 32;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x12200e890_0;
    %store/vec4 v0x12205bf90_0, 0, 32;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x12206a160;
T_13 ;
    %wait E_0x131e0c870;
    %load/vec4 v0x1220441a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122035600_0, 0, 1;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x122043e10_0;
    %load/vec4 v0x122044d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x122035600_0, 0, 1;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x122043e10_0;
    %load/vec4 v0x122044d40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x122035600_0, 0, 1;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x122043e10_0;
    %load/vec4 v0x122044d40_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x122035600_0, 0, 1;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x122044d40_0;
    %load/vec4 v0x122043e10_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x122035600_0, 0, 1;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x12206adc0;
T_14 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x122057ce0_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.2, 8;
    %load/vec4 v0x122071480_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12208a9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220a9d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220a8fc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x122084870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122068da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131e49fa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x122042ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12209fe00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x122033de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122041ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131e0cc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131e14590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131e9d4a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x131e911d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.3, 8;
    %load/vec4 v0x12208a9f0_0;
    %assign/vec4 v0x12208a9f0_0, 0;
    %load/vec4 v0x1220a9d20_0;
    %assign/vec4 v0x1220a9d20_0, 0;
    %load/vec4 v0x1220a8fc0_0;
    %assign/vec4 v0x1220a8fc0_0, 0;
    %load/vec4 v0x122084870_0;
    %assign/vec4 v0x122084870_0, 0;
    %load/vec4 v0x122068da0_0;
    %assign/vec4 v0x122068da0_0, 0;
    %load/vec4 v0x131e49fa0_0;
    %assign/vec4 v0x131e49fa0_0, 0;
    %load/vec4 v0x122042ed0_0;
    %assign/vec4 v0x122042ed0_0, 0;
    %load/vec4 v0x12209fe00_0;
    %assign/vec4 v0x12209fe00_0, 0;
    %load/vec4 v0x122033de0_0;
    %assign/vec4 v0x122033de0_0, 0;
    %load/vec4 v0x122041ea0_0;
    %assign/vec4 v0x122041ea0_0, 0;
    %load/vec4 v0x131e0cc30_0;
    %assign/vec4 v0x131e0cc30_0, 0;
    %load/vec4 v0x131e14590_0;
    %assign/vec4 v0x131e14590_0, 0;
    %load/vec4 v0x131e9d4a0_0;
    %assign/vec4 v0x131e9d4a0_0, 0;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x12208a910_0;
    %assign/vec4 v0x12208a9f0_0, 0;
    %load/vec4 v0x1220a9c40_0;
    %assign/vec4 v0x1220a9d20_0, 0;
    %load/vec4 v0x1220a8ee0_0;
    %assign/vec4 v0x1220a8fc0_0, 0;
    %load/vec4 v0x122084790_0;
    %assign/vec4 v0x122084870_0, 0;
    %load/vec4 v0x122068cc0_0;
    %assign/vec4 v0x122068da0_0, 0;
    %load/vec4 v0x131e49d20_0;
    %assign/vec4 v0x131e49fa0_0, 0;
    %load/vec4 v0x122042df0_0;
    %assign/vec4 v0x122042ed0_0, 0;
    %load/vec4 v0x131e85e10_0;
    %assign/vec4 v0x12209fe00_0, 0;
    %load/vec4 v0x122041f80_0;
    %assign/vec4 v0x122033de0_0, 0;
    %load/vec4 v0x12209ff10_0;
    %assign/vec4 v0x122041ea0_0, 0;
    %load/vec4 v0x122033d00_0;
    %assign/vec4 v0x131e0cc30_0, 0;
    %load/vec4 v0x12202db00_0;
    %assign/vec4 v0x131e14590_0, 0;
    %load/vec4 v0x122057dc0_0;
    %assign/vec4 v0x131e9d4a0_0, 0;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x131e07c90;
T_15 ;
    %wait E_0x122077b40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131e26200_0, 0, 1;
    %load/vec4 v0x131e41530_0;
    %flag_set/vec4 10;
    %jmp/1 T_15.4, 10;
    %load/vec4 v0x131e415c0_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_15.4;
    %flag_get/vec4 10;
    %jmp/0 T_15.3, 10;
    %load/vec4 v0x122024df0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x122024df0_0;
    %load/vec4 v0x131e41650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_15.5, 4;
    %load/vec4 v0x122024df0_0;
    %load/vec4 v0x131e416e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_15.5;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131e26200_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x131e41770_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.9, 10;
    %load/vec4 v0x131e26170_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.8, 9;
    %load/vec4 v0x131e26170_0;
    %load/vec4 v0x131e41650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_15.10, 4;
    %load/vec4 v0x131e26170_0;
    %load/vec4 v0x131e416e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_15.10;
    %and;
T_15.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131e26200_0, 0, 1;
T_15.6 ;
    %load/vec4 v0x131e26290_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.14, 10;
    %load/vec4 v0x131e26320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.13, 9;
    %load/vec4 v0x131e26320_0;
    %load/vec4 v0x131e41650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_15.15, 4;
    %load/vec4 v0x131e26320_0;
    %load/vec4 v0x131e416e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_15.15;
    %and;
T_15.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131e26200_0, 0, 1;
T_15.11 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1220c53d0;
T_16 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x1220c6b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220c65a0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x1220c65a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x1220c65a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c6bd0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x1220c65a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c6ab0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1220c65a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c6c60, 0, 4;
    %load/vec4 v0x1220c65a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1220c65a0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1220c6cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x1220c64b0_0;
    %load/vec4 v0x1220c6d80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c6bd0, 0, 4;
    %load/vec4 v0x1220c6ec0_0;
    %load/vec4 v0x1220c6d80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c6ab0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1220c6d80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c6c60, 0, 4;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1220c0670;
T_17 ;
    %wait E_0x12202edb0;
    %load/vec4 v0x1220c2ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x1220c3660_0, 0, 32;
    %jmp T_17.5;
T_17.0 ;
    %load/vec4 v0x1220c2b90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1220c32c0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1220c3660_0, 0, 32;
    %jmp T_17.5;
T_17.1 ;
    %load/vec4 v0x1220c2b90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1220c32c0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1220c3660_0, 0, 32;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x1220c2b90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1220c32c0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x1220c3660_0, 0, 32;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x1220c2b90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1220c32c0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x1220c3660_0, 0, 32;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1220c0670;
T_18 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x1220c43e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1220c4dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1220c2930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220c3fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220c4080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220c3dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220c41d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1220c3e80_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x1220c4120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1220c3f30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1220c4280_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x1220c4330_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c5100, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c5100, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c5100, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c5100, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1220c4dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1220c4dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1220c2930_0, 0;
    %jmp T_18.5;
T_18.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1220c2930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220c3fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220c4080_0, 0;
    %load/vec4 v0x1220c4680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.8, 9;
    %load/vec4 v0x1220c49d0_0;
    %and;
T_18.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x1220c4d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %jmp T_18.13;
T_18.9 ;
    %load/vec4 v0x1220c4a70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1220c32c0, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v0x1220c45d0_0;
    %load/vec4 v0x1220c4520_0;
    %store/vec4 v0x1220c0a20_0, 0, 4;
    %store/vec4 v0x1220c0fc0_0, 0, 32;
    %store/vec4 v0x1220c1050_0, 0, 32;
    %callf/vec4 TD_matmul_tb.uut.mem_stage_inst.dcache.merge_word, S_0x1220c0db0;
    %load/vec4 v0x1220c4a70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c32c0, 0, 4;
    %jmp T_18.13;
T_18.10 ;
    %load/vec4 v0x1220c4a70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1220c32c0, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0x1220c45d0_0;
    %load/vec4 v0x1220c4520_0;
    %store/vec4 v0x1220c0a20_0, 0, 4;
    %store/vec4 v0x1220c0fc0_0, 0, 32;
    %store/vec4 v0x1220c1050_0, 0, 32;
    %callf/vec4 TD_matmul_tb.uut.mem_stage_inst.dcache.merge_word, S_0x1220c0db0;
    %load/vec4 v0x1220c4a70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c32c0, 4, 5;
    %jmp T_18.13;
T_18.11 ;
    %load/vec4 v0x1220c4a70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1220c32c0, 4;
    %parti/s 32, 64, 8;
    %load/vec4 v0x1220c45d0_0;
    %load/vec4 v0x1220c4520_0;
    %store/vec4 v0x1220c0a20_0, 0, 4;
    %store/vec4 v0x1220c0fc0_0, 0, 32;
    %store/vec4 v0x1220c1050_0, 0, 32;
    %callf/vec4 TD_matmul_tb.uut.mem_stage_inst.dcache.merge_word, S_0x1220c0db0;
    %load/vec4 v0x1220c4a70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c32c0, 4, 5;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x1220c4a70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1220c32c0, 4;
    %parti/s 32, 96, 8;
    %load/vec4 v0x1220c45d0_0;
    %load/vec4 v0x1220c4520_0;
    %store/vec4 v0x1220c0a20_0, 0, 4;
    %store/vec4 v0x1220c0fc0_0, 0, 32;
    %store/vec4 v0x1220c1050_0, 0, 32;
    %callf/vec4 TD_matmul_tb.uut.mem_stage_inst.dcache.merge_word, S_0x1220c0db0;
    %load/vec4 v0x1220c4a70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c32c0, 4, 5;
    %jmp T_18.13;
T_18.13 ;
    %pop/vec4 1;
T_18.6 ;
    %load/vec4 v0x1220c3710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.16, 9;
    %load/vec4 v0x1220c33c0_0;
    %nor/r;
    %and;
T_18.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1220c3fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220c4080_0, 0;
    %load/vec4 v0x1220c2e20_0;
    %assign/vec4 v0x1220c3dd0_0, 0;
    %load/vec4 v0x1220c2c30_0;
    %assign/vec4 v0x1220c4120_0, 0;
    %load/vec4 v0x1220c2b90_0;
    %assign/vec4 v0x1220c3f30_0, 0;
    %load/vec4 v0x1220c2ce0_0;
    %assign/vec4 v0x1220c4280_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x1220c4330_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1220c4dd0_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %load/vec4 v0x1220c4f20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.19, 9;
    %load/vec4 v0x1220c33c0_0;
    %nor/r;
    %and;
T_18.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220c3fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1220c4080_0, 0;
    %load/vec4 v0x1220c2e20_0;
    %assign/vec4 v0x1220c3dd0_0, 0;
    %load/vec4 v0x1220c3170_0;
    %assign/vec4 v0x1220c41d0_0, 0;
    %load/vec4 v0x1220c2ed0_0;
    %assign/vec4 v0x1220c3e80_0, 0;
    %load/vec4 v0x1220c2c30_0;
    %assign/vec4 v0x1220c4120_0, 0;
    %load/vec4 v0x1220c2b90_0;
    %assign/vec4 v0x1220c3f30_0, 0;
    %load/vec4 v0x1220c2ce0_0;
    %assign/vec4 v0x1220c4280_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1220c4dd0_0, 0;
    %jmp T_18.18;
T_18.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1220c4dd0_0, 0;
T_18.18 ;
T_18.15 ;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0x1220c3fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %load/vec4 v0x1220c2930_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_18.22, 4;
    %load/vec4 v0x1220c3a20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1220c4330_0, 4, 5;
T_18.22 ;
    %load/vec4 v0x1220c2930_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_18.24, 4;
    %load/vec4 v0x1220c3a20_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1220c4330_0, 4, 5;
T_18.24 ;
    %load/vec4 v0x1220c2930_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_18.26, 4;
    %load/vec4 v0x1220c3a20_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1220c4330_0, 4, 5;
T_18.26 ;
    %load/vec4 v0x1220c2930_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_18.28, 4;
    %load/vec4 v0x1220c3a20_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1220c4330_0, 4, 5;
T_18.28 ;
T_18.20 ;
    %load/vec4 v0x1220c2930_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_18.30, 4;
    %load/vec4 v0x1220c3fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.32, 8;
    %load/vec4 v0x1220c4330_0;
    %load/vec4 v0x1220c3f30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c32c0, 0, 4;
    %load/vec4 v0x1220c4120_0;
    %load/vec4 v0x1220c3f30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c5060, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1220c3f30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c5100, 0, 4;
T_18.32 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1220c4dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1220c2930_0, 0;
    %jmp T_18.31;
T_18.30 ;
    %load/vec4 v0x1220c2930_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1220c2930_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1220c4dd0_0, 0;
T_18.31 ;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1220c0670;
T_19 ;
    %wait E_0x12202ed70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1220c3b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1220c28a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220c3870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220c3d40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1220c3990_0, 0, 4;
    %load/vec4 v0x1220c4dd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x1220c3fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1220c2930_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.6, 5;
    %load/vec4 v0x1220c2930_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_19.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1220c3b40_0, 0, 1;
    %load/vec4 v0x1220c3460_0;
    %load/vec4 v0x1220c2930_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1220c3870_0, 0, 32;
T_19.4 ;
T_19.2 ;
    %load/vec4 v0x1220c4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %load/vec4 v0x1220c2930_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1220c28a0_0, 0, 1;
    %load/vec4 v0x1220c3dd0_0;
    %store/vec4 v0x1220c3870_0, 0, 32;
    %load/vec4 v0x1220c41d0_0;
    %store/vec4 v0x1220c3d40_0, 0, 32;
    %load/vec4 v0x1220c3e80_0;
    %store/vec4 v0x1220c3990_0, 0, 4;
T_19.9 ;
T_19.7 ;
T_19.0 ;
    %load/vec4 v0x1220c4680_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.14, 10;
    %load/vec4 v0x1220c3b40_0;
    %nor/r;
    %and;
T_19.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.13, 9;
    %load/vec4 v0x1220c4080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.15, 9;
    %load/vec4 v0x1220c2930_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.15;
    %nor/r;
    %and;
T_19.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1220c28a0_0, 0, 1;
    %load/vec4 v0x1220c4470_0;
    %store/vec4 v0x1220c3870_0, 0, 32;
    %load/vec4 v0x1220c45d0_0;
    %store/vec4 v0x1220c3d40_0, 0, 32;
    %load/vec4 v0x1220c4520_0;
    %store/vec4 v0x1220c3990_0, 0, 4;
T_19.11 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1220c0670;
T_20 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x1220c43e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220c4fc0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1220c4f20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.3, 9;
    %load/vec4 v0x1220c33c0_0;
    %and;
T_20.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_20.2, 8;
    %load/vec4 v0x1220c30d0_0;
    %and;
T_20.2;
    %assign/vec4 v0x1220c4fc0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1220c7380;
T_21 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x1220c8d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220c8cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220c8a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220c8bb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1220c8b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220c8050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220c8df0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1220c7a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220c83a0_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x1220c83a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1220c83a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c8170, 0, 4;
    %load/vec4 v0x1220c83a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1220c83a0_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1220c8170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1220c8170, 4;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1220c8170, 4;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1220c8170, 4;
    %and;
    %assign/vec4 v0x1220c8050_0, 0;
    %load/vec4 v0x1220c9090_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_21.4, 8;
    %load/vec4 v0x1220c8050_0;
    %and;
T_21.4;
    %assign/vec4 v0x1220c8df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1220c7970_0, 0, 1;
    %load/vec4 v0x1220c9090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.7, 9;
    %load/vec4 v0x1220c8050_0;
    %nor/r;
    %and;
T_21.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220c83a0_0, 0, 32;
T_21.8 ;
    %load/vec4 v0x1220c83a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.9, 5;
    %ix/getv/s 4, v0x1220c83a0_0;
    %load/vec4a v0x1220c8170, 4;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.12, 9;
    %load/vec4 v0x1220c7970_0;
    %nor/r;
    %and;
T_21.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %load/vec4 v0x1220c8e80_0;
    %ix/getv/s 3, v0x1220c83a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c7c30, 0, 4;
    %load/vec4 v0x1220c8fe0_0;
    %ix/getv/s 3, v0x1220c83a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c7f50, 0, 4;
    %load/vec4 v0x1220c8f30_0;
    %ix/getv/s 3, v0x1220c83a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c7e50, 0, 4;
    %load/vec4 v0x1220c7a10_0;
    %ix/getv/s 3, v0x1220c83a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c7d50, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x1220c83a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c8170, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1220c7970_0, 0, 1;
T_21.10 ;
    %load/vec4 v0x1220c83a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1220c83a0_0, 0, 32;
    %jmp T_21.8;
T_21.9 ;
    %load/vec4 v0x1220c7970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.13, 8;
    %load/vec4 v0x1220c7a10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1220c7a10_0, 0;
T_21.13 ;
T_21.5 ;
    %load/vec4 v0x1220c8c40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.17, 9;
    %load/vec4 v0x1220c8cd0_0;
    %and;
T_21.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.15, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1220c82f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c8170, 0, 4;
T_21.15 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1220c7380;
T_22 ;
    %wait E_0x1220c7880;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1220c8cd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220c8a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220c8bb0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1220c8b20_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1220c82f0_0, 0, 2;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1220c7ac0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220c8450_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x1220c8450_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_22.1, 5;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c8170, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7d50, 4;
    %load/vec4 v0x1220c7ac0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1220c8cd0_0, 0, 1;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7c30, 4;
    %store/vec4 v0x1220c8a60_0, 0, 32;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7f50, 4;
    %store/vec4 v0x1220c8bb0_0, 0, 32;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7e50, 4;
    %store/vec4 v0x1220c8b20_0, 0, 4;
    %load/vec4 v0x1220c8450_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x1220c82f0_0, 0, 2;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7d50, 4;
    %store/vec4 v0x1220c7ac0_0, 0, 8;
T_22.2 ;
    %load/vec4 v0x1220c8450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1220c8450_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1220c7380;
T_23 ;
    %wait E_0x1220c7770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1220c8880_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220c87e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1220c85c0_0, 0, 4;
    %load/vec4 v0x1220c8920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1220c7b80_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220c8450_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x1220c8450_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.3, 5;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c8170, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.6, 9;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7c30, 4;
    %parti/s 30, 2, 3;
    %load/vec4 v0x1220c8500_0;
    %parti/s 30, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x1220c89c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.9, 9;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7e50, 4;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %load/vec4 v0x1220c8880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_23.12, 8;
    %load/vec4 v0x1220c7b80_0;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7d50, 4;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 8, 5;
T_23.12;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1220c8880_0, 0, 1;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7f50, 4;
    %store/vec4 v0x1220c87e0_0, 0, 32;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7e50, 4;
    %store/vec4 v0x1220c85c0_0, 0, 4;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7d50, 4;
    %store/vec4 v0x1220c7b80_0, 0, 8;
T_23.10 ;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x1220c89c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.15, 9;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7e50, 4;
    %load/vec4 v0x1220c8650_0;
    %part/u 1;
    %and;
T_23.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.13, 8;
    %load/vec4 v0x1220c8880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_23.18, 8;
    %load/vec4 v0x1220c7b80_0;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7d50, 4;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 8, 5;
T_23.18;
    %jmp/0xz  T_23.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1220c8880_0, 0, 1;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7f50, 4;
    %store/vec4 v0x1220c87e0_0, 0, 32;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7e50, 4;
    %store/vec4 v0x1220c85c0_0, 0, 4;
    %ix/getv/s 4, v0x1220c8450_0;
    %load/vec4a v0x1220c7d50, 4;
    %store/vec4 v0x1220c7b80_0, 0, 8;
T_23.16 ;
T_23.13 ;
T_23.8 ;
T_23.4 ;
    %load/vec4 v0x1220c8450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1220c8450_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1220bfd00;
T_24 ;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220c0310, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220c0310, 4, 0;
    %pushi/vec4 153, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220c0310, 4, 0;
    %end;
    .thread T_24;
    .scope S_0x1220bfd00;
T_25 ;
    %wait E_0x122060e30;
    %load/vec4 v0x1220c05e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1220c0160_0;
    %parti/s 16, 2, 3;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x1220c0310, 4;
    %store/vec4 v0x1220c04c0_0, 0, 32;
    %load/vec4 v0x1220c01f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x1220c03a0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1220c04c0_0, 4, 8;
T_25.2 ;
    %load/vec4 v0x1220c01f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x1220c03a0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1220c04c0_0, 4, 8;
T_25.4 ;
    %load/vec4 v0x1220c01f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x1220c03a0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1220c04c0_0, 4, 8;
T_25.6 ;
    %load/vec4 v0x1220c01f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v0x1220c03a0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1220c04c0_0, 4, 8;
T_25.8 ;
    %load/vec4 v0x1220c04c0_0;
    %load/vec4 v0x1220c0160_0;
    %parti/s 16, 2, 3;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220c0310, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1220bee90;
T_26 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x1220bf5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220bf750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1220bf510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220bf240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220bf3f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1220bf2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220bf750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1220bf510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220bf240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220bf3f0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1220bf630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x1220bf750_0;
    %assign/vec4 v0x1220bf750_0, 0;
    %load/vec4 v0x1220bf510_0;
    %assign/vec4 v0x1220bf510_0, 0;
    %load/vec4 v0x1220bf240_0;
    %assign/vec4 v0x1220bf240_0, 0;
    %load/vec4 v0x1220bf3f0_0;
    %assign/vec4 v0x1220bf3f0_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x1220bf6c0_0;
    %assign/vec4 v0x1220bf750_0, 0;
    %load/vec4 v0x1220bf480_0;
    %assign/vec4 v0x1220bf510_0, 0;
    %load/vec4 v0x1220bf1b0_0;
    %assign/vec4 v0x1220bf240_0, 0;
    %load/vec4 v0x1220bf360_0;
    %assign/vec4 v0x1220bf3f0_0, 0;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x131e6a430;
T_27 ;
    %wait E_0x131e757e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x131e6a6c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1220bebc0_0, 0, 2;
    %load/vec4 v0x131e6a630_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.3, 10;
    %load/vec4 v0x131e6a5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0x131e6a5a0_0;
    %load/vec4 v0x1220bec50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x131e6a6c0_0, 0, 2;
T_27.0 ;
    %load/vec4 v0x131e6a630_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.7, 10;
    %load/vec4 v0x131e6a5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.6, 9;
    %load/vec4 v0x131e6a5a0_0;
    %load/vec4 v0x1220bece0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1220bebc0_0, 0, 2;
T_27.4 ;
    %load/vec4 v0x1220bee00_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.12, 11;
    %load/vec4 v0x1220bed70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.11, 10;
    %load/vec4 v0x1220bed70_0;
    %load/vec4 v0x1220bec50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.10, 9;
    %load/vec4 v0x131e6a6c0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x131e6a6c0_0, 0, 2;
T_27.8 ;
    %load/vec4 v0x1220bee00_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.17, 11;
    %load/vec4 v0x1220bed70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.16, 10;
    %load/vec4 v0x1220bed70_0;
    %load/vec4 v0x1220bece0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.15, 9;
    %load/vec4 v0x1220bebc0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1220bebc0_0, 0, 2;
T_27.13 ;
    %load/vec4 v0x1220bee00_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.22, 11;
    %load/vec4 v0x1220bed70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.21, 10;
    %load/vec4 v0x1220bed70_0;
    %load/vec4 v0x1220bec50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.20, 9;
    %load/vec4 v0x131e6a6c0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x131e6a6c0_0, 0, 2;
T_27.18 ;
    %load/vec4 v0x1220bee00_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.27, 11;
    %load/vec4 v0x1220bed70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.26, 10;
    %load/vec4 v0x1220bed70_0;
    %load/vec4 v0x1220bece0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.25, 9;
    %load/vec4 v0x1220bebc0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.23, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1220bebc0_0, 0, 2;
T_27.23 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1220ce0f0;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220ced90_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x1220ced90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1220ced90_0;
    %store/vec4a v0x1220cea60, 4, 0;
    %load/vec4 v0x1220ced90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1220ced90_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_0x1220ce0f0;
T_29 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x1220cf190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220ced90_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x1220ced90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1220ced90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220cea60, 0, 4;
    %load/vec4 v0x1220ced90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1220ced90_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1220cf220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.6, 9;
    %load/vec4 v0x1220cee30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_29.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x1220ceb00_0;
    %load/vec4 v0x1220cee30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1220cea60, 0, 4;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x122087630;
T_30 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x1220d6060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220d5970_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1220d5a00_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1220d5b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1220d5970_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1220d5a00_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x1220d5970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x1220d5a00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_30.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220d5970_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x1220d5a00_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x1220d5a00_0, 0;
T_30.7 ;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x122087630;
T_31 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x1220d6060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131e778e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220d62f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220d6380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220d6410_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x1220d64a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1220d67e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x1220d3620_0;
    %assign/vec4 v0x131e778e0_0, 0;
    %load/vec4 v0x1220d3590_0;
    %assign/vec4 v0x1220d62f0_0, 0;
    %load/vec4 v0x1220d3590_0;
    %addi 4096, 0, 32;
    %assign/vec4 v0x1220d6380_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1220d64a0_0, 4, 5;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x1220d5230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1220d64a0_0, 4, 5;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x12200c5e0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1220d6e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1220d7800_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x12200c5e0;
T_33 ;
    %delay 5000, 0;
    %load/vec4 v0x1220d6e30_0;
    %inv;
    %store/vec4 v0x1220d6e30_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x12200c5e0;
T_34 ;
    %wait E_0x131e1a940;
    %load/vec4 v0x1220d7800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220d6ec0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x1220d7a20_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x1220d70e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220d7990_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x1220d6f50_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x1220d74b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220d7040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220d7760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220d7400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220d6d10_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x1220d7560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220d7ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220d7b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220d6da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220d76c0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x1220d7cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220d7c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220d7d60_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1220d6ec0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1220d6ec0_0, 0;
    %load/vec4 v0x1220d7a20_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_34.4, 4;
    %load/vec4 v0x1220d5d10_0;
    %pushi/vec4 4168, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_34.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x1220d6ec0_0;
    %assign/vec4 v0x1220d7a20_0, 0;
T_34.2 ;
    %load/vec4 v0x1220cbc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.5, 8;
    %load/vec4 v0x1220d7ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1220d7ab0_0, 0;
    %load/vec4 v0x1220d76c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.7, 8;
    %load/vec4 v0x1220d7b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1220d7b50_0, 0;
    %load/vec4 v0x1220cb520_0;
    %load/vec4 v0x1220d7cb0_0;
    %cmp/u;
    %jmp/0xz  T_34.9, 5;
    %load/vec4 v0x1220cb520_0;
    %assign/vec4 v0x1220d7cb0_0, 0;
T_34.9 ;
    %load/vec4 v0x1220d7c00_0;
    %load/vec4 v0x1220cb520_0;
    %cmp/u;
    %jmp/0xz  T_34.11, 5;
    %load/vec4 v0x1220cb520_0;
    %assign/vec4 v0x1220d7c00_0, 0;
T_34.11 ;
    %load/vec4 v0x1220d7d60_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_34.13, 5;
    %load/vec4 v0x1220d7d60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1220d7d60_0, 0;
    %vpi_call 2 84 "$display", "[MATMUL] store sample: pc=0x%08h addr=0x%08h data=0x%08h x1=0x%08h x2=0x%08h x3=0x%08h x4=0x%08h x5=0x%08h", v0x1220cc770_0, v0x1220cb520_0, v0x1220cdd70_0, &A<v0x1220cea60, 1>, &A<v0x1220cea60, 2>, &A<v0x1220cea60, 3>, &A<v0x1220cea60, 4>, &A<v0x1220cea60, 5> {0 0 0};
T_34.13 ;
T_34.7 ;
    %load/vec4 v0x1220cc770_0;
    %assign/vec4 v0x1220d7560_0, 0;
    %load/vec4 v0x1220d7990_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.17, 9;
    %load/vec4 v0x1220cb520_0;
    %pushi/vec4 196860, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_34.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.15, 8;
    %load/vec4 v0x1220d6ec0_0;
    %assign/vec4 v0x1220d70e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1220d7990_0, 0;
    %pushi/vec4 1000, 0, 32;
    %assign/vec4 v0x1220d6f50_0, 0;
T_34.15 ;
    %load/vec4 v0x1220cb520_0;
    %cmpi/u 131328, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_34.20, 5;
    %load/vec4 v0x1220cb520_0;
    %cmpi/u 196860, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_34.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.18, 8;
    %load/vec4 v0x1220cb520_0;
    %assign/vec4 v0x1220d7400_0, 0;
    %load/vec4 v0x1220d6d10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1220d6d10_0, 0;
    %load/vec4 v0x1220d76c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.21, 8;
    %load/vec4 v0x1220d6da0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1220d6da0_0, 0;
T_34.21 ;
T_34.18 ;
T_34.5 ;
    %load/vec4 v0x1220cbc60_0;
    %assign/vec4 v0x1220d76c0_0, 0;
    %load/vec4 v0x1220d7040_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.25, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1220cea60, 4;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_34.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.23, 8;
    %pushi/vec4 1000, 0, 32;
    %assign/vec4 v0x1220d6f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1220d7040_0, 0;
T_34.23 ;
    %load/vec4 v0x1220d6f50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_34.26, 5;
    %load/vec4 v0x1220d6f50_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x1220d6f50_0, 0;
    %jmp T_34.27;
T_34.26 ;
    %load/vec4 v0x1220d6f50_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_34.30, 4;
    %load/vec4 v0x1220d7040_0;
    %nor/r;
    %and;
T_34.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1220d7040_0, 0;
T_34.28 ;
T_34.27 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1220cea60, 4;
    %load/vec4 v0x1220d74b0_0;
    %cmp/ne;
    %jmp/0xz  T_34.31, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1220cea60, 4;
    %assign/vec4 v0x1220d74b0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1220cea60, 4;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_34.33, 4;
    %vpi_call 2 124 "$display", "[MATMUL] progress: i=%0d cycle=%0d", &A<v0x1220cea60, 5>, v0x1220d6ec0_0 {0 0 0};
T_34.33 ;
T_34.31 ;
    %load/vec4 v0x1220d6ec0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_34.37, 4;
    %load/vec4 v0x1220d6ec0_0;
    %pushi/vec4 1000000, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_34.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.35, 8;
    %vpi_call 2 129 "$display", "[MATMUL] mem sample: c0=0x%08h c_mid=0x%08h c_last=0x%08h last_store=0x%08h count=%0d stores(cycles=%0d events=%0d c_events=%0d)", &A<v0x1220c0310, 32832>, &A<v0x1220c0310, 41024>, &A<v0x1220c0310, 49215>, v0x1220d7400_0, v0x1220d6d10_0, v0x1220d7ab0_0, v0x1220d7b50_0, v0x1220d6da0_0 {0 0 0};
T_34.35 ;
    %load/vec4 v0x1220d7040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.40, 9;
    %load/vec4 v0x1220d7760_0;
    %nor/r;
    %and;
T_34.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.38, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220d7240_0, 0, 32;
T_34.41 ;
    %load/vec4 v0x1220d7240_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_34.42, 5;
    %pushi/vec4 32832, 0, 32;
    %load/vec4 v0x1220d7240_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1220c0310, 4;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x1220d7240_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1220c0310, 4;
    %cmp/ne;
    %jmp/0xz  T_34.43, 6;
    %load/vec4 v0x1220d7610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1220d7610_0, 0, 32;
    %load/vec4 v0x1220d7190_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_34.45, 4;
    %load/vec4 v0x1220d7240_0;
    %store/vec4 v0x1220d7190_0, 0, 32;
T_34.45 ;
T_34.43 ;
    %load/vec4 v0x1220d7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1220d7240_0, 0, 32;
    %jmp T_34.41;
T_34.42 ;
    %vpi_call 2 145 "$display", "[MATMUL] c[0]=0x%08h c[last]=0x%08h", &A<v0x1220c0310, 32832>, &A<v0x1220c0310, 49215> {0 0 0};
    %load/vec4 v0x1220d7a20_0;
    %cmpi/ne 4294967295, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_34.49, 4;
    %load/vec4 v0x1220d70e0_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_34.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.47, 8;
    %load/vec4 v0x1220d70e0_0;
    %load/vec4 v0x1220d7a20_0;
    %sub;
    %addi 1, 0, 32;
    %vpi_call 2 149 "$display", "[MATMUL] loop_cycles=%0d total_cycles=%0d", S<0,vec4,s32>, v0x1220d6ec0_0 {1 0 0};
    %jmp T_34.48;
T_34.47 ;
    %vpi_call 2 152 "$display", "[MATMUL] loop_cycles=NA total_cycles=%0d", v0x1220d6ec0_0 {0 0 0};
T_34.48 ;
    %load/vec4 v0x1220d7990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.50, 8;
    %vpi_call 2 155 "$display", "[MATMUL] WARN: store to 0x%08h not observed", P_0x131e070f0 {0 0 0};
    %vpi_call 2 156 "$display", "[MATMUL] last_c_store=0x%08h count=%0d base_c=0x%08h", v0x1220d7400_0, v0x1220d6d10_0, P_0x131e07070 {0 0 0};
    %vpi_call 2 158 "$display", "[MATMUL] store cycles=%0d events=%0d c_events=%0d last_pc=0x%08h", v0x1220d7ab0_0, v0x1220d7b50_0, v0x1220d6da0_0, v0x1220d7560_0 {0 0 0};
    %vpi_call 2 160 "$display", "[MATMUL] store addr range: min=0x%08h max=0x%08h", v0x1220d7cb0_0, v0x1220d7c00_0 {0 0 0};
T_34.50 ;
    %load/vec4 v0x1220d7610_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_34.52, 4;
    %vpi_call 2 164 "$display", "[MATMUL] WARN: mismatches=%0d first_bad=%0d", v0x1220d7610_0, v0x1220d7190_0 {0 0 0};
T_34.52 ;
    %load/vec4 v0x1220d7610_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.54, 4;
    %vpi_call 2 168 "$display", "[MATMUL] PASS" {0 0 0};
    %jmp T_34.55;
T_34.54 ;
    %vpi_call 2 170 "$display", "[MATMUL] FAIL" {0 0 0};
T_34.55 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1220d7760_0, 0;
T_34.38 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x12200c5e0;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220d7610_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1220d7190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220d7240_0, 0, 32;
T_35.0 ;
    %load/vec4 v0x1220d7240_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_35.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1220d7240_0;
    %store/vec4a v0x1220c0310, 4, 0;
    %load/vec4 v0x1220d7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1220d7240_0, 0, 32;
    %jmp T_35.0;
T_35.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220d7240_0, 0, 32;
T_35.2 ;
    %load/vec4 v0x1220d7240_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_35.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220d7350_0, 0, 32;
T_35.4 ;
    %load/vec4 v0x1220d7350_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_35.5, 5;
    %load/vec4 v0x1220d7240_0;
    %load/vec4 v0x1220d7350_0;
    %add;
    %addi 1, 0, 32;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x1220d7240_0;
    %muli 128, 0, 32;
    %add;
    %load/vec4 v0x1220d7350_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x1220c0310, 4, 0;
    %load/vec4 v0x1220d7240_0;
    %load/vec4 v0x1220d7350_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_35.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_35.7, 8;
T_35.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_35.7, 8;
 ; End of false expr.
    %blend;
T_35.7;
    %pushi/vec4 16448, 0, 32;
    %load/vec4 v0x1220d7240_0;
    %muli 128, 0, 32;
    %add;
    %load/vec4 v0x1220d7350_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x1220c0310, 4, 0;
    %load/vec4 v0x1220d7350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1220d7350_0, 0, 32;
    %jmp T_35.4;
T_35.5 ;
    %load/vec4 v0x1220d7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1220d7240_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %pushi/vec4 65536, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220c0310, 4, 0;
    %pushi/vec4 268435603, 0, 32;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 134218259, 0, 32;
    %ix/load 4, 1025, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 134228099, 0, 32;
    %ix/load 4, 1026, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 2323, 0, 32;
    %ix/load 4, 1027, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 1028, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1029, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1030, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1031, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1032, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1033, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1034, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1035, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1036, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1037, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 17858867, 0, 32;
    %ix/load 4, 1038, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 17891763, 0, 32;
    %ix/load 4, 1039, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 33843, 0, 32;
    %ix/load 4, 1040, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 99891, 0, 32;
    %ix/load 4, 1041, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 787, 0, 32;
    %ix/load 4, 1042, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1043, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 198835, 0, 32;
    %ix/load 4, 1044, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 18385075, 0, 32;
    %ix/load 4, 1045, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 18385075, 0, 32;
    %ix/load 4, 1046, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 263475, 0, 32;
    %ix/load 4, 1047, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 17892787, 0, 32;
    %ix/load 4, 1048, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 1939, 0, 32;
    %ix/load 4, 1049, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 915, 0, 32;
    %ix/load 4, 1050, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 337667, 0, 32;
    %ix/load 4, 1051, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 370307, 0, 32;
    %ix/load 4, 1052, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 4523283, 0, 32;
    %ix/load 4, 1053, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 537232787, 0, 32;
    %ix/load 4, 1054, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 1278867, 0, 32;
    %ix/load 4, 1055, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 427107, 0, 32;
    %ix/load 4, 1056, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 15173555, 0, 32;
    %ix/load 4, 1057, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1058, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 4265853155, 0, 32;
    %ix/load 4, 1059, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 16130083, 0, 32;
    %ix/load 4, 1060, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 4589075, 0, 32;
    %ix/load 4, 1061, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 1245971, 0, 32;
    %ix/load 4, 1062, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1063, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 4198713571, 0, 32;
    %ix/load 4, 1064, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 537134099, 0, 32;
    %ix/load 4, 1065, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1066, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 1213075, 0, 32;
    %ix/load 4, 1067, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 1068, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 4165126883, 0, 32;
    %ix/load 4, 1069, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 1070, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1220372c0, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1220d7800_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1220d7e10_0, 0, 32;
T_35.8 ;
    %load/vec4 v0x1220d7e10_0;
    %cmpi/s 400000000, 0, 32;
    %jmp/0xz T_35.9, 5;
    %delay 1000000, 0;
    %load/vec4 v0x1220d7760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.10, 8;
    %vpi_call 2 254 "$finish" {0 0 0};
T_35.10 ;
    %load/vec4 v0x1220d7e10_0;
    %addi 1000, 0, 32;
    %store/vec4 v0x1220d7e10_0, 0, 32;
    %jmp T_35.8;
T_35.9 ;
    %vpi_call 2 257 "$display", "[MATMUL] TIMEOUT before completion" {0 0 0};
    %vpi_call 2 258 "$finish" {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x122004220;
T_36 ;
    %wait E_0x1220d7ec0;
    %load/vec4 v0x1220d83a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1220d8190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1220d8070_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1220d82f0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1220d8100_0;
    %assign/vec4 v0x1220d8190_0, 0;
    %load/vec4 v0x1220d7fd0_0;
    %assign/vec4 v0x1220d8070_0, 0;
    %load/vec4 v0x1220d8240_0;
    %assign/vec4 v0x1220d82f0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "tb/matmul_tb.v";
    "src/core/cpu.v";
    "src/pipeline/alu_register.v";
    "src/pipeline/alu_stage.v";
    "src/core/alu.v";
    "src/core/branch_comparison.v";
    "src/pipeline/id_register.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/core/decode.v";
    "src/pipeline/if_register.v";
    "src/pipeline/if_stage.v";
    "src/memory/instruction_cache.v";
    "src/memory/simple_tlb.v";
    "src/memory/instruction_memory.v";
    "src/core/program_counter.v";
    "src/core/hazard_unit.v";
    "src/core/forwarding_unit.v";
    "src/pipeline/mem_register.v";
    "src/pipeline/mem_stage.v";
    "src/memory/data_memory.v";
    "src/memory/data_cache.v";
    "src/memory/store_buffer.v";
    "src/core/register_table.v";
    "src/pipeline/wb_register.v";
    "src/pipeline/wb_stage.v";
