<profile>

<section name = "Vivado HLS Report for 'o_mux'" level="0">
<item name = "Date">Mon Dec 21 15:45:35 2020
</item>
<item name = "Version">2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)</item>
<item name = "Project">mod_sub</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045-ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">100.00, 5.763, 12.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 130, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 32, -</column>
<column name="Register">-, -, 66, -, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub_ln68_1_fu_183_p2">-, 0, 0, 32, 1, 32</column>
<column name="sub_ln68_2_fu_162_p2">-, 0, 0, 32, 1, 32</column>
<column name="sub_ln68_3_fu_169_p2">-, 0, 0, 32, 1, 32</column>
<column name="sub_ln68_fu_176_p2">-, 0, 0, 32, 1, 32</column>
<column name="ap_condition_60">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">3, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge1_i_i_phi_fu_154_p4">3, 3, 32, 96</column>
<column name="ap_phi_mux_storemerge_i_i_phi_fu_143_p4">3, 3, 32, 96</column>
<column name="ix_V_blk_n">3, 2, 1, 2</column>
<column name="iy_V">4, 6, 32, 192</column>
<column name="iy_V_preg">3, 4, 32, 128</column>
<column name="mux_V_blk_n">3, 2, 1, 2</column>
<column name="qx_V_blk_n">3, 2, 1, 2</column>
<column name="qy_V">4, 6, 32, 192</column>
<column name="qy_V_preg">3, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="iy_V_preg">32, 0, 32, 0</column>
<column name="qy_V_preg">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, o_mux, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, o_mux, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, o_mux, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, o_mux, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, o_mux, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, o_mux, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, o_mux, return value</column>
<column name="ix_V_dout">in, 32, ap_fifo, ix_V, pointer</column>
<column name="ix_V_empty_n">in, 1, ap_fifo, ix_V, pointer</column>
<column name="ix_V_read">out, 1, ap_fifo, ix_V, pointer</column>
<column name="qx_V_dout">in, 32, ap_fifo, qx_V, pointer</column>
<column name="qx_V_empty_n">in, 1, ap_fifo, qx_V, pointer</column>
<column name="qx_V_read">out, 1, ap_fifo, qx_V, pointer</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="iy_V">out, 32, ap_vld, iy_V, pointer</column>
<column name="iy_V_ap_vld">out, 1, ap_vld, iy_V, pointer</column>
<column name="qy_V">out, 32, ap_vld, qy_V, pointer</column>
<column name="qy_V_ap_vld">out, 1, ap_vld, qy_V, pointer</column>
<column name="flag">in, 1, ap_none, flag, scalar</column>
<column name="mux_V_dout">in, 2, ap_fifo, mux_V, pointer</column>
<column name="mux_V_empty_n">in, 1, ap_fifo, mux_V, pointer</column>
<column name="mux_V_read">out, 1, ap_fifo, mux_V, pointer</column>
</table>
</item>
</section>
</profile>
