#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561ebc7b04a0 .scope module, "testBench" "testBench" 2 4;
 .timescale 0 0;
v0x561ebc7c6a60_0 .var "CLK", 0 0;
v0x561ebc7c6b20_0 .var "IN", 7 0;
v0x561ebc7c6bf0_0 .var "INADDRESS", 2 0;
v0x561ebc7c6cf0_0 .net "OUT1", 7 0, v0x561ebc7c6270_0;  1 drivers
v0x561ebc7c6dc0_0 .var "OUT1ADDRESS", 2 0;
v0x561ebc7c6e60_0 .net "OUT2", 7 0, v0x561ebc7c6480_0;  1 drivers
v0x561ebc7c6f30_0 .var "OUT2ADDRESS", 2 0;
v0x561ebc7c7000_0 .var "RESET", 0 0;
v0x561ebc7c70d0_0 .var "WRITE", 0 0;
S_0x561ebc7b0620 .scope module, "myRegFile" "reg_file" 2 11, 3 1 0, S_0x561ebc7b04a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
v0x561ebc7771b0_0 .net "CLK", 0 0, v0x561ebc7c6a60_0;  1 drivers
v0x561ebc7c60d0_0 .net "IN", 7 0, v0x561ebc7c6b20_0;  1 drivers
v0x561ebc7c61b0_0 .net "INADDRESS", 2 0, v0x561ebc7c6bf0_0;  1 drivers
v0x561ebc7c6270_0 .var "OUT1", 7 0;
v0x561ebc7c6350_0 .net "OUT1ADDRESS", 2 0, v0x561ebc7c6dc0_0;  1 drivers
v0x561ebc7c6480_0 .var "OUT2", 7 0;
v0x561ebc7c6560_0 .net "OUT2ADDRESS", 2 0, v0x561ebc7c6f30_0;  1 drivers
v0x561ebc7c6640_0 .net "RESET", 0 0, v0x561ebc7c7000_0;  1 drivers
v0x561ebc7c6700_0 .net "WRITE", 0 0, v0x561ebc7c70d0_0;  1 drivers
v0x561ebc7c67c0_0 .var "i", 0 0;
v0x561ebc7c6880 .array "registers", 0 7, 7 0;
E_0x561ebc7ad140 .event edge, v0x561ebc7c6640_0, v0x561ebc7c67c0_0;
E_0x561ebc7acf20 .event edge, v0x561ebc7c6560_0, v0x561ebc7c6350_0;
E_0x561ebc7adb90 .event posedge, v0x561ebc7771b0_0;
    .scope S_0x561ebc7b0620;
T_0 ;
    %wait E_0x561ebc7adb90;
    %load/vec4 v0x561ebc7c6700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %delay 2, 0;
    %load/vec4 v0x561ebc7c60d0_0;
    %load/vec4 v0x561ebc7c61b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561ebc7c6880, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561ebc7b0620;
T_1 ;
    %wait E_0x561ebc7acf20;
    %delay 2, 0;
    %load/vec4 v0x561ebc7c6350_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561ebc7c6880, 4;
    %store/vec4 v0x561ebc7c6270_0, 0, 8;
    %load/vec4 v0x561ebc7c6560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561ebc7c6880, 4;
    %store/vec4 v0x561ebc7c6480_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561ebc7b0620;
T_2 ;
    %wait E_0x561ebc7ad140;
    %delay 2, 0;
    %load/vec4 v0x561ebc7c6640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ebc7c67c0_0, 0, 1;
T_2.2 ;
    %load/vec4 v0x561ebc7c67c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x561ebc7c67c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561ebc7c6880, 4, 0;
    %load/vec4 v0x561ebc7c67c0_0;
    %pushi/vec4 1, 0, 1;
    %add;
    %store/vec4 v0x561ebc7c67c0_0, 0, 1;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561ebc7b04a0;
T_3 ;
    %vpi_call 2 15 "$dumpfile", "testreg_file.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x561ebc7b04a0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x561ebc7b04a0;
T_4 ;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x561ebc7c6b20_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561ebc7c6bf0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561ebc7c6dc0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561ebc7c6f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ebc7c70d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ebc7c6a60_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ebc7c6a60_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 38, 0, 8;
    %store/vec4 v0x561ebc7c6b20_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561ebc7c6bf0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561ebc7c6dc0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561ebc7c6f30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ebc7c70d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ebc7c6a60_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ebc7c6a60_0, 0, 1;
    %delay 2, 0;
    %delay 1, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./reg_file.v";
