module mig_wrap_mig_7series_0_0(
  inout [15:0] ddr2_dq,          
  inout [1:0] ddr2_dqs_n,        
  inout [1:0] ddr2_dqs_p,        
  output [12:0] ddr2_addr,       
  output [2:0] ddr2_ba,          
  output ddr2_ras_n,             
  output ddr2_cas_n,             
  output ddr2_we_n,              
  output [0:0] ddr2_ck_p,        
  output [0:0] ddr2_ck_n,        
  output [0:0] ddr2_cke,         
  output [0:0] ddr2_cs_n,        
  output [1:0] ddr2_dm,          
  output [0:0] ddr2_odt,         
  input sys_clk_i,               
  input clk_ref_i,               
  output ui_clk,                 
  output ui_clk_sync_rst,        
  output mmcm_locked,            
  input aresetn,                 
  output app_sr_active,          
  output app_ref_ack,            
  output app_zq_ack,             
  input [3:0] s_axi_awid,        
  input [31:0] s_axi_awaddr,     
  input [7:0] s_axi_awlen,       
  input [2:0] s_axi_awsize,      
  input [1:0] s_axi_awburst,     
  input [0:0] s_axi_awlock,      
  input [3:0] s_axi_awcache,     
  input [2:0] s_axi_awprot,      
  input [3:0] s_axi_awqos,       
  input s_axi_awvalid,           
  output s_axi_awready,          
  input [31:0] s_axi_wdata,      
  input [3:0] s_axi_wstrb,       
  input s_axi_wlast,             
  input s_axi_wvalid,            
  output s_axi_wready,           
  input s_axi_bready,            
  output [3:0] s_axi_bid,        
  output [1:0] s_axi_bresp,      
  output s_axi_bvalid,           
  input [3:0] s_axi_arid,        
  input [31:0] s_axi_araddr,     
  input [7:0] s_axi_arlen,       
  input [2:0] s_axi_arsize,      
  input [1:0] s_axi_arburst,     
  input [0:0] s_axi_arlock,      
  input [3:0] s_axi_arcache,     
  input [2:0] s_axi_arprot,      
  input [3:0] s_axi_arqos,       
  input s_axi_arvalid,           
  output s_axi_arready,          
  input s_axi_rready,            
  output [3:0] s_axi_rid,        
  output [31:0] s_axi_rdata,     
  output [1:0] s_axi_rresp,      
  output s_axi_rlast,            
  output s_axi_rvalid,           
  output init_calib_complete,    
  input sys_rst                  
);
;
endmodule