

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Thu Nov 14 11:44:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.976 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                       |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                       |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_relu_ap_int_6_ap_int_6_ReLU_config3_s_fu_136  |relu_ap_int_6_ap_int_6_ReLU_config3_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-------------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     106|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     144|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      50|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      50|     286|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+---------------------------------------+---------+----+---+-----+-----+
    |                        Instance                       |                 Module                | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------------------------+---------------------------------------+---------+----+---+-----+-----+
    |call_ret_relu_ap_int_6_ap_int_6_ReLU_config3_s_fu_136  |relu_ap_int_6_ap_int_6_ReLU_config3_s  |        0|   0|  0|  144|    0|
    +-------------------------------------------------------+---------------------------------------+---------+----+---+-----+-----+
    |Total                                                  |                                       |        0|   0|  0|  144|    0|
    +-------------------------------------------------------+---------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |call_ret_relu_ap_int_6_ap_int_6_ReLU_config3_s_fu_136_data_0_val  |         +|   0|  0|  13|           6|           3|
    |call_ret_relu_ap_int_6_ap_int_6_ReLU_config3_s_fu_136_data_1_val  |         +|   0|  0|  13|           6|           3|
    |call_ret_relu_ap_int_6_ap_int_6_ReLU_config3_s_fu_136_data_2_val  |         +|   0|  0|  13|           6|           3|
    |call_ret_relu_ap_int_6_ap_int_6_ReLU_config3_s_fu_136_data_3_val  |         +|   0|  0|  13|           6|           3|
    |call_ret_relu_ap_int_6_ap_int_6_ReLU_config3_s_fu_136_data_4_val  |         +|   0|  0|  13|           6|           3|
    |call_ret_relu_ap_int_6_ap_int_6_ReLU_config3_s_fu_136_data_5_val  |         +|   0|  0|  13|           6|           3|
    |call_ret_relu_ap_int_6_ap_int_6_ReLU_config3_s_fu_136_data_6_val  |         +|   0|  0|  13|           6|           3|
    |call_ret_relu_ap_int_6_ap_int_6_ReLU_config3_s_fu_136_data_7_val  |         +|   0|  0|  13|           6|           3|
    |ap_block_state1                                                   |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                             |          |   0|  0| 106|          49|          25|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |input_1_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_1_ap_vld_preg    |   9|          2|    1|          2|
    |input_1_blk_n          |   9|          2|    1|          2|
    |input_1_in_sig         |   9|          2|   48|         96|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|   51|        102|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   1|   0|    1|          0|
    |input_1_ap_vld_preg  |   1|   0|    1|          0|
    |input_1_preg         |  48|   0|   48|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  50|   0|   50|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|input_1              |   in|   48|      ap_vld|       input_1|       pointer|
|input_1_ap_vld       |   in|    1|      ap_vld|       input_1|       pointer|
|layer3_out_0         |  out|    6|      ap_vld|  layer3_out_0|       pointer|
|layer3_out_0_ap_vld  |  out|    1|      ap_vld|  layer3_out_0|       pointer|
|layer3_out_1         |  out|    6|      ap_vld|  layer3_out_1|       pointer|
|layer3_out_1_ap_vld  |  out|    1|      ap_vld|  layer3_out_1|       pointer|
|layer3_out_2         |  out|    6|      ap_vld|  layer3_out_2|       pointer|
|layer3_out_2_ap_vld  |  out|    1|      ap_vld|  layer3_out_2|       pointer|
|layer3_out_3         |  out|    6|      ap_vld|  layer3_out_3|       pointer|
|layer3_out_3_ap_vld  |  out|    1|      ap_vld|  layer3_out_3|       pointer|
|layer3_out_4         |  out|    6|      ap_vld|  layer3_out_4|       pointer|
|layer3_out_4_ap_vld  |  out|    1|      ap_vld|  layer3_out_4|       pointer|
|layer3_out_5         |  out|    6|      ap_vld|  layer3_out_5|       pointer|
|layer3_out_5_ap_vld  |  out|    1|      ap_vld|  layer3_out_5|       pointer|
|layer3_out_6         |  out|    6|      ap_vld|  layer3_out_6|       pointer|
|layer3_out_6_ap_vld  |  out|    1|      ap_vld|  layer3_out_6|       pointer|
|layer3_out_7         |  out|    6|      ap_vld|  layer3_out_7|       pointer|
|layer3_out_7_ap_vld  |  out|    1|      ap_vld|  layer3_out_7|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

