Running in Lattice mode


Starting:    D:\lscc\diamond\2.2_x64\synpbase\win64\mbin\synbatch.exe
Install:     D:\lscc\diamond\2.2_x64\synpbase
Date:        Wed Jul 09 14:20:55 2014
Version:     G-2012.09L-SP1 

Arguments:   -product synplify_pro  -batch SBret20_SBret20_synplify.tcl
ProductType: synplify_pro






Warning: File already exists in project: "C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\AERfifo.vhd"

Warning: File already exists in project: "C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\clockgen.vhd"

Copied C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.srr to C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\backup\SBret20_SBret20.srr

log file: "C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.srr"


Generating HDL info...

hdl_info_gen Completed
Return Code: 0
Run Time:0h:00m:01s


Copied C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.srr to C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.srf

log file: "C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.srr"


Running proj_1|SBret20

Running Compile on proj_1|SBret20

Running Compile Process on proj_1|SBret20

Running Compile Input on proj_1|SBret20

Copied C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\synwork\SBret20_SBret20_compiler.srs to C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.srs

compiler Completed
Return Code: 0
Run Time:0h:00m:02s


Copied C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.srr to C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.srf

Job Compile Process completed on proj_1|SBret20

Running Premap on proj_1|SBret20

premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s


Job Compile completed on proj_1|SBret20

Running Map on proj_1|SBret20

Running Map & Optimize on proj_1|SBret20

fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:05s


Job Map completed on proj_1|SBret20

Copied C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.srr to C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.srf

Job Logic Synthesis completed on proj_1|SBret20

TCL script complete: "SBret20_SBret20_synplify.tcl"

exit status=0


