// Seed: 3609404364
`timescale 1ps / 1 ps
`define pp_5 0
module module_0 (
    output id_0,
    output id_1,
    input reg id_2,
    output id_3,
    output reg id_4
);
  always @(posedge 1'b0 or posedge id_2) begin
    SystemTFIdentifier(1);
    id_4 <= id_2;
  end
endmodule
