aag 1523 44 101 1 1378
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90 1
92 300
94 60
96 312
98 320
100 62
102 332
104 22
106 344
108 356
110 18
112 655
114 660
116 672
118 24
120 20
122 693
124 698
126 710
128 734
130 26
132 753
134 758
136 770
138 784
140 790
142 28
144 807
146 812
148 824
150 66
152 30
154 1
156 830
158 72
160 32
162 836
164 74
166 774
168 34
170 842
172 76
174 4
176 854
178 860
180 78
182 872
184 916
186 922
188 80
190 934
192 82
194 946
196 84
198 10
200 1417
202 16
204 1428
206 86
208 14
210 1438
212 1450
214 44
216 1457
218 1700
220 70
222 88
224 12
226 1710
228 1716
230 46
232 1732
234 8
236 1749
238 1754
240 48
242 1785
244 64
246 6
248 1791
250 1796
252 1815
254 68
256 50
258 2
260 1829
262 1834
264 1855
266 1899
268 52
270 1904
272 54
274 1925
276 1930
278 3019
280 3028
282 3034
284 56
286 3040
288 58
290 3046
292
292 184 90
294 93 90
296 295 90
298 297 65
300 299 23
302 97 90
304 96 90
306 303 90
308 307 82
310 309 307
312 311 51
314 99 90
316 315 90
318 317 69
320 319 19
322 103 90
324 102 90
326 323 90
328 327 80
330 329 327
332 331 53
334 107 90
336 106 90
338 335 90
340 339 78
342 341 339
344 343 55
346 109 90
348 108 90
350 347 90
352 351 89
354 353 351
356 355 44
358 113 90
360 112 90
362 359 90
364 123 90
366 122 90
368 365 90
370 133 90
372 132 90
374 371 90
376 145 90
378 144 90
380 377 90
382 378 375
384 382 369
386 384 363
388 179 90
390 178 90
392 389 90
394 381 372
396 394 369
398 396 363
400 171 90
402 170 90
404 401 90
406 381 375
408 406 366
410 408 363
412 157 90
414 156 90
416 413 90
418 406 369
420 418 360
422 115 90
424 114 90
426 423 90
428 384 360
430 382 366
432 430 363
434 147 90
436 146 90
438 435 90
440 396 360
442 229 90
444 228 90
446 443 90
448 378 372
450 448 369
452 450 360
454 239 90
456 238 90
458 455 90
460 450 363
462 163 90
464 162 90
466 463 90
468 394 366
470 468 363
472 135 90
474 134 90
476 473 90
478 408 360
480 251 90
482 250 90
484 481 90
486 430 360
488 263 90
490 262 90
492 489 90
494 448 366
496 494 363
498 125 90
500 124 90
502 499 90
504 468 360
506 271 90
508 270 90
510 507 90
512 494 360
514 283 90
516 282 90
518 515 90
520 187 90
522 186 90
524 521 90
526 516 512
528 522 513
530 529 527
532 508 504
534 531 505
536 535 533
538 500 496
540 537 497
542 541 539
544 490 486
546 543 487
548 547 545
550 482 478
552 549 479
554 553 551
556 474 470
558 555 471
560 559 557
562 464 460
564 561 461
566 565 563
568 456 452
570 567 453
572 571 569
574 444 440
576 573 441
578 577 575
580 436 432
582 579 433
584 583 581
586 428 348
588 585 429
590 589 587
592 424 420
594 591 421
596 595 593
598 414 410
600 597 411
602 601 599
604 402 398
606 603 399
608 607 605
610 390 386
612 609 387
614 613 611
616 614 513
618 155 90
620 154 90
622 619 90
624 623 616
626 495 360
628 627 497
630 614 512
632 630 623
634 620 614
636 634 513
638 634 512
640 639 360
642 636 629
644 640 637
646 645 643
648 647 633
650 629 624
652 648 625
654 653 651
656 427 87
658 657 427
660 659 46
662 117 90
664 116 90
666 663 90
668 667 76
670 669 667
672 671 57
674 449 366
676 675 451
678 639 366
680 677 636
682 678 637
684 683 681
686 685 633
688 677 624
690 686 625
692 691 689
694 503 85
696 695 503
698 697 48
700 127 90
702 126 90
704 701 90
706 705 74
708 707 705
710 709 59
712 128 90
714 141 90
716 140 90
718 715 90
720 139 90
722 138 90
724 721 90
726 722 719
728 712 4
730 727 5
732 731 729
734 733 11
736 395 383
738 639 372
740 737 636
742 738 637
744 743 741
746 745 633
748 737 624
750 746 625
752 751 749
754 477 83
756 755 477
758 757 50
760 137 90
762 136 90
764 761 90
766 765 72
768 767 765
770 769 61
772 167 90
774 166 90
776 773 90
778 725 4
780 777 10
782 778 11
784 783 781
786 716 4
788 787 731
790 789 11
792 639 378
794 636 381
796 792 637
798 797 795
800 799 633
802 624 381
804 800 625
806 805 803
808 439 81
810 809 439
812 811 52
814 149 90
816 148 90
818 815 90
820 819 66
822 821 819
824 823 63
826 417 79
828 827 417
830 829 54
832 467 77
834 833 467
836 835 56
838 405 75
840 839 405
842 841 58
844 177 90
846 176 90
848 845 90
850 849 16
852 851 849
854 853 21
856 393 73
858 857 393
860 859 60
862 183 90
864 182 90
866 863 90
868 867 14
870 869 867
872 871 27
874 201 90
876 875 90
878 279 90
880 879 90
882 281 90
884 280 90
886 883 90
888 261 90
890 260 90
892 889 90
894 893 887
896 237 90
898 236 90
900 897 90
902 901 894
904 217 90
906 216 90
908 905 90
910 906 903
912 910 317
914 913 881
916 915 877
918 525 67
920 919 525
922 921 62
924 191 90
926 190 90
928 925 90
930 929 12
932 931 929
934 933 29
936 195 90
938 194 90
940 937 90
942 941 8
944 943 941
946 945 31
948 151 90
950 150 90
952 949 90
954 159 90
956 158 90
958 955 90
960 165 90
962 164 90
964 961 90
966 173 90
968 172 90
970 967 90
972 181 90
974 180 90
976 973 90
978 189 90
980 188 90
982 979 90
984 193 90
986 192 90
988 985 90
990 197 90
992 196 90
994 991 90
996 207 90
998 206 90
1000 997 90
1002 223 90
1004 222 90
1006 1003 90
1008 203 90
1010 202 90
1012 1009 90
1014 209 90
1016 208 90
1018 1015 90
1020 225 90
1022 224 90
1024 1021 90
1026 235 90
1028 234 90
1030 1027 90
1032 247 90
1034 246 90
1036 1033 90
1038 259 90
1040 258 90
1042 1039 90
1044 221 90
1046 220 90
1048 1045 90
1050 1049 71
1052 199 90
1054 198 90
1056 1053 90
1058 1057 1046
1060 1054 1049
1062 1061 1059
1064 175 90
1066 174 90
1068 1065 90
1070 1069 4
1072 1066 5
1074 1073 1071
1076 1075 1062
1078 1077 1051
1080 119 90
1082 118 90
1084 1081 90
1086 1085 24
1088 1082 25
1090 1089 1087
1092 1091 1062
1094 1093 1078
1096 1058 4
1098 1097 1094
1100 1060 24
1102 1101 1098
1104 267 90
1106 266 90
1108 1105 90
1110 1109 1102
1112 101 90
1114 100 90
1116 1113 90
1118 1117 950
1120 1118 67
1122 95 90
1124 94 90
1126 1123 90
1128 1127 956
1130 1128 73
1132 1131 1121
1134 289 90
1136 288 90
1138 1135 90
1140 1139 962
1142 1140 75
1144 1143 1132
1146 285 90
1148 284 90
1150 1147 90
1152 1151 968
1154 1152 77
1156 1155 1144
1158 273 90
1160 272 90
1162 1159 90
1164 1163 974
1166 1164 79
1168 1167 1156
1170 269 90
1172 268 90
1174 1171 90
1176 1175 980
1178 1176 81
1180 1179 1168
1182 257 90
1184 256 90
1186 1183 90
1188 1187 986
1190 1188 83
1192 1191 1180
1194 241 90
1196 240 90
1198 1195 90
1200 1199 992
1202 1200 85
1204 1203 1192
1206 231 90
1208 230 90
1210 1207 90
1212 1211 998
1214 1212 87
1216 1215 1204
1218 215 90
1220 214 90
1222 1219 90
1224 1223 1004
1226 1224 89
1228 1227 1216
1230 121 90
1232 120 90
1234 1231 90
1236 1235 1010
1238 1236 17
1240 1239 1228
1242 131 90
1244 130 90
1246 1243 90
1248 1247 1016
1250 1248 15
1252 1251 1240
1254 143 90
1256 142 90
1258 1255 90
1260 1259 1022
1262 1260 13
1264 1263 1252
1266 153 90
1268 152 90
1270 1267 90
1272 1271 1028
1274 1272 9
1276 1275 1264
1278 161 90
1280 160 90
1282 1279 90
1284 1283 1034
1286 1284 7
1288 1287 1276
1290 169 90
1292 168 90
1294 1291 90
1296 1295 1040
1298 1296 3
1300 1299 1288
1302 1300 1110
1304 1114 66
1306 1124 72
1308 1307 1305
1310 1136 74
1312 1311 1308
1314 1148 76
1316 1315 1312
1318 1160 78
1320 1319 1316
1322 1172 80
1324 1323 1320
1326 1184 82
1328 1327 1324
1330 1196 84
1332 1331 1328
1334 1208 86
1336 1335 1332
1338 1220 88
1340 1339 1336
1342 1232 16
1344 1343 1340
1346 1244 14
1348 1347 1344
1350 1256 12
1352 1351 1348
1354 1268 8
1356 1355 1352
1358 1280 6
1360 1359 1356
1362 1292 2
1364 1363 1360
1366 1364 1302
1368 245 90
1370 244 90
1372 1369 90
1374 1373 22
1376 255 90
1378 254 90
1380 1377 90
1382 1381 18
1384 1383 1375
1386 1384 1366
1388 105 90
1390 104 90
1392 1389 90
1394 1390 1370
1396 1394 23
1398 111 90
1400 110 90
1402 1399 90
1404 1400 1378
1406 1404 19
1408 1407 1397
1410 1408 1386
1412 1410 1375
1414 1412 1383
1416 1414 877
1418 205 90
1420 204 90
1422 1419 90
1424 1423 6
1426 1425 1423
1428 1427 33
1430 211 90
1432 210 90
1434 1431 90
1436 1435 69
1438 1437 65
1440 213 90
1442 212 90
1444 1441 90
1446 1445 2
1448 1447 1445
1450 1449 35
1452 906 320
1454 909 301
1456 1455 1453
1458 233 90
1460 232 90
1462 1459 90
1464 219 90
1466 218 90
1468 1465 90
1470 1466 1463
1472 249 90
1474 248 90
1476 1473 90
1478 1477 1470
1480 1478 623
1482 1469 1460
1484 1482 614
1486 1484 623
1488 1469 1463
1490 275 90
1492 274 90
1494 1491 90
1496 265 90
1498 264 90
1500 1497 90
1502 253 90
1504 252 90
1506 1503 90
1508 243 90
1510 242 90
1512 1509 90
1514 1510 1507
1516 1514 1501
1518 1516 1495
1520 1513 1504
1522 1520 1501
1524 1522 1495
1526 1513 1507
1528 1526 1498
1530 1528 1495
1532 1526 1501
1534 1532 1492
1536 287 90
1538 286 90
1540 1537 90
1542 1516 1492
1544 277 90
1546 276 90
1548 1545 90
1550 1514 1498
1552 1550 1495
1554 1522 1492
1556 1510 1504
1558 1556 1501
1560 1558 1492
1562 1558 1495
1564 1520 1498
1566 1564 1495
1568 1528 1492
1570 1550 1492
1572 1556 1498
1574 1572 1495
1576 291 90
1578 290 90
1580 1577 90
1582 1564 1492
1584 1572 1492
1586 1584 1442
1588 1585 816
1590 1589 1587
1592 1582 1420
1594 1591 1583
1596 1595 1593
1598 1578 1574
1600 1597 1575
1602 1601 1599
1604 1570 938
1606 1603 1571
1608 1607 1605
1610 1568 926
1612 1609 1569
1614 1613 1611
1616 1566 304
1618 1615 1567
1620 1619 1617
1622 1562 664
1624 1621 1563
1626 1625 1623
1628 1560 864
1630 1627 1561
1632 1631 1629
1634 1554 846
1636 1633 1555
1638 1637 1635
1640 1552 324
1642 1639 1553
1644 1643 1641
1646 1546 1542
1648 1645 1543
1650 1649 1647
1652 1538 1534
1654 1651 1535
1656 1655 1653
1658 1530 336
1660 1657 1531
1662 1661 1659
1664 1524 702
1666 1663 1525
1668 1667 1665
1670 1518 762
1672 1669 1519
1674 1673 1671
1676 1674 1488
1678 1676 623
1680 1478 620
1682 1484 620
1684 1676 620
1686 1685 1466
1688 1686 1683
1690 1689 1683
1692 1691 1681
1694 1692 1679
1696 1694 1487
1698 1697 1487
1700 1699 1481
1702 227 90
1704 226 90
1706 1703 90
1708 1707 65
1710 1709 69
1712 447 17
1714 1713 447
1716 1715 20
1718 1685 1460
1720 1719 1685
1722 1721 1683
1724 1722 1681
1726 1724 1679
1728 1727 1679
1730 1729 1487
1732 1730 1481
1734 901 893
1736 898 4
1738 890 5
1740 1739 1737
1742 1741 11
1744 1734 734
1746 1742 1735
1748 1747 1745
1750 459 15
1752 1751 459
1754 1753 26
1756 1674 1585
1758 1756 623
1760 1674 1584
1762 1760 623
1764 1674 620
1766 1764 1585
1768 1764 1584
1770 1769 1510
1772 1766 1513
1774 1770 1767
1776 1775 1773
1778 1777 1763
1780 1758 1513
1782 1778 1759
1784 1783 1781
1786 1474 11
1788 1477 5
1790 1789 1787
1792 485 13
1794 1793 485
1796 1795 28
1798 1521 1515
1800 1769 1504
1802 1799 1766
1804 1800 1767
1806 1805 1803
1808 1807 1763
1810 1799 1758
1812 1808 1759
1814 1813 1811
1816 1748 893
1818 890 4
1820 1819 1739
1822 1821 11
1824 1816 790
1826 1822 1817
1828 1827 1825
1830 493 9
1832 1831 493
1834 1833 30
1836 1557 1498
1838 1837 1559
1840 1769 1498
1842 1839 1766
1844 1840 1767
1846 1845 1843
1848 1847 1763
1850 1839 1758
1852 1848 1759
1854 1853 1851
1856 25 4
1858 1856 23
1860 1858 19
1862 1860 67
1864 1862 73
1866 1864 75
1868 1866 77
1870 1868 79
1872 1870 81
1874 1872 83
1876 1874 85
1878 1876 87
1880 1878 89
1882 1880 17
1884 1882 15
1886 1884 13
1888 1886 9
1890 1888 7
1892 1890 3
1894 1893 623
1896 1106 620
1898 1897 1895
1900 511 7
1902 1901 511
1904 1903 32
1906 1573 1492
1908 1907 1575
1910 1769 1492
1912 1909 1766
1914 1910 1767
1916 1915 1913
1918 1917 1763
1920 1909 1758
1922 1918 1759
1924 1923 1921
1926 1549 88
1928 1927 1549
1930 1929 45
1932 1117 62
1934 39 37
1936 1934 41
1938 1936 43
1940 1939 1932
1942 1127 60
1944 39 36
1946 1944 41
1948 1946 43
1950 1949 1942
1952 1951 1941
1954 1952 881
1956 1390 23
1958 1400 19
1960 1959 10
1962 1958 11
1964 1963 1961
1966 1965 1957
1968 1967 1954
1970 24 11
1972 1970 70
1974 1973 1968
1976 10 4
1978 1977 1974
1980 953 66
1982 1980 62
1984 959 72
1986 1984 60
1988 1987 1983
1990 965 74
1992 1990 58
1994 1993 1988
1996 971 76
1998 1996 56
2000 1999 1994
2002 977 78
2004 2002 54
2006 2005 2000
2008 983 80
2010 2008 52
2012 2011 2006
2014 989 82
2016 2014 50
2018 2017 2012
2020 995 84
2022 2020 48
2024 2023 2018
2026 1001 86
2028 2026 46
2030 2029 2024
2032 1007 88
2034 2032 44
2036 2035 2030
2038 1013 16
2040 2038 20
2042 2041 2036
2044 1019 14
2046 2044 26
2048 2047 2042
2050 1025 12
2052 2050 28
2054 2053 2048
2056 1031 8
2058 2056 30
2060 2059 2054
2062 1037 6
2064 2062 32
2066 2065 2060
2068 1043 2
2070 2068 34
2072 2071 2066
2074 2072 1978
2076 1932 953
2078 1942 959
2080 2079 2077
2082 1139 58
2084 2082 965
2086 2085 2080
2088 1151 56
2090 2088 971
2092 2091 2086
2094 1163 54
2096 2094 977
2098 2097 2092
2100 1175 52
2102 2100 983
2104 2103 2098
2106 1187 50
2108 2106 989
2110 2109 2104
2112 1199 48
2114 2112 995
2116 2115 2110
2118 1211 46
2120 2118 1001
2122 2121 2116
2124 1223 44
2126 2124 1007
2128 2127 2122
2130 1235 20
2132 2130 1013
2134 2133 2128
2136 1247 26
2138 2136 1019
2140 2139 2134
2142 1259 28
2144 2142 1025
2146 2145 2140
2148 1271 30
2150 2148 1031
2152 2151 2146
2154 1283 32
2156 2154 1037
2158 2157 2152
2160 1295 34
2162 2160 1043
2164 2163 2158
2166 2164 2074
2168 1114 953
2170 2168 63
2172 1124 959
2174 2172 61
2176 2175 2171
2178 1136 965
2180 2178 59
2182 2181 2176
2184 1148 971
2186 2184 57
2188 2187 2182
2190 1160 977
2192 2190 55
2194 2193 2188
2196 1172 983
2198 2196 53
2200 2199 2194
2202 1184 989
2204 2202 51
2206 2205 2200
2208 1196 995
2210 2208 49
2212 2211 2206
2214 1208 1001
2216 2214 47
2218 2217 2212
2220 1220 1007
2222 2220 45
2224 2223 2218
2226 1232 1013
2228 2226 21
2230 2229 2224
2232 1244 1019
2234 2232 27
2236 2235 2230
2238 1256 1025
2240 2238 29
2242 2241 2236
2244 1268 1031
2246 2244 31
2248 2247 2242
2250 1280 1037
2252 2250 33
2254 2253 2248
2256 1292 1043
2258 2256 35
2260 2259 2254
2262 2260 2166
2264 62 60
2266 62 58
2268 2267 2265
2270 62 56
2272 2271 2268
2274 62 54
2276 2275 2272
2278 62 52
2280 2279 2276
2282 62 50
2284 2283 2280
2286 62 48
2288 2287 2284
2290 62 46
2292 2291 2288
2294 62 44
2296 2295 2292
2298 62 20
2300 2299 2296
2302 62 26
2304 2303 2300
2306 62 28
2308 2307 2304
2310 62 30
2312 2311 2308
2314 62 32
2316 2315 2312
2318 62 34
2320 2319 2316
2322 2320 2265
2324 60 58
2326 2325 2322
2328 60 56
2330 2329 2326
2332 60 54
2334 2333 2330
2336 60 52
2338 2337 2334
2340 60 50
2342 2341 2338
2344 60 48
2346 2345 2342
2348 60 46
2350 2349 2346
2352 60 44
2354 2353 2350
2356 60 20
2358 2357 2354
2360 60 26
2362 2361 2358
2364 60 28
2366 2365 2362
2368 60 30
2370 2369 2366
2372 60 32
2374 2373 2370
2376 60 34
2378 2377 2374
2380 2378 2267
2382 2380 2325
2384 58 56
2386 2385 2382
2388 58 54
2390 2389 2386
2392 58 52
2394 2393 2390
2396 58 50
2398 2397 2394
2400 58 48
2402 2401 2398
2404 58 46
2406 2405 2402
2408 58 44
2410 2409 2406
2412 58 20
2414 2413 2410
2416 58 26
2418 2417 2414
2420 58 28
2422 2421 2418
2424 58 30
2426 2425 2422
2428 58 32
2430 2429 2426
2432 58 34
2434 2433 2430
2436 2434 2271
2438 2436 2329
2440 2438 2385
2442 56 54
2444 2443 2440
2446 56 52
2448 2447 2444
2450 56 50
2452 2451 2448
2454 56 48
2456 2455 2452
2458 56 46
2460 2459 2456
2462 56 44
2464 2463 2460
2466 56 20
2468 2467 2464
2470 56 26
2472 2471 2468
2474 56 28
2476 2475 2472
2478 56 30
2480 2479 2476
2482 56 32
2484 2483 2480
2486 56 34
2488 2487 2484
2490 2488 2275
2492 2490 2333
2494 2492 2389
2496 2494 2443
2498 54 52
2500 2499 2496
2502 54 50
2504 2503 2500
2506 54 48
2508 2507 2504
2510 54 46
2512 2511 2508
2514 54 44
2516 2515 2512
2518 54 20
2520 2519 2516
2522 54 26
2524 2523 2520
2526 54 28
2528 2527 2524
2530 54 30
2532 2531 2528
2534 54 32
2536 2535 2532
2538 54 34
2540 2539 2536
2542 2540 2279
2544 2542 2337
2546 2544 2393
2548 2546 2447
2550 2548 2499
2552 52 50
2554 2553 2550
2556 52 48
2558 2557 2554
2560 52 46
2562 2561 2558
2564 52 44
2566 2565 2562
2568 52 20
2570 2569 2566
2572 52 26
2574 2573 2570
2576 52 28
2578 2577 2574
2580 52 30
2582 2581 2578
2584 52 32
2586 2585 2582
2588 52 34
2590 2589 2586
2592 2590 2283
2594 2592 2341
2596 2594 2397
2598 2596 2451
2600 2598 2503
2602 2600 2553
2604 50 48
2606 2605 2602
2608 50 46
2610 2609 2606
2612 50 44
2614 2613 2610
2616 50 20
2618 2617 2614
2620 50 26
2622 2621 2618
2624 50 28
2626 2625 2622
2628 50 30
2630 2629 2626
2632 50 32
2634 2633 2630
2636 50 34
2638 2637 2634
2640 2638 2287
2642 2640 2345
2644 2642 2401
2646 2644 2455
2648 2646 2507
2650 2648 2557
2652 2650 2605
2654 48 46
2656 2655 2652
2658 48 44
2660 2659 2656
2662 48 20
2664 2663 2660
2666 48 26
2668 2667 2664
2670 48 28
2672 2671 2668
2674 48 30
2676 2675 2672
2678 48 32
2680 2679 2676
2682 48 34
2684 2683 2680
2686 2684 2291
2688 2686 2349
2690 2688 2405
2692 2690 2459
2694 2692 2511
2696 2694 2561
2698 2696 2609
2700 2698 2655
2702 46 44
2704 2703 2700
2706 46 20
2708 2707 2704
2710 46 26
2712 2711 2708
2714 46 28
2716 2715 2712
2718 46 30
2720 2719 2716
2722 46 32
2724 2723 2720
2726 46 34
2728 2727 2724
2730 2728 2295
2732 2730 2353
2734 2732 2409
2736 2734 2463
2738 2736 2515
2740 2738 2565
2742 2740 2613
2744 2742 2659
2746 2744 2703
2748 44 20
2750 2749 2746
2752 44 26
2754 2753 2750
2756 44 28
2758 2757 2754
2760 44 30
2762 2761 2758
2764 44 32
2766 2765 2762
2768 44 34
2770 2769 2766
2772 2770 2299
2774 2772 2357
2776 2774 2413
2778 2776 2467
2780 2778 2519
2782 2780 2569
2784 2782 2617
2786 2784 2663
2788 2786 2707
2790 2788 2749
2792 26 20
2794 2793 2790
2796 28 20
2798 2797 2794
2800 30 20
2802 2801 2798
2804 32 20
2806 2805 2802
2808 34 20
2810 2809 2806
2812 2810 2303
2814 2812 2361
2816 2814 2417
2818 2816 2471
2820 2818 2523
2822 2820 2573
2824 2822 2621
2826 2824 2667
2828 2826 2711
2830 2828 2753
2832 2830 2793
2834 28 26
2836 2835 2832
2838 30 26
2840 2839 2836
2842 32 26
2844 2843 2840
2846 34 26
2848 2847 2844
2850 2848 2307
2852 2850 2365
2854 2852 2421
2856 2854 2475
2858 2856 2527
2860 2858 2577
2862 2860 2625
2864 2862 2671
2866 2864 2715
2868 2866 2757
2870 2868 2797
2872 2870 2835
2874 30 28
2876 2875 2872
2878 32 28
2880 2879 2876
2882 34 28
2884 2883 2880
2886 2884 2311
2888 2886 2369
2890 2888 2425
2892 2890 2479
2894 2892 2531
2896 2894 2581
2898 2896 2629
2900 2898 2675
2902 2900 2719
2904 2902 2761
2906 2904 2801
2908 2906 2839
2910 2908 2875
2912 32 30
2914 2913 2910
2916 34 30
2918 2917 2914
2920 2918 2315
2922 2920 2373
2924 2922 2429
2926 2924 2483
2928 2926 2535
2930 2928 2585
2932 2930 2633
2934 2932 2679
2936 2934 2723
2938 2936 2765
2940 2938 2805
2942 2940 2843
2944 2942 2879
2946 2944 2913
2948 34 32
2950 2949 2946
2952 2950 2319
2954 2952 2377
2956 2954 2433
2958 2956 2487
2960 2958 2539
2962 2960 2589
2964 2962 2637
2966 2964 2683
2968 2966 2727
2970 2968 2769
2972 2970 2809
2974 2972 2847
2976 2974 2883
2978 2976 2917
2980 2978 2949
2982 2980 2262
2984 1393 1370
2986 2984 65
2988 1403 1378
2990 2988 69
2992 2991 2987
2994 1390 64
2996 2995 2992
2998 1400 68
3000 2999 2996
3002 3000 2982
3004 68 64
3006 1704 64
3008 3007 3005
3010 1432 68
3012 3011 3008
3014 3012 3002
3016 2999 2995
3018 3016 3014
3020 1828 1748
3022 1790 1470
3024 3021 887
3026 3022 884
3028 3027 3025
3030 519 3
3032 3031 519
3034 3033 34
3036 1541 86
3038 3037 1541
3040 3039 47
3042 1581 84
3044 3043 1581
3046 3045 49
i0 i_StoB_Req_15
i1 i_EMPTY
i2 i_StoB_Req_14
i3 i_StoB_Req_13
i4 controllable_DEQ
i5 i_StoB_Req_12
i6 i_StoB_Req_11
i7 i_StoB_Req_10
i8 i_RtoB_Ack_1
i9 controllable_BtoS_Ack_10
i10 i_RtoB_Ack_0
i11 i_FULL
i12 controllable_BtoS_Ack_11
i13 controllable_BtoS_Ack_12
i14 controllable_BtoS_Ack_13
i15 controllable_BtoS_Ack_14
i16 controllable_BtoS_Ack_15
i17 controllable_SLC_0_0
i18 controllable_SLC_0_1
i19 controllable_SLC_0_2
i20 controllable_SLC_0_3
i21 controllable_BtoS_Ack_9
i22 controllable_BtoS_Ack_8
i23 controllable_BtoS_Ack_7
i24 controllable_BtoS_Ack_6
i25 controllable_BtoS_Ack_5
i26 controllable_BtoS_Ack_4
i27 controllable_BtoS_Ack_3
i28 controllable_BtoS_Ack_2
i29 controllable_BtoS_Ack_1
i30 controllable_BtoS_Ack_0
i31 controllable_BtoR_Req_0
i32 i_StoB_Req_0
i33 controllable_BtoR_Req_1
i34 controllable_ENQ
i35 i_StoB_Req_1
i36 i_StoB_Req_2
i37 i_StoB_Req_3
i38 i_StoB_Req_4
i39 i_StoB_Req_5
i40 i_StoB_Req_6
i41 i_StoB_Req_7
i42 i_StoB_Req_8
i43 i_StoB_Req_9
l0 n91
l1 A2_s0_0_out
l2 prev_controllable_BtoS_Ack_1_out
l3 G1_s0_6_out
l4 A2_s0_1_out
l5 prev_controllable_BtoS_Ack_0_out
l6 G1_s0_5_out
l7 prev_i_RtoB_Ack_0_out
l8 G1_s0_4_out
l9 G1_s1_9_out
l10 prev_i_RtoB_Ack_1_out
l11 G1_s1_trigger_0_3_out
l12 G1_s1_8_out
l13 G1_s0_3_out
l14 prev_i_FULL_out
l15 prev_controllable_BtoS_Ack_10_out
l16 G1_s1_trigger_0_2_out
l17 G1_s1_7_out
l18 G1_s0_2_out
l19 __det_statevar1_out
l20 prev_controllable_BtoS_Ack_11_out
l21 G1_s1_trigger_0_1_out
l22 G1_s1_6_out
l23 G1_s0_1_out
l24 N__det_statevar3_out
l25 __det_statevar2_out
l26 prev_controllable_BtoS_Ack_12_out
l27 G1_s1_trigger_0_0_out
l28 G1_s1_5_out
l29 G1_s0_0_out
l30 prev_i_StoB_Req_0_out
l31 prev_controllable_BtoS_Ack_13_out
l32 N__init006_out
l33 G1_s1_4_out
l34 prev_i_StoB_Req_1_out
l35 prev_controllable_BtoS_Ack_14_out
l36 G1_s1_3_out
l37 prev_i_StoB_Req_2_out
l38 N__det_statevar0_out
l39 prev_controllable_BtoS_Ack_15_out
l40 G1_s1_2_out
l41 prev_i_StoB_Req_3_out
l42 prev_i_EMPTY_out
l43 G1_s0_10_out
l44 G1_s1_1_out
l45 prev_i_StoB_Req_4_out
l46 G1_s0_11_out
l47 __count_1_080_out
l48 G1_s1_0_out
l49 prev_i_StoB_Req_5_out
l50 G1_s0_12_out
l51 prev_i_StoB_Req_6_out
l52 G1_s0_13_out
l53 prev_i_StoB_Req_7_out
l54 prev_controllable_DEQ_out
l55 N__Env_Safe_Ever063_out
l56 prev_i_StoB_Req_10_out
l57 G1_s0_14_out
l58 prev_i_StoB_Req_8_out
l59 prev_i_StoB_Req_11_out
l60 stateG7_1_out
l61 G1_s0_15_out
l62 prev_controllable_BtoS_Ack_9_out
l63 A2_trigger_out
l64 G_trigger_0_1_out
l65 prev_controllable_ENQ_out
l66 prev_i_StoB_Req_9_out
l67 prev_i_StoB_Req_12_out
l68 stateG7_0_out
l69 G1_s1_10_out
l70 prev_controllable_BtoS_Ack_8_out
l71 G_trigger_0_0_out
l72 prev_i_StoB_Req_13_out
l73 ____det_statevar1_048_out
l74 G1_s1_11_out
l75 prev_controllable_BtoS_Ack_7_out
l76 G1_s0_trigger_0_0_out
l77 prev_controllable_BtoR_Req_0_out
l78 prev_i_StoB_Req_14_out
l79 G12_out
l80 G1_s1_12_out
l81 G1_s0_trigger_0_1_out
l82 prev_controllable_BtoR_Req_1_out
l83 prev_controllable_BtoS_Ack_6_out
l84 prev_i_StoB_Req_15_out
l85 ____det_statevar2_045_out
l86 G1_s1_13_out
l87 G1_s0_trigger_0_2_out
l88 init_assume_false_out
l89 prev_controllable_BtoS_Ack_5_out
l90 G1_s1_14_out
l91 prev_controllable_BtoS_Ack_4_out
l92 G1_s0_trigger_0_3_out
l93 G1_s0_9_out
l94 N__Sys_Safe076_out
l95 N__fair077_out
l96 G1_s1_15_out
l97 prev_controllable_BtoS_Ack_3_out
l98 G1_s0_8_out
l99 prev_controllable_BtoS_Ack_2_out
l100 G1_s0_7_out
o0 o_err
c
amba_3_ifm
This file was written by ABC on Sat Aug 31 20:24:34 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv ifm_genbuf16.v   ---gives--> ifm_genbuf16.mv
> abc -c "read_blif_mv ifm_genbuf16.mv; write_aiger -s ifm_genbuf16n.aig"   ---gives--> ifm_genbuf16n.aig
> aigtoaig ifm_genbuf16n.aig ifm_genbuf16n.aag   ---gives--> ifm_genbuf16n.aag (this file)
Content of ifm_genbuf16.v:
module amba_3_ifm(
        o_err,
        i_clk,
        i_StoB_Req_0,
        i_StoB_Req_1,
        i_StoB_Req_2,
        i_StoB_Req_3,
        i_StoB_Req_4,
        i_StoB_Req_5,
        i_StoB_Req_6,
        i_StoB_Req_7,
        i_StoB_Req_8,
        i_StoB_Req_9,
        i_StoB_Req_10,
        i_StoB_Req_11,
        i_StoB_Req_12,
        i_StoB_Req_13,
        i_StoB_Req_14,
        i_StoB_Req_15,
        i_RtoB_Ack_0,
        i_RtoB_Ack_1,
        i_FULL,
        i_EMPTY,
        controllable_BtoS_Ack_0,
        controllable_BtoS_Ack_1,
        controllable_BtoS_Ack_2,
        controllable_BtoS_Ack_3,
        controllable_BtoS_Ack_4,
        controllable_BtoS_Ack_5,
        controllable_BtoS_Ack_6,
        controllable_BtoS_Ack_7,
        controllable_BtoS_Ack_8,
        controllable_BtoS_Ack_9,
        controllable_BtoS_Ack_10,
        controllable_BtoS_Ack_11,
        controllable_BtoS_Ack_12,
        controllable_BtoS_Ack_13,
        controllable_BtoS_Ack_14,
        controllable_BtoS_Ack_15,
        controllable_BtoR_Req_0,
        controllable_BtoR_Req_1,
        controllable_ENQ,
        controllable_DEQ,
        controllable_SLC_0_0,
        controllable_SLC_0_1,
        controllable_SLC_0_2,
        controllable_SLC_0_3);


input i_clk;
input i_StoB_Req_0 ;
input i_StoB_Req_1 ;
input i_StoB_Req_2 ;
input i_StoB_Req_3 ;
input i_StoB_Req_4 ;
input i_StoB_Req_5 ;
input i_StoB_Req_6 ;
input i_StoB_Req_7 ;
input i_StoB_Req_8 ;
input i_StoB_Req_9 ;
input i_StoB_Req_10 ;
input i_StoB_Req_11 ;
input i_StoB_Req_12 ;
input i_StoB_Req_13 ;
input i_StoB_Req_14 ;
input i_StoB_Req_15 ;
input i_RtoB_Ack_0 ;
input i_RtoB_Ack_1 ;
input i_FULL ;
input i_EMPTY ;
input controllable_BtoS_Ack_0 ;
input controllable_BtoS_Ack_1 ;
input controllable_BtoS_Ack_2 ;
input controllable_BtoS_Ack_3 ;
input controllable_BtoS_Ack_4 ;
input controllable_BtoS_Ack_5 ;
input controllable_BtoS_Ack_6 ;
input controllable_BtoS_Ack_7 ;
input controllable_BtoS_Ack_8 ;
input controllable_BtoS_Ack_9 ;
input controllable_BtoS_Ack_10 ;
input controllable_BtoS_Ack_11 ;
input controllable_BtoS_Ack_12 ;
input controllable_BtoS_Ack_13 ;
input controllable_BtoS_Ack_14 ;
input controllable_BtoS_Ack_15 ;
input controllable_BtoR_Req_0 ;
input controllable_BtoR_Req_1 ;
input controllable_ENQ ;
input controllable_DEQ ;
input controllable_SLC_0_0 ;
input controllable_SLC_0_1 ;
input controllable_SLC_0_2 ;
input controllable_SLC_0_3 ;
output o_err;

reg __count_1_080 ;
reg N__Sys_Safe076 ;
reg N__Env_Safe_Ever063 ;
reg prev_i_StoB_Req_0 ;
reg prev_i_StoB_Req_1 ;
reg prev_i_StoB_Req_2 ;
reg prev_i_StoB_Req_3 ;
reg prev_i_StoB_Req_4 ;
reg prev_i_StoB_Req_5 ;
reg prev_i_StoB_Req_6 ;
reg prev_i_StoB_Req_7 ;
reg prev_i_StoB_Req_8 ;
reg prev_i_StoB_Req_9 ;
reg prev_i_StoB_Req_10 ;
reg prev_i_StoB_Req_11 ;
reg prev_i_StoB_Req_12 ;
reg prev_i_StoB_Req_13 ;
reg prev_i_StoB_Req_14 ;
reg prev_i_StoB_Req_15 ;
reg prev_controllable_BtoS_Ack_0 ;
reg prev_controllable_BtoS_Ack_1 ;
reg prev_controllable_BtoS_Ack_2 ;
reg prev_controllable_BtoS_Ack_3 ;
reg prev_controllable_BtoS_Ack_4 ;
reg prev_controllable_BtoS_Ack_5 ;
reg prev_controllable_BtoS_Ack_6 ;
reg prev_controllable_BtoS_Ack_7 ;
reg prev_controllable_BtoS_Ack_8 ;
reg prev_controllable_BtoS_Ack_9 ;
reg prev_controllable_BtoS_Ack_10 ;
reg prev_controllable_BtoS_Ack_11 ;
reg prev_controllable_BtoS_Ack_12 ;
reg prev_controllable_BtoS_Ack_13 ;
reg prev_controllable_BtoS_Ack_14 ;
reg prev_controllable_BtoS_Ack_15 ;
reg prev_controllable_BtoR_Req_0 ;
reg prev_controllable_BtoR_Req_1 ;
reg prev_i_RtoB_Ack_0 ;
reg prev_i_RtoB_Ack_1 ;
reg prev_controllable_DEQ ;
reg prev_controllable_ENQ ;
reg prev_i_EMPTY ;
reg prev_i_FULL ;
reg init_assume_false ;
reg A2_s0_0 ;
reg A2_s0_1 ;
reg A2_trigger ;
reg G1_s0_0 ;
reg G1_s0_1 ;
reg G1_s0_2 ;
reg G1_s0_3 ;
reg G1_s0_4 ;
reg G1_s0_5 ;
reg G1_s0_6 ;
reg G1_s0_7 ;
reg G1_s0_8 ;
reg G1_s0_9 ;
reg G1_s0_10 ;
reg G1_s0_11 ;
reg G1_s0_12 ;
reg G1_s0_13 ;
reg G1_s0_14 ;
reg G1_s0_15 ;
reg G1_s1_0 ;
reg G1_s1_1 ;
reg G1_s1_2 ;
reg G1_s1_3 ;
reg G1_s1_4 ;
reg G1_s1_5 ;
reg G1_s1_6 ;
reg G1_s1_7 ;
reg G1_s1_8 ;
reg G1_s1_9 ;
reg G1_s1_10 ;
reg G1_s1_11 ;
reg G1_s1_12 ;
reg G1_s1_13 ;
reg G1_s1_14 ;
reg G1_s1_15 ;
reg G1_s0_trigger_0_0 ;
reg G1_s0_trigger_0_1 ;
reg G1_s0_trigger_0_2 ;
reg G1_s0_trigger_0_3 ;
reg G1_s1_trigger_0_0 ;
reg G1_s1_trigger_0_1 ;
reg G1_s1_trigger_0_2 ;
reg G1_s1_trigger_0_3 ;
reg stateG7_0 ;
reg stateG7_1 ;
reg G12 ;
reg G_trigger_0_0 ;
reg G_trigger_0_1 ;
reg N__init006 ;
reg N__det_statevar0 ;
reg __det_statevar1 ;
reg __det_statevar2 ;
reg N__det_statevar3 ;
reg ____det_statevar1_048 ;
reg ____det_statevar2_045 ;
reg N__fair077 ;

wire __bit000 ;
wire __bit001 ;
wire __bit002 ;
wire __bit003 ;
wire __bit004 ;
wire __bit005 ;
wire __bit006 ;
wire __bit007 ;
wire __bit008 ;
wire __bit009 ;
wire __bit010 ;
wire __bit011 ;
wire __bit012 ;
wire __bit013 ;
wire __bit014 ;
wire __bit015 ;
wire __bit016 ;
wire __bit017 ;
wire __bit018 ;
wire __bit019 ;
wire __bit020 ;
wire __bit021 ;
wire __bit022 ;
wire __bit023 ;
wire __bit024 ;
wire __bit025 ;
wire __bit026 ;
wire __bit027 ;
wire __bit028 ;
wire __bit029 ;
wire __bit030 ;
wire __bit031 ;
wire __bit032 ;
wire __bit033 ;
wire __bit034 ;
wire __bit035 ;
wire __bit036 ;
wire __bit037 ;
wire __bit038 ;
wire __bit039 ;
wire __bit040 ;
wire __bit041 ;
wire __bit042 ;
wire __bit043 ;
wire __bit044 ;
wire __bit045 ;
wire __bit046 ;
wire __bit047 ;
wire __bit048 ;
wire __bit049 ;
wire __bit050 ;
wire __bit051 ;
wire __bit052 ;
wire __bit053 ;
wire __bit054 ;
wire __bit055 ;
wire __bit056 ;
wire __bit057 ;
wire __bit058 ;
wire __bit059 ;
wire __bit060 ;
wire __bit061 ;
wire __bit062 ;
wire __bit063 ;
wire __bit064 ;
wire __bit065 ;
wire __bit066 ;
wire __bit067 ;
wire __bit068 ;
wire __bit069 ;
wire __bit070 ;
wire __bit071 ;
wire __bit072 ;
wire __bit073 ;
wire __bit074 ;
wire __bit075 ;
wire __bit076 ;
wire __bit077 ;
wire __bit078 ;
wire __bit079 ;
wire __bit080 ;
wire __bit081 ;
wire __bit082 ;
wire __bit083 ;
wire __bit084 ;
wire __bit085 ;
wire __bit086 ;
wire __bit087 ;
wire __bit088 ;
wire __bit089 ;
wire __bit090 ;
wire __bit091 ;
wire __bit092 ;
wire __bit093 ;
wire __bit094 ;
wire __bit095 ;
wire __bit096 ;
wire __bit097 ;
wire __bit098 ;
wire __bit099 ;
wire __bit100 ;
wire __bit101 ;
wire __bit102 ;
wire __bit103 ;
wire __bit104 ;
wire __bit105 ;
wire __bit106 ;
wire __bit107 ;
wire __bit108 ;
wire __bit109 ;
wire __bit110 ;
wire __bit111 ;
wire __bit_invar000 ;
wire __bit_invar001 ;
wire __bit_invar002 ;
wire __bit_invar003 ;
wire __bit_invar004 ;
wire __bit_obs000 ;
wire __bit_obs001 ;
wire __bit_obs002 ;
wire __bit_obs003 ;
wire __bit_obs004 ;
wire __bit_obs005 ;
wire __bit_obs006 ;
wire __bit_obs007 ;
wire __bit_obs008 ;
wire __bit_obs009 ;
wire __bit_obs010 ;
wire ___bdd_035 ;
wire ___bdd_036 ;
wire ___bdd_037 ;
wire ___bdd_038 ;
wire ___bdd_039 ;
wire ___bdd_040 ;
wire ___bdd_041 ;
wire _____bdd_035_042 ;
wire _____bdd_036_046 ;
wire _____bdd_037_047 ;
wire _____bdd_038_043 ;
wire _____bdd_039_044 ;
wire ____Assume4_029_049 ;
wire ____Assume0_021_050 ;
wire ____Assume1a_022_051 ;
wire ____Assume1b_023_052 ;
wire ____Assume2b_025_053 ;
wire ____Assume3_026_054 ;
wire ____Assume4_027_055 ;
wire ____Assume4_028_056 ;
wire ____Assume5a_030_057 ;
wire ____Assume5b_031_058 ;
wire ____Assume5c_032_059 ;
wire ____Assume5d_033_060 ;
wire ____Assume13_034_061 ;
wire __Env_Safe_Now062 ;
wire ____Guarantee2_008_064 ;
wire ____Guarantee3_009_065 ;
wire ____Guarantee4_010_066 ;
wire ____Guarantee5_011_067 ;
wire ____Guarantee6_012_068 ;
wire ____Guarantee7_013_069 ;
wire ____Guarantee8_014_070 ;
wire ____Assert9a_015_071 ;
wire ____Assert9b_016_072 ;
wire ____Assert10_017_073 ;
wire ____Assert11a_018_074 ;
wire ____Assert11b_019_075 ;
wire o_err;


assign __bit000 = !G1_s0_trigger_0_3 ;
assign __bit001 = !G1_s0_trigger_0_2 ;
assign __bit002 = !G1_s0_trigger_0_1 ;
assign __bit003 = G1_s0_trigger_0_0 ;
assign __bit004 = __bit002 & __bit003 ;
assign __bit005 = __bit001 & __bit004 ;
assign __bit006 = __bit000 & __bit005 ;
assign __bit007 = G1_s0_trigger_0_1 ;
assign __bit008 = !G1_s0_trigger_0_0 ;
assign __bit009 = __bit007 & __bit008 ;
assign __bit010 = __bit001 & __bit009 ;
assign __bit011 = __bit000 & __bit010 ;
assign __bit012 = G1_s0_trigger_0_2 ;
assign __bit013 = __bit002 & __bit008 ;
assign __bit014 = __bit012 & __bit013 ;
assign __bit015 = __bit000 & __bit014 ;
assign __bit016 = G1_s0_trigger_0_3 ;
assign __bit017 = __bit001 & __bit013 ;
assign __bit018 = __bit016 & __bit017 ;
assign __bit019 = __bit005 & __bit016 ;
assign __bit020 = __bit004 & __bit012 ;
assign __bit021 = __bit000 & __bit020 ;
assign __bit022 = __bit010 & __bit016 ;
assign __bit023 = __bit003 & __bit007 ;
assign __bit024 = __bit001 & __bit023 ;
assign __bit025 = __bit016 & __bit024 ;
assign __bit026 = __bit000 & __bit024 ;
assign __bit027 = __bit009 & __bit012 ;
assign __bit028 = __bit000 & __bit027 ;
assign __bit029 = __bit014 & __bit016 ;
assign __bit030 = __bit016 & __bit020 ;
assign __bit031 = __bit012 & __bit023 ;
assign __bit032 = __bit000 & __bit031 ;
assign __bit033 = __bit016 & __bit027 ;
assign __bit034 = __bit016 & __bit031 ;
assign __bit035 = !(__bit006 ? G1_s0_1 : (__bit011 ? G1_s0_2 : (__bit015 ? G1_s0_4 : (__bit018 ? G1_s0_8 : (__bit019 ? G1_s0_9 : (__bit021 ? G1_s0_5 : (__bit022 ? G1_s0_10 : (__bit025 ? G1_s0_11 : (__bit026 ? G1_s0_3 : (__bit028 ? G1_s0_6 : (__bit029 ? G1_s0_12 : (__bit030 ? G1_s0_13 : (__bit032 ? G1_s0_7 : (__bit033 ? G1_s0_14 : (__bit034 ? G1_s0_15 : G1_s0_0))))))))))))))) ;
assign __bit036 = __bit034 & __bit035 ;
assign __bit037 = __bit035 & !__bit034 ;
assign __bit038 = !G1_s1_trigger_0_3 ;
assign __bit039 = !G1_s1_trigger_0_2 ;
assign __bit040 = !G1_s1_trigger_0_1 ;
assign __bit041 = G1_s1_trigger_0_0 ;
assign __bit042 = __bit040 & __bit041 ;
assign __bit043 = __bit039 & __bit042 ;
assign __bit044 = __bit038 & __bit043 ;
assign __bit045 = G1_s1_trigger_0_1 ;
assign __bit046 = !G1_s1_trigger_0_0 ;
assign __bit047 = __bit045 & __bit046 ;
assign __bit048 = __bit039 & __bit047 ;
assign __bit049 = __bit038 & __bit048 ;
assign __bit050 = G1_s1_trigger_0_2 ;
assign __bit051 = __bit040 & __bit046 ;
assign __bit052 = __bit050 & __bit051 ;
assign __bit053 = __bit038 & __bit052 ;
assign __bit054 = G1_s1_trigger_0_3 ;
assign __bit055 = __bit039 & __bit051 ;
assign __bit056 = __bit054 & __bit055 ;
assign __bit057 = __bit043 & __bit054 ;
assign __bit058 = __bit042 & __bit050 ;
assign __bit059 = __bit038 & __bit058 ;
assign __bit060 = __bit048 & __bit054 ;
assign __bit061 = __bit041 & __bit045 ;
assign __bit062 = __bit039 & __bit061 ;
assign __bit063 = __bit054 & __bit062 ;
assign __bit064 = __bit038 & __bit062 ;
assign __bit065 = __bit047 & __bit050 ;
assign __bit066 = __bit038 & __bit065 ;
assign __bit067 = __bit052 & __bit054 ;
assign __bit068 = __bit054 & __bit058 ;
assign __bit069 = __bit050 & __bit061 ;
assign __bit070 = __bit038 & __bit069 ;
assign __bit071 = __bit054 & __bit065 ;
assign __bit072 = __bit054 & __bit069 ;
assign __bit073 = !(__bit044 ? G1_s1_1 : (__bit049 ? G1_s1_2 : (__bit053 ? G1_s1_4 : (__bit056 ? G1_s1_8 : (__bit057 ? G1_s1_9 : (__bit059 ? G1_s1_5 : (__bit060 ? G1_s1_10 : (__bit063 ? G1_s1_11 : (__bit064 ? G1_s1_3 : (__bit066 ? G1_s1_6 : (__bit067 ? G1_s1_12 : (__bit068 ? G1_s1_13 : (__bit070 ? G1_s1_7 : (__bit071 ? G1_s1_14 : (__bit072 ? G1_s1_15 : G1_s1_0))))))))))))))) ;
assign __bit074 = __bit072 & __bit073 ;
assign __bit075 = __bit073 & !__bit072 ;
assign __bit076 = !G_trigger_0_1 ;
assign __bit077 = !G_trigger_0_0 ;
assign __bit078 = __bit076 & __bit077 ;
assign __bit079 = __bit078 & !(__bit006 ? G1_s0_1 : (__bit011 ? G1_s0_2 : (__bit015 ? G1_s0_4 : (__bit018 ? G1_s0_8 : (__bit019 ? G1_s0_9 : (__bit021 ? G1_s0_5 : (__bit022 ? G1_s0_10 : (__bit025 ? G1_s0_11 : (__bit026 ? G1_s0_3 : (__bit028 ? G1_s0_6 : (__bit029 ? G1_s0_12 : (__bit030 ? G1_s0_13 : (__bit032 ? G1_s0_7 : (__bit033 ? G1_s0_14 : (__bit034 ? G1_s0_15 : G1_s0_0))))))))))))))) ;
assign __bit080 = G_trigger_0_0 ;
assign __bit081 = __bit076 & __bit080 ;
assign __bit082 = __bit081 & !(__bit044 ? G1_s1_1 : (__bit049 ? G1_s1_2 : (__bit053 ? G1_s1_4 : (__bit056 ? G1_s1_8 : (__bit057 ? G1_s1_9 : (__bit059 ? G1_s1_5 : (__bit060 ? G1_s1_10 : (__bit063 ? G1_s1_11 : (__bit064 ? G1_s1_3 : (__bit066 ? G1_s1_6 : (__bit067 ? G1_s1_12 : (__bit068 ? G1_s1_13 : (__bit070 ? G1_s1_7 : (__bit071 ? G1_s1_14 : (__bit072 ? G1_s1_15 : G1_s1_0))))))))))))))) ;
assign __bit083 = G_trigger_0_1 ;
assign __bit084 = __bit077 & __bit083 ;
assign __bit085 = __bit084 & !G12 ;
assign __bit086 = __bit035 & N__init006 ;
assign __bit087 = !__bit035 & N__init006 ;
assign __bit088 = __bit034 & __bit086 ;
assign __bit089 = __bit086 & !__bit034 ;
assign __bit090 = __bit073 & N__init006 ;
assign __bit091 = !__bit073 & N__init006 ;
assign __bit092 = __bit072 & __bit090 ;
assign __bit093 = __bit090 & !__bit072 ;
assign __bit094 = __bit079 & N__init006 ;
assign __bit095 = !__bit079 & N__init006 ;
assign __bit096 = __bit082 & N__init006 ;
assign __bit097 = !__bit082 & N__init006 ;
assign __bit098 = __bit085 & N__init006 ;
assign __bit099 = !__bit085 & N__init006 ;
assign __bit100 = __bit003 & !__bit002 ;
assign __bit101 = __bit003 ^~ !__bit002 ;
assign __bit102 = __bit100 & !__bit001 ;
assign __bit103 = __bit100 ^~ !__bit001 ;
assign __bit104 = __bit102 & !__bit000 ;
assign __bit105 = __bit102 ^~ !__bit000 ;
assign __bit106 = __bit041 & !__bit040 ;
assign __bit107 = __bit041 ^~ !__bit040 ;
assign __bit108 = __bit106 & !__bit039 ;
assign __bit109 = __bit106 ^~ !__bit039 ;
assign __bit110 = __bit108 & !__bit038 ;
assign __bit111 = __bit108 ^~ !__bit038 ;
assign __bit_invar000 = !controllable_SLC_0_0 ;
assign __bit_invar001 = !controllable_SLC_0_1 ;
assign __bit_invar002 = !controllable_SLC_0_2 ;
assign __bit_invar003 = !controllable_SLC_0_3 ;
assign __bit_invar004 = !__bit080 | !__bit083 ;
assign __bit_obs000 = !controllable_SLC_0_3 ;
assign __bit_obs001 = !controllable_SLC_0_2 ;
assign __bit_obs002 = !controllable_SLC_0_1 ;
assign __bit_obs003 = !controllable_SLC_0_0 ;
assign __bit_obs004 = __bit_obs002 & __bit_obs003 ;
assign __bit_obs005 = __bit_obs001 & __bit_obs004 ;
assign __bit_obs006 = __bit_obs000 & __bit_obs005 ;
assign __bit_obs007 = controllable_SLC_0_0 ;
assign __bit_obs008 = __bit_obs002 & __bit_obs007 ;
assign __bit_obs009 = __bit_obs001 & __bit_obs008 ;
assign __bit_obs010 = __bit_obs000 & __bit_obs009 ;
assign ___bdd_035 = __det_statevar2 | !N__det_statevar3 ;
assign ___bdd_036 = i_EMPTY ? __det_statevar1 : ___bdd_035 ;
assign ___bdd_037 = controllable_DEQ | !___bdd_036 ;
assign ___bdd_038 = i_EMPTY ? __det_statevar2 : ___bdd_035 ;
assign ___bdd_039 = controllable_DEQ | !___bdd_038 ;
assign ___bdd_040 = i_EMPTY & !N__det_statevar3 ;
assign ___bdd_041 = controllable_DEQ ? !N__det_statevar0 : ___bdd_040 ;
assign _____bdd_035_042 = ____det_statevar2_045 ;
assign _____bdd_036_046 = i_EMPTY ? ____det_statevar1_048 : _____bdd_035_042 ;
assign _____bdd_037_047 = controllable_DEQ | !_____bdd_036_046 ;
assign _____bdd_038_043 = i_EMPTY ? ____det_statevar2_045 : _____bdd_035_042 ;
assign _____bdd_039_044 = controllable_DEQ | !_____bdd_038_043 ;
assign ____Assume4_029_049 = 1 ;
assign ____Assume0_021_050 = !init_assume_false ;
assign ____Assume1a_022_051 = (!(prev_i_StoB_Req_0 & !prev_controllable_BtoS_Ack_0) | i_StoB_Req_0) & (!(prev_i_StoB_Req_1 & !prev_controllable_BtoS_Ack_1) | i_StoB_Req_1) & (!(prev_i_StoB_Req_2 & !prev_controllable_BtoS_Ack_2) | i_StoB_Req_2) & (!(prev_i_StoB_Req_3 & !prev_controllable_BtoS_Ack_3) | i_StoB_Req_3) & (!(prev_i_StoB_Req_4 & !prev_controllable_BtoS_Ack_4) | i_StoB_Req_4) & (!(prev_i_StoB_Req_5 & !prev_controllable_BtoS_Ack_5) | i_StoB_Req_5) & (!(prev_i_StoB_Req_6 & !prev_controllable_BtoS_Ack_6) | i_StoB_Req_6) & (!(prev_i_StoB_Req_7 & !prev_controllable_BtoS_Ack_7) | i_StoB_Req_7) & (!(prev_i_StoB_Req_8 & !prev_controllable_BtoS_Ack_8) | i_StoB_Req_8) & (!(prev_i_StoB_Req_9 & !prev_controllable_BtoS_Ack_9) | i_StoB_Req_9) & (!(prev_i_StoB_Req_10 & !prev_controllable_BtoS_Ack_10) | i_StoB_Req_10) & (!(prev_i_StoB_Req_11 & !prev_controllable_BtoS_Ack_11) | i_StoB_Req_11) & (!(prev_i_StoB_Req_12 & !prev_controllable_BtoS_Ack_12) | i_StoB_Req_12) & (!(prev_i_StoB_Req_13 & !prev_controllable_BtoS_Ack_13) | i_StoB_Req_13) & (!(prev_i_StoB_Req_14 & !prev_controllable_BtoS_Ack_14) | i_StoB_Req_14) & (!(prev_i_StoB_Req_15 & !prev_controllable_BtoS_Ack_15) | i_StoB_Req_15) & 1 ;
assign ____Assume1b_023_052 = (!prev_controllable_BtoS_Ack_0 | !i_StoB_Req_0) & (!prev_controllable_BtoS_Ack_1 | !i_StoB_Req_1) & (!prev_controllable_BtoS_Ack_2 | !i_StoB_Req_2) & (!prev_controllable_BtoS_Ack_3 | !i_StoB_Req_3) & (!prev_controllable_BtoS_Ack_4 | !i_StoB_Req_4) & (!prev_controllable_BtoS_Ack_5 | !i_StoB_Req_5) & (!prev_controllable_BtoS_Ack_6 | !i_StoB_Req_6) & (!prev_controllable_BtoS_Ack_7 | !i_StoB_Req_7) & (!prev_controllable_BtoS_Ack_8 | !i_StoB_Req_8) & (!prev_controllable_BtoS_Ack_9 | !i_StoB_Req_9) & (!prev_controllable_BtoS_Ack_10 | !i_StoB_Req_10) & (!prev_controllable_BtoS_Ack_11 | !i_StoB_Req_11) & (!prev_controllable_BtoS_Ack_12 | !i_StoB_Req_12) & (!prev_controllable_BtoS_Ack_13 | !i_StoB_Req_13) & (!prev_controllable_BtoS_Ack_14 | !i_StoB_Req_14) & (!prev_controllable_BtoS_Ack_15 | !i_StoB_Req_15) & 1 ;
assign ____Assume2b_025_053 = (prev_controllable_BtoR_Req_0 | !i_RtoB_Ack_0) & (prev_controllable_BtoR_Req_1 | !i_RtoB_Ack_1) & 1 ;
assign ____Assume3_026_054 = (!(prev_controllable_BtoR_Req_0 & prev_i_RtoB_Ack_0) | i_RtoB_Ack_0) & (!(prev_controllable_BtoR_Req_1 & prev_i_RtoB_Ack_1) | i_RtoB_Ack_1) & 1 ;
assign ____Assume4_027_055 = !i_RtoB_Ack_0 | prev_controllable_BtoR_Req_0 ;
assign ____Assume4_028_056 = !i_RtoB_Ack_1 | prev_controllable_BtoR_Req_1 ;
assign ____Assume5a_030_057 = !(prev_controllable_DEQ ^~ prev_controllable_ENQ) | (prev_i_EMPTY ^~ i_EMPTY) ;
assign ____Assume5b_031_058 = !(prev_controllable_DEQ ^~ prev_controllable_ENQ) | (prev_i_FULL ^~ i_FULL) ;
assign ____Assume5c_032_059 = !(prev_controllable_ENQ & !prev_controllable_DEQ) | !i_EMPTY ;
assign ____Assume5d_033_060 = !(prev_controllable_DEQ & !prev_controllable_ENQ) | !i_FULL ;
assign ____Assume13_034_061 = !i_FULL & !(prev_i_StoB_Req_0 | prev_i_StoB_Req_1 | prev_i_StoB_Req_2 | prev_i_StoB_Req_3 | prev_i_StoB_Req_4 | prev_i_StoB_Req_5 | prev_i_StoB_Req_6 | prev_i_StoB_Req_7 | prev_i_StoB_Req_8 | prev_i_StoB_Req_9 | prev_i_StoB_Req_10 | prev_i_StoB_Req_11 | prev_i_StoB_Req_12 | prev_i_StoB_Req_13 | prev_i_StoB_Req_14 | prev_i_StoB_Req_15 | 1) | prev_controllable_ENQ | controllable_ENQ ;
assign __Env_Safe_Now062 = ____Assume13_034_061 & ____Assume5a_030_057 & ____Assume5b_031_058 & ____Assume5c_032_059 & ____Assume5d_033_060 & ____Assume4_029_049 & ____Assume0_021_050 & ____Assume1a_022_051 & ____Assume1b_023_052 & ____Assume2b_025_053 & ____Assume3_026_054 & ____Assume4_027_055 & ____Assume4_028_056 ;
assign ____Guarantee2_008_064 = (!(!prev_i_StoB_Req_0 & i_StoB_Req_0) | !controllable_BtoS_Ack_0) & (!(!prev_i_StoB_Req_1 & i_StoB_Req_1) | !controllable_BtoS_Ack_1) & (!(!prev_i_StoB_Req_2 & i_StoB_Req_2) | !controllable_BtoS_Ack_2) & (!(!prev_i_StoB_Req_3 & i_StoB_Req_3) | !controllable_BtoS_Ack_3) & (!(!prev_i_StoB_Req_4 & i_StoB_Req_4) | !controllable_BtoS_Ack_4) & (!(!prev_i_StoB_Req_5 & i_StoB_Req_5) | !controllable_BtoS_Ack_5) & (!(!prev_i_StoB_Req_6 & i_StoB_Req_6) | !controllable_BtoS_Ack_6) & (!(!prev_i_StoB_Req_7 & i_StoB_Req_7) | !controllable_BtoS_Ack_7) & (!(!prev_i_StoB_Req_8 & i_StoB_Req_8) | !controllable_BtoS_Ack_8) & (!(!prev_i_StoB_Req_9 & i_StoB_Req_9) | !controllable_BtoS_Ack_9) & (!(!prev_i_StoB_Req_10 & i_StoB_Req_10) | !controllable_BtoS_Ack_10) & (!(!prev_i_StoB_Req_11 & i_StoB_Req_11) | !controllable_BtoS_Ack_11) & (!(!prev_i_StoB_Req_12 & i_StoB_Req_12) | !controllable_BtoS_Ack_12) & (!(!prev_i_StoB_Req_13 & i_StoB_Req_13) | !controllable_BtoS_Ack_13) & (!(!prev_i_StoB_Req_14 & i_StoB_Req_14) | !controllable_BtoS_Ack_14) & (!(!prev_i_StoB_Req_15 & i_StoB_Req_15) | !controllable_BtoS_Ack_15) & 1 ;
assign ____Guarantee3_009_065 = (!(!prev_controllable_BtoS_Ack_0 & controllable_BtoS_Ack_0) | prev_i_StoB_Req_0) & (!(!prev_controllable_BtoS_Ack_1 & controllable_BtoS_Ack_1) | prev_i_StoB_Req_1) & (!(!prev_controllable_BtoS_Ack_2 & controllable_BtoS_Ack_2) | prev_i_StoB_Req_2) & (!(!prev_controllable_BtoS_Ack_3 & controllable_BtoS_Ack_3) | prev_i_StoB_Req_3) & (!(!prev_controllable_BtoS_Ack_4 & controllable_BtoS_Ack_4) | prev_i_StoB_Req_4) & (!(!prev_controllable_BtoS_Ack_5 & controllable_BtoS_Ack_5) | prev_i_StoB_Req_5) & (!(!prev_controllable_BtoS_Ack_6 & controllable_BtoS_Ack_6) | prev_i_StoB_Req_6) & (!(!prev_controllable_BtoS_Ack_7 & controllable_BtoS_Ack_7) | prev_i_StoB_Req_7) & (!(!prev_controllable_BtoS_Ack_8 & controllable_BtoS_Ack_8) | prev_i_StoB_Req_8) & (!(!prev_controllable_BtoS_Ack_9 & controllable_BtoS_Ack_9) | prev_i_StoB_Req_9) & (!(!prev_controllable_BtoS_Ack_10 & controllable_BtoS_Ack_10) | prev_i_StoB_Req_10) & (!(!prev_controllable_BtoS_Ack_11 & controllable_BtoS_Ack_11) | prev_i_StoB_Req_11) & (!(!prev_controllable_BtoS_Ack_12 & controllable_BtoS_Ack_12) | prev_i_StoB_Req_12) & (!(!prev_controllable_BtoS_Ack_13 & controllable_BtoS_Ack_13) | prev_i_StoB_Req_13) & (!(!prev_controllable_BtoS_Ack_14 & controllable_BtoS_Ack_14) | prev_i_StoB_Req_14) & (!(!prev_controllable_BtoS_Ack_15 & controllable_BtoS_Ack_15) | prev_i_StoB_Req_15) & 1 ;
assign ____Guarantee4_010_066 = (!(prev_controllable_BtoS_Ack_0 & !prev_i_StoB_Req_0) | controllable_BtoS_Ack_0) & (!(prev_controllable_BtoS_Ack_1 & !prev_i_StoB_Req_1) | controllable_BtoS_Ack_1) & (!(prev_controllable_BtoS_Ack_2 & !prev_i_StoB_Req_2) | controllable_BtoS_Ack_2) & (!(prev_controllable_BtoS_Ack_3 & !prev_i_StoB_Req_3) | controllable_BtoS_Ack_3) & (!(prev_controllable_BtoS_Ack_4 & !prev_i_StoB_Req_4) | controllable_BtoS_Ack_4) & (!(prev_controllable_BtoS_Ack_5 & !prev_i_StoB_Req_5) | controllable_BtoS_Ack_5) & (!(prev_controllable_BtoS_Ack_6 & !prev_i_StoB_Req_6) | controllable_BtoS_Ack_6) & (!(prev_controllable_BtoS_Ack_7 & !prev_i_StoB_Req_7) | controllable_BtoS_Ack_7) & (!(prev_controllable_BtoS_Ack_8 & !prev_i_StoB_Req_8) | controllable_BtoS_Ack_8) & (!(prev_controllable_BtoS_Ack_9 & !prev_i_StoB_Req_9) | controllable_BtoS_Ack_9) & (!(prev_controllable_BtoS_Ack_10 & !prev_i_StoB_Req_10) | controllable_BtoS_Ack_10) & (!(prev_controllable_BtoS_Ack_11 & !prev_i_StoB_Req_11) | controllable_BtoS_Ack_11) & (!(prev_controllable_BtoS_Ack_12 & !prev_i_StoB_Req_12) | controllable_BtoS_Ack_12) & (!(prev_controllable_BtoS_Ack_13 & !prev_i_StoB_Req_13) | controllable_BtoS_Ack_13) & (!(prev_controllable_BtoS_Ack_14 & !prev_i_StoB_Req_14) | controllable_BtoS_Ack_14) & (!(prev_controllable_BtoS_Ack_15 & !prev_i_StoB_Req_15) | controllable_BtoS_Ack_15) & 1 ;


assign ____Guarantee5_011_067 = (1 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_0)) & (1 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_1)) & (1 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_2)) & (1 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_3)) & (1 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_4)) & (1 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_5)) & (1 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_6)) & (1 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_7)) & (1 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_8)) & (1 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_9)) & (1 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_10)) & (1 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_11)) & (1 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_12)) & (1 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_13)) & (1 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_14)) & (1 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_15)) &
                        1 & 1 ;
assign ____Guarantee6_012_068 = (!(prev_controllable_BtoR_Req_0 & !prev_i_RtoB_Ack_0) | controllable_BtoR_Req_0) & (!(prev_controllable_BtoR_Req_1 & !prev_i_RtoB_Ack_1) | controllable_BtoR_Req_1) & 1 & (!prev_i_RtoB_Ack_0 | !controllable_BtoR_Req_0) & (!prev_i_RtoB_Ack_1 | !controllable_BtoR_Req_1) & 1 ;
assign ____Guarantee7_013_069 = !(controllable_BtoR_Req_0 & controllable_BtoR_Req_1) & (!stateG7_0 | !controllable_BtoR_Req_0) & (!stateG7_1 | !controllable_BtoR_Req_1) ;
assign ____Guarantee8_014_070 = (!prev_i_RtoB_Ack_0 | !controllable_BtoR_Req_0) & (!prev_i_RtoB_Ack_1 | !controllable_BtoR_Req_1) & 1 ;
assign ____Assert9a_015_071 = controllable_ENQ ^~ !prev_controllable_BtoS_Ack_0 & controllable_BtoS_Ack_0 | !prev_controllable_BtoS_Ack_1 & controllable_BtoS_Ack_1 | 1 ;
assign ____Assert9b_016_072 = (!(!prev_controllable_BtoS_Ack_0 & controllable_BtoS_Ack_0) | __bit_obs006) & (!(!prev_controllable_BtoS_Ack_1 & controllable_BtoS_Ack_1) | __bit_obs010) & 1 ;
assign ____Assert10_017_073 = prev_i_RtoB_Ack_0 & !i_RtoB_Ack_0 | prev_i_RtoB_Ack_1 & !i_RtoB_Ack_1 ^~ controllable_DEQ ;
assign ____Assert11a_018_074 = !(i_FULL & !controllable_DEQ) | !controllable_ENQ ;
assign ____Assert11b_019_075 = !i_EMPTY | !controllable_DEQ ;

assign o_err = __count_1_080;


initial
 begin
  __count_1_080 = 0 ;
  N__Sys_Safe076 = 0 ;
  N__Env_Safe_Ever063 = 0 ;
  prev_i_StoB_Req_0 = 0 ;
  prev_i_StoB_Req_1 = 0 ;
  prev_i_StoB_Req_2 = 0 ;
  prev_i_StoB_Req_3 = 0 ;
  prev_i_StoB_Req_4 = 0 ;
  prev_i_StoB_Req_5 = 0 ;
  prev_i_StoB_Req_6 = 0 ;
  prev_i_StoB_Req_7 = 0 ;
  prev_i_StoB_Req_8 = 0 ;
  prev_i_StoB_Req_9 = 0 ;
  prev_i_StoB_Req_10 = 0 ;
  prev_i_StoB_Req_11 = 0 ;
  prev_i_StoB_Req_12 = 0 ;
  prev_i_StoB_Req_13 = 0 ;
  prev_i_StoB_Req_14 = 0 ;
  prev_i_StoB_Req_15 = 0 ;
  prev_controllable_BtoS_Ack_0 = 0 ;
  prev_controllable_BtoS_Ack_1 = 0 ;
  prev_controllable_BtoS_Ack_2 = 0 ;
  prev_controllable_BtoS_Ack_3 = 0 ;
  prev_controllable_BtoS_Ack_4 = 0 ;
  prev_controllable_BtoS_Ack_5 = 0 ;
  prev_controllable_BtoS_Ack_6 = 0 ;
  prev_controllable_BtoS_Ack_7 = 0 ;
  prev_controllable_BtoS_Ack_8 = 0 ;
  prev_controllable_BtoS_Ack_9 = 0 ;
  prev_controllable_BtoS_Ack_10 = 0 ;
  prev_controllable_BtoS_Ack_11 = 0 ;
  prev_controllable_BtoS_Ack_12 = 0 ;
  prev_controllable_BtoS_Ack_13 = 0 ;
  prev_controllable_BtoS_Ack_14 = 0 ;
  prev_controllable_BtoS_Ack_15 = 0 ;
  prev_controllable_BtoR_Req_0 = 0 ;
  prev_controllable_BtoR_Req_1 = 0 ;
  prev_i_RtoB_Ack_0 = 0 ;
  prev_i_RtoB_Ack_1 = 0 ;
  prev_controllable_DEQ = 0 ;
  prev_controllable_ENQ = 0 ;
  prev_i_EMPTY = 0 ;
  prev_i_FULL = 0 ;
  init_assume_false = 0 ;
  A2_s0_0 = 0 ;
  A2_s0_1 = 0 ;
  A2_trigger = 0 ;
  G1_s0_0 = 0 ;
  G1_s0_1 = 0 ;
  G1_s0_2 = 0 ;
  G1_s0_3 = 0 ;
  G1_s0_4 = 0 ;
  G1_s0_5 = 0 ;
  G1_s0_6 = 0 ;
  G1_s0_7 = 0 ;
  G1_s0_8 = 0 ;
  G1_s0_9 = 0 ;
  G1_s0_10 = 0 ;
  G1_s0_11 = 0 ;
  G1_s0_12 = 0 ;
  G1_s0_13 = 0 ;
  G1_s0_14 = 0 ;
  G1_s0_15 = 0 ;
  G1_s1_0 = 0 ;
  G1_s1_1 = 0 ;
  G1_s1_2 = 0 ;
  G1_s1_3 = 0 ;
  G1_s1_4 = 0 ;
  G1_s1_5 = 0 ;
  G1_s1_6 = 0 ;
  G1_s1_7 = 0 ;
  G1_s1_8 = 0 ;
  G1_s1_9 = 0 ;
  G1_s1_10 = 0 ;
  G1_s1_11 = 0 ;
  G1_s1_12 = 0 ;
  G1_s1_13 = 0 ;
  G1_s1_14 = 0 ;
  G1_s1_15 = 0 ;
  G1_s0_trigger_0_0 = 0 ;
  G1_s0_trigger_0_1 = 0 ;
  G1_s0_trigger_0_2 = 0 ;
  G1_s0_trigger_0_3 = 0 ;
  G1_s1_trigger_0_0 = 0 ;
  G1_s1_trigger_0_1 = 0 ;
  G1_s1_trigger_0_2 = 0 ;
  G1_s1_trigger_0_3 = 0 ;
  stateG7_0 = 0 ;
  stateG7_1 = 0 ;
  G12 = 0 ;
  G_trigger_0_0 = 0 ;
  G_trigger_0_1 = 0 ;
  N__init006 = 0 ;
  N__det_statevar0 = 0 ;
  __det_statevar1 = 0 ;
  __det_statevar2 = 0 ;
  N__det_statevar3 = 0 ;
  ____det_statevar1_048 = 0 ;
  ____det_statevar2_045 = 0 ;
  N__fair077 = 0 ;
 end



always @(posedge i_clk)
 begin
  __count_1_080 = !N__Env_Safe_Ever063 & (N__Sys_Safe076 | !(!N__fair077 & !____det_statevar2_045 & !____det_statevar1_048) & A2_trigger & !A2_s0_1) ;
  N__Sys_Safe076 = !(!N__Sys_Safe076 & ____Assert9b_016_072 & ____Assert10_017_073 & ____Assert11a_018_074 & ____Assert11b_019_075 & ____Guarantee2_008_064 & ____Guarantee3_009_065 & ____Guarantee4_010_066 & ____Guarantee5_011_067 & ____Guarantee6_012_068 & ____Guarantee7_013_069 & ____Guarantee8_014_070 & ____Assert9a_015_071) ;
  N__Env_Safe_Ever063 = !(__Env_Safe_Now062 & !N__Env_Safe_Ever063) ;
  prev_i_StoB_Req_0 = i_StoB_Req_0 ;
  prev_i_StoB_Req_1 = i_StoB_Req_1 ;
  prev_i_StoB_Req_2 = i_StoB_Req_2 ;
  prev_i_StoB_Req_3 = i_StoB_Req_3 ;
  prev_i_StoB_Req_4 = i_StoB_Req_4 ;
  prev_i_StoB_Req_5 = i_StoB_Req_5 ;
  prev_i_StoB_Req_6 = i_StoB_Req_6 ;
  prev_i_StoB_Req_7 = i_StoB_Req_7 ;
  prev_i_StoB_Req_8 = i_StoB_Req_8 ;
  prev_i_StoB_Req_9 = i_StoB_Req_9 ;
  prev_i_StoB_Req_10 = i_StoB_Req_10 ;
  prev_i_StoB_Req_11 = i_StoB_Req_11 ;
  prev_i_StoB_Req_12 = i_StoB_Req_12 ;
  prev_i_StoB_Req_13 = i_StoB_Req_13 ;
  prev_i_StoB_Req_14 = i_StoB_Req_14 ;
  prev_i_StoB_Req_15 = i_StoB_Req_15 ;
  prev_controllable_BtoS_Ack_0 = controllable_BtoS_Ack_0 ;
  prev_controllable_BtoS_Ack_1 = controllable_BtoS_Ack_1 ;
  prev_controllable_BtoS_Ack_2 = controllable_BtoS_Ack_2 ;
  prev_controllable_BtoS_Ack_3 = controllable_BtoS_Ack_3 ;
  prev_controllable_BtoS_Ack_4 = controllable_BtoS_Ack_4 ;
  prev_controllable_BtoS_Ack_5 = controllable_BtoS_Ack_5 ;
  prev_controllable_BtoS_Ack_6 = controllable_BtoS_Ack_6 ;
  prev_controllable_BtoS_Ack_7 = controllable_BtoS_Ack_7 ;
  prev_controllable_BtoS_Ack_8 = controllable_BtoS_Ack_8 ;
  prev_controllable_BtoS_Ack_9 = controllable_BtoS_Ack_9 ;
  prev_controllable_BtoS_Ack_10 = controllable_BtoS_Ack_10 ;
  prev_controllable_BtoS_Ack_11 = controllable_BtoS_Ack_11 ;
  prev_controllable_BtoS_Ack_12 = controllable_BtoS_Ack_12 ;
  prev_controllable_BtoS_Ack_13 = controllable_BtoS_Ack_13 ;
  prev_controllable_BtoS_Ack_14 = controllable_BtoS_Ack_14 ;
  prev_controllable_BtoS_Ack_15 = controllable_BtoS_Ack_15 ;
  prev_controllable_BtoR_Req_0 = controllable_BtoR_Req_0 ;
  prev_controllable_BtoR_Req_1 = controllable_BtoR_Req_1 ;
  prev_i_RtoB_Ack_0 = i_RtoB_Ack_0 ;
  prev_i_RtoB_Ack_1 = i_RtoB_Ack_1 ;
  prev_controllable_DEQ = controllable_DEQ ;
  prev_controllable_ENQ = controllable_ENQ ;
  prev_i_EMPTY = i_EMPTY ;
  prev_i_FULL = i_FULL ;
  init_assume_false = !N__init006?!(i_EMPTY & !i_FULL & !i_RtoB_Ack_0 & !i_RtoB_Ack_1 & !i_StoB_Req_0 & !i_StoB_Req_1 & !i_StoB_Req_2 & !i_StoB_Req_3 & !i_StoB_Req_4 & !i_StoB_Req_5 & !i_StoB_Req_6 & !i_StoB_Req_7 & !i_StoB_Req_8 & !i_StoB_Req_9 & !i_StoB_Req_10 & !i_StoB_Req_11 & !i_StoB_Req_12 & !i_StoB_Req_13 & !i_StoB_Req_14 & !i_StoB_Req_15):init_assume_false ;
  A2_s0_0 = !i_RtoB_Ack_0 & (controllable_BtoR_Req_0 | A2_s0_0) ;
  A2_s0_1 = !i_RtoB_Ack_1 & (controllable_BtoR_Req_1 | A2_s0_1) ;
  A2_trigger = A2_trigger & A2_s0_1 | !A2_trigger & !A2_s0_0 ;
  G1_s0_0 = !controllable_BtoS_Ack_0 & (G1_s0_0 | i_StoB_Req_0 & !G1_s0_0) ;
  G1_s0_1 = !controllable_BtoS_Ack_1 & (G1_s0_1 | i_StoB_Req_1 & !G1_s0_1) ;
  G1_s0_2 = !controllable_BtoS_Ack_2 & (G1_s0_2 | i_StoB_Req_2 & !G1_s0_2) ;
  G1_s0_3 = !controllable_BtoS_Ack_3 & (G1_s0_3 | i_StoB_Req_3 & !G1_s0_3) ;
  G1_s0_4 = !controllable_BtoS_Ack_4 & (G1_s0_4 | i_StoB_Req_4 & !G1_s0_4) ;
  G1_s0_5 = !controllable_BtoS_Ack_5 & (G1_s0_5 | i_StoB_Req_5 & !G1_s0_5) ;
  G1_s0_6 = !controllable_BtoS_Ack_6 & (G1_s0_6 | i_StoB_Req_6 & !G1_s0_6) ;
  G1_s0_7 = !controllable_BtoS_Ack_7 & (G1_s0_7 | i_StoB_Req_7 & !G1_s0_7) ;
  G1_s0_8 = !controllable_BtoS_Ack_8 & (G1_s0_8 | i_StoB_Req_8 & !G1_s0_8) ;
  G1_s0_9 = !controllable_BtoS_Ack_9 & (G1_s0_9 | i_StoB_Req_9 & !G1_s0_9) ;
  G1_s0_10 = !controllable_BtoS_Ack_10 & (G1_s0_10 | i_StoB_Req_10 & !G1_s0_10) ;
  G1_s0_11 = !controllable_BtoS_Ack_11 & (G1_s0_11 | i_StoB_Req_11 & !G1_s0_11) ;
  G1_s0_12 = !controllable_BtoS_Ack_12 & (G1_s0_12 | i_StoB_Req_12 & !G1_s0_12) ;
  G1_s0_13 = !controllable_BtoS_Ack_13 & (G1_s0_13 | i_StoB_Req_13 & !G1_s0_13) ;
  G1_s0_14 = !controllable_BtoS_Ack_14 & (G1_s0_14 | i_StoB_Req_14 & !G1_s0_14) ;
  G1_s0_15 = !controllable_BtoS_Ack_15 & (G1_s0_15 | i_StoB_Req_15 & !G1_s0_15) ;
  G1_s1_0 = controllable_BtoS_Ack_0 & (G1_s1_0 | !i_StoB_Req_0 & !G1_s1_0) ;
  G1_s1_1 = controllable_BtoS_Ack_1 & (G1_s1_1 | !i_StoB_Req_1 & !G1_s1_1) ;
  G1_s1_2 = controllable_BtoS_Ack_2 & (G1_s1_2 | !i_StoB_Req_2 & !G1_s1_2) ;
  G1_s1_3 = controllable_BtoS_Ack_3 & (G1_s1_3 | !i_StoB_Req_3 & !G1_s1_3) ;
  G1_s1_4 = controllable_BtoS_Ack_4 & (G1_s1_4 | !i_StoB_Req_4 & !G1_s1_4) ;
  G1_s1_5 = controllable_BtoS_Ack_5 & (G1_s1_5 | !i_StoB_Req_5 & !G1_s1_5) ;
  G1_s1_6 = controllable_BtoS_Ack_6 & (G1_s1_6 | !i_StoB_Req_6 & !G1_s1_6) ;
  G1_s1_7 = controllable_BtoS_Ack_7 & (G1_s1_7 | !i_StoB_Req_7 & !G1_s1_7) ;
  G1_s1_8 = controllable_BtoS_Ack_8 & (G1_s1_8 | !i_StoB_Req_8 & !G1_s1_8) ;
  G1_s1_9 = controllable_BtoS_Ack_9 & (G1_s1_9 | !i_StoB_Req_9 & !G1_s1_9) ;
  G1_s1_10 = controllable_BtoS_Ack_10 & (G1_s1_10 | !i_StoB_Req_10 & !G1_s1_10) ;
  G1_s1_11 = controllable_BtoS_Ack_11 & (G1_s1_11 | !i_StoB_Req_11 & !G1_s1_11) ;
  G1_s1_12 = controllable_BtoS_Ack_12 & (G1_s1_12 | !i_StoB_Req_12 & !G1_s1_12) ;
  G1_s1_13 = controllable_BtoS_Ack_13 & (G1_s1_13 | !i_StoB_Req_13 & !G1_s1_13) ;
  G1_s1_14 = controllable_BtoS_Ack_14 & (G1_s1_14 | !i_StoB_Req_14 & !G1_s1_14) ;
  G1_s1_15 = controllable_BtoS_Ack_15 & (G1_s1_15 | !i_StoB_Req_15 & !G1_s1_15) ;
  G1_s0_trigger_0_0 = ((__bit037 & !N__init006) ? !__bit003 : ((__bit036 & !N__init006) ? 0 : (__bit089 ? !__bit003 : (__bit088 ? 0 : G1_s0_trigger_0_0)))) ;
  G1_s0_trigger_0_1 = ((__bit037 & !N__init006) ? !__bit101 : ((__bit036 & !N__init006) ? 0 : (__bit089 ? !__bit101 : (__bit088 ? 0 : G1_s0_trigger_0_1)))) ;
  G1_s0_trigger_0_2 = ((__bit037 & !N__init006) ? !__bit103 : ((__bit036 & !N__init006) ? 0 : (__bit089 ? !__bit103 : (__bit088 ? 0 : G1_s0_trigger_0_2)))) ;
  G1_s0_trigger_0_3 = ((__bit037 & !N__init006) ? !__bit105 : ((__bit036 & !N__init006) ? 0 : (__bit089 ? !__bit105 : (__bit088 ? 0 : G1_s0_trigger_0_3)))) ;
  G1_s1_trigger_0_0 = ((__bit075 & !N__init006) ? !__bit041 : ((__bit074 & !N__init006) ? 0 : (__bit093 ? !__bit041 : (__bit092 ? 0 : G1_s1_trigger_0_0)))) ;
  G1_s1_trigger_0_1 = ((__bit075 & !N__init006) ? !__bit107 : ((__bit074 & !N__init006) ? 0 : (__bit093 ? !__bit107 : (__bit092 ? 0 : G1_s1_trigger_0_1)))) ;
  G1_s1_trigger_0_2 = ((__bit075 & !N__init006) ? !__bit109 : ((__bit074 & !N__init006) ? 0 : (__bit093 ? !__bit109 : (__bit092 ? 0 : G1_s1_trigger_0_2)))) ;
  G1_s1_trigger_0_3 = ((__bit075 & !N__init006) ? !__bit111 : ((__bit074 & !N__init006) ? 0 : (__bit093 ? !__bit111 : (__bit092 ? 0 : G1_s1_trigger_0_3)))) ;
  stateG7_0 = !controllable_BtoR_Req_1 & (controllable_BtoR_Req_0 | stateG7_0) ;
  stateG7_1 = !controllable_BtoR_Req_0 & (controllable_BtoR_Req_1 | stateG7_1) ;
  G12 = G12 & !controllable_DEQ | !i_EMPTY & !G12 ;
  G_trigger_0_0 = ((__bit085 & !N__init006) ? 0 : ((__bit082 & !N__init006) ? 0 : ((__bit079 & !N__init006) ? 1  : (__bit098 ? 0 : (__bit096 ? 0 : (__bit094 ? 1  : G_trigger_0_0)))))) ;
  G_trigger_0_1 = ((__bit085 & !N__init006) ? 0 : ((__bit082 & !N__init006) ? 1  : ((__bit079 & !N__init006) ? 0 : (__bit098 ? 0 : (__bit096 ? 1  : (__bit094 ? 0 : G_trigger_0_1)))))) ;
  N__init006 = 1 ;
  N__det_statevar0 = N__det_statevar0 ;
  __det_statevar1 = !___bdd_037 ;
  __det_statevar2 = !___bdd_039 ;
  N__det_statevar3 = !___bdd_041 ;
  ____det_statevar1_048 = !(____det_statevar2_045 | ____det_statevar1_048)?!___bdd_037:!_____bdd_037_047 ;
  ____det_statevar2_045 = !(____det_statevar2_045 | ____det_statevar1_048)?!___bdd_039:!_____bdd_039_044 ;
  N__fair077 = !(!N__fair077?!(!____det_statevar2_045 & !____det_statevar1_048):__bit084 & !G12) ;
 end

endmodule
-------------------------------
