[{"DBLP title": "Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems.", "DBLP authors": ["Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798232", "OA papers": [{"PaperId": "https://openalex.org/W2150143212", "PaperTitle": "Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems", "Year": 2009, "CitationCount": 93, "EstimatedCitation": 93, "Affiliations": {"The University of Texas at Austin": 2.0, "Carnegie Mellon University": 1.0}, "Authors": ["Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"]}]}, {"DBLP title": "Voltage emergency prediction: Using signatures to reduce operating margins.", "DBLP authors": ["Vijay Janapa Reddi", "Meeta Sharma Gupta", "Glenn H. Holloway", "Gu-Yeon Wei", "Michael D. Smith", "David M. Brooks"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798233", "OA papers": [{"PaperId": "https://openalex.org/W2023571465", "PaperTitle": "Voltage emergency prediction: Using signatures to reduce operating margins", "Year": 2009, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {"Harvard University USA": 6.0}, "Authors": ["Vijay Janapa Reddi", "Meeta S. Gupta", "Glenn Holloway", "Gu-Yeon Wei", "Michael S. Smith", "David J. Brooks"]}]}, {"DBLP title": "A low-radix and low-diameter 3D interconnection network design.", "DBLP authors": ["Yi Xu", "Yu Du", "Bo Zhao", "Xiuyi Zhou", "Youtao Zhang", "Jun Yang"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798234", "OA papers": [{"PaperId": "https://openalex.org/W2155739617", "PaperTitle": "A low-radix and low-diameter 3D interconnection network design", "Year": 2009, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"University of Pittsburgh": 6.0}, "Authors": ["Yi Xu", "Yu Du", "Bo Zhao", "Xiuyi Zhou", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "Adaptive Spill-Receive for robust high-performance caching in CMPs.", "DBLP authors": ["Moinuddin K. Qureshi"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798236", "OA papers": [{"PaperId": "https://openalex.org/W2161364792", "PaperTitle": "Adaptive Spill-Receive for robust high-performance caching in CMPs", "Year": 2009, "CitationCount": 103, "EstimatedCitation": 103, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Moinuddin K. Qureshi"]}]}, {"DBLP title": "Design and implementation of software-managed caches for multicores with local memory.", "DBLP authors": ["Sangmin Seo", "Jaejin Lee", "Zehra Sura"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798237", "OA papers": [{"PaperId": "https://openalex.org/W2171134934", "PaperTitle": "Design and implementation of software-managed caches for multicores with local memory", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Seoul National University": 2.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Sangmin Seo", "Jaejin Lee", "Zehra Sura"]}]}, {"DBLP title": "In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects.", "DBLP authors": ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798238", "OA papers": [{"PaperId": "https://openalex.org/W2062265941", "PaperTitle": "In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects", "Year": 2009, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"]}]}, {"DBLP title": "Practical off-chip meta-data for temporal memory streaming.", "DBLP authors": ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798239", "OA papers": [{"PaperId": "https://openalex.org/W2165113127", "PaperTitle": "Practical off-chip meta-data for temporal memory streaming", "Year": 2009, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of Michigan\u2013Ann Arbor": 1.0, "Carnegie Mellon University": 3.0, "University of Toronto": 1.0}, "Authors": ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"]}]}, {"DBLP title": "Soft error vulnerability aware process variation mitigation.", "DBLP authors": ["Xin Fu", "Tao Li", "Jos\u00e9 A. B. Fortes"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798241", "OA papers": [{"PaperId": "https://openalex.org/W2145535077", "PaperTitle": "Soft error vulnerability aware process variation mitigation", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Xin Fu", "Tao Li", "Jos\u00e9 A. B. Fortes"]}]}, {"DBLP title": "Accurate microarchitecture-level fault modeling for studying hardware faults.", "DBLP authors": ["Man-Lap Li", "Pradeep Ramachandran", "Ulya R. Karpuzcu", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798242", "OA papers": [{"PaperId": "https://openalex.org/W2159889776", "PaperTitle": "Accurate microarchitecture-level fault modeling for studying hardware faults", "Year": 2009, "CitationCount": 92, "EstimatedCitation": 92, "Affiliations": {"University of Illinois Urbana-Champaign": 5.0}, "Authors": ["Man-Lap Li", "Pradeep Ramachandran", "Ulya R. Karpuzcu", "Siva Kumar Sastry Hari", "Sarita V. Adve"]}]}, {"DBLP title": "Eliminating microarchitectural dependency from Architectural Vulnerability.", "DBLP authors": ["Vilas Sridharan", "David R. Kaeli"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798243", "OA papers": [{"PaperId": "https://openalex.org/W2123907700", "PaperTitle": "Eliminating microarchitectural dependency from Architectural Vulnerability", "Year": 2009, "CitationCount": 130, "EstimatedCitation": 130, "Affiliations": {"Northeastern University": 2.0}, "Authors": ["Vilas Sridharan", "David Kaeli"]}]}, {"DBLP title": "Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics.", "DBLP authors": ["Lide Duan", "Bin Li", "Lu Peng"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798244", "OA papers": [{"PaperId": "https://openalex.org/W2148844272", "PaperTitle": "Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics", "Year": 2009, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Louisiana State University": 3.0}, "Authors": ["Lide Duan", "Bin Li", "Lu Peng"]}]}, {"DBLP title": "Elastic-buffer flow control for on-chip networks.", "DBLP authors": ["George Michelogiannakis", "James D. Balfour", "William J. Dally"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798250", "OA papers": [{"PaperId": "https://openalex.org/W2085581890", "PaperTitle": "Elastic-buffer flow control for on-chip networks", "Year": 2009, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"Stanford University": 3.0}, "Authors": ["George Michelogiannakis", "James Balfour", "William J. Dally"]}]}, {"DBLP title": "Express Cube Topologies for on-Chip Interconnects.", "DBLP authors": ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798251", "OA papers": [{"PaperId": "https://openalex.org/W2167308910", "PaperTitle": "Express Cube Topologies for on-Chip Interconnects", "Year": 2009, "CitationCount": 153, "EstimatedCitation": 153, "Affiliations": {"The University of Texas at Austin": 3.0, "Carnegie Mellon University": 1.0}, "Authors": ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"]}]}, {"DBLP title": "Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs.", "DBLP authors": ["Reetuparna Das", "Soumya Eachempati", "Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798252", "OA papers": [{"PaperId": "https://openalex.org/W2140834004", "PaperTitle": "Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs", "Year": 2009, "CitationCount": 157, "EstimatedCitation": 157, "Affiliations": {"Pennsylvania State University": 5.0}, "Authors": ["Reetuparna Das", "Soumya Eachempati", "Asit K. Mishra", "Vijaykrishnan Narayanan", "Chita R. Das"]}]}, {"DBLP title": "Architectural Contesting.", "DBLP authors": ["Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798254", "OA papers": [{"PaperId": "https://openalex.org/W4213291066", "PaperTitle": "Architectural Contesting", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"North Carolina State University": 2.0}, "Authors": ["Hashem Hashemi Najaf-abadi", "Eric Rotenberg"]}]}, {"DBLP title": "Lightweight predication support for out of order processors.", "DBLP authors": ["Mark Stephenson", "Lixin Zhang", "Ram Rangan"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798255", "OA papers": [{"PaperId": "https://openalex.org/W2146583041", "PaperTitle": "Lightweight predication support for out of order processors", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Austin Research Lab, 11501 Burnet Road, Austin TX 78759, USA": 3.0}, "Authors": ["Mark W. Stephenson", "Lixin Zhang", "Ram Rangan"]}]}, {"DBLP title": "Blueshift: Designing processors for timing speculation from the ground up.", "DBLP authors": ["Brian Greskamp", "Lu Wan", "Ulya R. Karpuzcu", "Jeffrey J. Cook", "Josep Torrellas", "Deming Chen", "Craig B. Zilles"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798256", "OA papers": [{"PaperId": "https://openalex.org/W2163421219", "PaperTitle": "Blueshift: Designing processors for timing speculation from the ground up.", "Year": 2009, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"University of Illinois Urbana-Champaign": 7.0}, "Authors": ["Brian Greskamp", "Lu Wan", "Ulya R. Karpuzcu", "Jeffrey J. Cook", "Josep Torrellas", "Deming Chen", "Craig Zilles"]}]}, {"DBLP title": "PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches.", "DBLP authors": ["Mainak Chaudhuri"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798258", "OA papers": [{"PaperId": "https://openalex.org/W2127497003", "PaperTitle": "PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches", "Year": 2009, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"Indian Institute of Technology Kanpur": 1.0}, "Authors": ["Mainak Chaudhuri"]}]}, {"DBLP title": "A novel architecture of the 3D stacked MRAM L2 cache for CMPs.", "DBLP authors": ["Guangyu Sun", "Xiangyu Dong", "Yuan Xie", "Jian Li", "Yiran Chen"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798259", "OA papers": [{"PaperId": "https://openalex.org/W2084007230", "PaperTitle": "A novel architecture of the 3D stacked MRAM L2 cache for CMPs", "Year": 2009, "CitationCount": 359, "EstimatedCitation": 359, "Affiliations": {"Pennsylvania State University": 3.0, "IBM Research - Austin": 1.0, "Seagate (United States)": 1.0}, "Authors": ["Guangyu Sun", "Xiangyu Dong", "Yuan Xie", "Jian Li", "Yi Chen"]}]}, {"DBLP title": "Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches.", "DBLP authors": ["Manu Awasthi", "Kshitij Sudan", "Rajeev Balasubramonian", "John B. Carter"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798260", "OA papers": [{"PaperId": "https://openalex.org/W2090776550", "PaperTitle": "Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches", "Year": 2009, "CitationCount": 84, "EstimatedCitation": 84, "Affiliations": {"University of Utah": 4.0}, "Authors": ["Manu Awasthi", "Kshitij Sudan", "Rajeev Balasubramonian", "John P. Carter"]}]}, {"DBLP title": "Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy.", "DBLP authors": ["Niti Madan", "Li Zhao", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798261", "OA papers": [{"PaperId": "https://openalex.org/W2047043979", "PaperTitle": "Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy", "Year": 2009, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"University of Utah": 4.0, "Intel (United States)": 4.0}, "Authors": ["Niti Madan", "Hailong Li", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar K. Iyer", "Srihari Makineni", "Donald Newell"]}]}, {"DBLP title": "Reconciling specialization and flexibility through compound circuits.", "DBLP authors": ["Sami Yehia", "Sylvain Girbal", "Hugues Berry", "Olivier Temam"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798263", "OA papers": [{"PaperId": "https://openalex.org/W2145285494", "PaperTitle": "Reconciling specialization and flexibility through compound circuits", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Thales (France)": 2.0, "French Institute for Research in Computer Science and Automation": 1.0, "Inria Saclay - \u00cele-de-France Research Centre": 1.0}, "Authors": ["Sami Yehia", "Sylvain Girbal", "Hugues Berry", "Olivier Temam"]}]}, {"DBLP title": "CAMP: A technique to estimate per-structure power at run-time using a few simple parameters.", "DBLP authors": ["Michael D. Powell", "Arijit Biswas", "Joel S. Emer", "Shubhendu S. Mukherjee", "Basit R. Sheikh", "Shrirang M. Yardi"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798264", "OA papers": [{"PaperId": "https://openalex.org/W2145207053", "PaperTitle": "CAMP: A technique to estimate per-structure power at run-time using a few simple parameters", "Year": 2009, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Intel (United States)": 4.0, "Cornell University": 1.0, "Virginia Tech": 1.0}, "Authors": ["Michael Powell", "Arijit Biswas", "Joel Emer", "Shubhendu S. Mukherjee", "Basit Riaz Sheikh", "Shrirang M. Yardi"]}]}, {"DBLP title": "Variation-aware dynamic voltage/frequency scaling.", "DBLP authors": ["Sebastian Herbert", "Diana Marculescu"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798265", "OA papers": [{"PaperId": "https://openalex.org/W2135021459", "PaperTitle": "Variation-aware dynamic voltage/frequency scaling", "Year": 2009, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Sebastian Herbert", "Diana Marculescu"]}]}, {"DBLP title": "Bridging the computation gap between programmable processors and hardwired accelerators.", "DBLP authors": ["Kevin Fan", "Manjunath Kudlur", "Ganesh S. Dasika", "Scott A. Mahlke"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798266", "OA papers": [{"PaperId": "https://openalex.org/W2136262589", "PaperTitle": "Bridging the computation gap between programmable processors and hardwired accelerators", "Year": 2009, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"Parakinetics, Inc., USA": 1.0, "Nvidia (United States)": 1.0, "University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Kevin Fan", "Manjunath Kudlur", "Ganesh Dasika", "Scott Mahlke"]}]}, {"DBLP title": "A first-order fine-grained multithreaded throughput model.", "DBLP authors": ["Xi E. Chen", "Tor M. Aamodt"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798270", "OA papers": [{"PaperId": "https://openalex.org/W2115676933", "PaperTitle": "A first-order fine-grained multithreaded throughput model", "Year": 2009, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Xi Chen", "Tor M. Aamodt"]}]}, {"DBLP title": "Characterization of Direct Cache Access on multi-core systems and 10GbE.", "DBLP authors": ["Amit Kumar", "Ram Huggahalli", "Srihari Makineni"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798271", "OA papers": [{"PaperId": "https://openalex.org/W2097767932", "PaperTitle": "Characterization of Direct Cache Access on multi-core systems and 10GbE", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Intel (India)": 3.0}, "Authors": ["Amit Kumar", "Ram Huggahalli", "Srihari Makineni"]}]}, {"DBLP title": "MRR: Enabling fully adaptive multicast routing for CMP interconnection networks.", "DBLP authors": ["Pablo Abad Fidalgo", "Valentin Puente", "Jos\u00e9-\u00c1ngel Gregorio"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798273", "OA papers": [{"PaperId": "https://openalex.org/W2156664767", "PaperTitle": "MRR: Enabling fully adaptive multicast routing for CMP interconnection networks", "Year": 2009, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Cantabria": 3.0}, "Authors": ["Pablo Garrido Abad", "Valentin Puente", "Joao Gregorio"]}]}, {"DBLP title": "Prediction router: Yet another low latency on-chip router architecture.", "DBLP authors": ["Hiroki Matsutani", "Michihiro Koibuchi", "Hideharu Amano", "Tsutomu Yoshinaga"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798274", "OA papers": [{"PaperId": "https://openalex.org/W2120865579", "PaperTitle": "Prediction router: Yet another low latency on-chip router architecture", "Year": 2009, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"Keio University": 2.0, "National Institute of Informatics": 1.0, "University of Electro-Communications": 1.0}, "Authors": ["Hiroki Matsutani", "Michihiro Koibuchi", "Hideharu Amano", "Tsutomu Yoshinaga"]}]}, {"DBLP title": "Fast complete memory consistency verification.", "DBLP authors": ["Yunji Chen", "Yi Lv", "Weiwu Hu", "Tianshi Chen", "Haihua Shen", "Pengyu Wang", "Hong Pan"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798276", "OA papers": [{"PaperId": "https://openalex.org/W2135355961", "PaperTitle": "Fast complete memory consistency verification", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 3.0, "Institute of Software": 1.0, "University of Science and Technology of China": 1.0}, "Authors": ["Yunji Chen", "Yi Lv", "Weiwu Hu", "Tianshi Chen", "Haihua Shen", "Pengyu Wang", "Hong Pan"]}]}, {"DBLP title": "Hardware-software integrated approaches to defend against software cache-based side channel attacks.", "DBLP authors": ["Jingfei Kong", "Onur Acii\u00e7mez", "Jean-Pierre Seifert", "Huiyang Zhou"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798277", "OA papers": [{"PaperId": "https://openalex.org/W2097778649", "PaperTitle": "Hardware-software integrated approaches to defend against software cache-based side channel attacks", "Year": 2009, "CitationCount": 86, "EstimatedCitation": 86, "Affiliations": {"University of Central Florida": 2.0, "Samsung (South Korea)": 1.0, "Deutsche Telekom (Germany)": 0.5, "Technical University of Berlin": 0.5}, "Authors": ["Jingfei Kong", "Onur Aciicmez", "Jean-Pierre Seifert", "Huiyang Zhou"]}]}, {"DBLP title": "Dacota: Post-silicon validation of the memory subsystem in multi-core designs.", "DBLP authors": ["Andrew DeOrio", "Ilya Wagner", "Valeria Bertacco"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798278", "OA papers": [{"PaperId": "https://openalex.org/W2110868591", "PaperTitle": "Dacota: Post-silicon validation of the memory subsystem in multi-core designs", "Year": 2009, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Division of Undergraduate Education": 1.0, "University of Michigan\u2013Ann Arbor": 1.0, "Electrical Engineering and Computer Science - Computer Science and Engineering": 1.0}, "Authors": ["Andrew DeOrio", "Ilya Wagner", "Valeria Bertacco"]}]}, {"DBLP title": "Criticality-based optimizations for efficient load processing.", "DBLP authors": ["Samantika Subramaniam", "Anne Bracy", "Hong Wang", "Gabriel H. Loh"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798280", "OA papers": [{"PaperId": "https://openalex.org/W2138571755", "PaperTitle": "Criticality-based optimizations for efficient load processing", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Georgia Institute of Technology": 2.0, "Intel (United States)": 2.0}, "Authors": ["Samantika Subramaniam", "Anne Bracy", "Hong Wang", "Gabriel H. Loh"]}]}, {"DBLP title": "iCFP: Tolerating all-level cache misses in in-order processors.", "DBLP authors": ["Andrew D. Hilton", "Santosh Nagarakatte", "Amir Roth"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798281", "OA papers": [{"PaperId": "https://openalex.org/W1975371390", "PaperTitle": "iCFP: Tolerating all-level cache misses in in-order processors", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Pennsylvania": 3.0}, "Authors": ["Andrew Hilton", "Santosh Nagarakatte", "Amir Roth"]}]}, {"DBLP title": "Feedback mechanisms for improving probabilistic memory prefetching.", "DBLP authors": ["Ibrahim Hur", "Calvin Lin"], "year": 2009, "doi": "https://doi.org/10.1109/HPCA.2009.4798282", "OA papers": [{"PaperId": "https://openalex.org/W2115402491", "PaperTitle": "Feedback mechanisms for improving probabilistic memory prefetching", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"IBM Corporation, Systems and Technology Group, Austin, TX, USA": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Ibrahim Hur", "Calvin Lin"]}]}]