$date
	Tue Nov 01 18:02:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bit2adder_tb $end
$var wire 2 ! sum [1:0] $end
$var wire 1 " cout $end
$var reg 2 # a [1:0] $end
$var reg 2 $ b [1:0] $end
$var reg 1 % cin $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 2 ' a [1:0] $end
$var wire 2 ( b [1:0] $end
$var wire 1 % cin $end
$var wire 2 ) sum [1:0] $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
bx (
bx '
b0 &
x%
bx $
bx #
x"
bx !
$end
#10
b0 !
b0 )
0"
b1 &
b0 #
b0 '
b0 $
b0 (
0%
#20
b1 !
b1 )
b10 &
1%
#30
b11 &
b1 $
b1 (
0%
#40
b10 !
b10 )
b100 &
1%
#50
b101 &
b10 $
b10 (
0%
#60
b11 !
b11 )
b110 &
1%
#70
b111 &
b11 $
b11 (
0%
#80
b0 !
b0 )
1"
b1000 &
1%
#90
b1 !
b1 )
0"
b1001 &
b1 #
b1 '
b0 $
b0 (
0%
#100
b10 !
b10 )
b1010 &
1%
#110
b1011 &
b1 $
b1 (
0%
#120
b11 !
b11 )
b1100 &
1%
#130
b1101 &
b10 $
b10 (
0%
#140
b0 !
b0 )
1"
b1110 &
1%
#150
b1111 &
b11 $
b11 (
0%
#160
b1 !
b1 )
b10000 &
1%
#170
0"
b10 !
b10 )
b10001 &
b10 #
b10 '
b0 $
b0 (
0%
#180
b11 !
b11 )
b10010 &
1%
#190
b10011 &
b1 $
b1 (
0%
#200
b0 !
b0 )
1"
b10100 &
1%
#210
b10101 &
b10 $
b10 (
0%
#220
b1 !
b1 )
b10110 &
1%
#230
b10111 &
b11 $
b11 (
0%
#240
b10 !
b10 )
b11000 &
1%
#250
0"
b11 !
b11 )
b11001 &
b11 #
b11 '
b0 $
b0 (
0%
#260
b0 !
b0 )
1"
b11010 &
1%
#270
b11011 &
b1 $
b1 (
0%
#280
b1 !
b1 )
b11100 &
1%
#290
b11101 &
b10 $
b10 (
0%
#300
b10 !
b10 )
b11110 &
1%
#310
b11111 &
b11 $
b11 (
0%
#320
b11 !
b11 )
b100000 &
1%
#420
