<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin_code\hdmi_standard_readfromfifo\impl\gwsynthesis\hdmi_standard.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Gowin_code\hdmi_standard_readfromfifo\src\hdmi_standard.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Gowin_code\hdmi_standard_readfromfifo\src\hdmi_standard.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Mar  3 12:36:08 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>454</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>294</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>5</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>S_AXIS_ACLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK_ibuf/I </td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.667</td>
<td>375.000
<td>0.000</td>
<td>1.333</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.667</td>
<td>375.000
<td>0.000</td>
<td>1.333</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.333</td>
<td>187.500
<td>0.000</td>
<td>2.667</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.000
<td>0.000</td>
<td>6.667</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>S_AXIS_ACLK</td>
<td>100.000(MHz)</td>
<td>206.850(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>75.000(MHz)</td>
<td>222.629(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_pixel_clk_5x/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_pixel_clk_5x/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_pixel_clk_5x/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>S_AXIS_ACLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>S_AXIS_ACLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.194</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/DO[0]</td>
<td>u_rgb2dvi_0/encoder_b/din_q_0_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>3.900</td>
<td>3.557</td>
</tr>
<tr>
<td>2</td>
<td>5.166</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_0_s0/CE</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.799</td>
</tr>
<tr>
<td>3</td>
<td>5.166</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_1_s0/CE</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.799</td>
</tr>
<tr>
<td>4</td>
<td>5.166</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_2_s0/CE</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.799</td>
</tr>
<tr>
<td>5</td>
<td>5.166</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_9_s0/CE</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.799</td>
</tr>
<tr>
<td>6</td>
<td>5.166</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_10_s0/CE</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.799</td>
</tr>
<tr>
<td>7</td>
<td>5.400</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_1_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.565</td>
</tr>
<tr>
<td>8</td>
<td>5.484</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_3_s0/CE</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.481</td>
</tr>
<tr>
<td>9</td>
<td>5.484</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_4_s0/CE</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.481</td>
</tr>
<tr>
<td>10</td>
<td>5.484</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_5_s0/CE</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.481</td>
</tr>
<tr>
<td>11</td>
<td>5.484</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_7_s0/CE</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.481</td>
</tr>
<tr>
<td>12</td>
<td>5.488</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_done_s0/CE</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.477</td>
</tr>
<tr>
<td>13</td>
<td>5.488</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_8_s0/CE</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.477</td>
</tr>
<tr>
<td>14</td>
<td>5.506</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_2_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.459</td>
</tr>
<tr>
<td>15</td>
<td>5.511</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_0_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.454</td>
</tr>
<tr>
<td>16</td>
<td>5.532</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_6_s0/CE</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.433</td>
</tr>
<tr>
<td>17</td>
<td>5.604</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_8_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.361</td>
</tr>
<tr>
<td>18</td>
<td>5.637</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_5_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.328</td>
</tr>
<tr>
<td>19</td>
<td>5.658</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_7_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.307</td>
</tr>
<tr>
<td>20</td>
<td>5.692</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_done_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.273</td>
</tr>
<tr>
<td>21</td>
<td>5.748</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_3_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.217</td>
</tr>
<tr>
<td>22</td>
<td>5.748</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_4_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.217</td>
</tr>
<tr>
<td>23</td>
<td>5.818</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_pointer_6_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.147</td>
</tr>
<tr>
<td>24</td>
<td>5.907</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/read_last_done_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.058</td>
</tr>
<tr>
<td>25</td>
<td>5.951</td>
<td>UUT/write_pointer_0_s0/Q</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CEB</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.962</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.218</td>
<td>UUT/read_pointer_2_s0/Q</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[2]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>2</td>
<td>0.338</td>
<td>UUT/read_pointer_5_s0/Q</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[5]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>3</td>
<td>0.338</td>
<td>UUT/read_pointer_0_s0/Q</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[0]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>4</td>
<td>0.339</td>
<td>UUT/read_pointer_1_s0/Q</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[1]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.457</td>
</tr>
<tr>
<td>5</td>
<td>0.348</td>
<td>UUT/read_pointer_3_s0/Q</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[3]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>6</td>
<td>0.348</td>
<td>UUT/read_pointer_10_s0/Q</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[10]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>7</td>
<td>0.348</td>
<td>UUT/read_pointer_7_s0/Q</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[7]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>8</td>
<td>0.349</td>
<td>UUT/read_pointer_6_s0/Q</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[6]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>9</td>
<td>0.349</td>
<td>UUT/read_pointer_4_s0/Q</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[4]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>10</td>
<td>0.363</td>
<td>UUT/write_pointer_6_s0/Q</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADA[6]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.481</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>u_video_driver/cnt_h_4_s0/Q</td>
<td>u_video_driver/cnt_h_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>u_video_driver/cnt_h_7_s0/Q</td>
<td>u_video_driver/cnt_h_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>UUT/mst_exec_state_1_s1/Q</td>
<td>UUT/mst_exec_state_1_s1/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>UUT/mst_exec_state_0_s1/Q</td>
<td>UUT/mst_exec_state_0_s1/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>UUT/read_pointer_3_s0/Q</td>
<td>UUT/read_pointer_3_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>UUT/write_pointer_5_s0/Q</td>
<td>UUT/write_pointer_5_s0/D</td>
<td>S_AXIS_ACLK:[R]</td>
<td>S_AXIS_ACLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.428</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>20</td>
<td>0.428</td>
<td>u_video_driver/cnt_v_4_s0/Q</td>
<td>u_video_driver/cnt_v_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>21</td>
<td>0.428</td>
<td>u_video_driver/cnt_v_5_s0/Q</td>
<td>u_video_driver/cnt_v_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>22</td>
<td>0.428</td>
<td>u_video_driver/cnt_h_1_s0/Q</td>
<td>u_video_driver/cnt_h_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>23</td>
<td>0.428</td>
<td>u_video_driver/cnt_h_2_s0/Q</td>
<td>u_video_driver/cnt_h_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>24</td>
<td>0.428</td>
<td>u_video_driver/cnt_h_5_s0/Q</td>
<td>u_video_driver/cnt_h_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>25</td>
<td>0.428</td>
<td>u_video_driver/cnt_h_6_s0/Q</td>
<td>u_video_driver/cnt_h_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.842</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.333</td>
<td>0.430</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.842</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.333</td>
<td>0.430</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.842</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.333</td>
<td>0.430</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.842</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.333</td>
<td>0.430</td>
<td>1.559</td>
</tr>
<tr>
<td>5</td>
<td>0.483</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.436</td>
<td>1.559</td>
</tr>
<tr>
<td>6</td>
<td>0.483</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.436</td>
<td>1.559</td>
</tr>
<tr>
<td>7</td>
<td>0.483</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.436</td>
<td>1.559</td>
</tr>
<tr>
<td>8</td>
<td>0.483</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.436</td>
<td>1.559</td>
</tr>
<tr>
<td>9</td>
<td>11.621</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>10</td>
<td>11.621</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>11</td>
<td>11.621</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>12</td>
<td>11.621</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>13</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>14</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>15</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>16</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>17</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>18</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>19</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>20</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>21</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>22</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>23</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>24</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>25</td>
<td>11.739</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.559</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.576</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.294</td>
<td>1.058</td>
</tr>
<tr>
<td>2</td>
<td>0.576</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.294</td>
<td>1.058</td>
</tr>
<tr>
<td>3</td>
<td>0.576</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.294</td>
<td>1.058</td>
</tr>
<tr>
<td>4</td>
<td>0.576</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.294</td>
<td>1.058</td>
</tr>
<tr>
<td>5</td>
<td>0.905</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>6</td>
<td>0.905</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>7</td>
<td>0.905</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>8</td>
<td>0.905</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>9</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>10</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>11</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>12</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>13</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>14</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>15</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>16</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>17</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>18</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>19</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>20</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>21</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>22</td>
<td>1.906</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.333</td>
<td>-0.299</td>
<td>1.058</td>
</tr>
<tr>
<td>23</td>
<td>1.906</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.333</td>
<td>-0.299</td>
<td>1.058</td>
</tr>
<tr>
<td>24</td>
<td>1.906</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.333</td>
<td>-0.299</td>
<td>1.058</td>
</tr>
<tr>
<td>25</td>
<td>1.906</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.333</td>
<td>-0.299</td>
<td>1.058</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>S_AXIS_ACLK</td>
<td>UUT/write_pointer_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>S_AXIS_ACLK</td>
<td>UUT/write_pointer_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>S_AXIS_ACLK</td>
<td>UUT/write_pointer_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>S_AXIS_ACLK</td>
<td>UUT/write_pointer_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>S_AXIS_ACLK</td>
<td>UUT/read_pointer_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>S_AXIS_ACLK</td>
<td>UUT/read_pointer_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>S_AXIS_ACLK</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>S_AXIS_ACLK</td>
<td>UUT/write_pointer_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>S_AXIS_ACLK</td>
<td>UUT/read_pointer_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>S_AXIS_ACLK</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_b/din_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.761</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">UUT/stream_data_fifo_stream_data_fifo_0_0_s/DO[0]</td>
</tr>
<tr>
<td>20.058</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/din_q_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/din_q_0_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/encoder_b/din_q_0_s0</td>
</tr>
<tr>
<td>15.864</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/din_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 36.457%; tC2Q: 2.260, 63.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>UUT/read_pointer_10_s4/I2</td>
</tr>
<tr>
<td>10.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">UUT/read_pointer_10_s4/F</td>
</tr>
<tr>
<td>11.301</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" font-weight:bold;">UUT/read_pointer_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>UUT/read_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>UUT/read_pointer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 37.942%; route: 2.746, 57.224%; tC2Q: 0.232, 4.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>UUT/read_pointer_10_s4/I2</td>
</tr>
<tr>
<td>10.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">UUT/read_pointer_10_s4/F</td>
</tr>
<tr>
<td>11.301</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>UUT/read_pointer_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>UUT/read_pointer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 37.942%; route: 2.746, 57.224%; tC2Q: 0.232, 4.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>UUT/read_pointer_10_s4/I2</td>
</tr>
<tr>
<td>10.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">UUT/read_pointer_10_s4/F</td>
</tr>
<tr>
<td>11.301</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" font-weight:bold;">UUT/read_pointer_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>UUT/read_pointer_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>UUT/read_pointer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 37.942%; route: 2.746, 57.224%; tC2Q: 0.232, 4.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>UUT/read_pointer_10_s4/I2</td>
</tr>
<tr>
<td>10.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">UUT/read_pointer_10_s4/F</td>
</tr>
<tr>
<td>11.301</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">UUT/read_pointer_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>UUT/read_pointer_9_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>UUT/read_pointer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 37.942%; route: 2.746, 57.224%; tC2Q: 0.232, 4.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>UUT/read_pointer_10_s4/I2</td>
</tr>
<tr>
<td>10.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">UUT/read_pointer_10_s4/F</td>
</tr>
<tr>
<td>11.301</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>UUT/read_pointer_10_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>UUT/read_pointer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 37.942%; route: 2.746, 57.224%; tC2Q: 0.232, 4.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>UUT/n142_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">UUT/n142_s0/F</td>
</tr>
<tr>
<td>10.496</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>UUT/n165_s2/I0</td>
</tr>
<tr>
<td>11.066</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td style=" background: #97FFFF;">UUT/n165_s2/F</td>
</tr>
<tr>
<td>11.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>UUT/read_pointer_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>UUT/read_pointer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.842, 40.352%; route: 2.491, 54.566%; tC2Q: 0.232, 5.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>UUT/read_pointer_10_s4/I2</td>
</tr>
<tr>
<td>10.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">UUT/read_pointer_10_s4/F</td>
</tr>
<tr>
<td>10.982</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>UUT/read_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>UUT/read_pointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 40.639%; route: 2.428, 54.184%; tC2Q: 0.232, 5.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>UUT/read_pointer_10_s4/I2</td>
</tr>
<tr>
<td>10.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">UUT/read_pointer_10_s4/F</td>
</tr>
<tr>
<td>10.982</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td style=" font-weight:bold;">UUT/read_pointer_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td>UUT/read_pointer_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C24[1][B]</td>
<td>UUT/read_pointer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 40.639%; route: 2.428, 54.184%; tC2Q: 0.232, 5.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>UUT/read_pointer_10_s4/I2</td>
</tr>
<tr>
<td>10.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">UUT/read_pointer_10_s4/F</td>
</tr>
<tr>
<td>10.982</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>UUT/read_pointer_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>UUT/read_pointer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 40.639%; route: 2.428, 54.184%; tC2Q: 0.232, 5.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>UUT/read_pointer_10_s4/I2</td>
</tr>
<tr>
<td>10.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">UUT/read_pointer_10_s4/F</td>
</tr>
<tr>
<td>10.982</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>UUT/read_pointer_7_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>UUT/read_pointer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 40.639%; route: 2.428, 54.184%; tC2Q: 0.232, 5.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>UUT/read_pointer_10_s4/I2</td>
</tr>
<tr>
<td>10.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">UUT/read_pointer_10_s4/F</td>
</tr>
<tr>
<td>10.978</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">UUT/read_done_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>UUT/read_done_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>UUT/read_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 40.672%; route: 2.424, 54.146%; tC2Q: 0.232, 5.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>UUT/read_pointer_10_s4/I2</td>
</tr>
<tr>
<td>10.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">UUT/read_pointer_10_s4/F</td>
</tr>
<tr>
<td>10.978</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>UUT/read_pointer_8_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>UUT/read_pointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 40.672%; route: 2.424, 54.146%; tC2Q: 0.232, 5.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>UUT/n142_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">UUT/n142_s0/F</td>
</tr>
<tr>
<td>10.498</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>UUT/n164_s2/I2</td>
</tr>
<tr>
<td>10.960</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" background: #97FFFF;">UUT/n164_s2/F</td>
</tr>
<tr>
<td>10.960</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" font-weight:bold;">UUT/read_pointer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>UUT/read_pointer_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>UUT/read_pointer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.734, 38.886%; route: 2.493, 55.912%; tC2Q: 0.232, 5.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>UUT/n142_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">UUT/n142_s0/F</td>
</tr>
<tr>
<td>10.493</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>UUT/n166_s3/I1</td>
</tr>
<tr>
<td>10.955</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">UUT/n166_s3/F</td>
</tr>
<tr>
<td>10.955</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" font-weight:bold;">UUT/read_pointer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>UUT/read_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>UUT/read_pointer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.734, 38.936%; route: 2.488, 55.855%; tC2Q: 0.232, 5.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>UUT/read_pointer_10_s4/I2</td>
</tr>
<tr>
<td>10.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">UUT/read_pointer_10_s4/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>UUT/read_pointer_6_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>UUT/read_pointer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 41.080%; route: 2.380, 53.686%; tC2Q: 0.232, 5.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>UUT/n142_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">UUT/n142_s0/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>UUT/n158_s4/I0</td>
</tr>
<tr>
<td>10.862</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td style=" background: #97FFFF;">UUT/n158_s4/F</td>
</tr>
<tr>
<td>10.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>UUT/read_pointer_8_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>UUT/read_pointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.734, 39.765%; route: 2.395, 54.915%; tC2Q: 0.232, 5.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>UUT/n142_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">UUT/n142_s0/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>UUT/n161_s4/I0</td>
</tr>
<tr>
<td>10.829</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td style=" background: #97FFFF;">UUT/n161_s4/F</td>
</tr>
<tr>
<td>10.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>UUT/read_pointer_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>UUT/read_pointer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.842, 42.562%; route: 2.254, 52.078%; tC2Q: 0.232, 5.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>UUT/n142_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">UUT/n142_s0/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>UUT/n159_s2/I2</td>
</tr>
<tr>
<td>10.808</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td style=" background: #97FFFF;">UUT/n159_s2/F</td>
</tr>
<tr>
<td>10.808</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>UUT/read_pointer_7_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>UUT/read_pointer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 42.282%; route: 2.254, 52.331%; tC2Q: 0.232, 5.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>UUT/n142_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">UUT/n142_s0/F</td>
</tr>
<tr>
<td>10.774</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">UUT/read_done_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>UUT/read_done_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>UUT/read_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.272, 29.769%; route: 2.769, 64.802%; tC2Q: 0.232, 5.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>UUT/n142_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">UUT/n142_s0/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>UUT/n163_s2/I0</td>
</tr>
<tr>
<td>10.718</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" background: #97FFFF;">UUT/n163_s2/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>UUT/read_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>UUT/read_pointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.734, 41.124%; route: 2.251, 53.374%; tC2Q: 0.232, 5.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>UUT/n142_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">UUT/n142_s0/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td>UUT/n162_s2/I0</td>
</tr>
<tr>
<td>10.718</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td style=" background: #97FFFF;">UUT/n162_s2/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td style=" font-weight:bold;">UUT/read_pointer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td>UUT/read_pointer_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C24[1][B]</td>
<td>UUT/read_pointer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.734, 41.124%; route: 2.251, 53.374%; tC2Q: 0.232, 5.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>UUT/n142_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">UUT/n142_s0/F</td>
</tr>
<tr>
<td>10.078</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>UUT/n160_s2/I2</td>
</tr>
<tr>
<td>10.648</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">UUT/n160_s2/F</td>
</tr>
<tr>
<td>10.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>UUT/read_pointer_6_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>UUT/read_pointer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.842, 44.418%; route: 2.073, 49.988%; tC2Q: 0.232, 5.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_last_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>UUT/n142_s0/I2</td>
</tr>
<tr>
<td>9.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">UUT/n142_s0/F</td>
</tr>
<tr>
<td>10.011</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[0][B]</td>
<td>UUT/n169_s2/I0</td>
</tr>
<tr>
<td>10.560</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C25[0][B]</td>
<td style=" background: #97FFFF;">UUT/n169_s2/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[0][B]</td>
<td style=" font-weight:bold;">UUT/read_last_done_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[0][B]</td>
<td>UUT/read_last_done_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25[0][B]</td>
<td>UUT/read_last_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.821, 44.870%; route: 2.005, 49.413%; tC2Q: 0.232, 5.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>UUT/write_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_0_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>UUT/n13_s0/I0</td>
</tr>
<tr>
<td>7.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">UUT/n13_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][B]</td>
<td>UUT/n14_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">UUT/n14_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>UUT/n15_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">UUT/n15_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[1][B]</td>
<td>UUT/n16_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">UUT/n16_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][A]</td>
<td>UUT/n17_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">UUT/n17_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C22[2][B]</td>
<td>UUT/n18_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">UUT/n18_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>UUT/n19_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">UUT/n19_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td>UUT/n20_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">UUT/n20_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>UUT/n21_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">UUT/n21_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td>UUT/n22_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">UUT/n22_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td>UUT/n23_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">UUT/n23_s0/COUT</td>
</tr>
<tr>
<td>9.443</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>UUT/fifo_rden_s0/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">UUT/fifo_rden_s0/F</td>
</tr>
<tr>
<td>10.463</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">UUT/stream_data_fifo_stream_data_fifo_0_0_s/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>16.414</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.228, 30.995%; route: 2.502, 63.149%; tC2Q: 0.232, 5.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/read_pointer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>UUT/read_pointer_2_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C25[2][B]</td>
<td style=" font-weight:bold;">UUT/read_pointer_2_s0/Q</td>
</tr>
<tr>
<td>4.974</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.180%; tC2Q: 0.201, 59.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/read_pointer_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>UUT/read_pointer_5_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R29C24[2][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_5_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.710%; tC2Q: 0.202, 44.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/read_pointer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>UUT/read_pointer_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R29C25[1][B]</td>
<td style=" font-weight:bold;">UUT/read_pointer_0_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.710%; tC2Q: 0.202, 44.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/read_pointer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>UUT/read_pointer_1_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R29C25[2][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.763%; tC2Q: 0.202, 44.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/read_pointer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>UUT/read_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_3_s0/Q</td>
</tr>
<tr>
<td>5.104</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/read_pointer_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>UUT/read_pointer_10_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_10_s0/Q</td>
</tr>
<tr>
<td>5.104</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/read_pointer_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>UUT/read_pointer_7_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C24[1][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_7_s0/Q</td>
</tr>
<tr>
<td>5.104</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/read_pointer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>UUT/read_pointer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_6_s0/Q</td>
</tr>
<tr>
<td>5.105</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.761%; tC2Q: 0.202, 43.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/read_pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td>UUT/read_pointer_4_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R29C24[1][B]</td>
<td style=" font-weight:bold;">UUT/read_pointer_4_s0/Q</td>
</tr>
<tr>
<td>5.105</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td>UUT/write_pointer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R32C25[2][B]</td>
<td style=" font-weight:bold;">UUT/write_pointer_6_s0/Q</td>
</tr>
<tr>
<td>5.118</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">UUT/stream_data_fifo_stream_data_fifo_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 57.968%; tC2Q: 0.202, 42.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C34[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n336_s1/I0</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n336_s1/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>u_video_driver/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_4_s0/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>u_video_driver/n73_s1/I0</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n73_s1/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>u_video_driver/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>u_video_driver/cnt_h_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>u_video_driver/cnt_h_7_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_7_s0/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>u_video_driver/n70_s1/I2</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n70_s1/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>u_video_driver/cnt_h_7_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>u_video_driver/cnt_h_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/mst_exec_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/mst_exec_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>UUT/mst_exec_state_1_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">UUT/mst_exec_state_1_s1/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>UUT/n37_s5/I3</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td style=" background: #97FFFF;">UUT/n37_s5/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">UUT/mst_exec_state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>UUT/mst_exec_state_1_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>UUT/mst_exec_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/mst_exec_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/mst_exec_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>UUT/mst_exec_state_0_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R33C25[0][A]</td>
<td style=" font-weight:bold;">UUT/mst_exec_state_0_s1/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>UUT/n38_s8/I3</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td style=" background: #97FFFF;">UUT/n38_s8/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td style=" font-weight:bold;">UUT/mst_exec_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>UUT/mst_exec_state_0_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>UUT/mst_exec_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/read_pointer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/read_pointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>UUT/read_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_3_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>UUT/n163_s2/I1</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" background: #97FFFF;">UUT/n163_s2/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">UUT/read_pointer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>UUT/read_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>UUT/read_pointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>UUT/write_pointer_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UUT/write_pointer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>S_AXIS_ACLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>UUT/write_pointer_5_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R33C24[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_5_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>UUT/n75_s3/I1</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">UUT/n75_s3/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" font-weight:bold;">UUT/write_pointer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOL29[A]</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>UUT/write_pointer_5_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>UUT/write_pointer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n336_s1/I0</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n336_s1/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/n336_s1/I1</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n336_s1/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>u_video_driver/cnt_v_4_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_4_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>u_video_driver/n121_s3/I0</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n121_s3/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>u_video_driver/cnt_v_4_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>u_video_driver/cnt_v_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_video_driver/cnt_v_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_5_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_video_driver/n120_s3/I0</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n120_s3/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_video_driver/cnt_v_5_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_video_driver/cnt_v_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_video_driver/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_1_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_video_driver/n76_s1/I1</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n76_s1/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_video_driver/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_video_driver/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_2_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_video_driver/n75_s1/I2</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n75_s1/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_video_driver/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>u_video_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>u_video_driver/n72_s1/I2</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n72_s1/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>u_video_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>u_video_driver/cnt_h_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>u_video_driver/cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_6_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>u_video_driver/n71_s1/I2</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n71_s1/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>u_video_driver/cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>u_video_driver/cnt_h_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.383</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.504</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/FCLK</td>
</tr>
<tr>
<td>3.469</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td>3.318</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.430</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.383</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.504</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/FCLK</td>
</tr>
<tr>
<td>3.469</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td>3.318</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.430</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.383</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.504</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/FCLK</td>
</tr>
<tr>
<td>3.469</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td>3.318</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.430</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.383</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.504</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/FCLK</td>
</tr>
<tr>
<td>3.469</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td>3.318</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.430</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.643</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.717</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.831</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/FCLK</td>
</tr>
<tr>
<td>4.796</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td>4.643</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.436</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.643</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.717</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.831</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/FCLK</td>
</tr>
<tr>
<td>4.796</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td>4.643</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.436</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.643</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.717</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.831</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/FCLK</td>
</tr>
<tr>
<td>4.796</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td>4.643</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.436</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.643</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.717</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.831</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/FCLK</td>
</tr>
<tr>
<td>4.796</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td>4.643</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.436</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/PCLK</td>
</tr>
<tr>
<td>15.781</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>15.781</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/PCLK</td>
</tr>
<tr>
<td>15.781</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/PCLK</td>
</tr>
<tr>
<td>15.781</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C34[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.134</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.169</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td>2.322</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.294</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.134</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.169</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td>2.322</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.294</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.134</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.169</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td>2.322</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.294</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.134</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.169</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td>2.322</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.294</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C34[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C33[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.333</td>
<td>-1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.717</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.806</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/FCLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td>0.992</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.333</td>
<td>-1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.717</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.806</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/FCLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td>0.992</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.333</td>
<td>-1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.717</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.806</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/FCLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td>0.992</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.333</td>
<td>-1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.717</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.806</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/FCLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td>0.992</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UUT/write_pointer_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>UUT/write_pointer_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>UUT/write_pointer_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UUT/write_pointer_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>UUT/write_pointer_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>UUT/write_pointer_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UUT/write_pointer_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>UUT/write_pointer_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>UUT/write_pointer_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UUT/write_pointer_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>UUT/write_pointer_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>UUT/write_pointer_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UUT/read_pointer_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>UUT/read_pointer_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>UUT/read_pointer_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UUT/read_pointer_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>UUT/read_pointer_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>UUT/read_pointer_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UUT/write_pointer_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>UUT/write_pointer_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>UUT/write_pointer_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UUT/read_pointer_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>UUT/read_pointer_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>UUT/read_pointer_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>S_AXIS_ACLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>S_AXIS_ACLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>UUT/stream_data_fifo_stream_data_fifo_0_0_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>60</td>
<td>pixel_clk</td>
<td>-0.842</td>
<td>2.274</td>
</tr>
<tr>
<td>29</td>
<td>S_AXIS_ACLK_d</td>
<td>-4.194</td>
<td>2.274</td>
</tr>
<tr>
<td>26</td>
<td>q_m_reg[8]</td>
<td>8.978</td>
<td>0.713</td>
</tr>
<tr>
<td>25</td>
<td>reset</td>
<td>-0.842</td>
<td>1.327</td>
</tr>
<tr>
<td>24</td>
<td>de_reg</td>
<td>11.244</td>
<td>0.695</td>
</tr>
<tr>
<td>12</td>
<td>read_pointer_10_8</td>
<td>5.166</td>
<td>0.592</td>
</tr>
<tr>
<td>11</td>
<td>write_pointer_10_10</td>
<td>7.909</td>
<td>0.662</td>
</tr>
<tr>
<td>11</td>
<td>n142_3</td>
<td>5.400</td>
<td>0.961</td>
</tr>
<tr>
<td>10</td>
<td>n77_10</td>
<td>8.842</td>
<td>0.458</td>
</tr>
<tr>
<td>10</td>
<td>write_pointer[10]</td>
<td>5.527</td>
<td>0.957</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R29C27</td>
<td>75.00%</td>
</tr>
<tr>
<td>R29C28</td>
<td>72.22%</td>
</tr>
<tr>
<td>R29C25</td>
<td>70.83%</td>
</tr>
<tr>
<td>R29C24</td>
<td>63.89%</td>
</tr>
<tr>
<td>R31C28</td>
<td>62.50%</td>
</tr>
<tr>
<td>R33C26</td>
<td>62.50%</td>
</tr>
<tr>
<td>R33C23</td>
<td>58.33%</td>
</tr>
<tr>
<td>R30C28</td>
<td>56.94%</td>
</tr>
<tr>
<td>R30C29</td>
<td>55.56%</td>
</tr>
<tr>
<td>R31C32</td>
<td>54.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [get_ports {sys_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
