// Seed: 4185124104
`resetall
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  type_8(
      1, 1, 1'b0, id_1
  );
  assign id_2 = 1 * (id_2) - 1;
  logic id_4, id_5;
  logic id_6;
  logic id_7;
endmodule
