<module name="MCU_NAVSS0_UDMASS_RINGACC0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="RINGACC_BA_LO_J" acronym="RINGACC_BA_LO_J" offset="0x40" width="32" description="The Tx Ring Base Address Lo Register contains the 32 LSBs of the base address for the ring which is used to hand off pending work for the channel from the Host. The base address must be aligned to the element size of the ring, or to double the element size of the ring if the qmode is CREDENTIALS or QM modes. A write to this register will reset the associated ring to clear the occupancies and reset the pointers. Offset = 40h + (j * 100h); where j = 0h to 331h for NAVSS0_UDMASS_RINGACC0_CFG j = 0h to 11Dh for MCU_NAVSS0_UDMASS_RINGACC0_CFG">
    <bitfield id="ADDR_LO" width="32" begin="31" end="0" resetval="0x0" description="Tx Ring base address (LSBs)" range="" rwaccess="RW"/>
  </register>
  <register id="RINGACC_BA_HI_j" acronym="RINGACC_BA_HI_j" offset="0x44" width="32" description="The Tx Ring Base Address Hi Register contains the 16 MSBs of the base address for the ring which is used to hand off pending work for the channel from the Host. The base address must be aligned to the element size of the ring, or to double the element size of the ring if the qmode is CREDENTIALS or QM modes. A write to this register will reset the associated ring to clear the occupancies and reset the pointers. Offset = 44h + (j * 100h); where j = 0h to 331h for NAVSS0_UDMASS_RINGACC0_CFG j = 0h to 11Dh for MCU_NAVSS0_UDMASS_RINGACC0_CFG">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDR_HI" width="16" begin="15" end="0" resetval="0x0" description="Tx Ring base address (MSBs)" range="" rwaccess="RW"/>
  </register>
  <register id="RINGACC_SIZE_j" acronym="RINGACC_SIZE_j" offset="0x48" width="32" description="The Tx Ring Size Register contains the element size and element counts for the ring which is used to hand off pending work for the channel from the Host. A write to this register will reset the associated ring to clear the occupancies and reset the pointers. Offset = 48h + (j * 100h); where j = 0h to 331h for NAVSS0_UDMASS_RINGACC0_CFG j = 0h to 11Dh for MCU_NAVSS0_UDMASS_RINGACC0_CFG">
    <bitfield id="QMODE" width="2" begin="31" end="30" resetval="0x0" description="Defines the mode for this ring or queue. 0h = exposed ring mode for SW direct access 1h = messaging mode when all operations are through bus accesses, allowing multiple producers or consumers. 2h = credentials mode is message mode plus stores credentials with each message, requiring the ring size to be doubled to fit the credentials along with the same number of elements when using the first 2 modes. Any exposed memory should be protected by a firewall from unwanted access. 3h = QM mode where the elements include additional fields that the QM supported above messaging credentials mode. Must be used with 8 byte element size only. NOT SUPPORTED." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ELSIZE" width="3" begin="26" end="24" resetval="0x0" description="Ring element size. This field is encoded as follows: 0 = 4 bytes 1 = 8 bytes 2 = 16 bytes 3 = 32 bytes 4 = 64 bytes 5 = 128 bytes 6 = 256 bytes 7 = RESERVED" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ELCNT" width="20" begin="19" end="0" resetval="0x0" description="Tx Ring element count. This field configures the size of the ring in elements. For rings in CREDENTIALS or QM modes the size must be an even number." range="" rwaccess="RW"/>
  </register>
  <register id="RINGACC_EVENT_j" acronym="RINGACC_EVENT_j" offset="0x4C" width="32" description="The Ring Event Register contains the event number for the ring for when it is active or empty. Offset = 4Ch + (j * 100h); where j = 0h to 331h for NAVSS0_UDMASS_RINGACC0_CFG j = 0h to 11Dh for MCU_NAVSS0_UDMASS_RINGACC0_CFG">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EVENT" width="16" begin="15" end="0" resetval="0xFFFF" description="Defines the event for this ring or queue." range="" rwaccess="RW"/>
  </register>
  <register id="RINGACC_ORDERID_j" acronym="RINGACC_ORDERID_j" offset="0x50" width="32" description="The Ring OrderID Register contains the bus orderid value for the ring memory access. Offset = 50h + (j * 100h); where j = 0h to 331h for NAVSS0_UDMASS_RINGACC0_CFG j = 0h to 11Dh for MCU_NAVSS0_UDMASS_RINGACC0_CFG">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REPLACE" width="1" begin="4" end="4" resetval="0x0" description="Indicates to replace the bus orderid value for this ring or queue with the orderid MMR field. This allows control over the orderid value when it must be restricted due to the topology for QoS reasons. 0 = bypass and use the orderid from the source transaction for the destination transaction. 1 = use the orderid MMR field value for the destination transaction." range="" rwaccess="RW"/>
    <bitfield id="ORDERID" width="4" begin="3" end="0" resetval="0x0" description="Defines the bus orderid value for this ring or queue." range="" rwaccess="RW"/>
  </register>
</module>
