// Seed: 1203205081
`define pp_6 0
`define pp_7 0
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5
);
  logic id_6 = id_2;
  assign id_0 = id_5;
  assign id_0 = id_2;
endmodule
