[2026-01-17 12:43:30.444428] WARNING: file globals.py: line 168: Failed to find coverage installation. This can be installed with pip3 install coverage

[2026-01-17 12:43:59.214800] |==============================================================================|
[2026-01-17 12:43:59.215356] |=========                      OpenRAM v1.2.49                       =========|
[2026-01-17 12:43:59.215591] |=========                                                            =========|
[2026-01-17 12:43:59.215708] |=========               VLSI Design and Automation Lab               =========|
[2026-01-17 12:43:59.215831] |=========        Computer Science and Engineering Department         =========|
[2026-01-17 12:43:59.215944] |=========            University of California Santa Cruz             =========|
[2026-01-17 12:43:59.216057] |=========                                                            =========|
[2026-01-17 12:43:59.216168] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2026-01-17 12:43:59.216285] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2026-01-17 12:43:59.216395] |=========                See LICENSE for license info                =========|
[2026-01-17 12:43:59.216503] |==============================================================================|
[2026-01-17 12:43:59.216634] ** Start: 01/17/2026 12:43:59
[2026-01-17 12:43:59.216750] Technology: freepdk45
[2026-01-17 12:43:59.216862] Total size: 1024 bits
[2026-01-17 12:43:59.216982] Word size: 32
Words: 32
Banks: 1
[2026-01-17 12:43:59.217097] RW ports: 1
R-only ports: 0
W-only ports: 0
[2026-01-17 12:43:59.217209] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2026-01-17 12:43:59.217319] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2026-01-17 12:43:59.217427] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2026-01-17 12:43:59.217563] Words per row: None
[2026-01-17 12:43:59.217680] Output files are: 
[2026-01-17 12:43:59.217794] /home/ram/OpenRAM/sram_output/sram_32x32.lvs
[2026-01-17 12:43:59.217900] /home/ram/OpenRAM/sram_output/sram_32x32.sp
[2026-01-17 12:43:59.218006] /home/ram/OpenRAM/sram_output/sram_32x32.v
[2026-01-17 12:43:59.218121] /home/ram/OpenRAM/sram_output/sram_32x32.lib
[2026-01-17 12:43:59.218232] /home/ram/OpenRAM/sram_output/sram_32x32.py
[2026-01-17 12:43:59.218339] /home/ram/OpenRAM/sram_output/sram_32x32.html
[2026-01-17 12:43:59.218446] /home/ram/OpenRAM/sram_output/sram_32x32.log
[2026-01-17 12:43:59.218552] /home/ram/OpenRAM/sram_output/sram_32x32.lef
[2026-01-17 12:43:59.218660] /home/ram/OpenRAM/sram_output/sram_32x32.gds
[2026-01-17 12:44:01.680365] ** Submodules: 2.4 seconds
[2026-01-17 12:44:01.748124] ** Placement: 0.1 seconds
[2026-01-17 13:04:00.158721] ** Routing: 1198.4 seconds
[2026-01-17 13:04:00.177221] ** Verification: 0.0 seconds
[2026-01-17 13:04:00.177601] ** SRAM creation: 1200.9 seconds
[2026-01-17 13:04:00.179461] SP: Writing to /home/ram/OpenRAM/sram_output/sram_32x32.sp
[2026-01-17 13:04:00.318227] ** Spice writing: 0.1 seconds
[2026-01-17 13:04:00.318581] DELAY: Writing stimulus...
[2026-01-17 13:04:00.598083] ** DELAY: 0.3 seconds
[2026-01-17 13:04:00.643297] GDS: Writing to /home/ram/OpenRAM/sram_output/sram_32x32.gds
[2026-01-17 13:04:01.019602] ** GDS: 0.4 seconds
[2026-01-17 13:04:01.019817] LEF: Writing to /home/ram/OpenRAM/sram_output/sram_32x32.lef
[2026-01-17 13:04:01.047715] ** LEF: 0.0 seconds
[2026-01-17 13:04:01.048042] LVS: Writing to /home/ram/OpenRAM/sram_output/sram_32x32.lvs.sp
[2026-01-17 13:04:01.105795] ** LVS writing: 0.1 seconds
[2026-01-17 13:04:01.106002] LIB: Characterizing... 
[2026-01-17 13:04:02.356117] ** Characterization: 1.3 seconds
[2026-01-17 13:04:02.358444] Config: Writing to /home/ram/OpenRAM/sram_output/sram_32x32.py
[2026-01-17 13:04:02.358668] ** Config: 0.0 seconds
[2026-01-17 13:04:02.379021] Datasheet: Writing to /home/ram/OpenRAM/sram_output/sram_32x32.html
[2026-01-17 13:04:02.397300] ** Datasheet: 0.0 seconds
[2026-01-17 13:04:02.397914] Verilog: Writing to /home/ram/OpenRAM/sram_output/sram_32x32.v
[2026-01-17 13:04:02.398624] ** Verilog: 0.0 seconds
[2026-01-17 13:04:02.399509] ** End: 1203.2 seconds
