# Tue Dec 19 10:04:13 2017

Synopsys Generic Technology Mapper, Version mapact2016q4p1, Build 003R, Built Sep 25 2017 09:58:09
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-4

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 178MB)

@N: MO111 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v":217:33:217:36|Tristate driver UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v":217:33:217:36|Tristate driver UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\lsram\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_sramctrlif.v":127:31:127:42|Tristate driver BUSY (in view: work.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_32s_0_1_2(verilog)) on net BUSY (in view: work.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_32s_0_1_2(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver BUSY_t (in view: work.LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s(verilog)) on net BUSY (in view: work.LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v":99:34:99:40|Tristate driver DRV_TDO (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s(verilog)) on net DRV_TDO (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver DRV_TDO_t (in view: work.MIV_RV32IMA(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance _T_594[20:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance _T_84_hburst[2:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance _T_84_hburst[2:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2687[5:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2793_1 (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2793_0 (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_29.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_26.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v":396:2:396:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.core.div.divisor_rep[32:0] because it is equivalent to instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.core.div.divisor[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|Found ROM .delname. (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) with 4 words by 3 bits.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\lsram\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":350:0:350:5|Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: work.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 189MB)

@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.masterstage_0.regHADDR[18] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.masterstage_0.regHADDR[19] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.masterstage_0.regHADDR[20] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.masterstage_0.regHADDR[21] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.masterstage_0.regHADDR[22] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.masterstage_0.regHADDR[23] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.masterstage_0.regHADDR[24] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.masterstage_0.regHADDR[25] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.masterstage_0.regHADDR[26] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.masterstage_0.regHADDR[27] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBL1_0.CoreAHBL1_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBL1_0.CoreAHBL1_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.slavestage_7.masterDataInProg[3] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.slavestage_8.masterDataInProg[3] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.slavestage_7.masterDataInProg[2] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.slavestage_7.masterDataInProg[1] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.slavestage_8.masterDataInProg[2] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBL1_0.CoreAHBL1_0.matrix4x16.slavestage_8.masterDataInProg[1] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance CoreAHB_APB3_0.CoreAHB_APB3_0.U_AhbToApbSM.PWRITE because it is equivalent to instance CoreAHB_APB3_0.CoreAHB_APB3_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance Count[31:0] 
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance PreScale[9:0] 
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\coreuart_apb\coreuart_apb_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.CoreUART_apb_CoreUART_apb_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.CoreUART_apb_CoreUART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.CoreUART_apb_CoreUART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\coreuart_apb\coreuart_apb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.CoreUART_apb_CoreUART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\coreuart_apb\coreuart_apb_0\rtl\vlog\core\rx_async.v":261:0:261:5|Removing instance CoreUART_apb_0.CoreUART_apb_0.uUART.make_RX.last_bit[2] because it is equivalent to instance CoreUART_apb_0.CoreUART_apb_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine ahbcurr_state[2:0] (in view: work.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\lsram\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":277:0:277:5|Found counter in view:work.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog) instance count[4:0] 
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\lsram\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":268:0:268:5|Register bit burst_count_reg[4] (in view view:work.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\lsram\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":268:0:268:5|Register bit burst_count_reg[3] (in view view:work.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\lsram\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":268:0:268:5|Register bit burst_count_reg[2] (in view view:work.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\lsram\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":268:0:268:5|Register bit burst_count_reg[1] (in view view:work.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sramcurr_state[2:0] (in view: work.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_32s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[11:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 12 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[9:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_size[6:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[12:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 13 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[16] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[17] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[18] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[19] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[20] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[21] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[22] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[23] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[24] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[25] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[26] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[27] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[28] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[29] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[30] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode_0_[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO161 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode_0_[2] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size_0_[3] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size_0_[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[6] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[5] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[1] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_size_0_[3] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_size_0_[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_opcode_0_[2] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[29] because it is equivalent to instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[28] because it is equivalent to instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[30] because it is equivalent to instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 5 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 2 bits.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance dmInner.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance dmInner.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_2.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_3.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_4.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_5.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_6.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_7.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_8.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_9.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_10.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_11.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_12.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_13.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_14.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_15.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_27.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_28.q (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found counter in view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found counter in view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|RAM tag_array_0[20:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_3[7:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_2[7:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_1[7:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_0[7:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore2_addr[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore2_addr[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore1_addr[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore1_addr[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[5] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[4] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[3] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[2] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[1] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s1_req_cmd[4] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s1_req_tag[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit pstore1_cmd[4] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2071:19:2071:37|Found 26 by 26 bit equality operator ('==') _T_1289 (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":1793:18:1793:34|Found 19 by 19 bit equality operator ('==') _T_433 (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2167:19:2167:37|Found 11 by 11 bit equality operator ('==') _T_1571 (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2196:19:2196:37|Found 11 by 11 bit equality operator ('==') _T_1627 (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@W: FX107 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|RAM tag_array_0[19:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|RAM data_arrays_0_0[31:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":344:18:344:34|Found 19 by 19 bit equality operator ('==') _T_239 (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog))
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_4_pc[1] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_4_pc[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_3_pc[1] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_3_pc[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_2_pc[1] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_2_pc[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_1_pc[1] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_1_pc[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_0_pc[1] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_0_pc[0] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|RAM _T_1189_1[31:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|RAM _T_1189[31:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance wb_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance wb_reg_pc[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[30] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[29] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[28] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[27] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[26] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[25] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[24] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[23] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[22] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[21] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[20] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[19] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[18] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[17] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[16] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[15] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[14] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[13] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[12] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[11] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[10] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[9] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[8] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[7] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[6] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[5] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[4] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[24] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[23] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[22] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[21] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[20] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[19] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[18] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[17] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[16] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[15] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[14] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[13] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[12] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[11] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[10] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[9] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[8] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[7] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[6] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[5] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[4] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[24] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[23] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[22] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[21] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[20] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[19] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[18] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[17] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[16] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[15] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[14] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[13] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[12] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[11] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[10] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[9] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[8] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[7] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[6] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[5] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[4] (in view view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_246[5:0] 
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_250[57:0] 
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_237[57:0] 
@N: MF179 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":234:18:234:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":276:18:276:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":287:18:287:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":224:17:224:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v":396:2:396:7|Found counter in view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v":145:2:145:7|RAM ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_18(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 5 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_82[9:0] 
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_109[9:0] 
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_opcode_0_[2] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 199MB peak: 200MB)

@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\lsram\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":177:3:177:8|Removing sequential instance COREAHBLSRAM_PF_0.U_LSRAM_COREAHBLSRAM_PF_0_AHBLSramIf.HSIZE_d[2] (in view: work.LSRAM(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[13] because it is equivalent to instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing sequential instance reg_mcause[10] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance ex_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Removing sequential instance error_TLBuffer.Queue_3.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Removing sequential instance error_TLBuffer.Queue_3.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[27] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[28] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[29] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[27] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[6] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[6] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing sequential instance debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance debug_1.dmInner.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance error.c.ram_size_0_[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[15] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[15] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_3.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_0_ (in view: CORERISCVRV32IMA_LIB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[10] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[11] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[16] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[17] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[21] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[22] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[23] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[24] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[25] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[26] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.masterstage_0.regHADDR[27] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
Auto Dissolve of LSRAM_0 (inst of view:work.LSRAM(verilog))

Finished factoring (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 260MB peak: 265MB)

@N: FF150 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":1586:55:1586:57|Multiplier MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.core.div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[2] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[0] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.core.mem_reg_pc[0] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v":157:2:157:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.error.a.ram_size_0_[3] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[12] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.SystemBus_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[12] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v":159:2:159:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.error_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_0_[3] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v":225:2:225:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.error_TLBuffer.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_size_0_[3] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":243:2:243:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_5.ram_size_0_[3] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":171:2:171:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_0_[3] (in view: work.BaseDesign(verilog)) because it does not drive other instances.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 287MB peak: 288MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 287MB peak: 288MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 246MB peak: 304MB)

@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBL_0.CoreAHBL_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[1] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[1] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0_ (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v":553:2:553:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.downgradeOpReg (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v":553:2:553:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.stickyNonzeroRespReg (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_755 (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_550 (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_345 (in view: work.BaseDesign(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:36s; Memory used current: 250MB peak: 304MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:56s; Memory used current: 274MB peak: 304MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:57s; Memory used current: 269MB peak: 304MB)

@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.converter._T_84_addr[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.converter._T_84_addr[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.converter._T_84_addr[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.converter._T_84_addr[21] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.converter._T_84_addr[22] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.converter._T_84_addr[23] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.converter._T_84_addr[24] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.converter._T_84_addr[25] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.converter._T_84_addr[26] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.converter._T_84_addr[27] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[10] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[11] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[16] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[17] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[21] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[22] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[23] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[24] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[25] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[26] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[27] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_271 (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_681 (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_836 (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_631 (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_426 (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[17] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[16] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[11] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[10] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[27] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[26] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[25] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[24] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[23] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[22] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[21] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[26] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[25] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[24] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[23] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[22] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[21] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[24] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[23] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[22] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[21] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[26] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[25] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_476 (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v":201:2:201:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.plic.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_extra_0_[6] (in view: work.BaseDesign(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:02s; Memory used current: 270MB peak: 304MB)


Finished technology mapping (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:10s; Memory used current: 274MB peak: 341MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:11s		     0.27ns		12392 /      5470
   2		0h:01m:12s		     0.31ns		11202 /      5470
   3		0h:01m:12s		     0.31ns		11202 /      5470
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3_en (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2_en (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1_en (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0_en (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[0] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[1] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[2] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[3] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[4] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[5] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[6] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[7] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[10] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[11] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[12] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[13] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[14] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[15] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[16] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[17] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0_OLDA[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[19] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[20] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[21] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[22] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[23] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[24] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[25] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[26] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[27] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[28] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[29] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[30] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[31] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[4] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[5] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[6] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[7] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[8] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[9] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[10] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[11] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[12] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[13] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[14] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[15] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[16] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[17] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[18] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[0] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[1] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[2] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\miv_rv32ima\miv_rv32ima_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[3] (in view: work.BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:01m:26s; Memory used current: 282MB peak: 341MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:01m:27s; Memory used current: 291MB peak: 341MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5704 clock pin(s) of sequential element(s)
0 instances converted, 5704 sequential instances remain driven by gated/generated clocks

================================================================ Non-Gated/Non-Generated Clocks ================================================================
Clock Tree ID     Driving Element                             Drive Element Type                   Fanout     Sample Instance                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       JTAGDebug_0.JTAGDebug_0.genblk1.UJTAG_0     UJTAG                                16         JTAGDebug_0.JTAGDebug_0.genblk1.UJ_JTAG_0.pauselow
@K:CKID0004       PF_OSC_0_0.PF_OSC_0_0.I_OSC_160             clock definition on OSC_RC160MHZ     1          CCC_0.CCC_0.pll_inst_0                            
================================================================================================================================================================
========================================================================================================== Gated/Generated Clocks ===========================================================================================================
Clock Tree ID     Driving Element                                          Drive Element Type     Fanout     Sample Instance                                          Explanation                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CCC_0.CCC_0.pll_inst_0                                   PLL                    5412       reset_synchronizer_0.sync_deasert_reg[1]                 Multiple clocks on generating sequential element from nets REF_CLK, GND
@K:CKID0002       JTAGDebug_0.JTAGDebug_0.genblk1.UJ_JTAG_0.un1_duttck     CFG4                   292        MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.skipOpReg     Clock conversion disabled                                              
=============================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:30s; CPU Time elapsed 0h:01m:28s; Memory used current: 205MB peak: 341MB)

Writing Analyst data base C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\synwork\BaseDesign_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:31s; Memory used current: 261MB peak: 341MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:36s; CPU Time elapsed 0h:01m:34s; Memory used current: 253MB peak: 341MB)


Start final timing analysis (Real Time elapsed 0h:01m:37s; CPU Time elapsed 0h:01m:35s; Memory used current: 251MB peak: 341MB)

@W: MT246 :"c:\users\ciaran.lappin\desktop\exthelp\hugh\pf_miv_rv32ima_l1_ahb_basedesign\component\work\pf_osc_0\pf_osc_0_0\pf_osc_0_pf_osc_0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock TCK with period 166.67ns 
@N: MT615 |Found clock PF_OSC_0_0/PF_OSC_0_0/I_OSC_160/CLK with period 6.25ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:JTAGDebug_0.JTAGDebug_0.iUDRCK"
@W: MT420 |Found inferred clock uj_jtag_85|un1_duttck_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.un1_duttck"
@N: MT615 |Found clock CCC_0/CCC_0/pll_inst_0/OUT0 with period 20.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Dec 19 10:05:51 2017
#


Top view:               BaseDesign
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\designer\BaseDesign\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.445

                                              Requested     Estimated     Requested     Estimated               Clock                                                    Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack     Type                                                     Group              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CCC_0/CCC_0/pll_inst_0/OUT0                   50.0 MHz      87.6 MHz      20.000        11.420        8.580     generated (from PF_OSC_0_0/PF_OSC_0_0/I_OSC_160/CLK)     default_clkgroup   
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     100.0 MHz     177.7 MHz     10.000        5.626         2.187     inferred                                                 Inferred_clkgroup_1
PF_OSC_0_0/PF_OSC_0_0/I_OSC_160/CLK           160.0 MHz     NA            6.250         NA            NA        declared                                                 default_clkgroup   
TCK                                           6.0 MHz       NA            166.670       NA            NA        declared                                                 default_clkgroup   
uj_jtag_85|un1_duttck_inferred_clock          100.0 MHz     140.6 MHz     10.000        7.110         1.445     inferred                                                 Inferred_clkgroup_0
System                                        100.0 MHz     201.5 MHz     10.000        4.963         5.037     system                                                   system_clkgroup    
============================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     uj_jtag_85|un1_duttck_inferred_clock       |  No paths    -      |  No paths    -      |  10.000      6.788  |  No paths    -    
System                                     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock  |  10.000      5.037  |  No paths    -      |  10.000      8.299  |  No paths    -    
CCC_0/CCC_0/pll_inst_0/OUT0                CCC_0/CCC_0/pll_inst_0/OUT0                |  20.000      8.580  |  No paths    -      |  No paths    -      |  No paths    -    
CCC_0/CCC_0/pll_inst_0/OUT0                uj_jtag_85|un1_duttck_inferred_clock       |  No paths    -      |  No paths    -      |  Diff grp    -      |  No paths    -    
uj_jtag_85|un1_duttck_inferred_clock       CCC_0/CCC_0/pll_inst_0/OUT0                |  No paths    -      |  No paths    -      |  No paths    -      |  Diff grp    -    
uj_jtag_85|un1_duttck_inferred_clock       uj_jtag_85|un1_duttck_inferred_clock       |  10.000      7.373  |  10.000      4.721  |  5.000       1.445  |  5.000       2.379
uj_jtag_85|un1_duttck_inferred_clock       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock  System                                     |  10.000      8.680  |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock  uj_jtag_85|un1_duttck_inferred_clock       |  No paths    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock  COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock  |  10.000      5.389  |  No paths    -      |  5.000       2.187  |  No paths    -    
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CCC_0/CCC_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                               Starting                                                                Arrival          
Instance                                                                       Reference                       Type     Pin     Net                    Time        Slack
                                                                               Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[1]      CCC_0/CCC_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[1]          0.144       8.580
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0]      CCC_0/CCC_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[0]          0.144       8.628
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.value_1      CCC_0/CCC_0/pll_inst_0/OUT0     SLE      Q       value_1                0.202       8.772
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.core.ex_reg_rs_bypass_1     CCC_0/CCC_0/pll_inst_0/OUT0     SLE      Q       ex_reg_rs_bypass_1     0.202       9.039
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]      CCC_0/CCC_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[3]          0.202       9.104
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.core.ex_reg_rs_lsb_1[0]     CCC_0/CCC_0/pll_inst_0/OUT0     SLE      Q       ex_reg_rs_lsb_1[0]     0.144       9.127
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]      CCC_0/CCC_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[2]          0.144       9.194
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.core.ex_reg_rs_bypass_0     CCC_0/CCC_0/pll_inst_0/OUT0     SLE      Q       ex_reg_rs_bypass_0     0.202       9.198
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_req_addr[6]       CCC_0/CCC_0/pll_inst_0/OUT0     SLE      Q       s2_req_addr[6]         0.202       9.241
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4]        CCC_0/CCC_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[4]          0.202       9.251
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                            Required          
Instance                                                                                  Reference                       Type        Pin            Net                                      Time         Slack
                                                                                          Clock                                                                                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     CCC_0/CCC_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[5]      tag_array_0_s1_meta_addr_pipe_0_0[0]     19.274       8.580
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     CCC_0/CCC_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[6]      tag_array_0_s1_meta_addr_pipe_0_0[1]     19.274       8.580
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     CCC_0/CCC_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[7]      tag_array_0_s1_meta_addr_pipe_0_0[2]     19.274       8.580
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     CCC_0/CCC_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[8]      tag_array_0_s1_meta_addr_pipe_0_0[3]     19.274       8.580
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     CCC_0/CCC_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[9]      tag_array_0_s1_meta_addr_pipe_0_0[4]     19.274       8.580
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     CCC_0/CCC_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[10]     tag_array_0_s1_meta_addr_pipe_0_0[5]     19.274       8.580
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     CCC_0/CCC_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[11]     tag_array_0_s1_meta_addr_pipe_0_0[6]     19.274       8.580
LSRAM_0.COREAHBLSRAM_PF_0.U_LSRAM_COREAHBLSRAM_PF_0_AHBLSramIf.HADDR_d[0]                 CCC_0/CCC_0/pll_inst_0/OUT0     SLE         EN             HADDR_d5                                 19.892       8.772
LSRAM_0.COREAHBLSRAM_PF_0.U_LSRAM_COREAHBLSRAM_PF_0_AHBLSramIf.HADDR_d[1]                 CCC_0/CCC_0/pll_inst_0/OUT0     SLE         EN             HADDR_d5                                 19.892       8.772
LSRAM_0.COREAHBLSRAM_PF_0.U_LSRAM_COREAHBLSRAM_PF_0_AHBLSramIf.HADDR_d[2]                 CCC_0/CCC_0/pll_inst_0/OUT0     SLE         EN             HADDR_d5                                 19.892       8.772
================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.726
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.274

    - Propagation time:                      10.694
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.580

    Number of logic level(s):                11
    Starting point:                          MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[1] / Q
    Ending point:                            MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0 / A_ADDR[5]
    The start point is clocked by            CCC_0/CCC_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CCC_0/CCC_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                 Pin           Pin               Arrival     No. of    
Name                                                                                               Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[1]                          SLE         Q             Out     0.144     0.144       -         
s2_req_cmd[1]                                                                                      Net         -             -       0.685     -           8         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache._T_696_1                                 CFG2        B             In      -         0.829       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache._T_696_1                                 CFG2        Y             Out     0.200     1.029       -         
_T_696_1                                                                                           Net         -             -       0.368     -           3         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache._T_525                                   CFG4        D             In      -         1.398       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache._T_525                                   CFG4        Y             Out     0.333     1.731       -         
_T_525                                                                                             Net         -             -       0.620     -           15        
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_write_1                               CFG4        D             In      -         2.350       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_write_1                               CFG4        Y             Out     0.333     2.683       -         
s2_write                                                                                           Net         -             -       0.556     -           10        
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache._T_700                                   CFG4        B             In      -         3.240       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache._T_700                                   CFG4        Y             Out     0.200     3.440       -         
_T_700                                                                                             Net         -             -       0.448     -           5         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache._T_800_4_sqmuxa                          CFG4        B             In      -         3.888       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache._T_800_4_sqmuxa                          CFG4        Y             Out     0.201     4.088       -         
_T_800_4_sqmuxa                                                                                    Net         -             -       0.448     -           5         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                CFG4        D             In      -         4.536       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                CFG4        Y             Out     0.346     4.882       -         
s2_valid_uncached_pending                                                                          Net         -             -       0.368     -           3         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending_RNIFJDP5       CFG4        B             In      -         5.250       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending_RNIFJDP5       CFG4        Y             Out     0.201     5.451       -         
_T_1429                                                                                            Net         -             -       0.854     -           67        
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache._T_3053_RNIQ64NG                         CFG4        D             In      -         6.304       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache._T_3053_RNIQ64NG                         CFG4        Y             Out     0.346     6.650       -         
grantInProgress_0_sqmuxa_1                                                                         Net         -             -       0.556     -           10        
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.metaArb.io_out_bits_write_787            CFG3        A             In      -         7.207       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.metaArb.io_out_bits_write_787            CFG3        Y             Out     0.121     7.328       -         
_T_114                                                                                             Net         -             -       0.733     -           31        
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache._T_413                                   CFG3        A             In      -         8.061       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache._T_413                                   CFG3        Y             Out     0.095     8.156       -         
_T_413                                                                                             Net         -             -       1.124     -           51        
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[0]     CFG3        C             In      -         9.279       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[0]     CFG3        Y             Out     0.296     9.575       -         
tag_array_0_s1_meta_addr_pipe_0_0[0]                                                               Net         -             -       1.119     -           1         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0              RAM1K20     A_ADDR[5]     In      -         10.694      -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 11.420 is 3.540(31.0%) logic and 7.880(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                    Arrival          
Instance                                                Reference                                     Type     Pin     Net          Time        Slack
                                                        Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[0]     0.144       2.187
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[2]     0.202       2.291
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[1]     0.202       2.338
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.count[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[3]     0.202       2.906
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.count[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[1]     0.202       2.910
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.count[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[0]     0.202       3.089
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.count[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[2]     0.144       3.163
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[3]     0.144       3.298
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.count[4]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[4]     0.202       3.562
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.count[5]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[5]     0.202       3.690
=====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                                        Required          
Instance                                                  Reference                                     Type     Pin     Net              Time         Slack
                                                          Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.endofshift     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       endofshift_2     5.000        2.187
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.tmsenb         COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_i_0[3]     5.000        3.847
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[1]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[1]      10.000       5.389
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.tckgo          COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       tckgo_10         10.000       5.572
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[2]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[2]      10.000       5.718
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[0]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[0]      10.000       5.748
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[3]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[3]      10.000       5.778
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[4]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[4]      10.000       5.852
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.count[3]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[3]      10.000       6.559
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.count[0]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[0]      10.000       6.655
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      2.813
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.187

    Number of logic level(s):                3
    Starting point:                          JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[0] / Q
    Ending point:                            JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.endofshift / D
    The start point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[0]           SLE      Q        Out     0.144     0.144       -         
state[0]                                                      Net      -        -       0.729     -           11        
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.countnext          CFG3     C        In      -         0.873       -         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.countnext          CFG3     Y        Out     0.296     1.169       -         
countnext                                                     Net      -        -       0.540     -           9         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.countnext_1[1]     CFG4     C        In      -         1.709       -         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.countnext_1[1]     CFG4     Y        Out     0.296     2.005       -         
countnext_1[1]                                                Net      -        -       0.368     -           3         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.endofshift_RNO     CFG4     D        In      -         2.374       -         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.endofshift_RNO     CFG4     Y        Out     0.364     2.737       -         
endofshift_2                                                  Net      -        -       0.076     -           1         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.endofshift         SLE      D        In      -         2.813       -         
========================================================================================================================
Total path delay (propagation time + setup) of 2.813 is 1.100(39.1%) logic and 1.713(60.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: uj_jtag_85|un1_duttck_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                  Starting                                                                                                 Arrival          
Instance                                                                                                                                          Reference                                Type     Pin     Net                                            Time        Slack
                                                                                                                                                  Clock                                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.202       1.445
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.202       1.490
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.202       1.504
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       _T_206_sn                                      0.144       1.582
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.144       1.629
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dmiAccessChain.regs_0                                                                                  uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       dmiAccessChain_io_chainOut_data                0.144       2.378
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.idcodeChain.regs_0                                                                                     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       idcodeChain_io_chainOut_data                   0.202       2.668
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_0                                                                                    uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       dtmInfoChain_io_chainOut_data                  0.202       2.805
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       reg_3_q                                        0.202       2.821
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       reg_1_q                                        0.202       2.921
============================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                    Starting                                                                                    Required          
Instance                                                            Reference                                Type     Pin     Net                               Time         Slack
                                                                    Clock                                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_1      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_RNI5E8K2     4.892        1.445
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_2      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_RNI5E8K2     4.892        1.445
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_3      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_RNI5E8K2     4.892        1.445
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_7      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_RNI5E8K2     4.892        1.445
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_8      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_RNI5E8K2     4.892        1.445
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_9      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_RNI5E8K2     4.892        1.445
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_13     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_RNI5E8K2     4.892        1.445
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_16     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_RNI5E8K2     4.892        1.445
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_17     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_RNI5E8K2     4.892        1.445
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_18     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_RNI5E8K2     4.892        1.445
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.108
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.892

    - Propagation time:                      3.447
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.445

    Number of logic level(s):                3
    Starting point:                          MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2] / Q
    Ending point:                            MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_1 / EN
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]             SLE      Q        Out     0.202     0.202       -         
JtagTapController_io_output_instruction[2]                                                                                             Net      -        -       0.685     -           8         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI6E1P[1]     CFG4     D        In      -         0.887       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI6E1P[1]     CFG4     Y        Out     0.282     1.170       -         
N_5315                                                                                                                                 Net      -        -       0.368     -           3         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_0_1_sqmuxa_i_a2                                                           CFG3     B        In      -         1.538       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_0_1_sqmuxa_i_a2                                                           CFG3     Y        Out     0.174     1.712       -         
N_366                                                                                                                                  Net      -        -       0.715     -           11        
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_0_1_sqmuxa_i_a2_RNI5E8K2                                                  CFG2     A        In      -         2.427       -         
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_0_1_sqmuxa_i_a2_RNI5E8K2                                                  CFG2     Y        Out     0.121     2.548       -         
regs_0_1_sqmuxa_i_a2_RNI5E8K2                                                                                                          Net      -        -       0.899     -           22        
MIV_RV32IMA_0.MIV_RV32IMA_0.ChiselTop0.dtm.dtmInfoChain.regs_1                                                                         SLE      EN       In      -         3.447       -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.555 is 0.887(25.0%) logic and 2.668(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                     Arrival          
Instance                                     Reference     Type      Pin          Net                     Time        Slack
                                             Clock                                                                         
---------------------------------------------------------------------------------------------------------------------------
JTAGDebug_0.JTAGDebug_0.genblk1\.UJTAG_0     System        UJTAG     UDRCAP       UJTAG_0_UDRCAP          0.000       5.037
JTAGDebug_0.JTAGDebug_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[0]     UJTAG_0_UIREG[0]        0.000       5.074
JTAGDebug_0.JTAGDebug_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[1]     UJTAG_0_UIREG[1]        0.000       5.110
JTAGDebug_0.JTAGDebug_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[3]     UJTAG_0_UIREG[3]        0.000       5.159
JTAGDebug_0.JTAGDebug_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[2]     UJTAG_0_UIREG[2]        0.000       5.170
JTAGDebug_0.JTAGDebug_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[6]     UJTAG_0_UIREG[6]        0.000       5.212
JTAGDebug_0.JTAGDebug_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[4]     UJTAG_0_UIREG[4]        0.000       5.248
JTAGDebug_0.JTAGDebug_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[7]     UJTAG_0_UIREG[7]        0.000       5.668
JTAGDebug_0.JTAGDebug_0.genblk1\.UJTAG_0     System        UJTAG     UTDI         JTAGDebug_0_TGT_TDI     0.000       5.733
JTAGDebug_0.JTAGDebug_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[5]     UJTAG_0_UIREG[5]        0.000       5.774
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                       Required          
Instance                                                Reference     Type     Pin     Net             Time         Slack
                                                        Clock                                                            
-------------------------------------------------------------------------------------------------------------------------
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[1]     System        SLE      D       state_20[1]     10.000       5.037
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[2]     System        SLE      D       state_20[2]     10.000       5.327
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[4]     System        SLE      D       state_20[4]     10.000       5.461
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[0]     System        SLE      D       state_20[0]     10.000       5.492
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[3]     System        SLE      D       state_20[3]     10.000       5.580
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.tckgo        System        SLE      D       tckgo_10        10.000       6.151
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.count[3]     System        SLE      D       count_16[3]     10.000       6.568
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.count[0]     System        SLE      D       count_16[0]     10.000       6.664
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.count[1]     System        SLE      D       count_16[1]     10.000       6.664
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.count[2]     System        SLE      D       count_16[2]     10.000       6.664
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.963
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.037

    Number of logic level(s):                7
    Starting point:                          JTAGDebug_0.JTAGDebug_0.genblk1\.UJTAG_0 / UDRCAP
    Ending point:                            JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                Pin        Pin               Arrival     No. of    
Name                                                                Type      Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
JTAGDebug_0.JTAGDebug_0.genblk1\.UJTAG_0                            UJTAG     UDRCAP     Out     0.000     0.000       -         
UJTAG_0_UDRCAP                                                      Net       -          -       1.119     -           1         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state6_5                 CFG4      D          In      -         1.119       -         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state6_5                 CFG4      Y          Out     0.333     1.452       -         
state6_5                                                            Net       -          -       0.197     -           1         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state6                   CFG4      C          In      -         1.648       -         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state6                   CFG4      Y          Out     0.296     1.944       -         
state6                                                              Net       -          -       0.477     -           6         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state6_RNID6D71          CFG4      B          In      -         2.421       -         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state6_RNID6D71          CFG4      Y          Out     0.201     2.622       -         
un1_state_0_sqmuxa_2_0                                              Net       -          -       0.609     -           14        
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.tckgo8_m6_0_RNIRVKR1     CFG4      C          In      -         3.230       -         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.tckgo8_m6_0_RNIRVKR1     CFG4      Y          Out     0.223     3.454       -         
state_1_sqmuxa_2_s4_0                                               Net       -          -       0.413     -           4         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state_20_m_am_RNO[1]     CFG4      B          In      -         3.867       -         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state_20_m_am_RNO[1]     CFG4      Y          Out     0.200     4.067       -         
state_0_2_iv_1[1]                                                   Net       -          -       0.197     -           1         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state_20_m_am[1]         CFG4      D          In      -         4.263       -         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state_20_m_am[1]         CFG4      Y          Out     0.364     4.627       -         
state_20_m_am[1]                                                    Net       -          -       0.197     -           1         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state_20_m_ns[1]         CFG3      A          In      -         4.824       -         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state_20_m_ns[1]         CFG3      Y          Out     0.064     4.888       -         
state_20[1]                                                         Net       -          -       0.076     -           1         
JTAGDebug_0.JTAGDebug_0.genblk1\.UJ_JTAG_0.state[1]                 SLE       D          In      -         4.963       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 4.963 is 1.680(33.9%) logic and 3.283(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/users/ciaran.lappin/desktop/exthelp/hugh/pf_miv_rv32ima_l1_ahb_basedesign/designer/basedesign/synthesis.fdc":11:0:11:0|Timing constraint (from [get_clocks { TCK }] to [get_clocks { CCC_0/CCC_0/pll_inst_0/OUT0 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/ciaran.lappin/desktop/exthelp/hugh/pf_miv_rv32ima_l1_ahb_basedesign/designer/basedesign/synthesis.fdc":12:0:12:0|Timing constraint (from [get_clocks { CCC_0/CCC_0/pll_inst_0/OUT0 }] to [get_clocks { TCK }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:35s; Memory used current: 252MB peak: 341MB)


Finished timing report (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:35s; Memory used current: 252MB peak: 341MB)

---------------------------------------
Resource Usage Report for BaseDesign 

Mapping to part: mpf300tfcg1152std
Cell usage:
AND2            1 use
CLKINT          4 uses
INV             4 uses
OR4             32 uses
OSC_RC160MHZ    1 use
PLL             1 use
UJTAG           1 use
CFG1           26 uses
CFG2           1187 uses
CFG3           4332 uses
CFG4           4564 uses

Carry cells:
ARI1            1002 uses - used for arithmetic functions
ARI1            105 uses - used for Wide-Mux implementation
Total ARI1      1107 uses


Sequential Cells: 
SLE            5438 uses

DSP Blocks:    2 of 924 (0%)
 MACC_PA:         1 Mult
 MACC_PA:         1 MultAdd

I/O ports: 24
I/O primitives: 19
INBUF          10 uses
OUTBUF         9 uses


Global Clock Buffers: 4 of 8 (50%)


RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 138 of 952 (14%)
Total Block RAMs (RAM64x12) : 6 of 2772 (0%)

Total LUTs:    11216

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K20  Interface Logic : SLEs = 4968; LUTs = 4968;
MACC_PA     Interface Logic : SLEs = 72; LUTs = 72;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  5438 + 72 + 4968 + 72 = 10550;
Total number of LUTs after P&R:  11216 + 72 + 4968 + 72 = 16328;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:36s; Memory used current: 69MB peak: 341MB)

Process took 0h:01m:38s realtime, 0h:01m:36s cputime
# Tue Dec 19 10:05:51 2017

###########################################################]
