[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain dvfs_handler far_mem_ctrl0 far_mem_ctrl1 generators00 generators01 generators02 generators03 generators04 generators05 generators06 generators07 generators08 generators09 generators10 generators11 generators12 generators13 generators14 generators15 generators16 generators17 generators18 generators19 generators20 generators21 generators22 generators23 generators24 generators25 generators26 generators27 generators28 generators29 generators30 generators31 loc_mem_ctrlrs000 loc_mem_ctrlrs001 loc_mem_ctrlrs002 loc_mem_ctrlrs003 loc_mem_ctrlrs004 loc_mem_ctrlrs005 loc_mem_ctrlrs006 loc_mem_ctrlrs007 loc_mem_ctrlrs008 loc_mem_ctrlrs009 loc_mem_ctrlrs010 loc_mem_ctrlrs011 loc_mem_ctrlrs012 loc_mem_ctrlrs013 loc_mem_ctrlrs014 loc_mem_ctrlrs015 loc_mem_ctrlrs016 loc_mem_ctrlrs017 loc_mem_ctrlrs018 loc_mem_ctrlrs019 loc_mem_ctrlrs020 loc_mem_ctrlrs021 loc_mem_ctrlrs022 loc_mem_ctrlrs023 loc_mem_ctrlrs024 loc_mem_ctrlrs025 loc_mem_ctrlrs026 loc_mem_ctrlrs027 loc_mem_ctrlrs028 loc_mem_ctrlrs029 loc_mem_ctrlrs030 loc_mem_ctrlrs031 loc_mem_ctrlrs032 loc_mem_ctrlrs033 loc_mem_ctrlrs034 loc_mem_ctrlrs035 loc_mem_ctrlrs036 loc_mem_ctrlrs037 loc_mem_ctrlrs038 loc_mem_ctrlrs039 loc_mem_ctrlrs040 loc_mem_ctrlrs041 loc_mem_ctrlrs042 loc_mem_ctrlrs043 loc_mem_ctrlrs044 loc_mem_ctrlrs045 loc_mem_ctrlrs046 loc_mem_ctrlrs047 loc_mem_ctrlrs048 loc_mem_ctrlrs049 loc_mem_ctrlrs050 loc_mem_ctrlrs051 loc_mem_ctrlrs052 loc_mem_ctrlrs053 loc_mem_ctrlrs054 loc_mem_ctrlrs055 loc_mem_ctrlrs056 loc_mem_ctrlrs057 loc_mem_ctrlrs058 loc_mem_ctrlrs059 loc_mem_ctrlrs060 loc_mem_ctrlrs061 loc_mem_ctrlrs062 loc_mem_ctrlrs063 loc_mem_ctrlrs064 loc_mem_ctrlrs065 loc_mem_ctrlrs066 loc_mem_ctrlrs067 loc_mem_ctrlrs068 loc_mem_ctrlrs069 loc_mem_ctrlrs070 loc_mem_ctrlrs071 loc_mem_ctrlrs072 loc_mem_ctrlrs073 loc_mem_ctrlrs074 loc_mem_ctrlrs075 loc_mem_ctrlrs076 loc_mem_ctrlrs077 loc_mem_ctrlrs078 loc_mem_ctrlrs079 loc_mem_ctrlrs080 loc_mem_ctrlrs081 loc_mem_ctrlrs082 loc_mem_ctrlrs083 loc_mem_ctrlrs084 loc_mem_ctrlrs085 loc_mem_ctrlrs086 loc_mem_ctrlrs087 loc_mem_ctrlrs088 loc_mem_ctrlrs089 loc_mem_ctrlrs090 loc_mem_ctrlrs091 loc_mem_ctrlrs092 loc_mem_ctrlrs093 loc_mem_ctrlrs094 loc_mem_ctrlrs095 loc_mem_ctrlrs096 loc_mem_ctrlrs097 loc_mem_ctrlrs098 loc_mem_ctrlrs099 loc_mem_ctrlrs100 loc_mem_ctrlrs101 loc_mem_ctrlrs102 loc_mem_ctrlrs103 loc_mem_ctrlrs104 loc_mem_ctrlrs105 loc_mem_ctrlrs106 loc_mem_ctrlrs107 loc_mem_ctrlrs108 loc_mem_ctrlrs109 loc_mem_ctrlrs110 loc_mem_ctrlrs111 loc_mem_ctrlrs112 loc_mem_ctrlrs113 loc_mem_ctrlrs114 loc_mem_ctrlrs115 loc_mem_ctrlrs116 loc_mem_ctrlrs117 loc_mem_ctrlrs118 loc_mem_ctrlrs119 loc_mem_ctrlrs120 loc_mem_ctrlrs121 loc_mem_ctrlrs122 loc_mem_ctrlrs123 loc_mem_ctrlrs124 loc_mem_ctrlrs125 loc_mem_ctrlrs126 loc_mem_ctrlrs127 mem_ctrl0 mem_ctrl1 membus scheds0 scheds1 workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=
memories=system.far_mem_ctrl0.dram system.far_mem_ctrl1.dram system.loc_mem_ctrlrs000.dram system.loc_mem_ctrlrs001.dram system.loc_mem_ctrlrs002.dram system.loc_mem_ctrlrs003.dram system.loc_mem_ctrlrs004.dram system.loc_mem_ctrlrs005.dram system.loc_mem_ctrlrs006.dram system.loc_mem_ctrlrs007.dram system.loc_mem_ctrlrs008.dram system.loc_mem_ctrlrs009.dram system.loc_mem_ctrlrs010.dram system.loc_mem_ctrlrs011.dram system.loc_mem_ctrlrs012.dram system.loc_mem_ctrlrs013.dram system.loc_mem_ctrlrs014.dram system.loc_mem_ctrlrs015.dram system.loc_mem_ctrlrs016.dram system.loc_mem_ctrlrs017.dram system.loc_mem_ctrlrs018.dram system.loc_mem_ctrlrs019.dram system.loc_mem_ctrlrs020.dram system.loc_mem_ctrlrs021.dram system.loc_mem_ctrlrs022.dram system.loc_mem_ctrlrs023.dram system.loc_mem_ctrlrs024.dram system.loc_mem_ctrlrs025.dram system.loc_mem_ctrlrs026.dram system.loc_mem_ctrlrs027.dram system.loc_mem_ctrlrs028.dram system.loc_mem_ctrlrs029.dram system.loc_mem_ctrlrs030.dram system.loc_mem_ctrlrs031.dram system.loc_mem_ctrlrs032.dram system.loc_mem_ctrlrs033.dram system.loc_mem_ctrlrs034.dram system.loc_mem_ctrlrs035.dram system.loc_mem_ctrlrs036.dram system.loc_mem_ctrlrs037.dram system.loc_mem_ctrlrs038.dram system.loc_mem_ctrlrs039.dram system.loc_mem_ctrlrs040.dram system.loc_mem_ctrlrs041.dram system.loc_mem_ctrlrs042.dram system.loc_mem_ctrlrs043.dram system.loc_mem_ctrlrs044.dram system.loc_mem_ctrlrs045.dram system.loc_mem_ctrlrs046.dram system.loc_mem_ctrlrs047.dram system.loc_mem_ctrlrs048.dram system.loc_mem_ctrlrs049.dram system.loc_mem_ctrlrs050.dram system.loc_mem_ctrlrs051.dram system.loc_mem_ctrlrs052.dram system.loc_mem_ctrlrs053.dram system.loc_mem_ctrlrs054.dram system.loc_mem_ctrlrs055.dram system.loc_mem_ctrlrs056.dram system.loc_mem_ctrlrs057.dram system.loc_mem_ctrlrs058.dram system.loc_mem_ctrlrs059.dram system.loc_mem_ctrlrs060.dram system.loc_mem_ctrlrs061.dram system.loc_mem_ctrlrs062.dram system.loc_mem_ctrlrs063.dram system.loc_mem_ctrlrs064.dram system.loc_mem_ctrlrs065.dram system.loc_mem_ctrlrs066.dram system.loc_mem_ctrlrs067.dram system.loc_mem_ctrlrs068.dram system.loc_mem_ctrlrs069.dram system.loc_mem_ctrlrs070.dram system.loc_mem_ctrlrs071.dram system.loc_mem_ctrlrs072.dram system.loc_mem_ctrlrs073.dram system.loc_mem_ctrlrs074.dram system.loc_mem_ctrlrs075.dram system.loc_mem_ctrlrs076.dram system.loc_mem_ctrlrs077.dram system.loc_mem_ctrlrs078.dram system.loc_mem_ctrlrs079.dram system.loc_mem_ctrlrs080.dram system.loc_mem_ctrlrs081.dram system.loc_mem_ctrlrs082.dram system.loc_mem_ctrlrs083.dram system.loc_mem_ctrlrs084.dram system.loc_mem_ctrlrs085.dram system.loc_mem_ctrlrs086.dram system.loc_mem_ctrlrs087.dram system.loc_mem_ctrlrs088.dram system.loc_mem_ctrlrs089.dram system.loc_mem_ctrlrs090.dram system.loc_mem_ctrlrs091.dram system.loc_mem_ctrlrs092.dram system.loc_mem_ctrlrs093.dram system.loc_mem_ctrlrs094.dram system.loc_mem_ctrlrs095.dram system.loc_mem_ctrlrs096.dram system.loc_mem_ctrlrs097.dram system.loc_mem_ctrlrs098.dram system.loc_mem_ctrlrs099.dram system.loc_mem_ctrlrs100.dram system.loc_mem_ctrlrs101.dram system.loc_mem_ctrlrs102.dram system.loc_mem_ctrlrs103.dram system.loc_mem_ctrlrs104.dram system.loc_mem_ctrlrs105.dram system.loc_mem_ctrlrs106.dram system.loc_mem_ctrlrs107.dram system.loc_mem_ctrlrs108.dram system.loc_mem_ctrlrs109.dram system.loc_mem_ctrlrs110.dram system.loc_mem_ctrlrs111.dram system.loc_mem_ctrlrs112.dram system.loc_mem_ctrlrs113.dram system.loc_mem_ctrlrs114.dram system.loc_mem_ctrlrs115.dram system.loc_mem_ctrlrs116.dram system.loc_mem_ctrlrs117.dram system.loc_mem_ctrlrs118.dram system.loc_mem_ctrlrs119.dram system.loc_mem_ctrlrs120.dram system.loc_mem_ctrlrs121.dram system.loc_mem_ctrlrs122.dram system.loc_mem_ctrlrs123.dram system.loc_mem_ctrlrs124.dram system.loc_mem_ctrlrs125.dram system.loc_mem_ctrlrs126.dram system.loc_mem_ctrlrs127.dram system.mem_ctrl0 system.mem_ctrl1
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload

[system.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=200
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.clk_domain.voltage_domain

[system.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.far_mem_ctrl0]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.far_mem_ctrl0.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.far_mem_ctrl0.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.mem_ctrl0.far_req_port

[system.far_mem_ctrl0.dram]
type=NVMInterface
children=power_state
addr_mapping=RoRaBaCoCh
banks_per_rank=16
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
device_bus_width=64
device_rowbuffer_size=256
device_size=549755813888
devices_per_rank=1
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_pending_reads=64
max_pending_writes=128
null=true
power_model=
power_state=system.far_mem_ctrl0.dram.power_state
range=0:4294967296
ranks_per_channel=1
read_buffer_size=64
tBURST=3332
tCK=833
tCS=1666
tREAD=150000
tRTW=1666
tSEND=14160
tWRITE=500000
tWTR=1666
two_cycle_rdwr=true
write_buffer_size=128

[system.far_mem_ctrl0.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.far_mem_ctrl0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.far_mem_ctrl1]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.far_mem_ctrl1.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.far_mem_ctrl1.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.mem_ctrl1.far_req_port

[system.far_mem_ctrl1.dram]
type=NVMInterface
children=power_state
addr_mapping=RoRaBaCoCh
banks_per_rank=16
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
device_bus_width=64
device_rowbuffer_size=256
device_size=549755813888
devices_per_rank=1
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_pending_reads=64
max_pending_writes=128
null=true
power_model=
power_state=system.far_mem_ctrl1.dram.power_state
range=4294967296:8589934592
ranks_per_channel=1
read_buffer_size=64
tBURST=3332
tCK=833
tCS=1666
tREAD=150000
tRTW=1666
tSEND=14160
tWRITE=500000
tWTR=1666
two_cycle_rdwr=true
write_buffer_size=128

[system.far_mem_ctrl1.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.far_mem_ctrl1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators00]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators00.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[0]

[system.generators00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators01]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators01.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[1]

[system.generators01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators02]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators02.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[2]

[system.generators02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators03]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators03.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[3]

[system.generators03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators04]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators04.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[4]

[system.generators04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators05]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators05.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[5]

[system.generators05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators06]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators06.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[6]

[system.generators06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators07]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators07.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[7]

[system.generators07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators08]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators08.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[8]

[system.generators08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators09]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators09.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[9]

[system.generators09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators10]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators10.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[10]

[system.generators10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators11]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators11.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[11]

[system.generators11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators12]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators12.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[12]

[system.generators12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators13]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators13.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[13]

[system.generators13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators14]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators14.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[14]

[system.generators14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators15]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators15.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[15]

[system.generators15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators16]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators16.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[16]

[system.generators16.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators17]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators17.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[17]

[system.generators17.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators18]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators18.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[18]

[system.generators18.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators19]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators19.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[19]

[system.generators19.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators20]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators20.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[20]

[system.generators20.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators21]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators21.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[21]

[system.generators21.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators22]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators22.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[22]

[system.generators22.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators23]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators23.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[23]

[system.generators23.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators24]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators24.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[24]

[system.generators24.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators25]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators25.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[25]

[system.generators25.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators26]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators26.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[26]

[system.generators26.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators27]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators27.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[27]

[system.generators27.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators28]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators28.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[28]

[system.generators28.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators29]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators29.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[29]

[system.generators29.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators30]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators30.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[30]

[system.generators30.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators31]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators31.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[31]

[system.generators31.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs000]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs000.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs000.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[0]

[system.loc_mem_ctrlrs000.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs000.dram.power_state
range=0:67108864
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs000.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs000.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs001]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs001.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs001.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[1]

[system.loc_mem_ctrlrs001.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs001.dram.power_state
range=67108864:134217728
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs001.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs001.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs002]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs002.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs002.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[2]

[system.loc_mem_ctrlrs002.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs002.dram.power_state
range=134217728:201326592
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs002.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs002.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs003]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs003.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs003.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[3]

[system.loc_mem_ctrlrs003.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs003.dram.power_state
range=201326592:268435456
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs003.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs003.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs004]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs004.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs004.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[4]

[system.loc_mem_ctrlrs004.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs004.dram.power_state
range=268435456:335544320
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs004.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs004.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs005]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs005.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs005.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[5]

[system.loc_mem_ctrlrs005.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs005.dram.power_state
range=335544320:402653184
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs005.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs005.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs006]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs006.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs006.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[6]

[system.loc_mem_ctrlrs006.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs006.dram.power_state
range=402653184:469762048
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs006.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs006.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs007]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs007.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs007.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[7]

[system.loc_mem_ctrlrs007.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs007.dram.power_state
range=469762048:536870912
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs007.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs007.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs008]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs008.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs008.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[8]

[system.loc_mem_ctrlrs008.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs008.dram.power_state
range=536870912:603979776
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs008.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs008.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs009]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs009.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs009.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[9]

[system.loc_mem_ctrlrs009.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs009.dram.power_state
range=603979776:671088640
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs009.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs009.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs010]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs010.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs010.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[10]

[system.loc_mem_ctrlrs010.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs010.dram.power_state
range=671088640:738197504
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs010.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs010.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs011]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs011.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs011.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[11]

[system.loc_mem_ctrlrs011.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs011.dram.power_state
range=738197504:805306368
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs011.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs011.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs012]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs012.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs012.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[12]

[system.loc_mem_ctrlrs012.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs012.dram.power_state
range=805306368:872415232
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs012.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs012.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs013]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs013.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs013.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[13]

[system.loc_mem_ctrlrs013.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs013.dram.power_state
range=872415232:939524096
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs013.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs013.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs014]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs014.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs014.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[14]

[system.loc_mem_ctrlrs014.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs014.dram.power_state
range=939524096:1006632960
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs014.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs014.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs015]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs015.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs015.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[15]

[system.loc_mem_ctrlrs015.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs015.dram.power_state
range=1006632960:1073741824
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs015.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs015.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs016]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs016.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs016.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[16]

[system.loc_mem_ctrlrs016.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs016.dram.power_state
range=1073741824:1140850688
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs016.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs016.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs017]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs017.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs017.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[17]

[system.loc_mem_ctrlrs017.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs017.dram.power_state
range=1140850688:1207959552
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs017.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs017.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs018]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs018.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs018.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[18]

[system.loc_mem_ctrlrs018.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs018.dram.power_state
range=1207959552:1275068416
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs018.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs018.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs019]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs019.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs019.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[19]

[system.loc_mem_ctrlrs019.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs019.dram.power_state
range=1275068416:1342177280
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs019.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs019.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs020]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs020.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs020.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[20]

[system.loc_mem_ctrlrs020.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs020.dram.power_state
range=1342177280:1409286144
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs020.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs020.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs021]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs021.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs021.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[21]

[system.loc_mem_ctrlrs021.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs021.dram.power_state
range=1409286144:1476395008
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs021.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs021.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs022]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs022.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs022.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[22]

[system.loc_mem_ctrlrs022.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs022.dram.power_state
range=1476395008:1543503872
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs022.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs022.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs023]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs023.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs023.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[23]

[system.loc_mem_ctrlrs023.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs023.dram.power_state
range=1543503872:1610612736
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs023.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs023.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs024]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs024.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs024.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[24]

[system.loc_mem_ctrlrs024.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs024.dram.power_state
range=1610612736:1677721600
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs024.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs024.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs025]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs025.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs025.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[25]

[system.loc_mem_ctrlrs025.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs025.dram.power_state
range=1677721600:1744830464
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs025.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs025.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs026]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs026.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs026.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[26]

[system.loc_mem_ctrlrs026.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs026.dram.power_state
range=1744830464:1811939328
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs026.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs026.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs027]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs027.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs027.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[27]

[system.loc_mem_ctrlrs027.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs027.dram.power_state
range=1811939328:1879048192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs027.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs027.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs028]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs028.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs028.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[28]

[system.loc_mem_ctrlrs028.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs028.dram.power_state
range=1879048192:1946157056
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs028.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs028.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs029]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs029.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs029.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[29]

[system.loc_mem_ctrlrs029.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs029.dram.power_state
range=1946157056:2013265920
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs029.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs029.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs030]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs030.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs030.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[30]

[system.loc_mem_ctrlrs030.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs030.dram.power_state
range=2013265920:2080374784
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs030.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs030.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs031]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs031.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs031.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[31]

[system.loc_mem_ctrlrs031.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs031.dram.power_state
range=2080374784:2147483648
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs031.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs031.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs032]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs032.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs032.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[32]

[system.loc_mem_ctrlrs032.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs032.dram.power_state
range=2147483648:2214592512
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs032.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs032.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs033]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs033.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs033.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[33]

[system.loc_mem_ctrlrs033.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs033.dram.power_state
range=2214592512:2281701376
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs033.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs033.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs034]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs034.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs034.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[34]

[system.loc_mem_ctrlrs034.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs034.dram.power_state
range=2281701376:2348810240
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs034.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs034.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs035]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs035.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs035.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[35]

[system.loc_mem_ctrlrs035.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs035.dram.power_state
range=2348810240:2415919104
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs035.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs035.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs036]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs036.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs036.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[36]

[system.loc_mem_ctrlrs036.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs036.dram.power_state
range=2415919104:2483027968
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs036.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs036.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs037]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs037.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs037.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[37]

[system.loc_mem_ctrlrs037.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs037.dram.power_state
range=2483027968:2550136832
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs037.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs037.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs038]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs038.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs038.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[38]

[system.loc_mem_ctrlrs038.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs038.dram.power_state
range=2550136832:2617245696
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs038.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs038.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs039]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs039.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs039.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[39]

[system.loc_mem_ctrlrs039.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs039.dram.power_state
range=2617245696:2684354560
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs039.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs039.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs040]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs040.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs040.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[40]

[system.loc_mem_ctrlrs040.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs040.dram.power_state
range=2684354560:2751463424
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs040.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs040.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs041]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs041.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs041.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[41]

[system.loc_mem_ctrlrs041.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs041.dram.power_state
range=2751463424:2818572288
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs041.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs041.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs042]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs042.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs042.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[42]

[system.loc_mem_ctrlrs042.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs042.dram.power_state
range=2818572288:2885681152
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs042.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs042.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs043]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs043.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs043.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[43]

[system.loc_mem_ctrlrs043.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs043.dram.power_state
range=2885681152:2952790016
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs043.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs043.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs044]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs044.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs044.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[44]

[system.loc_mem_ctrlrs044.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs044.dram.power_state
range=2952790016:3019898880
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs044.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs044.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs045]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs045.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs045.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[45]

[system.loc_mem_ctrlrs045.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs045.dram.power_state
range=3019898880:3087007744
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs045.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs045.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs046]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs046.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs046.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[46]

[system.loc_mem_ctrlrs046.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs046.dram.power_state
range=3087007744:3154116608
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs046.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs046.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs047]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs047.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs047.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[47]

[system.loc_mem_ctrlrs047.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs047.dram.power_state
range=3154116608:3221225472
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs047.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs047.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs048]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs048.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs048.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[48]

[system.loc_mem_ctrlrs048.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs048.dram.power_state
range=3221225472:3288334336
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs048.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs048.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs049]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs049.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs049.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[49]

[system.loc_mem_ctrlrs049.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs049.dram.power_state
range=3288334336:3355443200
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs049.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs049.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs050]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs050.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs050.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[50]

[system.loc_mem_ctrlrs050.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs050.dram.power_state
range=3355443200:3422552064
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs050.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs050.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs051]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs051.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs051.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[51]

[system.loc_mem_ctrlrs051.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs051.dram.power_state
range=3422552064:3489660928
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs051.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs051.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs052]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs052.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs052.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[52]

[system.loc_mem_ctrlrs052.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs052.dram.power_state
range=3489660928:3556769792
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs052.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs052.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs053]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs053.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs053.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[53]

[system.loc_mem_ctrlrs053.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs053.dram.power_state
range=3556769792:3623878656
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs053.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs053.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs054]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs054.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs054.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[54]

[system.loc_mem_ctrlrs054.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs054.dram.power_state
range=3623878656:3690987520
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs054.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs054.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs055]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs055.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs055.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[55]

[system.loc_mem_ctrlrs055.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs055.dram.power_state
range=3690987520:3758096384
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs055.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs055.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs056]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs056.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs056.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[56]

[system.loc_mem_ctrlrs056.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs056.dram.power_state
range=3758096384:3825205248
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs056.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs056.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs057]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs057.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs057.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[57]

[system.loc_mem_ctrlrs057.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs057.dram.power_state
range=3825205248:3892314112
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs057.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs057.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs058]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs058.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs058.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[58]

[system.loc_mem_ctrlrs058.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs058.dram.power_state
range=3892314112:3959422976
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs058.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs058.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs059]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs059.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs059.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[59]

[system.loc_mem_ctrlrs059.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs059.dram.power_state
range=3959422976:4026531840
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs059.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs059.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs060]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs060.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs060.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[60]

[system.loc_mem_ctrlrs060.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs060.dram.power_state
range=4026531840:4093640704
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs060.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs060.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs061]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs061.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs061.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[61]

[system.loc_mem_ctrlrs061.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs061.dram.power_state
range=4093640704:4160749568
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs061.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs061.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs062]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs062.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs062.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[62]

[system.loc_mem_ctrlrs062.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs062.dram.power_state
range=4160749568:4227858432
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs062.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs062.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs063]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs063.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs063.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds0.mem_side[63]

[system.loc_mem_ctrlrs063.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs063.dram.power_state
range=4227858432:4294967296
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs063.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs063.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs064]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs064.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs064.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[0]

[system.loc_mem_ctrlrs064.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs064.dram.power_state
range=4294967296:4362076160
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs064.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs064.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs065]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs065.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs065.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[1]

[system.loc_mem_ctrlrs065.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs065.dram.power_state
range=4362076160:4429185024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs065.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs065.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs066]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs066.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs066.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[2]

[system.loc_mem_ctrlrs066.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs066.dram.power_state
range=4429185024:4496293888
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs066.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs066.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs067]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs067.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs067.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[3]

[system.loc_mem_ctrlrs067.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs067.dram.power_state
range=4496293888:4563402752
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs067.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs067.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs068]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs068.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs068.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[4]

[system.loc_mem_ctrlrs068.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs068.dram.power_state
range=4563402752:4630511616
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs068.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs068.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs069]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs069.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs069.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[5]

[system.loc_mem_ctrlrs069.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs069.dram.power_state
range=4630511616:4697620480
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs069.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs069.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs070]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs070.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs070.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[6]

[system.loc_mem_ctrlrs070.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs070.dram.power_state
range=4697620480:4764729344
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs070.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs070.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs071]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs071.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs071.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[7]

[system.loc_mem_ctrlrs071.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs071.dram.power_state
range=4764729344:4831838208
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs071.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs071.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs072]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs072.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs072.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[8]

[system.loc_mem_ctrlrs072.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs072.dram.power_state
range=4831838208:4898947072
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs072.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs072.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs073]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs073.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs073.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[9]

[system.loc_mem_ctrlrs073.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs073.dram.power_state
range=4898947072:4966055936
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs073.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs073.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs074]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs074.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs074.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[10]

[system.loc_mem_ctrlrs074.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs074.dram.power_state
range=4966055936:5033164800
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs074.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs074.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs075]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs075.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs075.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[11]

[system.loc_mem_ctrlrs075.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs075.dram.power_state
range=5033164800:5100273664
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs075.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs075.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs076]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs076.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs076.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[12]

[system.loc_mem_ctrlrs076.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs076.dram.power_state
range=5100273664:5167382528
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs076.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs076.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs077]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs077.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs077.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[13]

[system.loc_mem_ctrlrs077.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs077.dram.power_state
range=5167382528:5234491392
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs077.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs077.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs078]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs078.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs078.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[14]

[system.loc_mem_ctrlrs078.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs078.dram.power_state
range=5234491392:5301600256
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs078.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs078.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs079]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs079.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs079.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[15]

[system.loc_mem_ctrlrs079.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs079.dram.power_state
range=5301600256:5368709120
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs079.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs079.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs080]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs080.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs080.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[16]

[system.loc_mem_ctrlrs080.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs080.dram.power_state
range=5368709120:5435817984
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs080.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs080.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs081]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs081.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs081.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[17]

[system.loc_mem_ctrlrs081.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs081.dram.power_state
range=5435817984:5502926848
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs081.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs081.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs082]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs082.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs082.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[18]

[system.loc_mem_ctrlrs082.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs082.dram.power_state
range=5502926848:5570035712
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs082.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs082.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs083]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs083.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs083.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[19]

[system.loc_mem_ctrlrs083.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs083.dram.power_state
range=5570035712:5637144576
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs083.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs083.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs084]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs084.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs084.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[20]

[system.loc_mem_ctrlrs084.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs084.dram.power_state
range=5637144576:5704253440
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs084.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs084.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs085]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs085.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs085.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[21]

[system.loc_mem_ctrlrs085.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs085.dram.power_state
range=5704253440:5771362304
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs085.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs085.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs086]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs086.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs086.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[22]

[system.loc_mem_ctrlrs086.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs086.dram.power_state
range=5771362304:5838471168
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs086.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs086.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs087]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs087.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs087.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[23]

[system.loc_mem_ctrlrs087.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs087.dram.power_state
range=5838471168:5905580032
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs087.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs087.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs088]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs088.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs088.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[24]

[system.loc_mem_ctrlrs088.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs088.dram.power_state
range=5905580032:5972688896
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs088.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs088.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs089]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs089.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs089.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[25]

[system.loc_mem_ctrlrs089.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs089.dram.power_state
range=5972688896:6039797760
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs089.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs089.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs090]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs090.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs090.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[26]

[system.loc_mem_ctrlrs090.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs090.dram.power_state
range=6039797760:6106906624
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs090.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs090.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs091]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs091.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs091.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[27]

[system.loc_mem_ctrlrs091.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs091.dram.power_state
range=6106906624:6174015488
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs091.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs091.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs092]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs092.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs092.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[28]

[system.loc_mem_ctrlrs092.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs092.dram.power_state
range=6174015488:6241124352
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs092.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs092.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs093]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs093.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs093.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[29]

[system.loc_mem_ctrlrs093.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs093.dram.power_state
range=6241124352:6308233216
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs093.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs093.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs094]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs094.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs094.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[30]

[system.loc_mem_ctrlrs094.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs094.dram.power_state
range=6308233216:6375342080
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs094.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs094.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs095]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs095.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs095.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[31]

[system.loc_mem_ctrlrs095.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs095.dram.power_state
range=6375342080:6442450944
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs095.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs095.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs096]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs096.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs096.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[32]

[system.loc_mem_ctrlrs096.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs096.dram.power_state
range=6442450944:6509559808
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs096.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs096.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs097]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs097.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs097.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[33]

[system.loc_mem_ctrlrs097.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs097.dram.power_state
range=6509559808:6576668672
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs097.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs097.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs098]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs098.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs098.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[34]

[system.loc_mem_ctrlrs098.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs098.dram.power_state
range=6576668672:6643777536
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs098.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs098.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs099]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs099.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs099.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[35]

[system.loc_mem_ctrlrs099.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs099.dram.power_state
range=6643777536:6710886400
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs099.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs099.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs100]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs100.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs100.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[36]

[system.loc_mem_ctrlrs100.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs100.dram.power_state
range=6710886400:6777995264
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs100.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs100.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs101]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs101.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs101.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[37]

[system.loc_mem_ctrlrs101.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs101.dram.power_state
range=6777995264:6845104128
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs101.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs101.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs102]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs102.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs102.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[38]

[system.loc_mem_ctrlrs102.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs102.dram.power_state
range=6845104128:6912212992
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs102.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs102.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs103]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs103.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs103.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[39]

[system.loc_mem_ctrlrs103.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs103.dram.power_state
range=6912212992:6979321856
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs103.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs103.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs104]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs104.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs104.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[40]

[system.loc_mem_ctrlrs104.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs104.dram.power_state
range=6979321856:7046430720
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs104.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs104.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs105]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs105.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs105.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[41]

[system.loc_mem_ctrlrs105.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs105.dram.power_state
range=7046430720:7113539584
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs105.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs105.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs106]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs106.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs106.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[42]

[system.loc_mem_ctrlrs106.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs106.dram.power_state
range=7113539584:7180648448
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs106.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs106.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs107]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs107.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs107.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[43]

[system.loc_mem_ctrlrs107.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs107.dram.power_state
range=7180648448:7247757312
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs107.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs107.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs108]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs108.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs108.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[44]

[system.loc_mem_ctrlrs108.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs108.dram.power_state
range=7247757312:7314866176
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs108.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs108.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs109]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs109.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs109.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[45]

[system.loc_mem_ctrlrs109.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs109.dram.power_state
range=7314866176:7381975040
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs109.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs109.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs110]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs110.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs110.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[46]

[system.loc_mem_ctrlrs110.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs110.dram.power_state
range=7381975040:7449083904
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs110.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs110.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs111]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs111.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs111.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[47]

[system.loc_mem_ctrlrs111.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs111.dram.power_state
range=7449083904:7516192768
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs111.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs111.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs112]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs112.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs112.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[48]

[system.loc_mem_ctrlrs112.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs112.dram.power_state
range=7516192768:7583301632
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs112.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs112.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs113]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs113.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs113.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[49]

[system.loc_mem_ctrlrs113.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs113.dram.power_state
range=7583301632:7650410496
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs113.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs113.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs114]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs114.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs114.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[50]

[system.loc_mem_ctrlrs114.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs114.dram.power_state
range=7650410496:7717519360
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs114.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs114.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs115]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs115.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs115.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[51]

[system.loc_mem_ctrlrs115.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs115.dram.power_state
range=7717519360:7784628224
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs115.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs115.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs116]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs116.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs116.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[52]

[system.loc_mem_ctrlrs116.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs116.dram.power_state
range=7784628224:7851737088
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs116.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs116.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs117]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs117.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs117.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[53]

[system.loc_mem_ctrlrs117.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs117.dram.power_state
range=7851737088:7918845952
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs117.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs117.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs118]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs118.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs118.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[54]

[system.loc_mem_ctrlrs118.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs118.dram.power_state
range=7918845952:7985954816
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs118.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs118.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs119]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs119.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs119.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[55]

[system.loc_mem_ctrlrs119.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs119.dram.power_state
range=7985954816:8053063680
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs119.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs119.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs120]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs120.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs120.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[56]

[system.loc_mem_ctrlrs120.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs120.dram.power_state
range=8053063680:8120172544
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs120.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs120.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs121]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs121.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs121.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[57]

[system.loc_mem_ctrlrs121.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs121.dram.power_state
range=8120172544:8187281408
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs121.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs121.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs122]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs122.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs122.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[58]

[system.loc_mem_ctrlrs122.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs122.dram.power_state
range=8187281408:8254390272
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs122.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs122.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs123]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs123.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs123.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[59]

[system.loc_mem_ctrlrs123.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs123.dram.power_state
range=8254390272:8321499136
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs123.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs123.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs124]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs124.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs124.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[60]

[system.loc_mem_ctrlrs124.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs124.dram.power_state
range=8321499136:8388608000
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs124.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs124.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs125]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs125.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs125.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[61]

[system.loc_mem_ctrlrs125.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs125.dram.power_state
range=8388608000:8455716864
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs125.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs125.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs126]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs126.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs126.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[62]

[system.loc_mem_ctrlrs126.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs126.dram.power_state
range=8455716864:8522825728
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs126.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs126.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs127]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs127.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs127.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds1.mem_side[63]

[system.loc_mem_ctrlrs127.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs127.dram.power_state
range=8522825728:8589934592
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs127.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs127.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrl0]
type=PolicyManager
children=power_state
addr_size=64
always_dirty=false
always_hit=false
block_size=64
cache_warmup_ratio=0.7
clk_domain=system.clk_domain
conf_table_reported=true
crb_max_size=32
dram_cache_size=1048576
eventq_index=0
far_burst_size=64
image_file=
in_addr_map=true
kvm_map=true
loc_burst_size=64
loc_mem_policy=CascadeLakeNoPartWrs
null=false
orb_max_size=256
power_model=
power_state=system.mem_ctrl0.power_state
range=0:4294967296
static_backend_latency=10000
static_frontend_latency=10000
tRCD_RD=14160
tRL=14160
tRP=14160
far_req_port=system.far_mem_ctrl0.port
loc_req_port=system.scheds0.cpu_side[0]
port=system.membus.mem_side_ports[0]

[system.mem_ctrl0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrl1]
type=PolicyManager
children=power_state
addr_size=64
always_dirty=false
always_hit=false
block_size=64
cache_warmup_ratio=0.7
clk_domain=system.clk_domain
conf_table_reported=true
crb_max_size=32
dram_cache_size=1048576
eventq_index=0
far_burst_size=64
image_file=
in_addr_map=true
kvm_map=true
loc_burst_size=64
loc_mem_policy=CascadeLakeNoPartWrs
null=false
orb_max_size=256
power_model=
power_state=system.mem_ctrl1.power_state
range=4294967296:8589934592
static_backend_latency=10000
static_frontend_latency=10000
tRCD_RD=14160
tRL=14160
tRP=14160
far_req_port=system.far_mem_ctrl1.port
loc_req_port=system.scheds1.cpu_side[0]
port=system.membus.mem_side_ports[1]

[system.mem_ctrl1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=1
header_latency=1
power_model=
power_state=system.membus.power_state
response_latency=1
use_default_range=false
width=64
cpu_side_ports=system.generators00.port system.generators01.port system.generators02.port system.generators03.port system.generators04.port system.generators05.port system.generators06.port system.generators07.port system.generators08.port system.generators09.port system.generators10.port system.generators11.port system.generators12.port system.generators13.port system.generators14.port system.generators15.port system.generators16.port system.generators17.port system.generators18.port system.generators19.port system.generators20.port system.generators21.port system.generators22.port system.generators23.port system.generators24.port system.generators25.port system.generators26.port system.generators27.port system.generators28.port system.generators29.port system.generators30.port system.generators31.port
mem_side_ports=system.mem_ctrl0.port system.mem_ctrl1.port

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds0]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds0.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=100
unified_queue=false
write_buffer_size=32
cpu_side=system.mem_ctrl0.loc_req_port
mem_side=system.loc_mem_ctrlrs000.port system.loc_mem_ctrlrs001.port system.loc_mem_ctrlrs002.port system.loc_mem_ctrlrs003.port system.loc_mem_ctrlrs004.port system.loc_mem_ctrlrs005.port system.loc_mem_ctrlrs006.port system.loc_mem_ctrlrs007.port system.loc_mem_ctrlrs008.port system.loc_mem_ctrlrs009.port system.loc_mem_ctrlrs010.port system.loc_mem_ctrlrs011.port system.loc_mem_ctrlrs012.port system.loc_mem_ctrlrs013.port system.loc_mem_ctrlrs014.port system.loc_mem_ctrlrs015.port system.loc_mem_ctrlrs016.port system.loc_mem_ctrlrs017.port system.loc_mem_ctrlrs018.port system.loc_mem_ctrlrs019.port system.loc_mem_ctrlrs020.port system.loc_mem_ctrlrs021.port system.loc_mem_ctrlrs022.port system.loc_mem_ctrlrs023.port system.loc_mem_ctrlrs024.port system.loc_mem_ctrlrs025.port system.loc_mem_ctrlrs026.port system.loc_mem_ctrlrs027.port system.loc_mem_ctrlrs028.port system.loc_mem_ctrlrs029.port system.loc_mem_ctrlrs030.port system.loc_mem_ctrlrs031.port system.loc_mem_ctrlrs032.port system.loc_mem_ctrlrs033.port system.loc_mem_ctrlrs034.port system.loc_mem_ctrlrs035.port system.loc_mem_ctrlrs036.port system.loc_mem_ctrlrs037.port system.loc_mem_ctrlrs038.port system.loc_mem_ctrlrs039.port system.loc_mem_ctrlrs040.port system.loc_mem_ctrlrs041.port system.loc_mem_ctrlrs042.port system.loc_mem_ctrlrs043.port system.loc_mem_ctrlrs044.port system.loc_mem_ctrlrs045.port system.loc_mem_ctrlrs046.port system.loc_mem_ctrlrs047.port system.loc_mem_ctrlrs048.port system.loc_mem_ctrlrs049.port system.loc_mem_ctrlrs050.port system.loc_mem_ctrlrs051.port system.loc_mem_ctrlrs052.port system.loc_mem_ctrlrs053.port system.loc_mem_ctrlrs054.port system.loc_mem_ctrlrs055.port system.loc_mem_ctrlrs056.port system.loc_mem_ctrlrs057.port system.loc_mem_ctrlrs058.port system.loc_mem_ctrlrs059.port system.loc_mem_ctrlrs060.port system.loc_mem_ctrlrs061.port system.loc_mem_ctrlrs062.port system.loc_mem_ctrlrs063.port

[system.scheds0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds1]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds1.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=100
unified_queue=false
write_buffer_size=32
cpu_side=system.mem_ctrl1.loc_req_port
mem_side=system.loc_mem_ctrlrs064.port system.loc_mem_ctrlrs065.port system.loc_mem_ctrlrs066.port system.loc_mem_ctrlrs067.port system.loc_mem_ctrlrs068.port system.loc_mem_ctrlrs069.port system.loc_mem_ctrlrs070.port system.loc_mem_ctrlrs071.port system.loc_mem_ctrlrs072.port system.loc_mem_ctrlrs073.port system.loc_mem_ctrlrs074.port system.loc_mem_ctrlrs075.port system.loc_mem_ctrlrs076.port system.loc_mem_ctrlrs077.port system.loc_mem_ctrlrs078.port system.loc_mem_ctrlrs079.port system.loc_mem_ctrlrs080.port system.loc_mem_ctrlrs081.port system.loc_mem_ctrlrs082.port system.loc_mem_ctrlrs083.port system.loc_mem_ctrlrs084.port system.loc_mem_ctrlrs085.port system.loc_mem_ctrlrs086.port system.loc_mem_ctrlrs087.port system.loc_mem_ctrlrs088.port system.loc_mem_ctrlrs089.port system.loc_mem_ctrlrs090.port system.loc_mem_ctrlrs091.port system.loc_mem_ctrlrs092.port system.loc_mem_ctrlrs093.port system.loc_mem_ctrlrs094.port system.loc_mem_ctrlrs095.port system.loc_mem_ctrlrs096.port system.loc_mem_ctrlrs097.port system.loc_mem_ctrlrs098.port system.loc_mem_ctrlrs099.port system.loc_mem_ctrlrs100.port system.loc_mem_ctrlrs101.port system.loc_mem_ctrlrs102.port system.loc_mem_ctrlrs103.port system.loc_mem_ctrlrs104.port system.loc_mem_ctrlrs105.port system.loc_mem_ctrlrs106.port system.loc_mem_ctrlrs107.port system.loc_mem_ctrlrs108.port system.loc_mem_ctrlrs109.port system.loc_mem_ctrlrs110.port system.loc_mem_ctrlrs111.port system.loc_mem_ctrlrs112.port system.loc_mem_ctrlrs113.port system.loc_mem_ctrlrs114.port system.loc_mem_ctrlrs115.port system.loc_mem_ctrlrs116.port system.loc_mem_ctrlrs117.port system.loc_mem_ctrlrs118.port system.loc_mem_ctrlrs119.port system.loc_mem_ctrlrs120.port system.loc_mem_ctrlrs121.port system.loc_mem_ctrlrs122.port system.loc_mem_ctrlrs123.port system.loc_mem_ctrlrs124.port system.loc_mem_ctrlrs125.port system.loc_mem_ctrlrs126.port system.loc_mem_ctrlrs127.port

[system.scheds1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.workload]
type=StubWorkload
byte_order=little
entry=0
eventq_index=0
remote_gdb_port=7000
wait_for_remote_gdb=false

