// SPDX-License-Identifier: MIT
// PPC64LE instruction emitter for FEX JIT backend.
// Targets POWER8 (POWER ISA v2.07) in little-endian mode.
// All instructions are 4-byte fixed-width; we emit uint32_t words.
#pragma once

#include "Registers.h"

#include <FEXCore/Utils/LogManager.h>

#include <bit>
#include <cassert>
#include <cstdint>
#include <cstdlib>
#include <cstring>
#include <span>
#include <vector>

namespace PPC64Emitter {

// ---------------------------------------------------------------------------
// Forward labels for branch fixup
// ---------------------------------------------------------------------------
struct Label {
  int64_t offset = -1;  // set when bound; -1 = unbound
  bool bound = false;

  // Head of this label's intrusive singly-linked list of pending forward-branch
  // fixups: an index into Emitter::PendingBranches, or -1 for "no fixups".
  // Each entry stores the index of the next fixup for the *same* label, so
  // Bind() walks only its own chain instead of scanning the whole vector.
  //
  // COPY HAZARD: copying a Label duplicates this head index, and binding one
  // copy patches the chain and resets only that copy's head — the other copy
  // would then re-walk indices that have already been patched (and, after a
  // ClearPendingBranches(), indices into a *different* compile's vector).
  // The port never copies a live Label: every Label is a fresh stack local or
  // an element of JITClass::JumpTargets, which is only ever grown by
  // `resize(N, {})` from a default-constructed (head == -1) value. Keep it
  // that way; if a Label ever needs to move, move the head index with it and
  // clear the source.
  int32_t pending_head = -1;
};

// ---------------------------------------------------------------------------
// Condition classes (mapped from FEX IR CondClass)
// A condition is encoded as (BO, BI) for a bc instruction.
// BI = CR_field*4 + bit; we always use CR0 (field 0).
// ---------------------------------------------------------------------------
struct Cond {
  uint32_t BO;
  uint32_t BI;  // relative to CR field used (0-3)
};

// BO encodings for bc:
// BO=12, BI=LT : branch if CR.LT set
// BO=4,  BI=LT : branch if CR.LT not set
// BO=12, BI=GT : branch if CR.GT set
// BO=4,  BI=GT : branch if CR.GT not set
// BO=12, BI=EQ : branch if CR.EQ set  (BEQ)
// BO=4,  BI=EQ : branch if CR.EQ not set (BNE)
// BO=20         : branch always

// Condition codes for use with our compare conventions.
// We store the result in CR0 after compare instructions.
static constexpr Cond CC_EQ  = {12, 2};   // beq
static constexpr Cond CC_NE  = { 4, 2};   // bne
static constexpr Cond CC_LT  = {12, 0};   // blt  (signed less than)
static constexpr Cond CC_GE  = { 4, 0};   // bge  (signed >=)
static constexpr Cond CC_GT  = {12, 1};   // bgt  (signed >)
static constexpr Cond CC_LE  = { 4, 1};   // ble  (signed <=)
// Unsigned conditions use the same bits but after unsigned compare (cmpldi)
static constexpr Cond CC_ULT = {12, 0};   // blt after cmpldi
static constexpr Cond CC_UGE = { 4, 0};   // bge after cmpldi
static constexpr Cond CC_UGT = {12, 1};   // bgt after cmpldi
static constexpr Cond CC_ULE = { 4, 1};   // ble after cmpldi

static constexpr Cond InvertCond(Cond c) {
  // Invert bit 3 of BO to flip taken/not-taken
  return Cond{ c.BO ^ 8, c.BI };
}

// ---------------------------------------------------------------------------
// Emitter class
// ---------------------------------------------------------------------------
class Emitter {
public:
  Emitter() = default;
  Emitter(uint8_t* buf, size_t size) : Buffer(buf), BufferSize(size), Offset(0) {}

  void SetBuffer(uint8_t* buf, size_t size) {
    Buffer = buf;
    BufferSize = size;
    Offset = 0;
  }

  uint8_t* GetCursorAddress() const { return Buffer + Offset; }
  uint8_t* GetBufferBase()    const { return Buffer; }
  size_t   GetOffset()        const { return Offset; }

  // Return current cursor as typed pointer
  template<typename T>
  T GetCursorAddress() const { return reinterpret_cast<T>(Buffer + Offset); }

  // Bind a label to the current position
  void Bind(Label* lbl) {
    lbl->offset = static_cast<int64_t>(Offset);
    lbl->bound  = true;
    PatchPending(lbl);
  }

  // Bind a label to an explicit offset (e.g. cold thunk in code buffer)
  void BindAt(Label* lbl, int64_t target_offset) {
    lbl->offset = target_offset;
    lbl->bound  = true;
    PatchPending(lbl);
  }

  // Drop any unbound forward-branch fixups. Called between compilations so
  // stale Label* pointers from a finished compile don't survive into the next.
  void ClearPendingBranches() { PendingBranches.clear(); }

  // -------------------------------------------------------------------------
  // Raw word emission + r0-dirty tracking
  //   (the latter: see DEF_OP(ExitFunction)'s P5.0.2 comment)
  // -------------------------------------------------------------------------
  // JIT blocks address guest memory with X-form ops that put r0 in the rB
  // slot, where it reads as its VALUE (the "r0 reads as zero" rule covers rA
  // only), so the backend maintains a global r0 == 0 invariant. Every site
  // that breaks it restores it before the enclosing IR op's emitted sequence
  // ends -- which makes the defensive re-zero at block exits redundant in any
  // compile unit that never breaks it in the first place.
  //
  // Rather than hand-maintain a list of clobber sites (a list that would go
  // stale the first time someone adds a helper), sniff the two instruction
  // words that no correct r0 clobber can avoid emitting:
  //
  //   li r0, 0  -- the restore itself. A site that clobbers r0 and does NOT
  //                restore is already broken for the rest of its own block
  //                (the very next guest load/store would be misaddressed), so
  //                "a restore was emitted" is a sound proxy for "a clobber
  //                happened", and it cannot be forgotten by future code.
  //   any CALL   -- r0 is ELFv2-volatile and a normal non-leaf callee parks its
  //                return address there, so r0 is garbage on return whether or
  //                not the call site says anything about it. Every linking
  //                branch form this emitter can produce is covered: `bctrl`
  //                (the only one used today), `blrl`, and the I-form `bl`/`bla`
  //                (primary opcode 18 with LK set).
  //
  // Deliberately NOT tracked:
  //   * `stb r0, ...` / `std r0, ...` -- r0 as a store SOURCE, e.g. the
  //     deferred-signal poke in every entry prologue. Reads r0, does not write.
  //   * `ldx rt, ra, r0` style rB uses -- likewise reads.
  //   * `nop` == `ori r0,r0,0` -- writes r0 with its own value.
  //   * `bcl 20,31,$+4` -- primary opcode 16, the PC-discovery idiom. It sets
  //     LR and transfers to the next instruction; it is not a call and no
  //     callee runs. Flagging it would mark every EntryPoint block dirty.
  //     A future `bcl` at a REAL target would be a call and would slip past
  //     this; there is no such site today and adding one means adding it here.
  static constexpr uint32_t kInsnLiR0Zero = 0x38000000u;  // li r0, 0   (addi r0,0,0)
  static constexpr uint32_t kInsnBctrl    = 0x4E800421u;  // bctrl
  static constexpr uint32_t kInsnBlrl     = 0x4E800021u;  // blrl

  void ResetR0Dirty() { R0MaybeDirty = false; }
  void MarkR0Dirty()  { R0MaybeDirty = true; }
  [[nodiscard]] bool R0Dirty() const { return R0MaybeDirty; }

  void Emit32(uint32_t insn) {
    assert(Offset + 4 <= BufferSize && "Code buffer overflow");
    if (insn == kInsnLiR0Zero || insn == kInsnBctrl || insn == kInsnBlrl ||
        ((insn >> 26) == 18u && (insn & 1u))) {
      R0MaybeDirty = true;
    }
    memcpy(Buffer + Offset, &insn, 4);
    Offset += 4;
  }

  void dc64(uint64_t v) {
    assert(Offset + 8 <= BufferSize && "Code buffer overflow");
    memcpy(Buffer + Offset, &v, 8);
    Offset += 8;
  }

  void nop() { Emit32(0x60000000u); }  // ori r0, r0, 0

  // POWER SMT thread-priority hints: architecturally nop-class `or rx,rx,rx`
  // forms that adjust the hardware thread's dispatch priority (PPR). Problem
  // state may set very-low/low/medium-low/medium; if a level is not permitted
  // the instruction executes as a plain nop, so these are always safe to emit.
  void smt_very_low_priority() { Emit32(0x7FFFFB78u); }  // or r31,r31,r31 (HMT_very_low)
  // Unused: the spin-hint machinery drops straight to very_low and returns to
  // medium. Kept as the reserved middle tier for waits that shouldn't yield
  // that hard (e.g. short bounded spins).
  void smt_low_priority()      { Emit32(0x7C210B78u); }  // or r1,r1,r1    (HMT_low)
  void smt_medium_priority()   { Emit32(0x7C421378u); }  // or r2,r2,r2    (HMT_medium, default)

  // =========================================================================
  // Integer ALU
  // =========================================================================

  // add RT, RA, RB  (XO-form, opcode 31, XO 266)
  void add(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 266, 0); }
  void add_(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 266, 1); }  // sets CR0

  // addo  (add with overflow exception recording)
  void addo(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 1, 266, 0); }
  void addo_(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 1, 266, 1); }

  // addi RT, RA, SI   (D-form, opcode 14; if RA=0, li RT,SI)
  void addi(GPR rt, GPR ra, int16_t si)  { EmitD(14, rt.idx, ra.idx, static_cast<uint16_t>(si)); }
  void li(GPR rt, int16_t si)             { addi(rt, GPRegs::r0, si); }

  // addis RT, RA, SI  (D-form, opcode 15; lis if RA=0)
  void addis(GPR rt, GPR ra, int16_t si) { EmitD(15, rt.idx, ra.idx, static_cast<uint16_t>(si)); }
  void lis(GPR rt, int16_t si)           { addis(rt, GPRegs::r0, si); }

  // addic RT, RA, SI   (adds and records carry, opcode 12)
  void addic(GPR rt, GPR ra, int16_t si)  { EmitD(12, rt.idx, ra.idx, static_cast<uint16_t>(si)); }
  void addic_(GPR rt, GPR ra, int16_t si) { EmitD(13, rt.idx, ra.idx, static_cast<uint16_t>(si)); }

  // addc RT, RA, RB (add carrying, XO 10) — sets XER.CA
  void addc(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 10, 0); }
  void addc_(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 10, 1); }   // + CR0
  // addco. — addc with overflow recording: sets CA + SO/OV + CR0
  void addco(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 1, 10, 0); }
  void addco_(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 1, 10, 1); }

  // adde RT, RA, RB (add extended = add with carry-in, XO 138)
  void adde(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 138, 0); }
  void adde_(GPR rt, GPR ra, GPR rb){ EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 138, 1); }
  // addeo. — adde + OV recording: sets CA + SO/OV + CR0
  void addeo_(GPR rt, GPR ra, GPR rb){ EmitXO(31, rt.idx, ra.idx, rb.idx, 1, 138, 1); }

  // addme RT, RA (add to minus one extended, XO 234)
  void addme(GPR rt, GPR ra) { EmitXO(31, rt.idx, ra.idx, 0, 0, 234, 0); }

  // addze RT, RA (add to zero extended, XO 202)
  void addze(GPR rt, GPR ra) { EmitXO(31, rt.idx, ra.idx, 0, 0, 202, 0); }

  // subf RT, RA, RB  (subtract from: RT = RB - RA, XO 40)
  void subf(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 40, 0); }
  void subf_(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 40, 1); }
  void subfo_(GPR rt, GPR ra, GPR rb){ EmitXO(31, rt.idx, ra.idx, rb.idx, 1, 40, 1); }

  // subfic RT, RA, SI (opcode 8)
  void subfic(GPR rt, GPR ra, int16_t si) { EmitD(8, rt.idx, ra.idx, static_cast<uint16_t>(si)); }

  // subfc RT, RA, RB (subtract from carrying, XO 8) — sets XER.CA
  void subfc(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 8, 0); }
  void subfc_(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 8, 1); }   // + CR0
  // subfco. — subfc with overflow recording: sets CA + SO/OV + CR0
  void subfco(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 1, 8, 0); }
  void subfco_(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 1, 8, 1); }

  // subfe RT, RA, RB (subtract from extended, XO 136)
  void subfe(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 136, 0); }
  void subfe_(GPR rt, GPR ra, GPR rb){ EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 136, 1); }   // + CR0
  // subfeo. — subfe + OV recording: sets CA + SO/OV + CR0
  void subfeo_(GPR rt, GPR ra, GPR rb){ EmitXO(31, rt.idx, ra.idx, rb.idx, 1, 136, 1); }

  // subfze RT, RA (subtract from zero extended, XO 200)
  void subfze(GPR rt, GPR ra) { EmitXO(31, rt.idx, ra.idx, 0, 0, 200, 0); }

  // neg RT, RA (XO 104)
  void neg(GPR rt, GPR ra)  { EmitXO(31, rt.idx, ra.idx, 0, 0, 104, 0); }
  void neg_(GPR rt, GPR ra) { EmitXO(31, rt.idx, ra.idx, 0, 0, 104, 1); }
  void nego_(GPR rt, GPR ra){ EmitXO(31, rt.idx, ra.idx, 0, 1, 104, 1); }

  // mulli RT, RA, SI (opcode 7)
  void mulli(GPR rt, GPR ra, int16_t si) { EmitD(7, rt.idx, ra.idx, static_cast<uint16_t>(si)); }

  // mullw RT, RA, RB (multiply low word, XO 235)
  void mullw(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 235, 0); }
  void mullw_(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 235, 1); }

  // mulld RT, RA, RB (multiply low doubleword, XO 233)
  void mulld(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 233, 0); }
  void mulld_(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 233, 1); }

  // mulhd RT, RA, RB (multiply high doubleword signed, XO 73)
  void mulhd(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 73, 0); }

  // mulhdu RT, RA, RB (multiply high doubleword unsigned, XO 9)
  void mulhdu(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 9, 0); }

  // mulhw RT, RA, RB (multiply high word signed, XO 75)
  void mulhw(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 75, 0); }

  // mulhwu RT, RA, RB (multiply high word unsigned, XO 11)
  void mulhwu(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 11, 0); }

  // divd RT, RA, RB (divide doubleword signed, XO 489)
  void divd(GPR rt, GPR ra, GPR rb)   { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 489, 0); }
  void divd_(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 489, 1); }

  // divdu RT, RA, RB (divide doubleword unsigned, XO 457)
  void divdu(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 457, 0); }
  void divdu_(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 457, 1); }

  // divdeu/divde RT, RA, RB (POWER8+ extended divide, XO 393/425).
  // Computes (RA << 64) / RB and is paired with divdu for 128/64 long-division.
  void divdeu(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 393, 0); }
  void divdeu_(GPR rt, GPR ra, GPR rb) { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 393, 1); }
  void divde(GPR rt, GPR ra, GPR rb)   { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 425, 0); }
  void divde_(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 425, 1); }

  // divw RT, RA, RB (divide word signed, XO 491)
  void divw(GPR rt, GPR ra, GPR rb)   { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 491, 0); }

  // divwu RT, RA, RB (divide word unsigned, XO 459)
  void divwu(GPR rt, GPR ra, GPR rb)  { EmitXO(31, rt.idx, ra.idx, rb.idx, 0, 459, 0); }

  // =========================================================================
  // Logical instructions (X-form: note RA=dest, RS=src1)
  // =========================================================================

  // and RA, RS, RB  (XO 28, dest is RA)
  void and_(GPR ra, GPR rs, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 28, 0); }
  void and__(GPR ra, GPR rs, GPR rb) { EmitX(31, rs.idx, ra.idx, rb.idx, 28, 1); }

  // andc RA, RS, RB (RA = RS & ~RB, XO 60)
  void andc(GPR ra, GPR rs, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 60, 0); }

  // or RA, RS, RB (XO 444)
  void or_(GPR ra, GPR rs, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 444, 0); }
  void or__(GPR ra, GPR rs, GPR rb) { EmitX(31, rs.idx, ra.idx, rb.idx, 444, 1); }

  // orc RA, RS, RB (RA = RS | ~RB, XO 412)
  void orc(GPR ra, GPR rs, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 412, 0); }

  // mr RA, RS (move register: or RA, RS, RS)
  void mr(GPR ra, GPR rs) { or_(ra, rs, rs); }

  // xor RA, RS, RB (XO 316)
  void xor_(GPR ra, GPR rs, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 316, 0); }
  void xor__(GPR ra, GPR rs, GPR rb) { EmitX(31, rs.idx, ra.idx, rb.idx, 316, 1); }

  // nor RA, RS, RB (XO 124)
  void nor(GPR ra, GPR rs, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 124, 0); }

  // nand RA, RS, RB (XO 476)
  void nand_(GPR ra, GPR rs, GPR rb) { EmitX(31, rs.idx, ra.idx, rb.idx, 476, 0); }

  // eqv RA, RS, RB (XO 284)
  void eqv(GPR ra, GPR rs, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 284, 0); }

  // not RA, RS (nor RA, RS, RS)
  void not_(GPR ra, GPR rs) { nor(ra, rs, rs); }

  // ori RA, RS, UI  (opcode 24)
  void ori(GPR ra, GPR rs, uint16_t ui) { EmitD(24, rs.idx, ra.idx, ui); }

  // oris RA, RS, UI  (opcode 25)
  void oris(GPR ra, GPR rs, uint16_t ui) { EmitD(25, rs.idx, ra.idx, ui); }

  // xori RA, RS, UI  (opcode 26)
  void xori(GPR ra, GPR rs, uint16_t ui) { EmitD(26, rs.idx, ra.idx, ui); }

  // xoris RA, RS, UI  (opcode 27)
  void xoris(GPR ra, GPR rs, uint16_t ui) { EmitD(27, rs.idx, ra.idx, ui); }

  // andi. RA, RS, UI  (opcode 28, always sets CR0)
  void andi_(GPR ra, GPR rs, uint16_t ui) { EmitD(28, rs.idx, ra.idx, ui); }

  // andis. RA, RS, UI  (opcode 29)
  void andis_(GPR ra, GPR rs, uint16_t ui) { EmitD(29, rs.idx, ra.idx, ui); }

  // =========================================================================
  // Shifts and rotate
  // =========================================================================

  // slw RA, RS, RB  (shift left word, XO 24)
  void slw(GPR ra, GPR rs, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 24, 0); }

  // srw RA, RS, RB  (shift right word logical, XO 536)
  void srw(GPR ra, GPR rs, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 536, 0); }

  // sraw RA, RS, RB  (shift right word algebraic, XO 792)
  void sraw(GPR ra, GPR rs, GPR rb) { EmitX(31, rs.idx, ra.idx, rb.idx, 792, 0); }

  // sld RA, RS, RB  (shift left doubleword, XO 27)
  void sld(GPR ra, GPR rs, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 27, 0); }

  // srd RA, RS, RB  (shift right doubleword logical, XO 539)
  void srd(GPR ra, GPR rs, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 539, 0); }

  // srad RA, RS, RB  (shift right doubleword algebraic, XO 794)
  void srad(GPR ra, GPR rs, GPR rb) { EmitX(31, rs.idx, ra.idx, rb.idx, 794, 0); }

  // srawi RA, RS, SH  (shift right word algebraic immediate, XO 824)
  void srawi(GPR ra, GPR rs, uint32_t sh) {
    assert(sh < 32);
    EmitX(31, rs.idx, ra.idx, sh, 824, 0);
  }
  void srawi_(GPR ra, GPR rs, uint32_t sh) {
    assert(sh < 32);
    EmitX(31, rs.idx, ra.idx, sh, 824, 1);
  }

  // sradi RA, RS, SH  (shift right algebraic doubleword immediate, XS-form)
  // XS-form: 9-bit XO=413 at bits [21:29], the 6th SH bit at bit 30, Rc at 31.
  void sradi(GPR ra, GPR rs, uint32_t sh) {
    assert(sh < 64);
    uint32_t sh_low = sh & 0x1F;
    uint32_t sh_high = (sh >> 5) & 1;
    Emit32((31u << 26) | (rs.idx << 21) | (ra.idx << 16) | (sh_low << 11) |
           (413u << 2) | (sh_high << 1) | 0u);
  }
  void sradi_(GPR ra, GPR rs, uint32_t sh) {
    assert(sh < 64);
    uint32_t sh_low = sh & 0x1F;
    uint32_t sh_high = (sh >> 5) & 1;
    Emit32((31u << 26) | (rs.idx << 21) | (ra.idx << 16) | (sh_low << 11) |
           (413u << 2) | (sh_high << 1) | 1u);
  }

  // rlwinm RA, RS, SH, MB, ME  (rotate left word immediate and mask, opcode 21)
  void rlwinm(GPR ra, GPR rs, uint32_t sh, uint32_t mb, uint32_t me) {
    assert(sh < 32 && mb < 32 && me < 32);
    EmitM(21, rs.idx, ra.idx, sh, mb, me, 0);
  }
  void rlwinm_(GPR ra, GPR rs, uint32_t sh, uint32_t mb, uint32_t me) {
    EmitM(21, rs.idx, ra.idx, sh, mb, me, 1);
  }

  // rlwimi RA, RS, SH, MB, ME  (rotate left word immediate then mask insert, opcode 20)
  void rlwimi(GPR ra, GPR rs, uint32_t sh, uint32_t mb, uint32_t me) {
    EmitM(20, rs.idx, ra.idx, sh, mb, me, 0);
  }

  // rlwnm RA, RS, RB, MB, ME  (rotate left word then and mask, opcode 23)
  // MB and ME are 5-bit fields. assert() is inert in release builds, and this
  // is the only rotate helper that splices its mask fields unmasked — an
  // out-of-range MB would bleed into RB and silently change the source
  // register, which is exactly the failure EmitM's guard was added to stop
  // (see the SH=32 bug referenced there). Guard loudly *and* mask, so a
  // release build degrades to a wrong mask rather than a wrong register.
  void rlwnm(GPR ra, GPR rs, GPR rb, uint32_t mb, uint32_t me) {
    LOGMAN_THROW_A_FMT(mb < 32, "rlwnm MB out of range: {}", mb);
    LOGMAN_THROW_A_FMT(me < 32, "rlwnm ME out of range: {}", me);
    Emit32((23u << 26) | (rs.idx << 21) | (ra.idx << 16) | (rb.idx << 11) | ((mb & 0x1F) << 6) | ((me & 0x1F) << 1) | 0u);
  }

  // rldicl RA, RS, SH, MB  (rotate left doubleword then clear left, opcode 30, XO=0)
  void rldicl(GPR ra, GPR rs, uint32_t sh, uint32_t mb) {
    assert(sh < 64 && mb < 64);
    EmitMD(rs.idx, ra.idx, sh, mb, 0, 0);
  }
  void rldicl_(GPR ra, GPR rs, uint32_t sh, uint32_t mb) {
    assert(sh < 64 && mb < 64);
    EmitMD(rs.idx, ra.idx, sh, mb, 0, 1);
  }

  // rldicr RA, RS, SH, ME  (rotate left doubleword then clear right, opcode 30, XO=1)
  void rldicr(GPR ra, GPR rs, uint32_t sh, uint32_t me) {
    assert(sh < 64 && me < 64);
    EmitMD(rs.idx, ra.idx, sh, me, 1, 0);
  }

  // rldic RA, RS, SH, MB  (opcode 30, XO=2)
  void rldic(GPR ra, GPR rs, uint32_t sh, uint32_t mb) {
    EmitMD(rs.idx, ra.idx, sh, mb, 2, 0);
  }

  // rldimi RA, RS, SH, MB  (opcode 30, XO=3)
  void rldimi(GPR ra, GPR rs, uint32_t sh, uint32_t mb) {
    EmitMD(rs.idx, ra.idx, sh, mb, 3, 0);
  }

  // MDS-form (Power ISA 2.07 §1.6.1.7): op=30 | RS | RA | RB | m[1:5] | m[0] | XO(4) | Rc
  // BE bit positions:    0:5 |  6:10 | 11:15 | 16:20 | 21:25 | 26 | 27:30 | 31
  // LE bit positions:   31:26| 25:21 | 20:16 | 15:11 | 10:6  |  5 |  4:1  |  0
  // rldcl RA, RS, RB, MB (rotate left doubleword then clear left by RB, opcode 30, XO=8)
  void rldcl(GPR ra, GPR rs, GPR rb, uint32_t mb) {
    assert(mb < 64);
    uint32_t mb_high = (mb >> 5) & 1;
    uint32_t mb_low  = mb & 0x1F;
    Emit32((30u << 26) | (rs.idx << 21) | (ra.idx << 16) | (rb.idx << 11) |
           (mb_low << 6) | (mb_high << 5) | (8u << 1) | 0u);
  }

  // rldcr RA, RS, RB, ME (opcode 30, XO=9)
  void rldcr(GPR ra, GPR rs, GPR rb, uint32_t me) {
    assert(me < 64);
    uint32_t me_high = (me >> 5) & 1;
    uint32_t me_low  = me & 0x1F;
    Emit32((30u << 26) | (rs.idx << 21) | (ra.idx << 16) | (rb.idx << 11) |
           (me_low << 6) | (me_high << 5) | (9u << 1) | 0u);
  }

  // Pseudo-instructions for shifts
  // sldi RA, RS, n = rldicr RA, RS, n, 63-n
  void sldi(GPR ra, GPR rs, uint32_t n) { assert(n < 64); rldicr(ra, rs, n, 63 - n); }

  // srdi RA, RS, n = rldicl RA, RS, 64-n, n
  void srdi(GPR ra, GPR rs, uint32_t n) { assert(n > 0 && n < 64); rldicl(ra, rs, 64 - n, n); }

  // clrldi RA, RS, n = rldicl RA, RS, 0, n  (clear high n bits)
  void clrldi(GPR ra, GPR rs, uint32_t n) { assert(n < 64); rldicl(ra, rs, 0, n); }
  // clrrdi RA, RS, n = rldicr RA, RS, 0, 63-n  (clear low n bits)
  void clrrdi(GPR ra, GPR rs, uint32_t n) { assert(n < 64); rldicr(ra, rs, 0, 63 - n); }

  // extsb RA, RS (extend byte sign, XO 954)
  void extsb(GPR ra, GPR rs) { EmitX(31, rs.idx, ra.idx, 0, 954, 0); }

  // extsh RA, RS (extend halfword sign, XO 922)
  void extsh(GPR ra, GPR rs) { EmitX(31, rs.idx, ra.idx, 0, 922, 0); }

  // extsw RA, RS (extend word sign, XO 986)
  void extsw(GPR ra, GPR rs) { EmitX(31, rs.idx, ra.idx, 0, 986, 0); }

  // Record forms of the sign-extends (Rc=1). ISA: "extsb.", "extsh.", "extsw.".
  // CR0 is set exactly as by a `cmpdi RA, 0` on the 64-bit sign-extended
  // result — LT/GT/EQ from the signed comparison of the full doubleword
  // against zero, SO copied from XER.SO — so `extsX. rT, rS` is a drop-in
  // replacement for the two-instruction `extsX rT, rS ; cmpdi rT, 0` pair.
  void extsb_(GPR ra, GPR rs) { EmitX(31, rs.idx, ra.idx, 0, 954, 1); }
  void extsh_(GPR ra, GPR rs) { EmitX(31, rs.idx, ra.idx, 0, 922, 1); }
  void extsw_(GPR ra, GPR rs) { EmitX(31, rs.idx, ra.idx, 0, 986, 1); }

  // cntlzw RA, RS (count leading zeros word, XO 26)
  void cntlzw(GPR ra, GPR rs) { EmitX(31, rs.idx, ra.idx, 0, 26, 0); }

  // cntlzd RA, RS (count leading zeros doubleword, XO 58)
  void cntlzd(GPR ra, GPR rs) { EmitX(31, rs.idx, ra.idx, 0, 58, 0); }

  // popcntw RA, RS (population count words, XO 378)
  void popcntw(GPR ra, GPR rs) { EmitX(31, rs.idx, ra.idx, 0, 378, 0); }

  // popcntd RA, RS (population count doubleword, XO 506)
  void popcntd(GPR ra, GPR rs) { EmitX(31, rs.idx, ra.idx, 0, 506, 0); }

  // prtyd RA, RS (parity doubleword, XO 186)
  void prtyd(GPR ra, GPR rs) { EmitX(31, rs.idx, ra.idx, 0, 186, 0); }

  // bpermd RA, RS, RB (bit permute doubleword, XO 252, POWER7+)
  void bpermd(GPR ra, GPR rs, GPR rb) { EmitX(31, rs.idx, ra.idx, rb.idx, 252, 0); }

  // =========================================================================
  // Compare
  // =========================================================================

  // cmpdi BF, RA, SI  (compare doubleword immediate signed, opcode 11, L=1)
  void cmpdi(CRField bf, GPR ra, int16_t si) {
    Emit32((11u << 26) | (bf.idx << 23) | (1u << 21) | (ra.idx << 16) |
           (static_cast<uint16_t>(si)));
  }

  // cmpwi BF, RA, SI  (compare word immediate signed, opcode 11, L=0)
  void cmpwi(CRField bf, GPR ra, int16_t si) {
    Emit32((11u << 26) | (bf.idx << 23) | (0u << 21) | (ra.idx << 16) |
           (static_cast<uint16_t>(si)));
  }

  // cmpldi BF, RA, UI  (compare logical doubleword immediate, opcode 10, L=1)
  void cmpldi(CRField bf, GPR ra, uint16_t ui) {
    Emit32((10u << 26) | (bf.idx << 23) | (1u << 21) | (ra.idx << 16) | ui);
  }

  // cmplwi BF, RA, UI  (compare logical word immediate, opcode 10, L=0)
  void cmplwi(CRField bf, GPR ra, uint16_t ui) {
    Emit32((10u << 26) | (bf.idx << 23) | (0u << 21) | (ra.idx << 16) | ui);
  }

  // cmpd BF, RA, RB  (compare doubleword, opcode 31, XO 0, L=1)
  void cmpd(CRField bf, GPR ra, GPR rb) {
    Emit32((31u << 26) | (bf.idx << 23) | (1u << 21) | (ra.idx << 16) | (rb.idx << 11) | (0u << 1));
  }

  // cmpw BF, RA, RB  (compare word, opcode 31, XO 0, L=0)
  void cmpw(CRField bf, GPR ra, GPR rb) {
    Emit32((31u << 26) | (bf.idx << 23) | (0u << 21) | (ra.idx << 16) | (rb.idx << 11) | (0u << 1));
  }

  // cmpld BF, RA, RB  (compare logical doubleword, opcode 31, XO 32, L=1)
  void cmpld(CRField bf, GPR ra, GPR rb) {
    Emit32((31u << 26) | (bf.idx << 23) | (1u << 21) | (ra.idx << 16) | (rb.idx << 11) | (32u << 1));
  }

  // cmplw BF, RA, RB  (compare logical word, opcode 31, XO 32, L=0)
  void cmplw(CRField bf, GPR ra, GPR rb) {
    Emit32((31u << 26) | (bf.idx << 23) | (0u << 21) | (ra.idx << 16) | (rb.idx << 11) | (32u << 1));
  }

  // Default compare to CR0
  void cmpdi(GPR ra, int16_t si)  { cmpdi(cr(0), ra, si); }
  void cmpwi(GPR ra, int16_t si)  { cmpwi(cr(0), ra, si); }
  void cmpldi(GPR ra, uint16_t ui){ cmpldi(cr(0), ra, ui); }
  void cmpd(GPR ra, GPR rb)       { cmpd(cr(0), ra, rb); }
  void cmpw(GPR ra, GPR rb)       { cmpw(cr(0), ra, rb); }
  void cmpld(GPR ra, GPR rb)      { cmpld(cr(0), ra, rb); }
  void cmplw(GPR ra, GPR rb)      { cmplw(cr(0), ra, rb); }

  // =========================================================================
  // Condition register operations
  // =========================================================================

  // crand BT, BA, BB  (XO 257, opcode 19)
  void crand(uint32_t bt, uint32_t ba, uint32_t bb) {
    Emit32((19u << 26) | (bt << 21) | (ba << 16) | (bb << 11) | (257u << 1));
  }

  // cror BT, BA, BB  (XO 449)
  void cror(uint32_t bt, uint32_t ba, uint32_t bb) {
    Emit32((19u << 26) | (bt << 21) | (ba << 16) | (bb << 11) | (449u << 1));
  }

  // crxor BT, BA, BB  (XO 193)
  void crxor(uint32_t bt, uint32_t ba, uint32_t bb) {
    Emit32((19u << 26) | (bt << 21) | (ba << 16) | (bb << 11) | (193u << 1));
  }

  // creqv BT, BA, BB  (XO 289)
  void creqv(uint32_t bt, uint32_t ba, uint32_t bb) {
    Emit32((19u << 26) | (bt << 21) | (ba << 16) | (bb << 11) | (289u << 1));
  }

  // crnot BT, BA = crnor BT, BA, BA
  // NOT crxor BT, BA, BA: a bit XORed with itself is always 0, which is crclr.
  // Matches what gas emits for the `crnot` extended mnemonic.
  void crnot(uint32_t bt, uint32_t ba) { crnor(bt, ba, ba); }

  // crmove BT, BA = cror BT, BA, BA
  void crmove(uint32_t bt, uint32_t ba) { cror(bt, ba, ba); }

  // crset BT = creqv BT, BT, BT (sets bit in CR)
  // NOT cror BT, BT, BT: a bit ORed with itself is unchanged, which is a no-op.
  // A bit XNORed with itself is always 1, which is what "set" needs.
  void crset(uint32_t bt) { creqv(bt, bt, bt); }

  // crclr BT = crxor BT, BT, BT (clears bit in CR)
  void crclr(uint32_t bt) { crxor(bt, bt, bt); }

  // crnand BT, BA, BB  (XO 225)
  void crnand(uint32_t bt, uint32_t ba, uint32_t bb) {
    Emit32((19u << 26) | (bt << 21) | (ba << 16) | (bb << 11) | (225u << 1));
  }

  // crandc BT, BA, BB  (XO 129)
  void crandc(uint32_t bt, uint32_t ba, uint32_t bb) {
    Emit32((19u << 26) | (bt << 21) | (ba << 16) | (bb << 11) | (129u << 1));
  }

  // mfcr RT  (move from condition register, XO 19)
  void mfcr(GPR rt) { Emit32((31u << 26) | (rt.idx << 21) | (19u << 1)); }

  // mfocrf RT, FXM  (move from one condition register field, XO 19 with bit 20 set)
  //
  // FXM must have EXACTLY one bit set — multi-bit FXM makes the result undefined, matching the
  // mtocrf restriction below.
  //
  // Note for callers: on processors before ISA 3.0C — which includes POWER8 *and* POWER9 — only
  // the selected field's four bits of RT are defined. The ISA zeroes the rest only from 3.0C
  // onward; before that, bits outside the selected field within the containing byte "may or may
  // not be set". Never read a bit outside the field you selected.
  void mfocrf(GPR rt, uint32_t fxm) {
    assert(fxm != 0 && (fxm & (fxm - 1)) == 0 && "mfocrf requires exactly one FXM bit");
    Emit32((31u << 26) | (rt.idx << 21) | (1u << 20) | (fxm << 12) | (19u << 1));
  }

  // mtcrf FXM, RS  (move to condition register fields, XO 144)
  void mtcrf(uint32_t fxm, GPR rs) {
    Emit32((31u << 26) | (rs.idx << 21) | (fxm << 12) | (144u << 1));
  }

  // mtocrf FXM, RS  (move to ONE condition register field — XFX-form, XO 144
  // with BE bit 11 set; ISA 2.01, "preferred form" per ISA 3.0C p.119).
  // FXM must have EXACTLY one bit set or the whole CR becomes undefined.
  // Writes only the selected field (others unchanged) — same visible effect
  // as mtcrf with the same single-bit FXM, but uncracked on POWER8/POWER9
  // where multi-field mtcrf is microcoded (POWER9 UM §4.1.5.6).
  // Verified against powerpc64le-linux-gnu-as: mtocrf 0x80,r5 = 0x7CB80120.
  void mtocrf(uint32_t fxm, GPR rs) {
    assert(fxm != 0 && (fxm & (fxm - 1)) == 0 && "mtocrf requires exactly one FXM bit");
    Emit32((31u << 26) | (rs.idx << 21) | (1u << 20) | (fxm << 12) | (144u << 1));
  }

  // mcrxrx BF  (move XER overflow/carry state into a CR field — X-form,
  // opcode 31, XO 576; Power ISA 3.0, i.e. POWER9 and later ONLY. A POWER8
  // takes an illegal-instruction interrupt, so every emitter of this must be
  // gated on HostFeatures.SupportsISA30.)
  //   CR[BF].LT = XER.OV     CR[BF].GT = XER.OV32
  //   CR[BF].EQ = XER.CA     CR[BF].SO = XER.CA32
  // XER itself is left unchanged (unlike the obsolete `mcrxr`, which cleared
  // the bits it moved).
  // CAUTION: this is NOT the bit layout of the mfxer/rotlwi/mtocrf idiom it
  // replaces (LT=SO, GT=OV, EQ=CA). CA stays in EQ, but OV moves from GT to
  // LT and SO is not projected at all — a consumer that keeps reading GT for
  // "overflow" silently gets OV32, which is wrong for every 64-bit op.
  // CAUTION: gas assembles `mcrxrx` at -mcpu=power8 with no diagnostic, so the
  // assembler accepting it is not evidence about ISA level.
  // Verified against powerpc64le-linux-gnu-as: mcrxrx 1 = 0x7C800480,
  // mcrxrx 0 = 0x7C000480, mcrxrx 7 = 0x7F800480.
  void mcrxrx(uint32_t bf) {
    assert(bf < 8 && "mcrxrx BF is a 3-bit CR field index");
    Emit32((31u << 26) | (bf << 23) | (576u << 1));
  }

  // mtcr RS = mtcrf 0xFF, RS
  void mtcr(GPR rs) { mtcrf(0xFF, rs); }

  // isel RT, RA, RB, BC  (Integer Select — A-form, opcode 31, XO 15;
  // ISA 2.03 per the 3.0C opcode tables, description p.89 — base on all
  // POWER hardware this backend targets).
  //   RT = (CR bit [BC+32] == 1) ? (RA==0 ? 0 : GPR[RA]) : GPR[RB]
  // BC is the ABSOLUTE bit index in the 32-bit CR (0..31) — the same
  // numbering our Cond::BI carries after cr-field composition, so a Cond's
  // BI can be passed straight through.
  // CAUTION: RA=0 in the encoding reads LITERAL ZERO, not GPR[r0]. That is
  // coincidentally consistent with the backend's r0≡0 invariant, so passing
  // r0 for either operand yields 0 on both slots — but only the RA slot is
  // architecturally zero; the RB slot relies on the invariant being live.
  // No Rc form exists; CR and XER are never altered.
  // Verified against powerpc64le-linux-gnu-as: isel 3,4,5,2 = 0x7C64289E.
  void isel(GPR rt, GPR ra, GPR rb, uint32_t bc) {
    assert(bc < 32 && "isel BC field is a 5-bit CR bit index");
    Emit32((31u << 26) | (rt.idx << 21) | (ra.idx << 16) | (rb.idx << 11) | (bc << 6) | (15u << 1));
  }

  // iselcc: branch-free select on a Cond as used by bc().
  //   rt = cond-holds ? vtrue : vfalse
  // Cond convention: BO=12 means "condition holds when CR[BI] is set",
  // BO=4 means "condition holds when CR[BI] is clear" (see InvertCond, which
  // toggles BO bit 3 = value 8). isel always selects RA on bit-set, so the
  // BO=4 case swaps the operands instead of inverting the CR bit.
  void iselcc(GPR rt, Cond cond, GPR vtrue, GPR vfalse) {
    assert((cond.BO == 12 || cond.BO == 4) && "iselcc requires a plain true/false Cond");
    if (cond.BO & 8) {
      isel(rt, vtrue, vfalse, cond.BI);
    } else {
      isel(rt, vfalse, vtrue, cond.BI);
    }
  }

  // =========================================================================
  // Load/Store (D-form and DS-form)
  // =========================================================================

  // lbz RT, D(RA)  (load byte and zero, opcode 34)
  void lbz(GPR rt, int16_t d, GPR ra)  { EmitD(34, rt.idx, ra.idx, static_cast<uint16_t>(d)); }

  // lhz RT, D(RA)  (load halfword and zero, opcode 40)
  void lhz(GPR rt, int16_t d, GPR ra)  { EmitD(40, rt.idx, ra.idx, static_cast<uint16_t>(d)); }

  // lha RT, D(RA)  (load halfword algebraic, opcode 42)
  void lha(GPR rt, int16_t d, GPR ra)  { EmitD(42, rt.idx, ra.idx, static_cast<uint16_t>(d)); }

  // lwz RT, D(RA)  (load word and zero, opcode 32)
  void lwz(GPR rt, int16_t d, GPR ra)  { EmitD(32, rt.idx, ra.idx, static_cast<uint16_t>(d)); }

  // lwa RT, DS(RA)  (load word algebraic, DS-form, opcode 58, XO 2)
  void lwa(GPR rt, int16_t ds, GPR ra) {
    assert((ds & 3) == 0 && "LWA displacement must be 4-byte aligned");
    Emit32((58u << 26) | (rt.idx << 21) | (ra.idx << 16) | (static_cast<uint16_t>(ds) & 0xFFFC) | 2u);
  }

  // ld RT, DS(RA)  (load doubleword, DS-form, opcode 58, XO 0)
  void ld(GPR rt, int16_t ds, GPR ra) {
    assert((ds & 3) == 0 && "LD displacement must be 4-byte aligned");
    Emit32((58u << 26) | (rt.idx << 21) | (ra.idx << 16) | (static_cast<uint16_t>(ds) & 0xFFFC) | 0u);
  }

  // ldu RT, DS(RA)  (load doubleword with update, DS-form, XO 1)
  void ldu(GPR rt, int16_t ds, GPR ra) {
    assert((ds & 3) == 0);
    Emit32((58u << 26) | (rt.idx << 21) | (ra.idx << 16) | (static_cast<uint16_t>(ds) & 0xFFFC) | 1u);
  }

  // stb RS, D(RA)  (store byte, opcode 38)
  void stb(GPR rs, int16_t d, GPR ra)  { EmitD(38, rs.idx, ra.idx, static_cast<uint16_t>(d)); }

  // sth RS, D(RA)  (store halfword, opcode 44)
  void sth(GPR rs, int16_t d, GPR ra)  { EmitD(44, rs.idx, ra.idx, static_cast<uint16_t>(d)); }

  // stw RS, D(RA)  (store word, opcode 36)
  void stw(GPR rs, int16_t d, GPR ra)  { EmitD(36, rs.idx, ra.idx, static_cast<uint16_t>(d)); }

  // std RS, DS(RA)  (store doubleword, DS-form, opcode 62, XO 0)
  void std(GPR rs, int16_t ds, GPR ra) {
    assert((ds & 3) == 0 && "STD displacement must be 4-byte aligned");
    Emit32((62u << 26) | (rs.idx << 21) | (ra.idx << 16) | (static_cast<uint16_t>(ds) & 0xFFFC) | 0u);
  }

  // stdu RS, DS(RA)  (store doubleword with update, XO 1)
  void stdu(GPR rs, int16_t ds, GPR ra) {
    assert((ds & 3) == 0);
    Emit32((62u << 26) | (rs.idx << 21) | (ra.idx << 16) | (static_cast<uint16_t>(ds) & 0xFFFC) | 1u);
  }

  // =========================================================================
  // Indexed Load/Store (X-form)
  // =========================================================================

  void lbzx(GPR rt, GPR ra, GPR rb)  { EmitX(31, rt.idx, ra.idx, rb.idx, 87,  0); }
  void lhzx(GPR rt, GPR ra, GPR rb)  { EmitX(31, rt.idx, ra.idx, rb.idx, 279, 0); }
  void lhax(GPR rt, GPR ra, GPR rb)  { EmitX(31, rt.idx, ra.idx, rb.idx, 343, 0); }
  void lwzx(GPR rt, GPR ra, GPR rb)  { EmitX(31, rt.idx, ra.idx, rb.idx, 23,  0); }
  void lwax(GPR rt, GPR ra, GPR rb)  { EmitX(31, rt.idx, ra.idx, rb.idx, 341, 0); }
  void ldx(GPR rt, GPR ra, GPR rb)   { EmitX(31, rt.idx, ra.idx, rb.idx, 21,  0); }
  void stbx(GPR rs, GPR ra, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 215, 0); }
  void sthx(GPR rs, GPR ra, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 407, 0); }
  void stwx(GPR rs, GPR ra, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 151, 0); }
  void stdx(GPR rs, GPR ra, GPR rb)  { EmitX(31, rs.idx, ra.idx, rb.idx, 149, 0); }

  // Byte-reversed loads (lhbrx, lwbrx, ldbrx) — big-endian in memory
  void lhbrx(GPR rt, GPR ra, GPR rb) { EmitX(31, rt.idx, ra.idx, rb.idx, 790, 0); }
  void lwbrx(GPR rt, GPR ra, GPR rb) { EmitX(31, rt.idx, ra.idx, rb.idx, 534, 0); }
  void ldbrx(GPR rt, GPR ra, GPR rb) { EmitX(31, rt.idx, ra.idx, rb.idx, 532, 0); }
  void sthbrx(GPR rs, GPR ra, GPR rb){ EmitX(31, rs.idx, ra.idx, rb.idx, 918, 0); }
  void stwbrx(GPR rs, GPR ra, GPR rb){ EmitX(31, rs.idx, ra.idx, rb.idx, 662, 0); }
  void stdbrx(GPR rs, GPR ra, GPR rb){ EmitX(31, rs.idx, ra.idx, rb.idx, 660, 0); }

  // =========================================================================
  // Floating-point load/store (D-form and X-form)
  // =========================================================================
  void lfs(FPR frt, int16_t d, GPR ra) { EmitD(48, frt.idx, ra.idx, static_cast<uint16_t>(d)); }
  void lfd(FPR frt, int16_t d, GPR ra) { EmitD(50, frt.idx, ra.idx, static_cast<uint16_t>(d)); }
  void stfs(FPR frs, int16_t d, GPR ra){ EmitD(52, frs.idx, ra.idx, static_cast<uint16_t>(d)); }
  void stfd(FPR frs, int16_t d, GPR ra){ EmitD(54, frs.idx, ra.idx, static_cast<uint16_t>(d)); }
  void lfsx(FPR frt, GPR ra, GPR rb)   { EmitX(31, frt.idx, ra.idx, rb.idx, 535, 0); }
  void lfdx(FPR frt, GPR ra, GPR rb)   { EmitX(31, frt.idx, ra.idx, rb.idx, 599, 0); }
  void stfsx(FPR frs, GPR ra, GPR rb)  { EmitX(31, frs.idx, ra.idx, rb.idx, 663, 0); }
  void stfdx(FPR frs, GPR ra, GPR rb)  { EmitX(31, frs.idx, ra.idx, rb.idx, 727, 0); }

  // mffprd RT, FRS (move from FP register doubleword = mfvsrd)
  void mffprd(GPR rt, FPR frs) {
    // MFVSRD: op=31, XO=51, VRS=frs, RA=rt, RB=0
    Emit32((31u << 26) | (frs.idx << 21) | (rt.idx << 16) | (51u << 1));
  }

  // mtfprd FRT, RS (move to FP register doubleword = mtvsrd)
  void mtfprd(FPR frt, GPR rs) {
    // MTVSRD: op=31, XO=179
    Emit32((31u << 26) | (frt.idx << 21) | (rs.idx << 16) | (179u << 1));
  }

  // mtvsrd VRT, RS — MTVSRD with TX=1: targets AltiVec register (VR), not FPR
  // Encoding: op=31, VRT[4:0] in bits[25:21], RS in bits[20:16], XO=179, TX=1
  void mtvsrd(VR vrt, GPR rs) {
    Emit32((31u << 26) | (vrt.idx << 21) | (rs.idx << 16) | (179u << 1) | 1u);
  }

  // mfvsrd RT, VRS — MFVSRD with TX=1: sources AltiVec register (VR)
  void mfvsrd(GPR rt, VR vrs) {
    Emit32((31u << 26) | (vrs.idx << 21) | (rt.idx << 16) | (51u << 1) | 1u);
  }

  // ===== VSX XX3-form (Power ISA 2.07 §1.6.10) =====
  // Layout (LE word bits): bits 0:31
  //   bit 0     = TX
  //   bit 1     = BX
  //   bit 2     = AX
  //   bits 10:3 = XO (8 bits; some ops use a sub-field for DM/SHB/RM)
  //   bits 15:11= VRB low 5 bits
  //   bits 20:16= VRA low 5 bits
  //   bits 25:21= VRT low 5 bits
  //   bits 31:26= primary opcode = 60
  // VR registers map to VSX 32..63, so AX/BX/TX are always 1 when targeting VRs.
  // Full 6-bit VSX form: the AX/BX/TX extension bits are DERIVED from bit 5 of
  // each register number instead of being hardcoded, which is what makes
  // vs0-vs31 (the FPR-aliased half) reachable at all.
  void EmitXX3VSX(uint32_t t, uint32_t a, uint32_t b, uint32_t xo) {
    Emit32((60u << 26) | ((t & 31u) << 21) | ((a & 31u) << 16) | ((b & 31u) << 11) | ((xo & 0xFFu) << 3) |
           (((a >> 5) & 1u) << 2) /*AX*/ | (((b >> 5) & 1u) << 1) /*BX*/ | ((t >> 5) & 1u) /*TX*/);
  }

  // XX3-form with a BF (CR field) target instead of a T register (the VSX
  // scalar compares). No TX bit; AX/BX as usual.
  void EmitXX3BF(uint32_t bf, uint32_t a, uint32_t b, uint32_t xo) {
    Emit32((60u << 26) | ((bf & 7u) << 23) | ((a & 31u) << 16) | ((b & 31u) << 11) | ((xo & 0xFFu) << 3) |
           (((a >> 5) & 1u) << 2) /*AX*/ | (((b >> 5) & 1u) << 1) /*BX*/);
  }

  // VR n is vs(32+n), so every extension bit comes out 1 and this is
  // bit-identical to the previous hardcoded 0x7.
  void EmitXX3(uint32_t vrt, uint32_t vra, uint32_t vrb, uint32_t xo) {
    EmitXX3VSX(32u + vrt, 32u + vra, 32u + vrb, xo);
  }

  // xxpermdi VRT, VRA, VRB, DM (POWER7+).  XO=10; DM goes in the XO field's bits 5:6.
  void xxpermdi(VR vrt, VR vra, VR vrb, uint32_t dm) {
    assert(dm < 4);
    EmitXX3(vrt.idx, vra.idx, vrb.idx, 10u | ((dm & 3u) << 5));
  }
  // xxsldwi VRT, VRA, VRB, SHW (POWER7+).  XO=2; SHW (shift in words) at XO bits 5:6.
  void xxsldwi(VR vrt, VR vra, VR vrb, uint32_t shw) {
    assert(shw < 4);
    EmitXX3(vrt.idx, vra.idx, vrb.idx, 2u | ((shw & 3u) << 5));
  }
  // xxsel VRT, VRA, VRB, VRC — bitwise vec_sel, POWER7+ VSX (XX4-form).
  // Layout adds VRC at bits 10:6 (overlapping with XO field), with CX bit at bit 3.
  void xxsel(VR vrt, VR vra, VR vrb, VR vrc) {
    Emit32((60u << 26) | (vrt.idx << 21) | (vra.idx << 16) | (vrb.idx << 11) |
           (vrc.idx << 6) | (3u << 4) /*XO=3 in XX4-form*/ |
           (1u << 3) /*CX*/ | 0x7u /*AX|BX|TX*/);
  }

  // ===== VSX scalar & vector FP arithmetic (XX3-form, primary 60) =====
  // Scalar single-precision (POWER8+)
  void xsaddsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,   0); }
  void xssubsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,   8); }
  void xsmulsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  16); }
  void xsdivsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  24); }
  // Scalar double-precision
  void xsadddp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  32); }
  void xssubdp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  40); }
  void xsmuldp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  48); }
  void xsdivdp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  56); }
  void xsmaxdp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 160); }
  void xsmindp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 168); }
  // Vector single-precision (XO = scalar+64)
  void xvaddsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  64); }
  void xvsubsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  72); }
  void xvmulsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  80); }
  void xvdivsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  88); }
  // Vector double-precision (XO = scalar+96)
  void xvadddp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  96); }
  void xvsubdp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 104); }
  void xvmuldp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 112); }
  void xvdivdp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 120); }
  // FMA family — XO is the base op's XO + 1.  T = T*A + B (a-form) or T*B + A (m-form, +2).
  // a-form: T = ±(T*A) ± B (T is multiplicand and accumulator)
  void xvmaddasp (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  65); }
  void xvmsubasp (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  81); }
  void xvnmaddasp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 193); }
  void xvnmsubasp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 209); }
  void xvmaddadp (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  97); }
  void xvmsubadp (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 113); }
  void xvnmaddadp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 225); }
  void xvnmsubadp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 241); }

  // ---- VSX-form overloads reaching the full vs0-vs63 file --------------------
  // Only the ops the scalar-insert lowerings need. Anything taking a VSXR is
  // usable with a low-bank (FPR-aliased) register; anything taking a VR is not.
  // Deliberately NOT provided for VMX-form ops - they cannot encode vs0-vs31,
  // so the absence of an overload is the compile-time guard against misuse.
  void xvmaddasp (VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx,  65); }
  void xvmsubasp (VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx,  81); }
  void xvnmaddasp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 193); }
  void xvnmsubasp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 209); }
  void xvmaddadp (VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx,  97); }
  void xvmsubadp (VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 113); }
  void xvnmaddadp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 225); }
  void xvnmsubadp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 241); }

  // XX2-form over the full vs0-vs63 file: TX is bit 0, BX bit 1.
  void EmitXX2VSX(uint32_t t, uint32_t b, uint32_t xo) {
    Emit32((60u << 26) | ((t & 31u) << 21) | ((b & 31u) << 11) | ((xo & 0x1FFu) << 2) |
           (((b >> 5) & 1u) << 1) /*BX*/ | ((t >> 5) & 1u) /*TX*/);
  }
  void xvnegsp (VSXR t, VSXR b) { EmitXX2VSX(t.idx, b.idx, 441); }
  void xvnegdp (VSXR t, VSXR b) { EmitXX2VSX(t.idx, b.idx, 505); }

  void xxpermdi(VSXR t, VSXR a, VSXR b, uint32_t dm) {
    assert(dm < 4);
    EmitXX3VSX(t.idx, a.idx, b.idx, 10u | ((dm & 3u) << 5));
  }

  void xxlxor(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 154); }

  void xxspltw(VSXR t, VSXR b, uint32_t uim) {
    assert(uim < 4);
    Emit32((60u << 26) | ((t.idx & 31u) << 21) | ((uim & 3u) << 16) | ((b.idx & 31u) << 11) |
           ((164u & 0x1FFu) << 2) | (((b.idx >> 5) & 1u) << 1) /*BX*/ | ((t.idx >> 5) & 1u) /*TX*/);
  }

  // XX4-form: VRC sits at bits 10:6 with its extension bit CX at bit 3.
  void xxsel(VSXR t, VSXR a, VSXR b, VSXR c) {
    Emit32((60u << 26) | ((t.idx & 31u) << 21) | ((a.idx & 31u) << 16) | ((b.idx & 31u) << 11) | ((c.idx & 31u) << 6) |
           (3u << 4) /*XO=3*/ | (((c.idx >> 5) & 1u) << 3) /*CX*/ | (((a.idx >> 5) & 1u) << 2) /*AX*/ |
           (((b.idx >> 5) & 1u) << 1) /*BX*/ | ((t.idx >> 5) & 1u) /*TX*/);
  }

  // ---- Low-bank twins for the A64 FP cold blocks -----------------------------
  // The per-site cold stubs and the shared NaNFix bodies
  // (docs/powerarm/COLD-BLOCK-DESIGN.md §5, JIT/PPC64LE/A64FPOps.cpp) hold six
  // live vector values while only two VMX temporaries exist, so they run on the
  // RA-invisible low bank vs3-vs8. Same XO values as the VR forms above; only
  // the AX/BX/TX derivation differs, which EmitXX3VSX already handles.
  void xvaddsp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx,  64); }
  void xvsubsp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx,  72); }
  void xvmulsp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx,  80); }
  void xvdivsp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx,  88); }
  void xvadddp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx,  96); }
  void xvsubdp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 104); }
  void xvmuldp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 112); }
  void xvdivdp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 120); }
  // Rc=0 (no CR write): the bodies are branch-free and read the lane mask, not
  // a CR field. The record forms are VR-only on purpose — only the hot-path
  // site wants CR6, and its operands are always allocator registers.
  void xvcmpeqsp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 67); }
  void xvcmpeqdp(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 99); }
  void xxland (VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 130); }
  void xxlandc(VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 138); }
  void xxlnor (VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 162); }

  // m-form: T = ±(T*B) ± A (T is multiplicand, A is addend)
  void xvmaddmsp (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  73); }
  void xvmsubmsp (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  89); }
  void xvnmaddmsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 201); }
  void xvnmsubmsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 217); }
  void xvmaddmdp (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 105); }
  void xvmsubmdp (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 121); }
  void xvnmaddmdp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 233); }
  void xvnmsubmdp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 249); }
  // Bitwise VSX (XO = 144..168).  These overlap with vand/vxor but operate on 128-bit
  // VSX values directly without going through AltiVec.
  void xxlor  (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 146); }
  // Full-VSX xxlor: the register move that crosses the vs0-31 / vs32-63
  // boundary (VMX-form vmr cannot address the low bank at all).
  void xxlor  (VSXR t, VSXR a, VSXR b) { EmitXX3VSX(t.idx, a.idx, b.idx, 146); }
  void xxlxor (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 154); }
  void xxland (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 130); }
  void xxlandc(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 138); }
  void xxlnor (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 162); }
  // The three ISA 2.07 (POWER8) complementing forms, each folding a
  // two-instruction pattern into one: ~(a|b) already had xxlnor above, and
  //   xxlorc  T = a | ~b      xxlnand T = ~(a & b)      xxleqv T = ~(a ^ b)
  // cover the rest. Valid on ISA 3.0 too, so no feature gate. XO values
  // continue the 8-step run 130/138/146/154/162 and were checked against
  // `llvm-mc -triple=powerpc64le` (xxlorc 170, xxlnand 178, xxleqv 186).
  void xxlorc (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 170); }
  void xxlnand(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 178); }
  void xxleqv (VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 186); }
  // xxspltw XT,XB,UIM — splat BE word UIM of XB across XT (XX2-form with the
  // 2-bit UIM in the low bits of the RA field). Encoding verified against gas
  // on op4k: `xxspltw vs34,vs35,2` == f0 42 1a 93 (LE), matching op=60,
  // T=2/TX, UIM=2, B=3/BX, XO=164.
  void xxspltw(VR t, VR b, uint32_t uim) {
    assert(uim < 4);
    Emit32((60u << 26) | (t.idx << 21) | ((uim & 3u) << 16) | (b.idx << 11) |
           ((164u & 0x1FFu) << 2) | (1u << 1) /*BX*/ | 1u /*TX*/);
  }
  // Convert (XX2-form, single operand).  TX bit at LE bit 0; AX bit unused; BX at bit 1.
  void EmitXX2(uint32_t vrt, uint32_t vrb, uint32_t xo) {
    Emit32((60u << 26) | (vrt << 21) | (vrb << 11) | ((xo & 0x1FFu) << 2) |
           (1u << 1) /*BX*/ | 1u /*TX*/);
  }
  // xxbrq XT, XB — vector byte-reverse quadword. ISA 3.0 (POWER9) ONLY:
  // emitting this on POWER8 is a SIGILL, so every call site must be gated on
  // HostFeatures.SupportsISA30 with a 2.07 fallback arm (see
  // PPC64EmitterBase::LoadUnalignedV128 for the canonical pattern).
  //
  // Reverses all 16 bytes of a VSR in one instruction — the single-instruction
  // bridge between this backend's guest-XMM image (guest byte 0 at BE byte
  // element 15) and the BE-byte-numbered raw image the AES cipher instructions
  // want. Replaces a materialized {15..0} mask + vperm.
  //
  // XX2-form, but bits BE 11..15 are the byte-reverse WIDTH selector (UIM),
  // not part of the opcode: 31 = quadword. EmitXX2 zeroes that field, so this
  // sets it explicitly rather than reusing EmitXX2.
  //
  // Encoding verified against `llvm-mc -triple=powerpc64le --show-encoding`
  // (VR n is vs(32+n), so BX/TX are always 1 here):
  //   xxbrq 32, 33  ->  0xf01f0f6f   (xxbrq v0, v1)
  //   xxbrq 34, 35  ->  0xf05f1f6f   (xxbrq v2, v3)
  //   xxbrq 63, 63  ->  0xf3ffff6f   (xxbrq v31, v31)
  void xxbrq(VR t, VR b) {
    Emit32((60u << 26) | (t.idx << 21) | (31u << 16) | (b.idx << 11) |
           ((475u & 0x1FFu) << 2) | (1u << 1) /*BX*/ | 1u /*TX*/);
  }

  // xvcvhpsp XT, XB — vector convert half-precision to single-precision (ISA 3.0).
  // XX2-form with RA=24, XO=475. Promotes 4 halfwords (one from each 32-bit word of XB)
  // to 4 singles in XT.
  void xvcvhpsp(VR t, VR b) {
    Emit32((60u << 26) | (t.idx << 21) | (24u << 16) | (b.idx << 11) |
           ((475u & 0x1FFu) << 2) | (1u << 1) /*BX*/ | 1u /*TX*/);
  }
  void xvcvhpsp(VSXR t, VSXR b) {
    Emit32((60u << 26) | ((t.idx & 31u) << 21) | (24u << 16) | ((b.idx & 31u) << 11) |
           ((475u & 0x1FFu) << 2) | (((b.idx >> 5) & 1u) << 1) /*BX*/ | ((t.idx >> 5) & 1u) /*TX*/);
  }

  // xvcvsphp XT, XB — vector convert single-precision to half-precision (ISA 3.0).
  // XX2-form with RA=25, XO=475. Converts 4 singles in XB to 4 halfwords in XT
  // (one in each 32-bit word).
  void xvcvsphp(VR t, VR b) {
    Emit32((60u << 26) | (t.idx << 21) | (25u << 16) | (b.idx << 11) |
           ((475u & 0x1FFu) << 2) | (1u << 1) /*BX*/ | 1u /*TX*/);
  }
  void xvcvsphp(VSXR t, VSXR b) {
    Emit32((60u << 26) | ((t.idx & 31u) << 21) | (25u << 16) | ((b.idx & 31u) << 11) |
           ((475u & 0x1FFu) << 2) | (((b.idx >> 5) & 1u) << 1) /*BX*/ | ((t.idx >> 5) & 1u) /*TX*/);
  }

  // XO field values for XX2 are taken straight from gas-emitted bytes (the
  // ISA-listed numbers in some books include extra bits and don't match the
  // 9-bit XO field at BE 21..29 directly).
  // f32→int truncate / int→f32 (vector single)
  void xvcvspsxws(VR t, VR b) { EmitXX2(t.idx, b.idx, 152); }
  void xvcvspuxws(VR t, VR b) { EmitXX2(t.idx, b.idx, 136); }
  void xvcvsxwsp (VR t, VR b) { EmitXX2(t.idx, b.idx, 184); }
  void xvcvuxwsp (VR t, VR b) { EmitXX2(t.idx, b.idx, 168); }
  // Scalar conversions
  void xscvdpsxws(VR t, VR b) { EmitXX2(t.idx, b.idx,  88); } // f64→i32 trunc signed
  void xscvdpsxds(VR t, VR b) { EmitXX2(t.idx, b.idx, 344); } // f64→i64 trunc signed
  void xscvsxdsp (VR t, VR b) { EmitXX2(t.idx, b.idx, 312); } // i64→f32
  void xscvuxdsp (VR t, VR b) { EmitXX2(t.idx, b.idx, 296); } // u64→f32
  void xscvsxddp (VR t, VR b) { EmitXX2(t.idx, b.idx, 376); } // i64→f64
  void xscvuxddp (VR t, VR b) { EmitXX2(t.idx, b.idx, 360); } // u64→f64
  void xscvspdp  (VR t, VR b) { EmitXX2(t.idx, b.idx, 329); } // f32→f64 scalar

  // VSX scalar FP compare, unordered/ordered, targeting a CR field (XX3-form
  // with BF instead of a T register; opcode 60, XO 35/43, ISA 2.06). Compares
  // doubleword 0 of each operand. Encoding verified against llvm-mc:
  // xscmpudp 7,34,35 == 0xf382191e; xscmpodp XO=43.
  void xscmpudp(uint32_t bf, VR a, VR b) { EmitXX3BF(bf, a.idx + 32, b.idx + 32, 35); }
  void xscmpodp(uint32_t bf, VR a, VR b) { EmitXX3BF(bf, a.idx + 32, b.idx + 32, 43); }
  void xscvdpsp  (VR t, VR b) { EmitXX2(t.idx, b.idx, 265); } // f64→f32 scalar
  // Scalar / vector unary FP (sqrt / abs / neg)
  void xssqrtsp(VR t, VR b)  { EmitXX2(t.idx, b.idx,  11); }
  void xssqrtdp(VR t, VR b)  { EmitXX2(t.idx, b.idx,  75); }
  void xsabsdp (VR t, VR b)  { EmitXX2(t.idx, b.idx, 345); }
  void xsnegdp (VR t, VR b)  { EmitXX2(t.idx, b.idx, 377); }
  void xvabssp (VR t, VR b)  { EmitXX2(t.idx, b.idx, 409); }
  void xvabsdp (VR t, VR b)  { EmitXX2(t.idx, b.idx, 473); }
  void xvnegsp (VR t, VR b)  { EmitXX2(t.idx, b.idx, 441); }
  void xvnegdp (VR t, VR b)  { EmitXX2(t.idx, b.idx, 505); }
  void xvsqrtsp(VR t, VR b)  { EmitXX2(t.idx, b.idx, 139); }
  void xvsqrtdp(VR t, VR b)  { EmitXX2(t.idx, b.idx, 203); }
  // Vector FP round-to-integer (still floating-point output)
  void xvrspi (VR t, VR b)   { EmitXX2(t.idx, b.idx, 137); }  // round to nearest
  void xvrspip(VR t, VR b)   { EmitXX2(t.idx, b.idx, 169); }  // round toward +inf
  void xvrspim(VR t, VR b)   { EmitXX2(t.idx, b.idx, 185); }  // round toward -inf
  void xvrspiz(VR t, VR b)   { EmitXX2(t.idx, b.idx, 153); }  // round toward 0
  void xvrspic(VR t, VR b)   { EmitXX2(t.idx, b.idx, 171); }  // round using FPSCR.RN
  // Scalar DP round-to-integer using current FPSCR.RN rounding mode (banker's by default).
  void xsrdpic(VR t, VR b)   { EmitXX2(t.idx, b.idx, 107); }
  // Scalar round-to-integral, fixed modes (gas-verified on op4k:
  // xsrdpim/p/z vs34,vs35 = f04019e7/f04019a7/f0401967). NaN-quiet,
  // identity for |x| >= 2^52, unlike the fctid/fcfid round trip.
  void xsrdpim(VR t, VR b)   { EmitXX2(t.idx, b.idx, 121); }  // floor
  void xsrdpip(VR t, VR b)   { EmitXX2(t.idx, b.idx, 105); }  // ceil
  void xsrdpiz(VR t, VR b)   { EmitXX2(t.idx, b.idx,  89); }  // trunc
  // Scalar single<->double converts, non-signalling (bit-preserving for NaN,
  // ISA 2.07). Operate on dw0 / word 0. gas: xscvspdpn = f0401d2f (XO 331),
  // xscvdpspn = f0401c2f (XO 267).
  void xscvspdpn(VR t, VR b) { EmitXX2(t.idx, b.idx, 331); }
  void xscvdpspn(VR t, VR b) { EmitXX2(t.idx, b.idx, 267); }
  void xvrdpi (VR t, VR b)   { EmitXX2(t.idx, b.idx, 201); }
  void xvrdpip(VR t, VR b)   { EmitXX2(t.idx, b.idx, 233); }
  void xvrdpim(VR t, VR b)   { EmitXX2(t.idx, b.idx, 249); }
  void xvrdpiz(VR t, VR b)   { EmitXX2(t.idx, b.idx, 217); }
  void xvrdpic(VR t, VR b)   { EmitXX2(t.idx, b.idx, 235); }  // round using FPSCR.RN
  // Additional vector convert ops
  void xvcvdpsxws(VR t, VR b) { EmitXX2(t.idx, b.idx, 216); }
  void xvcvdpuxws(VR t, VR b) { EmitXX2(t.idx, b.idx, 200); }
  void xvcvdpsxds(VR t, VR b) { EmitXX2(t.idx, b.idx, 472); }
  void xvcvspdp  (VR t, VR b) { EmitXX2(t.idx, b.idx, 457); }
  void xvcvdpsp  (VR t, VR b) { EmitXX2(t.idx, b.idx, 393); }
  // Signed integer -> float. XO fields cross-checked against llvm-mc, using
  // xvcvspdp (457) as the control that the extraction method is right.
  void xvcvsxddp (VR t, VR b) { EmitXX2(t.idx, b.idx, 504); } // i64 -> f64
  void xvcvsxdsp (VR t, VR b) { EmitXX2(t.idx, b.idx, 440); } // i64 -> f32, single rounding
  void xvcvsxwdp (VR t, VR b) { EmitXX2(t.idx, b.idx, 248); } // i32 -> f64
  // Copy-sign (per element)
  void xvcpsgnsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 208); }
  void xvcpsgndp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 240); }
  // Vector FP min/max
  void xvmaxsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 192); }
  void xvminsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 200); }
  void xvmaxdp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 224); }
  void xvmindp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 232); }
  // Vector FP compare (Rc=0; results are all-ones for true lanes, all-zeros for false)
  void xvcmpeqsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  67); }
  void xvcmpeqdp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  99); }
  void xvcmpgtsp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  75); }
  void xvcmpgtdp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 107); }
  void xvcmpgesp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  83); }
  void xvcmpgedp(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx, 115); }

  // Record-form (Rc=1) twins of the FP vector compares.
  //
  // The XX3 compares are a 7-bit XO at bits 22:28 with Rc at bit 21, i.e. the
  // TOP bit of the 8-bit field EmitXX3 splices in at word bits 10:3 — so the
  // record form is just `XO | 0x80`. Checked against
  // `llvm-mc -triple=powerpc64le -show-encoding`:
  //   xvcmpeqdp  12,30,31 = 18 fb 9e f1     xvcmpeqdp. 12,30,31 = 18 ff 9e f1
  //   xvcmpeqsp  12,30,31 = 18 fa 9e f1     xvcmpeqsp. 12,30,31 = 18 fe 9e f1
  // (the pairs differ by 0x0400 in the word, which is bit 7 of the XO field).
  //
  // Besides writing VRT, Rc=1 sets CR field 6 exactly as the integer record
  // compares do (see vcmpequb_ below):
  //   CR6[0] (CR bit 24) = 1 iff EVERY lane compared equal
  //   CR6[2] (CR bit 26) = 1 iff NO lane compared equal
  // `xvcmpeq{dp,sp}. t, r, r` is therefore a two-instruction "is any lane a
  // NaN" test — a value is unordered with itself iff it is a NaN — consumed by
  // a `bc Cond{4, 24}` (branch when CR6[0] is CLEAR). That is the fast-path
  // check of the A64 FP cold-block mechanism (COLD-BLOCK-DESIGN.md §3);
  // VRT absorbs the unwanted lane mask.
  void xvcmpeqsp_(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  67 | 0x80); }
  void xvcmpeqdp_(VR t, VR a, VR b) { EmitXX3(t.idx, a.idx, b.idx,  99 | 0x80); }

  // =========================================================================
  // Floating-point arithmetic (opcode 63 = double; opcode 59 = single)
  // =========================================================================

  void fadd(FPR frt, FPR fra, FPR frb)  { EmitA63(frt.idx, fra.idx, frb.idx, 0, 21, 0); }
  void fadds(FPR frt, FPR fra, FPR frb) { EmitA59(frt.idx, fra.idx, frb.idx, 0, 21, 0); }
  void fsub(FPR frt, FPR fra, FPR frb)  { EmitA63(frt.idx, fra.idx, frb.idx, 0, 20, 0); }
  void fsubs(FPR frt, FPR fra, FPR frb) { EmitA59(frt.idx, fra.idx, frb.idx, 0, 20, 0); }
  void fmul(FPR frt, FPR fra, FPR frc)  { EmitA63(frt.idx, fra.idx, 0, frc.idx, 25, 0); }
  void fmuls(FPR frt, FPR fra, FPR frc) { EmitA59(frt.idx, fra.idx, 0, frc.idx, 25, 0); }
  void fdiv(FPR frt, FPR fra, FPR frb)  { EmitA63(frt.idx, fra.idx, frb.idx, 0, 18, 0); }
  void fdivs(FPR frt, FPR fra, FPR frb) { EmitA59(frt.idx, fra.idx, frb.idx, 0, 18, 0); }
  void fsqrt(FPR frt, FPR frb)          { EmitA63(frt.idx, 0, frb.idx, 0, 22, 0); }
  void fsqrts(FPR frt, FPR frb)         { EmitA59(frt.idx, 0, frb.idx, 0, 22, 0); }

  // fabs/fneg/fnabs/fmr (opcode 63, X-form)
  void fabs(FPR frt, FPR frb)   { EmitFX63(frt.idx, 0, frb.idx, 264, 0); }
  void fnabs(FPR frt, FPR frb)  { EmitFX63(frt.idx, 0, frb.idx, 136, 0); }
  void fneg(FPR frt, FPR frb)   { EmitFX63(frt.idx, 0, frb.idx, 40,  0); }
  void fmr(FPR frt, FPR frb)    { EmitFX63(frt.idx, 0, frb.idx, 72,  0); }
  void frsp(FPR frt, FPR frb)   { EmitFX63(frt.idx, 0, frb.idx, 12,  0); }
  // Scalar round-to-integer (preserves f64) — used to pre-round before fctid{w}z
  void frin (FPR frt, FPR frb)  { EmitFX63(frt.idx, 0, frb.idx, 392, 0); }
  void friz (FPR frt, FPR frb)  { EmitFX63(frt.idx, 0, frb.idx, 424, 0); }
  void frip (FPR frt, FPR frb)  { EmitFX63(frt.idx, 0, frb.idx, 456, 0); }
  void frim (FPR frt, FPR frb)  { EmitFX63(frt.idx, 0, frb.idx, 488, 0); }

  // fcmpu BF, FRA, FRB  (compare unordered)
  void fcmpu(CRField bf, FPR fra, FPR frb) {
    Emit32((63u << 26) | (bf.idx << 23) | (fra.idx << 16) | (frb.idx << 11) | (0u << 1));
  }
  void fcmpu(FPR fra, FPR frb) { fcmpu(cr(0), fra, frb); }

  // fcmpo BF, FRA, FRB  (compare ordered)
  void fcmpo(CRField bf, FPR fra, FPR frb) {
    Emit32((63u << 26) | (bf.idx << 23) | (fra.idx << 16) | (frb.idx << 11) | (32u << 1));
  }

  // Fused multiply-add (A-form)
  void fmadd(FPR frt, FPR fra, FPR frc, FPR frb)  { EmitA63(frt.idx, fra.idx, frb.idx, frc.idx, 29, 0); }
  void fmadds(FPR frt, FPR fra, FPR frc, FPR frb) { EmitA59(frt.idx, fra.idx, frb.idx, frc.idx, 29, 0); }
  void fmsub(FPR frt, FPR fra, FPR frc, FPR frb)  { EmitA63(frt.idx, fra.idx, frb.idx, frc.idx, 28, 0); }
  void fmsubs(FPR frt, FPR fra, FPR frc, FPR frb) { EmitA59(frt.idx, fra.idx, frb.idx, frc.idx, 28, 0); }
  void fnmadd(FPR frt, FPR fra, FPR frc, FPR frb) { EmitA63(frt.idx, fra.idx, frb.idx, frc.idx, 31, 0); }
  void fnmsub(FPR frt, FPR fra, FPR frc, FPR frb) { EmitA63(frt.idx, fra.idx, frb.idx, frc.idx, 30, 0); }
  void fnmadds(FPR frt, FPR fra, FPR frc, FPR frb){ EmitA59(frt.idx, fra.idx, frb.idx, frc.idx, 31, 0); }
  void fnmsubs(FPR frt, FPR fra, FPR frc, FPR frb){ EmitA59(frt.idx, fra.idx, frb.idx, frc.idx, 30, 0); }
  // fsel FRT, FRA, FRC, FRB:  FRT = (FRA >= 0) ? FRC : FRB.  Used for branchless
  // conditional-select on FP comparisons (NaN treated as < 0).
  void fsel  (FPR frt, FPR fra, FPR frc, FPR frb) { EmitA63(frt.idx, fra.idx, frb.idx, frc.idx, 23, 0); }
  // Reciprocal estimates — A-form unary (FRA=FRC=0)
  void fres    (FPR frt, FPR frb) { EmitA59(frt.idx, 0, frb.idx, 0, 24, 0); }  // 1/x estimate (single)
  void frsqrte (FPR frt, FPR frb) { EmitA63(frt.idx, 0, frb.idx, 0, 26, 0); }  // 1/sqrt(x) est (double)
  void frsqrtes(FPR frt, FPR frb) { EmitA59(frt.idx, 0, frb.idx, 0, 26, 0); }  // 1/sqrt(x) est (single)
  // Unsigned variants of fctid (existing emitter has fctiw/fctiwz/fctid/fctidz/fcfid/fcfidu/fctiwu/fctiwuz/fcfids/fcfidus)
  void fctidu  (FPR frt, FPR frb) { EmitFX63(frt.idx, 0, frb.idx, 942, 0); }
  void fctiduz (FPR frt, FPR frb) { EmitFX63(frt.idx, 0, frb.idx, 943, 0); }
  // CR-bit NOR — combine "OR result with 0" → invert
  void crnor   (uint32_t bt, uint32_t ba, uint32_t bb) {
    Emit32((19u << 26) | (bt << 21) | (ba << 16) | (bb << 11) | (33u << 1));
  }

  // Conversion instructions (opcode 63)
  void fctiw(FPR frt, FPR frb)   { EmitFX63(frt.idx, 0, frb.idx, 14,  0); }
  void fctiwz(FPR frt, FPR frb)  { EmitFX63(frt.idx, 0, frb.idx, 15,  0); }
  void fctid(FPR frt, FPR frb)   { EmitFX63(frt.idx, 0, frb.idx, 814, 0); }
  void fctidz(FPR frt, FPR frb)  { EmitFX63(frt.idx, 0, frb.idx, 815, 0); }
  void fcfid(FPR frt, FPR frb)   { EmitFX63(frt.idx, 0, frb.idx, 846, 0); }
  void fcfidu(FPR frt, FPR frb)  { EmitFX63(frt.idx, 0, frb.idx, 974, 0); }
  void fctiwu(FPR frt, FPR frb)  { EmitFX63(frt.idx, 0, frb.idx, 142, 0); }
  void fctiwuz(FPR frt, FPR frb) { EmitFX63(frt.idx, 0, frb.idx, 143, 0); }

  // fcfids: convert from int doubleword to single (opcode 59)
  void fcfids(FPR frt, FPR frb)  { EmitFX59(frt.idx, 0, frb.idx, 846, 0); }
  void fcfidus(FPR frt, FPR frb) { EmitFX59(frt.idx, 0, frb.idx, 974, 0); }

  // =========================================================================
  // AltiVec/VMX (opcode 4)
  // =========================================================================

  // Vector loads/stores (opcode 31)
  void lvx(VR vrt, GPR ra, GPR rb)    { EmitX(31, vrt.idx, ra.idx, rb.idx, 103,  0); }
  void lvxl(VR vrt, GPR ra, GPR rb)   { EmitX(31, vrt.idx, ra.idx, rb.idx, 359,  0); }
  void stvx(VR vrs, GPR ra, GPR rb)   { EmitX(31, vrs.idx, ra.idx, rb.idx, 231,  0); }
  void stvxl(VR vrs, GPR ra, GPR rb)  { EmitX(31, vrs.idx, ra.idx, rb.idx, 487,  0); }
  // lvsl VRT,RA,RB — "load vector for shift left".  Touches no memory: it
  // computes sh = EA[60:63] (EA = (RA|0) + (RB)) and materialises the byte
  // sequence {sh, sh+1, ..., sh+15} in *physical* (big-endian) byte order, so
  // VRT.phys[i] == sh + i.  Unlike lvx it is NOT byte-reversed in LE mode,
  // because it never performs a load — verified on POWER8 (op4k):
  //   lvsl sh=0 -> phys[0..15] = 00 01 02 ... 0f
  //   lvsl sh=4 -> phys[0..15] = 04 05 06 ... 13
  // That makes it a free way to build a byte-index ramp for vbpermq/vperm
  // control vectors without touching the constant pool.
  void lvsl(VR vrt, GPR ra, GPR rb)   { EmitX(31, vrt.idx, ra.idx, rb.idx,   6,  0); }
  void lvsr(VR vrt, GPR ra, GPR rb)   { EmitX(31, vrt.idx, ra.idx, rb.idx,  38,  0); }
  void lvewx(VR vrt, GPR ra, GPR rb)  { EmitX(31, vrt.idx, ra.idx, rb.idx,  71,  0); }
  void lvehx(VR vrt, GPR ra, GPR rb)  { EmitX(31, vrt.idx, ra.idx, rb.idx,  39,  0); }
  void lvebx(VR vrt, GPR ra, GPR rb)  { EmitX(31, vrt.idx, ra.idx, rb.idx,   7,  0); }
  void stvewx(VR vrs, GPR ra, GPR rb) { EmitX(31, vrs.idx, ra.idx, rb.idx, 199,  0); }
  void stvehx(VR vrs, GPR ra, GPR rb) { EmitX(31, vrs.idx, ra.idx, rb.idx, 167,  0); }
  void stvebx(VR vrs, GPR ra, GPR rb) { EmitX(31, vrs.idx, ra.idx, rb.idx, 135,  0); }

  // =========================================================================
  // VSX vector/scalar loads and stores (X-form, primary opcode 31).
  //
  // These take VR operands, and VRs map to VSR32-63 — so the TX/SX bit (BE
  // bit 31, the slot EmitX calls `rc`) is ALWAYS 1 here.  10-bit XO values
  // verified against Power ISA 3.0C Book I App. F opcode tables and the
  // instruction descriptions on the cited pages.
  //
  // NOTE on RA=0: for every one of these, RA=0 in the ENCODING means literal
  // zero, not GPR[r0].  Callers follow the backend convention of passing the
  // EA in `ra` and the invariant-zero r0 in `rb` (EA = GPR[ra] + GPR[rb]);
  // never pass an EA that lives in r0 as `ra`.
  // =========================================================================

  // lxvx XT,RA,RB — **ISA 3.0 (POWER9)** — p.496, XO=268. 16-byte load, any
  // alignment (no lvx-style EA masking). LE: mem[EA+i] → BE byte elem 15-i.
  void lxvx(VR vrt, GPR ra, GPR rb)    { EmitX(31, vrt.idx, ra.idx, rb.idx, 268, 1); }
  // stxvx XS,RA,RB — **ISA 3.0 (POWER9)** — p.514, XO=396. Store form.
  void stxvx(VR vrs, GPR ra, GPR rb)   { EmitX(31, vrs.idx, ra.idx, rb.idx, 396, 1); }

  // lxvd2x XT,RA,RB — ISA 2.06 (POWER7+) — p.492, XO=844. Two doubleword
  // elements, any alignment. LE: dword[0] = the 8-byte LE integer at EA,
  // dword[1] = the 8-byte LE integer at EA+8 — i.e. the DOUBLEWORD-SWAPPED
  // image of what lxvx produces; follow with xxpermdi(v,v,v,2) to fix up.
  void lxvd2x(VR vrt, GPR ra, GPR rb)  { EmitX(31, vrt.idx, ra.idx, rb.idx, 844, 1); }
  // lxvdsx XT, RA, RB (ISA 2.06): load one doubleword from (RA|0)+RB and splat
  // it into both doublewords of XT. XO 332, TX=1 for the VMX half of the VSR
  // file -- checked against GAS: `lxvdsx 32,0,3` assembles to 0x7c001a99 and
  // `lxvdsx 45,4,5` to 0x7da42a99, both of which this reproduces.
  void lxvdsx(VR vrt, GPR ra, GPR rb)  { EmitX(31, vrt.idx, ra.idx, rb.idx, 332, 1); }
  // stxvd2x XS,RA,RB — ISA 2.06 (POWER7+) — p.508, XO=972. Store form: writes
  // dword[0] as an 8-byte LE integer at EA and dword[1] at EA+8 (so the value
  // must be doubleword-swapped BEFORE the store to match stxvx/stvx layout).
  void stxvd2x(VR vrs, GPR ra, GPR rb) { EmitX(31, vrs.idx, ra.idx, rb.idx, 972, 1); }
  // VSXR overloads of the indexed loads/stores: the TX/SX bit (the slot EmitX
  // calls `rc`) is DERIVED from bit 5 of the register number instead of
  // hardcoded, which is what makes the FPR-aliased low half (vs0-vs31)
  // reachable — same scheme as EmitXX3VSX. The full-vector lxvd2x/lxvx loads
  // define BOTH doublewords on all ISA levels, so they are safe to overload;
  // the SCALAR loads below stay VR-only (their dword[1]-undefined caveats on
  // pre-3.0 hardware make a blind low-bank overload a trap).
  void stxvd2x(VSXR vss, GPR ra, GPR rb) { EmitX(31, vss.idx & 31u, ra.idx, rb.idx, 972, (vss.idx >> 5) & 1u); }
  void lxvd2x (VSXR vst, GPR ra, GPR rb) { EmitX(31, vst.idx & 31u, ra.idx, rb.idx, 844, (vst.idx >> 5) & 1u); }
  void lxvx   (VSXR vst, GPR ra, GPR rb) { EmitX(31, vst.idx & 31u, ra.idx, rb.idx, 268, (vst.idx >> 5) & 1u); }
  void stxvx  (VSXR vss, GPR ra, GPR rb) { EmitX(31, vss.idx & 31u, ra.idx, rb.idx, 396, (vss.idx >> 5) & 1u); }

  // Scalar loads into dword[0].  CAUTION: ISA 3.0 defines dword[1] ← 0 for
  // all four, but on ISA 2.06/2.07 hardware (POWER7/POWER8) lxsdx/lxsiwzx
  // leave dword[1] UNDEFINED — never rely on the zeroing in an ungated path.
  // lxsdx XT,RA,RB — ISA 2.06 — p.484, XO=588. dword[0] = 8-byte LE int at EA.
  void lxsdx(VR vrt, GPR ra, GPR rb)   { EmitX(31, vrt.idx, ra.idx, rb.idx, 588, 1); }
  // lxsiwzx XT,RA,RB — ISA 2.07 (POWER8+) — p.488, XO=12. dword[0] =
  // zero-extended 4-byte LE int at EA.
  void lxsiwzx(VR vrt, GPR ra, GPR rb) { EmitX(31, vrt.idx, ra.idx, rb.idx,  12, 1); }
  // Scalar stores out of dword[0] — the duals of lxsdx/lxsiwzx above.  Each
  // store's XO is its load's XO + 128, the same relationship lxvd2x(844) /
  // stxvd2x(972) has; that pairing is the cross-check that these numbers are
  // right.  Both are indexed X-form with the TX/SX bit in the Rc slot, so a
  // VMX register index r encodes VSR 32+r exactly as on the load side.
  // stxsdx XS,RA,RB — ISA 2.06 — p.504, XO=716. Stores dword[0] as an 8-byte
  // LE integer at EA.  dword[1] is not read.
  void stxsdx(VR vrs, GPR ra, GPR rb)   { EmitX(31, vrs.idx, ra.idx, rb.idx, 716, 1); }
  void stxsdx(VSXR vss, GPR ra, GPR rb) { EmitX(31, vss.idx & 31u, ra.idx, rb.idx, 716, (vss.idx >> 5) & 1u); }
  // stxsiwx XS,RA,RB — ISA 2.07 (POWER8+) — p.506, XO=140. Stores word
  // element 1 of VSR[XS] (bits 32:63, i.e. the LOW word of dword[0]) as a
  // 4-byte LE integer at EA.  This is the half lxsiwzx fills, so a value
  // round-trips through lxsiwzx/stxsiwx unchanged.
  void stxsiwx(VR vrs, GPR ra, GPR rb)  { EmitX(31, vrs.idx, ra.idx, rb.idx, 140, 1); }
  void stxsiwx(VSXR vss, GPR ra, GPR rb) { EmitX(31, vss.idx & 31u, ra.idx, rb.idx, 140, (vss.idx >> 5) & 1u); }

  // lxsibzx XT,RA,RB — **ISA 3.0 (POWER9)** — p.486, XO=781. dword[0] =
  // zero-extended byte at EA; dword[1] = 0 (architectural, v3.0 instruction).
  void lxsibzx(VR vrt, GPR ra, GPR rb) { EmitX(31, vrt.idx, ra.idx, rb.idx, 781, 1); }
  // lxsihzx XT,RA,RB — **ISA 3.0 (POWER9)** — p.486, XO=813. dword[0] =
  // zero-extended 2-byte LE int at EA; dword[1] = 0.
  void lxsihzx(VR vrt, GPR ra, GPR rb) { EmitX(31, vrt.idx, ra.idx, rb.idx, 813, 1); }

  // Vector arithmetic (VX-form: op=4, VRT, VRA, VRB, XO)
  void vaddubm(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 0);   }
  void vadduhm(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 64);  }
  void vadduwm(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 128); }
  void vaddudm(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 192); } // POWER8+
  void vsububm(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 1024);}
  void vsubuhm(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 1088);}
  void vsubuwm(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 1152);}
  void vsubudm(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 1216);} // POWER8+

  void vmuloub(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 8);   }
  void vmulouh(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 72);  }
  void vmulouw(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 136); } // POWER8+
  void vmuluwm(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 137); } // POWER8+
  void vmulesb(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 776); }
  void vmulesh(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 840); }
  void vmulesw(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 904); } // POWER8+
  void vmulosb(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 264); }
  void vmulosh(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 328); }
  void vmulosw(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 392); } // POWER8+
  void vmuleub(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 520); }
  void vmuleuh(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 584); }
  void vmuleuw(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 648); } // POWER8+

  void vand(VR vrt, VR vra, VR vrb)    { EmitVX(vrt.idx, vra.idx, vrb.idx, 1028);}
  void vandc(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 1092);}
  void vor(VR vrt, VR vra, VR vrb)     { EmitVX(vrt.idx, vra.idx, vrb.idx, 1156);}
  void vnor(VR vrt, VR vra, VR vrb)    { EmitVX(vrt.idx, vra.idx, vrb.idx, 1284);}
  void vxor(VR vrt, VR vra, VR vrb)    { EmitVX(vrt.idx, vra.idx, vrb.idx, 1220);}
  void vorc(VR vrt, VR vra, VR vrb)    { EmitVX(vrt.idx, vra.idx, vrb.idx, 1348);} // POWER8+
  void vnand(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 1412);} // POWER8+
  void veqv(VR vrt, VR vra, VR vrb)    { EmitVX(vrt.idx, vra.idx, vrb.idx, 1668);} // POWER8+

  void vmr(VR vrt, VR vra)   { vor(vrt, vra, vra); }
  void vnot(VR vrt, VR vra)  { vnor(vrt, vra, vra); }

  // Shifts (VX-form)
  // Vector rotate left (element-wise; count = low log2(width) bits of each
  // rb element). vrlb/vrlh/vrlw are original AltiVec; vrld is ISA 2.07 (P8).
  void vrlb(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 4); }
  void vrlh(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 68); }
  void vrlw(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 132); }
  void vrld(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 196); }
  void vslb(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 260); }
  void vslh(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 324); }
  void vslw(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 388); }
  // POWER8 (ISA 2.07) introduced vsld/vsrd at non-progressive XO. The +64
  // slots (452 and 708) are taken by `vsl`/`vsr` (whole-128-bit shifts), so
  // the doubleword variants encode at 1476/1732. Verified via GAS on POWER8.
  void vsld(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 1476); }
  void vsrb(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 516); }
  void vsrh(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 580); }
  void vsrw(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 644); }
  void vsrd(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 1732); }
  void vsrab(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 772); }
  void vsrah(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 836); }
  void vsraw(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 900); }
  void vsrad(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 964); }

  // Shift immediate (VX-form with UIMM in VRA field)
  void vsldoi(VR vrt, VR vra, VR vrb, uint32_t shb) { // VA-form
    assert(shb < 16);
    EmitVA(vrt.idx, vra.idx, vrb.idx, shb, 44);
  }

  // Saturating ops
  void vaddubs(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 512);  }
  void vadduhs(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 576);  }
  void vadduws(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 640);  }
  void vaddsbs(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 768);  }
  void vaddshs(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 832);  }
  void vaddsws(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 896);  }
  void vsububs(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 1536); }
  void vsubsbs(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 1792); }
  void vsubshs(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 1856); }
  void vsubsws(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 1920); }
  void vsubuhs(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 1600); }
  void vsubuws(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 1664); }

  // Average (unsigned): vavgub XO=1026, vavguh XO=1090, vavguw XO=1154
  void vavgub(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 1026); }
  void vavguh(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 1090); }
  void vavguw(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 1154); }

  // Sum across — fold halfwords/bytes/words into 32-bit accumulator(s) of VRT
  void vsumsws (VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1928); }
  void vsum2sws(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1672); }
  void vsum4sbs(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1800); }
  void vsum4shs(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1608); }
  void vsum4ubs(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1544); }

  // Merge high/low
  void vmrghb(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 12);   }
  void vmrghh(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 76);   }
  void vmrghw(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 140);  }
  void vmrglb(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 268);  }
  void vmrglh(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 332);  }
  void vmrglw(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 396);  }
  // POWER8: merge even / odd words (selects words [0,2] or [1,3] from each src)
  void vmrgew(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1932); }
  void vmrgow(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1676); }

  // Splat — VX-form with the immediate (UIM/SIM) placed in the VRA slot
  void vspltb(VR vrt, VR vrb, uint32_t uimm)  { EmitVX(vrt.idx, uimm & 0xF, vrb.idx, 524); }
  void vsplth(VR vrt, VR vrb, uint32_t uimm)  { EmitVX(vrt.idx, uimm & 0x7, vrb.idx, 588); }
  void vspltw(VR vrt, VR vrb, uint32_t uimm)  { EmitVX(vrt.idx, uimm & 0x3, vrb.idx, 652); }
  void vspltisb(VR vrt, int32_t simm)         { EmitVX(vrt.idx, simm & 0x1F, 0, 780); }
  void vspltish(VR vrt, int32_t simm)         { EmitVX(vrt.idx, simm & 0x1F, 0, 844); }
  void vspltisw(VR vrt, int32_t simm)         { EmitVX(vrt.idx, simm & 0x1F, 0, 908); }

  // Permute (VA-form: XO=43)
  void vperm(VR vrt, VR vra, VR vrb, VR vrc) { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 43); }

  // Select (VA-form: XO=42)
  void vsel(VR vrt, VR vra, VR vrb, VR vrc)  { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 42); }

  // Compare (VX-form)
  void vcmpequb(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 6);    }
  void vcmpequh(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 70);   }
  void vcmpequw(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 134);  }
  void vcmpequd(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 199);  } // POWER8+
  void vcmpgtsb(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 774);  }
  void vcmpgtsh(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 838);  }
  void vcmpgtsw(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 902);  }
  void vcmpgtsd(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 967);  } // POWER8+
  void vcmpgtub(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 518);  }
  void vcmpgtuh(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 582);  }
  void vcmpgtuw(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 646);  }
  void vcmpgtud(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 711);  } // POWER8+

  // Record-form (Rc=1) integer compares. VC-form's XO field is 10 bits with the
  // Rc bit immediately above it, so the 11-bit value EmitVX() splices in at
  // 0:10 is simply `XO | 0x400`. EmitVX() itself has no Rc parameter -- every
  // other caller wants Rc=0 -- hence these explicit twins rather than a flag.
  //
  // Besides writing VRT, Rc=1 sets CR field 6 (CR bits 24..27):
  //   CR6[0] (CR bit 24) = 1 iff EVERY lane compared equal
  //   CR6[1] (CR bit 25) = 0
  //   CR6[2] (CR bit 26) = 1 iff NO lane compared equal
  //   CR6[3] (CR bit 27) = 0
  // A `bc` can therefore consume the comparison directly, with no VSU->FXU
  // transfer of a lane mask. See the vector-scan fusion in
  // docs/VCMPEQ_FUSION_DESIGN.md.
  void vcmpequb_(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 6   | 0x400); }
  void vcmpequh_(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 70  | 0x400); }
  void vcmpequw_(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 134 | 0x400); }
  void vcmpequd_(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 199 | 0x400); } // POWER8+

  // FP vector compare
  void vcmpeqfp(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 198);  }
  void vcmpgefp(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 454);  }
  void vcmpgtfp(VR vrt, VR vra, VR vrb)  { EmitVX(vrt.idx, vra.idx, vrb.idx, 710);  }
  void vcmpbfp(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 966);  }

  // Vector FP arithmetic
  void vaddfp(VR vrt, VR vra, VR vrb)    { EmitVX(vrt.idx, vra.idx, vrb.idx, 10);   }
  void vsubfp(VR vrt, VR vra, VR vrb)    { EmitVX(vrt.idx, vra.idx, vrb.idx, 74);   }
  void vmaddfp(VR vrt, VR vra, VR vrb, VR vrc) { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 46); }
  void vnmsubfp(VR vrt, VR vra, VR vrb, VR vrc){ EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 47); }
  void vmaxfp(VR vrt, VR vra, VR vrb)    { EmitVX(vrt.idx, vra.idx, vrb.idx, 1034); }
  void vminfp(VR vrt, VR vra, VR vrb)    { EmitVX(vrt.idx, vra.idx, vrb.idx, 1098); }
  void vrfin(VR vrt, VR vrb)     { EmitVX(vrt.idx, 0, vrb.idx, 522); }
  void vrfip(VR vrt, VR vrb)     { EmitVX(vrt.idx, 0, vrb.idx, 650); }
  void vrfim(VR vrt, VR vrb)     { EmitVX(vrt.idx, 0, vrb.idx, 714); }
  void vrfiz(VR vrt, VR vrb)     { EmitVX(vrt.idx, 0, vrb.idx, 586); }
  void vrefp(VR vrt, VR vrb)     { EmitVX(vrt.idx, 0, vrb.idx, 266); }
  void vrsqrtefp(VR vrt, VR vrb) { EmitVX(vrt.idx, 0, vrb.idx, 330); }
  void vlogefp(VR vrt, VR vrb)   { EmitVX(vrt.idx, 0, vrb.idx, 458); }
  void vexptefp(VR vrt, VR vrb)  { EmitVX(vrt.idx, 0, vrb.idx, 394); }

  // Convert float/int — VX-form, UIM in VRA slot
  void vctsxs(VR vrt, VR vrb, uint32_t uimm) { EmitVX(vrt.idx, uimm & 0x1F, vrb.idx, 970); }
  void vctuxs(VR vrt, VR vrb, uint32_t uimm) { EmitVX(vrt.idx, uimm & 0x1F, vrb.idx, 906); }
  void vcfsx (VR vrt, VR vrb, uint32_t uimm) { EmitVX(vrt.idx, uimm & 0x1F, vrb.idx, 842); }
  void vcfux (VR vrt, VR vrb, uint32_t uimm) { EmitVX(vrt.idx, uimm & 0x1F, vrb.idx, 778); }

  // vmin/vmax
  void vmaxub(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx,  2);   }
  void vmaxuh(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 66);   }
  void vmaxuw(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 130);  }
  void vmaxud(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 194);  } // POWER8+
  void vmaxsb(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 258);  }
  void vmaxsh(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 322);  }
  void vmaxsw(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 386);  }
  void vmaxsd(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 450);  } // POWER8+
  void vminub(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 514);  }
  void vminuh(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 578);  }
  void vminuw(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 642);  }
  void vminud(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 706);  } // POWER8+
  void vminsb(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 770);  }
  void vminsh(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 834);  }
  void vminsw(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 898);  }
  void vminsd(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 962);  } // POWER8+

  // Abs (POWER9+ / ISA 3.0 — NOT available on POWER8)
  // XO values verified against llvm-mc -mcpu=pwr9: vabsdub 2,3,4 = 0x10432403.
  // The previous 19/83/147 were the VX XO values shifted right by 6 (i.e. the
  // ISA doc's opcode column misread); XO 19 is not a valid VX op at all, so
  // those encodings would have taken a SIGILL on first execution.
  void vabsdub(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1027); }
  void vabsduh(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1091); }
  void vabsduw(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1155); }

  // Pack/unpack
  void vpkuhum(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 14);  }
  void vpkuwum(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 78);  }
  void vpkudum(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1102); } // POWER8+
  void vpkuhus(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 142);  }
  void vpkuwus(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 206);  }
  void vpkudus(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1230); } // POWER8+
  void vpkshus(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 270);  }
  void vpkswus(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 334);  }
  void vpksdus(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1358); } // POWER8+
  void vpkshss(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 398);  }
  void vpkswss(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 462);  }
  void vpksdss(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1486); } // POWER8+
  void vpkpx(VR vrt, VR vra, VR vrb)   { EmitVX(vrt.idx, vra.idx, vrb.idx, 782);  }

  void vupkhsb(VR vrt, VR vrb) { EmitVX(vrt.idx, 0, vrb.idx, 526);  }
  void vupkhsh(VR vrt, VR vrb) { EmitVX(vrt.idx, 0, vrb.idx, 590);  }
  void vupkhsw(VR vrt, VR vrb) { EmitVX(vrt.idx, 0, vrb.idx, 1614); } // POWER8+
  void vupklsb(VR vrt, VR vrb) { EmitVX(vrt.idx, 0, vrb.idx, 654);  }
  void vupklsh(VR vrt, VR vrb) { EmitVX(vrt.idx, 0, vrb.idx, 718);  }
  void vupklsw(VR vrt, VR vrb) { EmitVX(vrt.idx, 0, vrb.idx, 1742); } // POWER8+

  // vpopcnt (POWER8+) — VX-form, XO at bits 21..31 (no Rc), so the XO value
  // is OR'd directly without a left-shift. The earlier `<<1` was wrong and
  // produced an unrelated opcode (verified via GAS: vpopcntb=0x10000703 →
  // XO=1795 directly, not 1795<<1).
  void vpopcntb(VR vrt, VR vrb) { Emit32((4u<<26)|(vrt.idx<<21)|(0<<16)|(vrb.idx<<11)|1795u); }
  void vpopcnth(VR vrt, VR vrb) { Emit32((4u<<26)|(vrt.idx<<21)|(0<<16)|(vrb.idx<<11)|1859u); }
  void vpopcntw(VR vrt, VR vrb) { Emit32((4u<<26)|(vrt.idx<<21)|(0<<16)|(vrb.idx<<11)|1923u); }
  void vpopcntd(VR vrt, VR vrb) { Emit32((4u<<26)|(vrt.idx<<21)|(0<<16)|(vrb.idx<<11)|1987u); }

  // vbpermq (POWER8+): bit permute quadword
  void vbpermq(VR vrt, VR vra, VR vrb) { EmitVX(vrt.idx, vra.idx, vrb.idx, 1356); }

  // POWER8 ISA 2.07 crypto (AES + carry-less polynomial multiply + perm-xor).
  // VX-form except vpermxor which is VA-form. vsbox takes only VRA (VRB=0).
  //
  // BYTE ORDER: these read the AES state in BIG-ENDIAN order (state byte 0 ==
  // BE byte element 0). This backend holds a guest XMM in the opposite image -
  // guest byte 0 lands at BE element 15, see LoadUnalignedV128 - so callers
  // must byte-reverse in and out. EmitAESLoadMask + explicit vperms (JITClass.h)
  // wrap that; they materialize the reverse mask per-use, deliberately NOT
  // from a pinned register - see the vs14-vs31 dw1-volatility hazard note in
  // PPC64Emitter.h.
  //
  // x86 mappings, forward direction, exact:
  //   vcipher(A,K)      == AESENC(A,K)       (FIPS-197 round, then ^K)
  //   vcipherlast(A,K)  == AESENCLAST(A,K)
  //   vncipherlast(A,K) == AESDECLAST(A,K)
  //
  // vncipher is NOT AESDEC. It implements the EQUIVALENT INVERSE CIPHER, which
  // applies InvMixColumns AFTER the VRB xor rather than before:
  //   vncipher(A,B) = InvMixColumns( InvSubBytes(InvShiftRows(A)) ^ B )
  //   AESDEC(A,K)   = InvMixColumns( InvSubBytes(InvShiftRows(A)) ) ^ K
  // Assuming they are the same op is what forced the old scalar software
  // InvMixColumns helper. They reconcile for free: InvMixColumns is linear over
  // GF(2), so InvMixColumns(0) == 0 and therefore
  //   AESDEC(A,K) == vncipher(A, 0) ^ K
  // i.e. pass a zero VRB and xor the round key yourself. Likewise
  //   AESIMC(S)   == vncipher(vcipherlast(S, 0), 0)
  // because vcipherlast(S,0) = ShiftRows(SubBytes(S)) and vncipher's leading
  // InvShiftRows/InvSubBytes then cancel it, leaving pure InvMixColumns.
  //
  // vsbox is plain SubBytes. Being bytewise it is the one AES primitive that
  // commutes with the byte reversal, so it needs no vperm bracketing.
  void vcipher    (VR vrt, VR vra, VR vrb)            { EmitVX(vrt.idx, vra.idx, vrb.idx, 1288); }
  void vcipherlast(VR vrt, VR vra, VR vrb)            { EmitVX(vrt.idx, vra.idx, vrb.idx, 1289); }
  void vncipher   (VR vrt, VR vra, VR vrb)            { EmitVX(vrt.idx, vra.idx, vrb.idx, 1352); }
  void vncipherlast(VR vrt, VR vra, VR vrb)           { EmitVX(vrt.idx, vra.idx, vrb.idx, 1353); }
  void vsbox      (VR vrt, VR vra)                    { EmitVX(vrt.idx, vra.idx, 0,        1480); }
  void vpmsumb    (VR vrt, VR vra, VR vrb)            { EmitVX(vrt.idx, vra.idx, vrb.idx, 1032); }
  // Vector count leading zeros (ISA 2.07): VX form, VRA field 0, XO 1794/1858/1922/1986.
  void vclzb(VR vrt, VR vrb) { Emit32((4u<<26)|(vrt.idx<<21)|(vrb.idx<<11)|1794u); }
  void vclzh(VR vrt, VR vrb) { Emit32((4u<<26)|(vrt.idx<<21)|(vrb.idx<<11)|1858u); }
  void vclzw(VR vrt, VR vrb) { Emit32((4u<<26)|(vrt.idx<<21)|(vrb.idx<<11)|1922u); }
  void vclzd(VR vrt, VR vrb) { Emit32((4u<<26)|(vrt.idx<<21)|(vrb.idx<<11)|1986u); }
  void vpmsumh    (VR vrt, VR vra, VR vrb)            { EmitVX(vrt.idx, vra.idx, vrb.idx, 1096); }
  void vpmsumw    (VR vrt, VR vra, VR vrb)            { EmitVX(vrt.idx, vra.idx, vrb.idx, 1160); }
  void vpmsumd    (VR vrt, VR vra, VR vrb)            { EmitVX(vrt.idx, vra.idx, vrb.idx, 1224); }
  void vpermxor   (VR vrt, VR vra, VR vrb, VR vrc)    { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 45); }

  // SHA-256 / SHA-512 sigma. VX-form, but the VRB field is not a register: it
  // carries ST (1 bit) and SIX (4 bits) as VRB = (ST << 4) | SIX.
  //   vshasigmaw ST=0 SIX=0    -> lane-wise sigma0 (x86 SHA256MSG1 helper)
  //   vshasigmaw ST=0 SIX=0xF  -> lane-wise sigma1 (x86 SHA256MSG2 helper)
  // These are lane-wise on 32-bit elements and need no byte reversal, since
  // the JIT's element convention already matches (IR lane i at phys[12-4i]).
  void vshasigmaw(VR vrt, VR vra, uint32_t st, uint32_t six) {
    EmitVX(vrt.idx, vra.idx, ((st & 1u) << 4) | (six & 0xFu), 1666);
  }
  void vshasigmad(VR vrt, VR vra, uint32_t st, uint32_t six) {
    EmitVX(vrt.idx, vra.idx, ((st & 1u) << 4) | (six & 0xFu), 1730);
  }

  // mfvscr / mtvscr
  // VX-form XO occupies all 11 low bits and there is no Rc, so the XO value is
  // OR'd in directly — the same trap the vpopcnt* comment above documents.
  // Verified against llvm-mc: mfvscr 2 = 0x10400604, mtvscr 3 = 0x10001e44.
  void mfvscr(VR vrt) { Emit32((4u<<26)|(vrt.idx<<21)|(0<<16)|(0<<11)|1540u); }
  void mtvscr(VR vrb) { Emit32((4u<<26)|(0<<21)|(0<<16)|(vrb.idx<<11)|1604u); }

  // Vector Multiply-High-Add Signed Halfword Saturate (VA-form: XO=32).
  //   VRT[i] = sat((VRA[i] * VRB[i] + (VRC[i] << 16)) >> 15).
  // With VRC = 0: SQDMULH.8H (16-bit signed saturating doubling multiply high).
  void vmhaddshs(VR vrt, VR vra, VR vrb, VR vrc)  { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 32); }

  // Vector Multiply-High-Round-Add Signed Halfword Saturate (VA-form: XO=33).
  //   VRT[i] = sat((VRA[i] * VRB[i] + 0x4000 + (VRC[i] << 16)) >> 15).
  // With VRC = 0: SQRDMULH.8H (16-bit signed saturating rounding doubling multiply high).
  void vmhraddshs(VR vrt, VR vra, VR vrb, VR vrc) { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 33); }

  // Multiply-low and add unsigned halfword modulo (VA-form: XO=34).
  //   VRT[i] = (VRA[i] * VRB[i] + VRC[i]) mod 2^16, per halfword.
  // With VRC = 0 this is exactly x86 PMULLW, and being elementwise it needs no
  // permute regardless of which physical halfword holds which guest lane.
  void vmladduhm(VR vrt, VR vra, VR vrb, VR vrc) { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 34); }

  // Vector VMSUMUBM etc (VA-form)
  void vmsumubm(VR vrt, VR vra, VR vrb, VR vrc) { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 36); }
  void vmsummbm(VR vrt, VR vra, VR vrb, VR vrc) { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 37); }
  void vmsumuhm(VR vrt, VR vra, VR vrb, VR vrc) { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 38); }
  void vmsumuhs(VR vrt, VR vra, VR vrb, VR vrc) { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 39); }
  void vmsumshm(VR vrt, VR vra, VR vrb, VR vrc) { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 40); }
  void vmsumshs(VR vrt, VR vra, VR vrb, VR vrc) { EmitVA(vrt.idx, vra.idx, vrb.idx, vrc.idx, 41); }

  // =========================================================================
  // Branches (B-form and I-form and XL-form)
  // =========================================================================

  // Unconditional branch (I-form): b target, relative offset.
  // Range guards use LOGMAN, not assert: NDEBUG builds must still refuse to
  // emit a truncated LI field, which would branch into an unrelated block
  // (same rationale as EmitM's field guards).
  void b(int32_t offset) {
    LOGMAN_THROW_A_FMT((offset & 3) == 0, "b: branch target must be 4-byte aligned");
    LOGMAN_THROW_A_FMT(offset >= -(1 << 25) && offset < (1 << 25), "b: LI offset {:#x} out of 24-bit signed range", offset);
    uint32_t li = (static_cast<uint32_t>(offset >> 2)) & 0x00FFFFFFu;
    Emit32((18u << 26) | (li << 2) | 0u);  // AA=0, LK=0
  }

  // Branch with link (bl)
  void bl(int32_t offset) {
    LOGMAN_THROW_A_FMT((offset & 3) == 0, "bl: branch target must be 4-byte aligned");
    LOGMAN_THROW_A_FMT(offset >= -(1 << 25) && offset < (1 << 25), "bl: LI offset {:#x} out of 24-bit signed range", offset);
    uint32_t li = (static_cast<uint32_t>(offset >> 2)) & 0x00FFFFFFu;
    Emit32((18u << 26) | (li << 2) | 1u);  // AA=0, LK=1
  }

  // Branch relative using label
  void b(Label* lbl) {
    if (lbl->bound) {
      int32_t offset = static_cast<int32_t>(lbl->offset) - static_cast<int32_t>(Offset);
      b(offset);
    } else {
      AddPendingBranch(lbl);
      Emit32((18u << 26) | 0u);  // placeholder
    }
  }

  void bl(Label* lbl) {
    if (lbl->bound) {
      int32_t offset = static_cast<int32_t>(lbl->offset) - static_cast<int32_t>(Offset);
      bl(offset);
    } else {
      AddPendingBranch(lbl);
      Emit32((18u << 26) | 1u);  // placeholder with LK=1
    }
  }

  // Conditional branch: bc BO, BI, offset
  // BD field is 14 bits signed, i.e. byte offset must fit in [-32768, +32764].
  // Silent masking here means out-of-range forward branches land in random
  // nearby blocks; assert so we catch JIT block growths past the limit.
  void bc(uint32_t bo, uint32_t bi, int32_t offset) {
    LOGMAN_THROW_A_FMT((offset & 3) == 0, "bc: branch target must be 4-byte aligned");
    LOGMAN_THROW_A_FMT(offset >= -32768 && offset <= 32764, "bc: BD offset {:#x} out of 14-bit signed range", offset);
    uint32_t bd = (static_cast<uint32_t>(offset >> 2)) & 0x3FFFu;
    Emit32((16u << 26) | (bo << 21) | (bi << 16) | (bd << 2) | 0u);
  }

  // bcl BO, BI, offset — conditional branch and link (B-form, LK=1).
  // Used specifically as `bcl 20, 31, $+4` to load NIA into LR without
  // pushing to the POWER link stack (BO=20 always-taken with BI=31 is the
  // exact encoding the CPU's link-stack predictor does *not* push, per
  // POWER ISA; GCC emits it for PIC prologues for the same reason).
  void bcl(uint32_t bo, uint32_t bi, int32_t offset) {
    LOGMAN_THROW_A_FMT((offset & 3) == 0, "bcl: branch target must be 4-byte aligned");
    LOGMAN_THROW_A_FMT(offset >= -32768 && offset <= 32764, "bcl: BD offset {:#x} out of 14-bit signed range", offset);
    uint32_t bd = (static_cast<uint32_t>(offset >> 2)) & 0x3FFFu;
    Emit32((16u << 26) | (bo << 21) | (bi << 16) | (bd << 2) | 1u);
  }

  // Conditional branch with label
  void bc(Cond cond, Label* lbl) {
    if (lbl->bound) {
      int32_t offset = static_cast<int32_t>(lbl->offset) - static_cast<int32_t>(Offset);
      bc(cond.BO, cond.BI, offset);
    } else {
      AddPendingBranch(lbl);
      Emit32((16u << 26) | (cond.BO << 21) | (cond.BI << 16) | 0u);  // placeholder
    }
  }

  // bdnz target — decrement CTR, branch if CTR != 0 afterwards.
  // B-form bc with BO=16 ("decrement CTR, branch if CTR != 0, CR bit ignored")
  // and BI=0 (unused, must still be encoded). Restricted to *bound* (backward)
  // labels on purpose: every user is a bottom-of-loop back-edge, and keeping it
  // out of the forward-fixup path means this needs no PendingBranches support.
  void bdnz(Label* lbl) {
    assert(lbl->bound && "bdnz requires an already-bound (backward) target");
    int32_t offset = static_cast<int32_t>(lbl->offset) - static_cast<int32_t>(Offset);
    bc(16u, 0u, offset);
  }

  // blr: branch to link register (return)
  void blr() { Emit32((19u << 26) | (20u << 21) | (0u << 16) | (16u << 1) | 0u); }

  // bctrl: branch and link to count register (indirect call)
  void bctrl() { Emit32((19u << 26) | (20u << 21) | (0u << 16) | (528u << 1) | 1u); }

  // bctr: branch to count register (indirect jump)
  void bctr() { Emit32((19u << 26) | (20u << 21) | (0u << 16) | (528u << 1) | 0u); }

  // blrl: branch to link register and link
  void blrl() { Emit32((19u << 26) | (20u << 21) | (0u << 16) | (16u << 1) | 1u); }

  // bclr: conditional branch to link register (XL-form, LK=0 — no link)
  void bclr(uint32_t bo, uint32_t bi) {
    Emit32((19u << 26) | (bo << 21) | (bi << 16) | (16u << 1) | 0u);
  }

  // mtctr RS (move to count register; uses SPR 9)
  void mtctr(GPR rs) { EmitSPR(rs.idx, 9, 467); }  // mtspr 9, rs

  // mfctr RT
  void mfctr(GPR rt) { EmitSPR(rt.idx, 9, 339); }  // mfspr 9, rt

  // mtlr RS (move to link register; uses SPR 8)
  void mtlr(GPR rs) { EmitSPR(rs.idx, 8, 467); }

  // mflr RT
  void mflr(GPR rt) { EmitSPR(rt.idx, 8, 339); }

  // lnia RT (addpcis RT, 0; DX form, ISA 3.0): RT = address of the next
  // instruction, without touching LR. Callers gate on SupportsISA30; the
  // POWER8 form is bcl 20,31,$+4 ; mflr.
  void lnia(GPR rt) { Emit32((19u << 26) | (rt.idx << 21) | (2u << 1)); }

  // =========================================================================
  // Special purpose registers
  // =========================================================================

  // mfspr RT, SPR  (XO 339, note: SPR field is split 5+5 with lower 5 first)
  void mfspr(GPR rt, uint32_t spr) {
    uint32_t spr_lo = spr & 0x1F;
    uint32_t spr_hi = (spr >> 5) & 0x1F;
    Emit32((31u << 26) | (rt.idx << 21) | (spr_lo << 16) | (spr_hi << 11) | (339u << 1));
  }

  // mtspr SPR, RS  (XO 467)
  void mtspr(uint32_t spr, GPR rs) {
    uint32_t spr_lo = spr & 0x1F;
    uint32_t spr_hi = (spr >> 5) & 0x1F;
    Emit32((31u << 26) | (rs.idx << 21) | (spr_lo << 16) | (spr_hi << 11) | (467u << 1));
  }

  // mftb RT (move from time base lower: SPR 268)
  void mftb(GPR rt) { mfspr(rt, 268); }

  // darn RT, L — Deliver A Random Number. ISA 3.0 (POWER9) ONLY: emitting
  // this on POWER8 is a SIGILL, so every call site must be gated on
  // HostFeatures.SupportsISA30 with a 2.07 fallback arm (see
  // PPC64EmitterBase::LoadUnalignedV128 for the canonical pattern).
  //
  //   L=0: 32-bit conditioned
  //   L=1: 64-bit conditioned      (x86 RDRAND)
  //   L=2: 64-bit unconditioned    (x86 RDSEED)
  //
  // On failure darn delivers all-ones (0xFFFF_FFFF_FFFF_FFFF for L=1/2,
  // 0xFFFF_FFFF for L=0). The ISA requires software to retry; a single
  // all-ones result is indistinguishable from a legitimate all-ones draw,
  // which is why x86's CF=0 "not ready" convention maps onto it cleanly.
  //
  // L occupies BE bits 14-15, i.e. LSB bits 16-17 -- NOT the full 5-bit
  // field the surrounding X-form instructions use there.
  //
  // Encoding verified against `llvm-mc -triple=powerpc64le --show-encoding`:
  //   darn 3, 0  -> 0x7c6005e6      darn 3, 1  -> 0x7c6105e6
  //   darn 3, 2  -> 0x7c6205e6      darn 5, 1  -> 0x7ca105e6
  //   darn 31, 2 -> 0x7fe205e6
  void darn(GPR rt, uint8_t l = 1) {
    Emit32((31u << 26) | (rt.idx << 21) | ((static_cast<uint32_t>(l) & 0x3u) << 16) | (755u << 1));
  }

  // =========================================================================
  // Memory barriers
  // =========================================================================

  // sync L (opcode 31, XO 598)
  void sync(uint32_t l = 0) {
    Emit32((31u << 26) | (l << 21) | (598u << 1));
  }
  void hwsync()  { sync(0); }
  void lwsync()  { sync(1); }

  // isync (opcode 19, XO 150)
  void isync() { Emit32((19u << 26) | (150u << 1)); }

  // eieio (opcode 31, XO 854)
  void eieio() { Emit32((31u << 26) | (854u << 1)); }

  // dcbst (data cache block store, opcode 31, XO 54)
  void dcbst(GPR ra, GPR rb) { EmitX(31, 0, ra.idx, rb.idx, 54, 0); }

  // dcbt (data cache block touch, opcode 31, XO 278)
  void dcbt(GPR ra, GPR rb, uint32_t th = 0) {
    Emit32((31u << 26) | (th << 21) | (ra.idx << 16) | (rb.idx << 11) | (278u << 1));
  }

  // dcbtst (data cache block touch FOR STORE, opcode 31, XO 246).
  //
  // A SEPARATE OPCODE, not a TH encoding of dcbt: dcbt brings the block in for
  // reading (shared), so a subsequent store still pays the read-for-ownership
  // upgrade, while dcbtst asks for it in a state where the program may store
  // to it. `dcbt RA,RB,16` is the extended mnemonic `dcbtt` (a non-transient
  // LOAD touch), which is why using 16 as a "for store" hint is silently a
  // load-side prefetch. Checked against `llvm-mc -triple=powerpc64le`.
  void dcbtst(GPR ra, GPR rb, uint32_t th = 0) {
    Emit32((31u << 26) | (th << 21) | (ra.idx << 16) | (rb.idx << 11) | (246u << 1));
  }

  // dcbz (data cache block zero, opcode 31, XO 1014)
  void dcbz(GPR ra, GPR rb) { EmitX(31, 0, ra.idx, rb.idx, 1014, 0); }

  // icbi (instruction cache block invalidate, opcode 31, XO 982)
  void icbi(GPR ra, GPR rb) { EmitX(31, 0, ra.idx, rb.idx, 982, 0); }

  // =========================================================================
  // Atomic (reservation) load/store
  // =========================================================================

  void lbarx(GPR rt, GPR ra, GPR rb, uint32_t eh = 0)  { EmitAtom(rt.idx, ra.idx, rb.idx, 52,  eh); }
  void lharx(GPR rt, GPR ra, GPR rb, uint32_t eh = 0)  { EmitAtom(rt.idx, ra.idx, rb.idx, 116, eh); }
  void lwarx(GPR rt, GPR ra, GPR rb, uint32_t eh = 0)  { EmitAtom(rt.idx, ra.idx, rb.idx, 20,  eh); }
  void ldarx(GPR rt, GPR ra, GPR rb, uint32_t eh = 0)  { EmitAtom(rt.idx, ra.idx, rb.idx, 84,  eh); }

  // stbcx. / sthcx. / stwcx. / stdcx.  (always Rc=1)
  void stbcx_(GPR rs, GPR ra, GPR rb) { EmitX(31, rs.idx, ra.idx, rb.idx, 694, 1); }
  void sthcx_(GPR rs, GPR ra, GPR rb) { EmitX(31, rs.idx, ra.idx, rb.idx, 726, 1); }
  void stwcx_(GPR rs, GPR ra, GPR rb) { EmitX(31, rs.idx, ra.idx, rb.idx, 150, 1); }
  void stdcx_(GPR rs, GPR ra, GPR rb) { EmitX(31, rs.idx, ra.idx, rb.idx, 214, 1); }

  // Quadword LL/SC (POWER8, ISA 2.07). RTp/RSp must be an even register; the
  // pair is RTp:RTp+1. In little-endian mode the high-addressed doubleword
  // (EA+8) goes to RTp and the low-addressed doubleword (EA+0) goes to RTp+1.
  void lqarx(GPR rtp, GPR ra, GPR rb, uint32_t eh = 0) { EmitAtom(rtp.idx, ra.idx, rb.idx, 276, eh); }
  void stqcx_(GPR rsp, GPR ra, GPR rb) { EmitX(31, rsp.idx, ra.idx, rb.idx, 182, 1); }

  // =========================================================================
  // Trap / interrupt
  // =========================================================================

  // tw TO, RA, RB (trap word, opcode 31, XO 4)
  void tw(uint32_t to, GPR ra, GPR rb) {
    Emit32((31u << 26) | (to << 21) | (ra.idx << 16) | (rb.idx << 11) | (4u << 1));
  }

  // twi TO, RA, SI (trap word immediate, opcode 3)
  void twi(uint32_t to, GPR ra, int16_t si) {
    Emit32((3u << 26) | (to << 21) | (ra.idx << 16) | static_cast<uint16_t>(si));
  }

  // td TO, RA, RB (trap doubleword, opcode 31, XO 68)
  void td(uint32_t to, GPR ra, GPR rb) {
    Emit32((31u << 26) | (to << 21) | (ra.idx << 16) | (rb.idx << 11) | (68u << 1));
  }

  // tdi TO, RA, SI (trap doubleword immediate, opcode 2)
  void tdi(uint32_t to, GPR ra, int16_t si) {
    Emit32((2u << 26) | (to << 21) | (ra.idx << 16) | static_cast<uint16_t>(si));
  }

  // =========================================================================
  // System call
  // =========================================================================

  void sc(uint32_t lev = 0) {
    Emit32((17u << 26) | (lev << 5) | 2u);
  }

  // =========================================================================
  // Round/float convert
  // =========================================================================

  void mffs(FPR frt) { EmitFX63(frt.idx, 0, 0, 583, 0); }
  void mtfsf(uint32_t fm, FPR frb) {
    Emit32((63u << 26) | (0u << 25) | (fm << 17) | (0u << 16) | (frb.idx << 11) | (711u << 1));
  }
  void mtfsfi(uint32_t bf, uint32_t u) {
    Emit32((63u << 26) | (bf << 23) | (0u << 22) | (u << 12) | (134u << 1));
  }

  // =========================================================================
  // Load immediate large (pseudo-instructions using multiple instructions)
  // =========================================================================

  // Load a 32-bit immediate into a register
  void LoadImm32(GPR rt, uint32_t imm) {
    int32_t simm = static_cast<int32_t>(imm);
    if (simm >= -32768 && simm < 32768) {
      li(rt, static_cast<int16_t>(simm));
    } else {
      lis(rt, static_cast<int16_t>(imm >> 16));
      if (imm & 0xFFFF) {
        ori(rt, rt, static_cast<uint16_t>(imm & 0xFFFF));
      }
    }
  }

  // Kill switch for the shifted-32 rule in LoadImm64 below (FEX_NOSHIFTIMM32).
  // Presence-DISABLED, mirroring FEX_NOXERARITH / FEX_NOSPLATFUSION. Hashed
  // into ComputeCodeCacheConfigId because it changes emitted block bytes.
  static bool DisableShiftedImm32() {
    static const bool Disabled = getenv("FEX_NOSHIFTIMM32") != nullptr;
    return Disabled;
  }

  // Load a 64-bit immediate into a register (up to 5 instructions)
  void LoadImm64(GPR rt, uint64_t imm) {
    if (imm == 0) {
      li(rt, 0);
      return;
    }
    // Check if it fits in a 32-bit signed value
    if (imm <= 0x7FFFFFFFull || imm >= 0xFFFFFFFF80000000ull) {
      LoadImm32(rt, static_cast<uint32_t>(static_cast<int32_t>(imm)));
      return;
    }
    // Zero-extended 32-bit value (0x80000000..0xFFFFFFFF). LoadImm32 sign-extends
    // via lis, so the upper 32 bits would become 0xFFFFFFFF; clear them with clrldi.
    if (imm <= 0xFFFFFFFFull) {
      LoadImm32(rt, static_cast<uint32_t>(imm));
      clrldi(rt, rt, 32);
      return;
    }
    // Two-instruction patterns for values wider than 32 bits, which would
    // otherwise pay the 4-5 instruction general sequence below.
    //
    // Shifted 16-bit immediate: imm == (int16 v) << tz. Common for
    // power-of-two and page/segment-granular constants (e.g. 0x1_0000_0000).
    {
      const unsigned tz = std::countr_zero(imm);
      const int64_t v = static_cast<int64_t>(imm) >> tz;
      if (v >= -32768 && v <= 32767 && (static_cast<uint64_t>(v) << tz) == imm) {
        li(rt, static_cast<int16_t>(v));
        sldi(rt, rt, tz);
        return;
      }
    }
    // Contiguous ones mask (e.g. 0xFFFF_FFFF_0000_0000): rotate a -1 into
    // place. rldic RA,RS,SH,MB with RS=-1 leaves ones exactly at BE bits
    // MB..63-SH, i.e. LE bits (63-MB) down to SH.
    if (std::popcount(imm) + std::countl_zero(imm) + std::countr_zero(imm) == 64) {
      const unsigned lo = std::countr_zero(imm);
      const unsigned hi = 63 - std::countl_zero(imm);
      li(rt, -1);
      rldic(rt, rt, lo, 63 - hi);
      return;
    }
    // Shifted 32-bit immediate: imm == (v << tz) with v <= 0x7FFF_FFFF. Three
    // instructions (lis + ori + sldi) instead of the general path's four.
    //
    // Reached only after the shifted-16 rule above declined, which means
    // v > 0x7FFF and LoadImm32 therefore takes its lis+ori arm -- so this is
    // always exactly 3, never 2 (the 2-insn forms were already claimed) and
    // never worse than the 4 below.
    //
    // The v <= 0x7FFF_FFFF bound is what makes it sound: LoadImm32 materialises
    // a SIGN-EXTENDED 32-bit value via lis, and `sldi rt,rt,tz`
    // (= rldicr rt,rt,tz,63-tz) keeps the rotated low bits without re-masking
    // the top, so a v with bit 31 set would leave ones above bit 31+tz. At
    // v <= 0x7FFF_FFFF bit 31 is clear, lis+ori produces exactly v with a zero
    // upper half, and the shift is exact.
    //
    // Who this pays: 64-bit guest RIPs in the Proton PE range (0x1_4000_0000+),
    // where a quarter of addresses are 4-byte aligned enough to qualify --
    // every constant block exit and every guest CALL's pushed return address
    // materialises one. Nothing else in the emitter depends on LoadImm64's
    // width (LoadImm64Fixed is the fixed-window form and is untouched).
    if (!DisableShiftedImm32()) {
      const unsigned tz = std::countr_zero(imm);
      const uint64_t v = imm >> tz;
      if (tz > 0 && v <= 0x7FFFFFFFull) {
        LoadImm32(rt, static_cast<uint32_t>(v));
        sldi(rt, rt, tz);
        return;
      }
    }
    // Full 64-bit load: lis + ori + sldi 32 + oris + ori
    uint32_t hi = static_cast<uint32_t>(imm >> 32);
    uint32_t lo = static_cast<uint32_t>(imm);
    if (hi) {
      // hi <= 0x7FFF collapses `lis rt,0` + `ori rt,rt,hi` into one `li`.
      // Safe because li sign-extends and the following `sldi rt,rt,32` is
      // `rldicr rt,rt,32,31`, which keeps only the LOW 32 bits of the
      // pre-shift value -- so any sign extension above bit 31 is discarded
      // anyway. The bound is 0x7FFF, not 0xFFFF: at 0x8000 and above li would
      // sign-extend into bits 16-31, which DO survive the shift.
      //
      // This is not a corner case, it is the common case for 64-bit guests.
      // Userspace addresses have top-16-bits <= 0x7FFF by construction:
      // Proton PE images sit around 0x37ff_...., Linux PIE around 0x5555_....,
      // and stacks at 0x7fff_..... So this takes the general sequence from 5
      // instructions to 4 on effectively every guest RIP -- and that sequence
      // is paid on every constant block exit and on the return address pushed
      // by every guest CALL.
      if (hi <= 0x7FFF) {
        li(rt, static_cast<int16_t>(hi));
      } else {
        lis(rt, static_cast<int16_t>(hi >> 16));
        if (hi & 0xFFFF) ori(rt, rt, static_cast<uint16_t>(hi & 0xFFFF));
      }
    } else {
      li(rt, 0);
    }
    sldi(rt, rt, 32);
    if (lo >> 16) oris(rt, rt, static_cast<uint16_t>(lo >> 16));
    if (lo & 0xFFFF) ori(rt, rt, static_cast<uint16_t>(lo & 0xFFFF));
  }

  // Always exactly 5 instructions regardless of `imm`. ONLY for relocation
  // sites: CodeCache::ApplyCodeRelocations re-emits the sequence in place with
  // a different value, so the window must be fixed-width or the patch overruns.
  // Deliberately NOT gated on a config flag: CodeCacheConfigId is hardcoded 0
  // (FEXOfflineCompiler/Main.cpp:119), so config is not in the cache key and a
  // caching-off build could load a caching-on cache.
  //
  // Verified round-trip via simulation across all 16-bit boundaries plus
  // realistic PIE addresses: `sldi rt,rt,32` == `rldicr rt,rt,32,31` discards
  // `lis`'s sign extension, and `ori`/`oris` are zero-extending.
  static constexpr size_t LoadConstantFixedBytes = 5 * 4;

  void LoadImm64Fixed(GPR rt, uint64_t imm) {
    [[maybe_unused]] const size_t Start = GetOffset();
    const uint32_t hi = static_cast<uint32_t>(imm >> 32);
    const uint32_t lo = static_cast<uint32_t>(imm);
    lis (rt, static_cast<int16_t>(hi >> 16));      // static_cast REQUIRED — narrowing
    ori (rt, rt, static_cast<uint16_t>(hi & 0xFFFF));
    sldi(rt, rt, 32);
    oris(rt, rt, static_cast<uint16_t>(lo >> 16));
    ori (rt, rt, static_cast<uint16_t>(lo & 0xFFFF));
    LOGMAN_THROW_A_FMT(GetOffset() - Start == LoadConstantFixedBytes, "LoadImm64Fixed width");
  }

  // =========================================================================
  // Miscellaneous
  // =========================================================================

  // mfmsr RT (move from machine state register)
  void mfmsr(GPR rt) { Emit32((31u << 26) | (rt.idx << 21) | (83u << 1)); }

  // rfid (return from interrupt doubleword; supervisor only, just for completeness)
  void rfid() { Emit32((19u << 26) | (18u << 1)); }

  // Patch a previously emitted branch at byte offset to jump to current position.
  // Range checks: opcode 18 (b) has 24-bit signed LI (byte offset ±32 MiB);
  // opcode 16 (bc) has 14-bit signed BD (byte offset ±32 KiB).  Silent
  // truncation in either field mis-patches the branch to a wrong target.
  void PatchBranchAt(size_t patch_offset, size_t target_offset) {
    uint32_t insn;
    memcpy(&insn, Buffer + patch_offset, 4);
    uint32_t opcode = insn >> 26;
    int32_t offset = static_cast<int32_t>(target_offset) - static_cast<int32_t>(patch_offset);
    LOGMAN_THROW_A_FMT((offset & 3) == 0, "PatchBranchAt: misaligned branch offset");

    if (opcode == 18) {  // unconditional branch
      LOGMAN_THROW_A_FMT(offset >= -(1 << 25) && offset < (1 << 25), "PatchBranchAt: b LI offset {:#x} out of 24-bit signed range", offset);
      uint32_t li = (static_cast<uint32_t>(offset >> 2)) & 0x00FFFFFFu;
      insn = (insn & 0xFC000003u) | (li << 2);
    } else if (opcode == 16) {  // conditional branch
      LOGMAN_THROW_A_FMT(offset >= -32768 && offset <= 32764, "PatchBranchAt: bc BD offset {:#x} out of 14-bit signed range", offset);
      uint32_t bd = (static_cast<uint32_t>(offset >> 2)) & 0x3FFFu;
      insn = (insn & 0xFFFF0003u) | (bd << 2);
    }
    memcpy(Buffer + patch_offset, &insn, 4);
  }

private:
  uint8_t* Buffer     = nullptr;
  size_t   BufferSize = 0;
  size_t   Offset     = 0;

  // Set by Emit32 when a word that implies an r0 clobber goes out; reset per
  // compile unit by CompileCode. See the tracking comment above Emit32.
  bool     R0MaybeDirty = false;

  // Pending branch list for forward-label fixup.
  //
  // This used to be a flat vector scanned linearly by PatchPending(), with a
  // vector::erase() per matching entry: O(pending) per Bind() and O(pending^2)
  // per compile unit, plus an O(n) memmove for every fixup resolved. Unity/Mono
  // app configs run MaxInst=50000 multiblock compile units, where "pending" is
  // large enough for that quadratic term to show up as compiler CPU time.
  //
  // Now it is append-only storage for an intrusive singly-linked list per
  // Label: Label::pending_head is the index of the label's first fixup and
  // `next` chains to the rest, so Bind() touches only its own label's fixups
  // and nothing is ever erased or shifted. Total work per compile unit is
  // O(number of forward branches).
  //
  // LIFECYCLE (unchanged): the vector is append-only *within* a compile unit
  // and dropped wholesale by ClearPendingBranches(), which CompileCode calls
  // once at the top of every compilation (JIT.cpp) right after JumpTargets is
  // cleared and re-resized. Indices are therefore only ever interpreted while
  // the vector that produced them is still live. Entries for labels that are
  // never bound are simply dropped by that reset, exactly as before.
  struct PendingBranchEntry {
    int64_t patch_offset;
    int32_t next;  // index of next fixup for the same label, -1 = end of chain
  };
  std::vector<PendingBranchEntry> PendingBranches;

  // Record a forward-branch fixup at the current Offset against an unbound
  // label, pushing it onto the front of that label's chain.
  void AddPendingBranch(Label* lbl) {
    PendingBranches.push_back({static_cast<int64_t>(Offset), lbl->pending_head});
    lbl->pending_head = static_cast<int32_t>(PendingBranches.size() - 1);
  }

  void PatchPending(Label* lbl) {
    int32_t idx = lbl->pending_head;
    while (idx >= 0) {
      // A head index that outruns the vector means the Label survived a
      // ClearPendingBranches() (stale label reused across compilations) or was
      // copied. Both are bugs; catch them here rather than patching a random
      // offset in the new buffer. Kept out of NDEBUG's reach on purpose.
      LOGMAN_THROW_A_FMT(static_cast<size_t>(idx) < PendingBranches.size(),
                         "PPC64 PatchPending: stale pending-branch index {} (size {}); Label reused across compiles?",
                         idx, PendingBranches.size());
      const auto& Entry = PendingBranches[static_cast<size_t>(idx)];
      PatchBranchAt(static_cast<size_t>(Entry.patch_offset),
                    static_cast<size_t>(lbl->offset));
      idx = Entry.next;
    }
    lbl->pending_head = -1;
  }

  // -------------------------------------------------------------------------
  // Instruction encoding helpers
  // -------------------------------------------------------------------------

  // XO-form: op(6) | RT(5) | RA(5) | RB(5) | OE(1) | XO(9) | Rc(1)
  void EmitXO(uint32_t op, uint32_t rt, uint32_t ra, uint32_t rb, uint32_t oe, uint32_t xo, uint32_t rc) {
    Emit32((op << 26) | (rt << 21) | (ra << 16) | (rb << 11) | (oe << 10) | (xo << 1) | rc);
  }

  // X-form: op(6) | RS/RT(5) | RA(5) | RB/SH(5) | XO(10) | Rc(1)
  void EmitX(uint32_t op, uint32_t rs, uint32_t ra, uint32_t rb, uint32_t xo, uint32_t rc) {
    Emit32((op << 26) | (rs << 21) | (ra << 16) | (rb << 11) | (xo << 1) | rc);
  }

  // D-form: op(6) | RT/RS(5) | RA(5) | D/SI/UI(16)
  void EmitD(uint32_t op, uint32_t rt, uint32_t ra, uint16_t d) {
    Emit32((op << 26) | (rt << 21) | (ra << 16) | d);
  }

  // M-form: op(6) | RS(5) | RA(5) | SH(5) | MB(5) | ME(5) | Rc(1)
  //
  // Diagnostic hard trap for oversized SH/MB/ME.  These fields are 5 bits each
  // in the M-form; passing anything with bit 5 (0x20) set silently corrupts
  // the neighbouring register field.  For SH the neighbour is RA -- the
  // destination register -- so `SH >= 32` emits an instruction that writes a
  // different register than the caller intended (`ra |= 1` in the x32 SRA map
  // aliases e.g. r8->r9 = ECX->EDX, matching a live gldriverquery symptom).
  // MB and ME overflow smears into the adjacent field or opcode bits, giving
  // arbitrary-but-emit-time-constant miscodings that look like miscompiles
  // rather than encoder bugs.
  //
  // Not `assert()`: Release builds have `-DNDEBUG` so every asserted range
  // guard in this header is inert in the crashing binary.  Use LOGMAN_MSG_A_FMT
  // which is preserved in all build modes and names the caller in the log.
  //
  // ALUOps.cpp:841-845 documents an earlier bite of this exact shape --
  // `SH=32` corrupting r8->r9 in AddNZCV/SubNZCV -- caught by hand rather
  // than an emit-time guard.  This puts the guard where it belongs.
  void EmitM(uint32_t op, uint32_t rs, uint32_t ra, uint32_t sh, uint32_t mb, uint32_t me, uint32_t rc) {
    LOGMAN_THROW_A_FMT(sh < 32, "PPC64 EmitM: SH out of range (0x{:x}); would bleed into RA and change destination register", sh);
    LOGMAN_THROW_A_FMT(mb < 32, "PPC64 EmitM: MB out of range (0x{:x}); would bleed into SH", mb);
    LOGMAN_THROW_A_FMT(me < 32, "PPC64 EmitM: ME out of range (0x{:x}); would smear across RA/RS/opcode", me);
    Emit32((op << 26) | (rs << 21) | (ra << 16) | (sh << 11) | (mb << 6) | (me << 1) | rc);
  }

  // MD-form (Power ISA 2.07 §1.6.1.6): op=30 | RS(5) | RA(5) | sh[1:5] | m[1:5] | m[0] | XO(3) | sh[0] | Rc
  // BE bit positions:    0:5 |  6:10 | 11:15 | 16:20 | 21:25 | 26 | 27:29 | 30 | 31
  // LE bit positions:   31:26| 25:21 | 20:16 | 15:11 | 10:6  |  5 |  4:2  |  1 |  0
  // Where m is MB (rldicl/rldic/rldimi) or ME (rldicr).  The 6-bit m field is split with
  // the high bit (m[0]) at BE-bit 26 and the low 5 bits (m[1:5]) at BE-bits 21:25.
  // Likewise the 6-bit sh has its high bit at BE-bit 30 and low 5 bits at BE-bits 16:20.
  void EmitMD(uint32_t rs, uint32_t ra, uint32_t sh, uint32_t mb_or_me, uint32_t xo, uint32_t rc) {
    uint32_t sh_low  = sh & 0x1F;
    uint32_t sh_high = (sh >> 5) & 1;
    uint32_t mb_low  = mb_or_me & 0x1F;
    uint32_t mb_high = (mb_or_me >> 5) & 1;
    Emit32((30u << 26) | (rs << 21) | (ra << 16) | (sh_low << 11) |
           (mb_low << 6) | (mb_high << 5) | (xo << 2) | (sh_high << 1) | rc);
  }

  // A-form (float): op(6) | FRT(5) | FRA(5) | FRB(5) | FRC(5) | XO(5) | Rc(1)
  void EmitA63(uint32_t frt, uint32_t fra, uint32_t frb, uint32_t frc, uint32_t xo, uint32_t rc) {
    Emit32((63u << 26) | (frt << 21) | (fra << 16) | (frb << 11) | (frc << 6) | (xo << 1) | rc);
  }
  void EmitA59(uint32_t frt, uint32_t fra, uint32_t frb, uint32_t frc, uint32_t xo, uint32_t rc) {
    Emit32((59u << 26) | (frt << 21) | (fra << 16) | (frb << 11) | (frc << 6) | (xo << 1) | rc);
  }

  // FX-form (float X): op(6) | FRT(5) | FRA(5) | FRB(5) | XO(10) | Rc(1)
  void EmitFX63(uint32_t frt, uint32_t fra, uint32_t frb, uint32_t xo, uint32_t rc) {
    Emit32((63u << 26) | (frt << 21) | (fra << 16) | (frb << 11) | (xo << 1) | rc);
  }
  void EmitFX59(uint32_t frt, uint32_t fra, uint32_t frb, uint32_t xo, uint32_t rc) {
    Emit32((59u << 26) | (frt << 21) | (fra << 16) | (frb << 11) | (xo << 1) | rc);
  }

  // VX-form (AltiVec, Power ISA 2.07 §6.6.1): op=4 | VRT | VRA | VRB | XO(11)
  // BE bits:  0:5 | 6:10 | 11:15 | 16:20 | 21:31    (no Rc; XO occupies all 11 low bits)
  // LE bits: 31:26| 25:21| 20:16 | 15:11 | 10:0
  void EmitVX(uint32_t vrt, uint32_t vra, uint32_t vrb, uint32_t xo) {
    Emit32((4u << 26) | (vrt << 21) | (vra << 16) | (vrb << 11) | xo);
  }

  // VA-form (Power ISA 2.07 §6.6.2): op=4 | VRT | VRA | VRB | VRC | XO(6)
  // BE bits:  0:5 | 6:10 | 11:15 | 16:20 | 21:25 | 26:31
  // LE bits: 31:26| 25:21| 20:16 | 15:11 | 10:6  |  5:0
  void EmitVA(uint32_t vrt, uint32_t vra, uint32_t vrb, uint32_t vrc, uint32_t xo) {
    Emit32((4u << 26) | (vrt << 21) | (vra << 16) | (vrb << 11) | (vrc << 6) | xo);
  }

  // Atomic (reservation) load: X-form with EH bit
  void EmitAtom(uint32_t rt, uint32_t ra, uint32_t rb, uint32_t xo, uint32_t eh) {
    Emit32((31u << 26) | (rt << 21) | (ra << 16) | (rb << 11) | (xo << 1) | eh);
  }

  // SPR move helpers (SPR field is split 5+5 with lower bits first)
  void EmitSPR(uint32_t rs_rt, uint32_t spr, uint32_t xo) {
    uint32_t spr_lo = spr & 0x1F;
    uint32_t spr_hi = (spr >> 5) & 0x1F;
    Emit32((31u << 26) | (rs_rt << 21) | (spr_lo << 16) | (spr_hi << 11) | (xo << 1));
  }
};

} // namespace PPC64Emitter
