// Seed: 1728080170
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  assign module_1.id_0 = 0;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_8;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd29
) (
    input wand id_0,
    input wire id_1,
    input wire id_2,
    input wire _id_3,
    input uwire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    output uwire id_8,
    input supply1 id_9
);
  logic [id_3 : 1] id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_11 = id_3;
  logic id_12;
  ;
  not primCall (id_8, id_6);
endmodule
