<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>Dangerous Prototypes</title>
	<atom:link href="http://dangerousprototypes.com/blog/feed/" rel="self" type="application/rss+xml" />
	<link>http://dangerousprototypes.com/blog</link>
	<description>Open source hardware projects</description>
	<lastBuildDate>Sun, 08 Oct 2023 13:21:49 +0000</lastBuildDate>
	<language>en-US</language>
	<sy:updatePeriod>
	hourly	</sy:updatePeriod>
	<sy:updateFrequency>
	1	</sy:updateFrequency>
	<generator>https://wordpress.org/?v=5.2.19</generator>

<image>
	<url>http://dangerousprototypes.com/blog/wp-content/media/2019/09/cropped-logo02-32x32.png</url>
	<title>Dangerous Prototypes</title>
	<link>http://dangerousprototypes.com/blog</link>
	<width>32</width>
	<height>32</height>
</image> 
	<item>
		<title>App note: Ferrite beads basic operations and key parameters</title>
		<link>http://dangerousprototypes.com/blog/2023/10/08/app-note-ferrite-beads-basic-operations-and-key-parameters/</link>
				<comments>http://dangerousprototypes.com/blog/2023/10/08/app-note-ferrite-beads-basic-operations-and-key-parameters/#respond</comments>
				<pubDate>Sun, 08 Oct 2023 17:00:20 +0000</pubDate>
		<dc:creator><![CDATA[DP]]></dc:creator>
				<category><![CDATA[app notes]]></category>
		<category><![CDATA[abracon]]></category>
		<category><![CDATA[app note]]></category>
		<category><![CDATA[EMI suppression]]></category>
		<category><![CDATA[Ferrite bead]]></category>

		<guid isPermaLink="false">http://dangerousprototypes.com/blog/?p=103408</guid>
				<description><![CDATA[Here&#8217;s app note from Abracon for EMI suppression using ferrite beads. Link here (PDF) A ferrite bead is a passive electrical component used to suppress high-frequency noise, EMI, and crosstalk in electronic circuits. They come in different shapes and sizes; some beads are available in the form of clamp-on cores, like the ones found at [&#8230;]]]></description>
								<content:encoded><![CDATA[
<div class="wp-block-image"><figure class="aligncenter"><img src="http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_abracon_ferritebead-600x137.png" alt="" class="wp-image-103409" srcset="http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_abracon_ferritebead-600x137.png 600w, http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_abracon_ferritebead-300x68.png 300w, http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_abracon_ferritebead.png 659w" sizes="(max-width: 600px) 100vw, 600px" /></figure></div>



<p>Here&#8217;s app note from Abracon for EMI suppression using ferrite beads. Link <a href="https://abracon.com/uploads/resources/Ferrite-Beads-White-Paper.pdf" target="_blank" rel="noreferrer noopener" aria-label="here (opens in a new tab)">here</a> (PDF)</p>



<blockquote class="wp-block-quote"><p>A ferrite bead is a passive electrical component used to suppress high-frequency noise, EMI, and crosstalk in electronic circuits. They come in different shapes and sizes; some beads are available in the form of clamp-on cores, like the ones found at the ends of laptop chargers and digital signal cables. They can also be found as through-hole or SMD components, which are more suitable to be mounted on PCBs.</p></blockquote>
]]></content:encoded>
							<wfw:commentRss>http://dangerousprototypes.com/blog/2023/10/08/app-note-ferrite-beads-basic-operations-and-key-parameters/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
							</item>
		<item>
		<title>App note: Power switching RP2040 for low standby current applications</title>
		<link>http://dangerousprototypes.com/blog/2023/10/08/app-note-power-switching-rp2040-for-low-standby-current-applications/</link>
				<comments>http://dangerousprototypes.com/blog/2023/10/08/app-note-power-switching-rp2040-for-low-standby-current-applications/#respond</comments>
				<pubDate>Sun, 08 Oct 2023 13:00:56 +0000</pubDate>
		<dc:creator><![CDATA[DP]]></dc:creator>
				<category><![CDATA[app notes]]></category>
		<category><![CDATA[app note]]></category>
		<category><![CDATA[Raspberry Pi]]></category>
		<category><![CDATA[rp2040]]></category>

		<guid isPermaLink="false">http://dangerousprototypes.com/blog/?p=103405</guid>
				<description><![CDATA[Example circuits for minimal power upon waking up in RP2040 microcontroller present in this app note from Raspberry Pi. Link here (PDF) Even in deep sleep RP2040 draws a typical current of ~180μA, and sleep current is very dependent on PVT: process (current varies from chip to chip), voltage (current varies linearly with voltage), and [&#8230;]]]></description>
								<content:encoded><![CDATA[
<div class="wp-block-image"><figure class="aligncenter"><img src="http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_raspberrypi_pwrswitchrp2040.png" alt="" class="wp-image-103406" srcset="http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_raspberrypi_pwrswitchrp2040.png 433w, http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_raspberrypi_pwrswitchrp2040-300x196.png 300w" sizes="(max-width: 433px) 100vw, 433px" /></figure></div>



<p>Example circuits for minimal power upon waking up in RP2040 microcontroller present in this app note from Raspberry Pi. Link <a href="https://pip.raspberrypi.com/categories/685-whitepapers-app-notes/documents/RP-004339-WP/Power-switching-RP2040-for-low-standby-current-applications.pdf" target="_blank" rel="noreferrer noopener" aria-label="here (opens in a new tab)">here</a> (PDF)</p>



<blockquote class="wp-block-quote"><p>Even in deep sleep RP2040 draws a typical current of ~180μA, and sleep current is very dependent on PVT: process (current varies from chip to chip), voltage (current varies linearly with voltage), and temperature (current varies nonlinearly with temperature).<br> For many use cases where minimal current draw is required, the best option is to power off the system (or the RP2040 part of the system) completely if possible. This application note gives a couple of options for how this can be done, and these circuits are simple enough that a designer can adjust them for their own use case.</p></blockquote>
]]></content:encoded>
							<wfw:commentRss>http://dangerousprototypes.com/blog/2023/10/08/app-note-power-switching-rp2040-for-low-standby-current-applications/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
							</item>
		<item>
		<title>App note: Gating, Latching, and Holding of SCRs and Triacs</title>
		<link>http://dangerousprototypes.com/blog/2023/10/01/app-note-gating-latching-and-holding-of-scrs-and-triacs/</link>
				<comments>http://dangerousprototypes.com/blog/2023/10/01/app-note-gating-latching-and-holding-of-scrs-and-triacs/#respond</comments>
				<pubDate>Sun, 01 Oct 2023 17:00:20 +0000</pubDate>
		<dc:creator><![CDATA[DP]]></dc:creator>
				<category><![CDATA[app notes]]></category>
		<category><![CDATA[app note]]></category>
		<category><![CDATA[Littlefuse]]></category>
		<category><![CDATA[TRIAC]]></category>

		<guid isPermaLink="false">http://dangerousprototypes.com/blog/?p=103401</guid>
				<description><![CDATA[App note from Littelfuse about how to properly use Triacs and SCRs and knowing their operating modes for various application. Link here (PDF) Gating, latching, and holding currents of Thyristors are some of the most important parameters. These parameters and their interrelationship determine whether the SCRs and Triacs will function properly in various circuit applications.]]></description>
								<content:encoded><![CDATA[
<div class="wp-block-image"><figure class="aligncenter"><img src="http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_littelfuse_an1002.png" alt="" class="wp-image-103402" srcset="http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_littelfuse_an1002.png 493w, http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_littelfuse_an1002-300x192.png 300w" sizes="(max-width: 493px) 100vw, 493px" /></figure></div>



<p>App note from Littelfuse about how to properly use Triacs and SCRs and knowing their operating modes for various application. Link <a href="https://www.littelfuse.com/media?resourcetype=application-notes&amp;itemid=0a78b99f-fe06-4a32-b2aa-4d45f60ca536&amp;filename=littelfuse-gating-latching-and-holding-of-scrs-and-triacs-application-note" target="_blank" rel="noreferrer noopener" aria-label="here (opens in a new tab)">here</a> (PDF)</p>



<blockquote class="wp-block-quote"><p>Gating, latching, and holding currents of Thyristors are some of the most important parameters. These parameters and their interrelationship determine whether the SCRs and Triacs will function properly in various circuit applications.</p></blockquote>
]]></content:encoded>
							<wfw:commentRss>http://dangerousprototypes.com/blog/2023/10/01/app-note-gating-latching-and-holding-of-scrs-and-triacs/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
							</item>
		<item>
		<title>App note: Bandwidth for power amplifiers crash course</title>
		<link>http://dangerousprototypes.com/blog/2023/10/01/app-note-bandwidth-for-power-amplifiers-crash-course/</link>
				<comments>http://dangerousprototypes.com/blog/2023/10/01/app-note-bandwidth-for-power-amplifiers-crash-course/#respond</comments>
				<pubDate>Sun, 01 Oct 2023 14:07:27 +0000</pubDate>
		<dc:creator><![CDATA[DP]]></dc:creator>
				<category><![CDATA[app notes]]></category>
		<category><![CDATA[amplifiers]]></category>
		<category><![CDATA[apex microtechnology]]></category>
		<category><![CDATA[app note]]></category>

		<guid isPermaLink="false">http://dangerousprototypes.com/blog/?p=103397</guid>
				<description><![CDATA[App note from Apex Microtechnology on determining the full bandwidth of high power op amp. Link here (PDF) Getting the highest bandwidth out of a Power Op Amp is one of the most common challenges in highpower analog. Whether you&#8217;re outputting a 3 MHz sinewave into a semiconductor during testing, or getting the sharpest corners [&#8230;]]]></description>
								<content:encoded><![CDATA[
<div class="wp-block-image"><figure class="aligncenter"><img src="http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_apexmicro_an61_2.png" alt="" class="wp-image-103399" srcset="http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_apexmicro_an61_2.png 484w, http://dangerousprototypes.com/blog/wp-content/media/2023/10/an_apexmicro_an61_2-300x252.png 300w" sizes="(max-width: 484px) 100vw, 484px" /></figure></div>



<p>App note from Apex Microtechnology on determining the full bandwidth of high power op amp. Link <a href="https://apexanalog.com/resources/appnotes/an61.pdf" target="_blank" rel="noreferrer noopener" aria-label="here (opens in a new tab)">here</a> (PDF)</p>



<blockquote class="wp-block-quote"><p>Getting the highest bandwidth out of a Power Op Amp is one of the most common challenges in highpower analog. Whether you&#8217;re outputting a 3 MHz sinewave into a semiconductor during testing, or getting the sharpest corners on a 100kHz triangular wave to drive a mirror deflector, more bandwidth is always in high demand. This note gives a quick reference for determining the full bandwidth of an Apex product and for maximizing that speed to its full potential.</p></blockquote>
]]></content:encoded>
							<wfw:commentRss>http://dangerousprototypes.com/blog/2023/10/01/app-note-bandwidth-for-power-amplifiers-crash-course/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
							</item>
		<item>
		<title>App note: Partial discharge testing and long term reliability</title>
		<link>http://dangerousprototypes.com/blog/2023/09/24/app-note-partial-discharge-testing-and-long-term-reliability/</link>
				<comments>http://dangerousprototypes.com/blog/2023/09/24/app-note-partial-discharge-testing-and-long-term-reliability/#respond</comments>
				<pubDate>Sun, 24 Sep 2023 13:52:28 +0000</pubDate>
		<dc:creator><![CDATA[DP]]></dc:creator>
				<category><![CDATA[app notes]]></category>
		<category><![CDATA[app note]]></category>
		<category><![CDATA[Calramic technologies]]></category>
		<category><![CDATA[capacitors]]></category>

		<guid isPermaLink="false">http://dangerousprototypes.com/blog/?p=103394</guid>
				<description><![CDATA[App note from CalRamic Technologies LLC on detecting defects in high voltage capacitor by Partial discharge. Link here (PDF) High reliability life critical systems require enhanced reliability high voltage multilayer ceramic capacitors, thereby necessitating improvements in materials, design, process control, and in-process screening procedures. Given that energy stored in a capacitor is proportional to the [&#8230;]]]></description>
								<content:encoded><![CDATA[
<div class="wp-block-image"><figure class="aligncenter"><img src="http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_calramic_an106.png" alt="" class="wp-image-103395" srcset="http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_calramic_an106.png 491w, http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_calramic_an106-300x199.png 300w" sizes="(max-width: 491px) 100vw, 491px" /></figure></div>



<p>App note from CalRamic Technologies LLC on detecting defects in high voltage capacitor by Partial discharge. Link <a href="https://www.calramic.com/Design/Assets/PDF_files/AN106.pdf" target="_blank" rel="noreferrer noopener" aria-label="here (opens in a new tab)">here</a> (PDF)</p>



<blockquote class="wp-block-quote"><p>High reliability life critical systems require enhanced reliability high voltage multilayer ceramic capacitors, thereby necessitating improvements in materials, design, process control, and in-process screening procedures. Given that energy stored in a capacitor is proportional to the square on the operating voltage, these capacitors can become their own source of destructive energy if internal defects are present. Consequently critical high reliability systems mandate even greater restrictions be placed on capacitors to be defect free.</p></blockquote>
]]></content:encoded>
							<wfw:commentRss>http://dangerousprototypes.com/blog/2023/09/24/app-note-partial-discharge-testing-and-long-term-reliability/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
							</item>
		<item>
		<title>App note: Design considerations on Optical force sensing</title>
		<link>http://dangerousprototypes.com/blog/2023/09/17/app-note-design-considerations-on-optical-force-sensing/</link>
				<comments>http://dangerousprototypes.com/blog/2023/09/17/app-note-design-considerations-on-optical-force-sensing/#respond</comments>
				<pubDate>Sun, 17 Sep 2023 17:00:44 +0000</pubDate>
		<dc:creator><![CDATA[DP]]></dc:creator>
				<category><![CDATA[app notes]]></category>
		<category><![CDATA[app note]]></category>
		<category><![CDATA[force sensing]]></category>
		<category><![CDATA[OSRAM]]></category>

		<guid isPermaLink="false">http://dangerousprototypes.com/blog/?p=103389</guid>
				<description><![CDATA[OSRAM&#8217;s app note on their force based sensing by optical reflection. Link here (PDF) An optical force sensing system uses a light emitter and a light sensor that are located side-by-side below a flexible (and reflective) surface. The more forceful a press on that surface, the greater its deflection, the higher the value reported by [&#8230;]]]></description>
								<content:encoded><![CDATA[
<div class="wp-block-image"><figure class="aligncenter"><img src="http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_osram_forcesense.png" alt="" class="wp-image-103390" srcset="http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_osram_forcesense.png 392w, http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_osram_forcesense-300x131.png 300w" sizes="(max-width: 392px) 100vw, 392px" /></figure></div>



<p>OSRAM&#8217;s app note on their force based sensing by optical reflection. Link <a href="https://look.ams-osram.com/m/121cf1b42ebb0ae5/original/Optical-force-sensing-design-considerations.pdf" target="_blank" rel="noreferrer noopener" aria-label="here (opens in a new tab)">here</a> (PDF)</p>



<blockquote class="wp-block-quote"><p>An optical force sensing system uses a light emitter and a light sensor that are located side-by-side below a flexible (and reflective) surface. The more forceful a press on that surface, the greater its deflection, the higher the value reported by the sensor. In other words, optical force sensors implement a (force aware) button. This application note reviews the design aspects of such a system, covering optical, electrical, mechanical and even driver and application software. It discusses various component selections from discrete solutions to fully integrated and suggest applications like keypads or even sliders.</p></blockquote>
]]></content:encoded>
							<wfw:commentRss>http://dangerousprototypes.com/blog/2023/09/17/app-note-design-considerations-on-optical-force-sensing/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
							</item>
		<item>
		<title>App note: Handling of ceramic capacitors</title>
		<link>http://dangerousprototypes.com/blog/2023/09/17/app-note-handling-of-ceramic-capacitors/</link>
				<comments>http://dangerousprototypes.com/blog/2023/09/17/app-note-handling-of-ceramic-capacitors/#respond</comments>
				<pubDate>Sun, 17 Sep 2023 13:00:36 +0000</pubDate>
		<dc:creator><![CDATA[DP]]></dc:creator>
				<category><![CDATA[app notes]]></category>
		<category><![CDATA[app note]]></category>
		<category><![CDATA[Calramic technologies]]></category>
		<category><![CDATA[capacitors]]></category>

		<guid isPermaLink="false">http://dangerousprototypes.com/blog/?p=103387</guid>
				<description><![CDATA[Proper handling of ceramic capacitor presented in this app note from CalRamic Technologies LLC. Link here (PDF) Ceramic capacitors are susceptible to mechanical and thermal shock and larger capacitors in particular can be easily damaged if the operator does not pay particular attention to how they handle the device. In addition, care should be taken [&#8230;]]]></description>
								<content:encoded><![CDATA[
<p>Proper handling of ceramic capacitor presented in this app note from CalRamic Technologies LLC. Link <a rel="noreferrer noopener" aria-label="here (opens in a new tab)" href="https://www.calramic.com/Design/Assets/PDF_files/CalRamic_AN112_Handling_Ceramic_Capacitors.pdf" target="_blank">here</a> (PDF)</p>



<blockquote class="wp-block-quote"><p>Ceramic capacitors are susceptible to mechanical and thermal shock and larger capacitors in particular can be easily damaged if the operator does not pay particular attention to how they handle the device. In addition, care should be taken to insure that the surface of a capacitor is not contaminated or compromised. Failure to observe basic handling practices may result in the formation of internal micro fractures, surface chip outs and / or other adverse conditions, which may affect the performance and reliability of the component.</p></blockquote>
]]></content:encoded>
							<wfw:commentRss>http://dangerousprototypes.com/blog/2023/09/17/app-note-handling-of-ceramic-capacitors/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
							</item>
		<item>
		<title>App note: Very large I2C-bus systems and long buses</title>
		<link>http://dangerousprototypes.com/blog/2023/09/10/app-note-very-large-i2c-bus-systems-and-long-buses/</link>
				<comments>http://dangerousprototypes.com/blog/2023/09/10/app-note-very-large-i2c-bus-systems-and-long-buses/#respond</comments>
				<pubDate>Sun, 10 Sep 2023 17:00:32 +0000</pubDate>
		<dc:creator><![CDATA[DP]]></dc:creator>
				<category><![CDATA[app notes]]></category>
		<category><![CDATA[app note]]></category>
		<category><![CDATA[I2C bus]]></category>
		<category><![CDATA[NXP Semiconductors]]></category>

		<guid isPermaLink="false">http://dangerousprototypes.com/blog/?p=103384</guid>
				<description><![CDATA[I2C-bus utilized on several meters of nodes describe and applied in this app note from NXP Semiconductors. Link here (PDF) The availability of powerful I2C-bus buffers that drive their I/Os on both sides to a nominal ground or ‘zero offset’ logic level allows the removal of noise introduced into one section of a very large [&#8230;]]]></description>
								<content:encoded><![CDATA[
<div class="wp-block-image"><figure class="aligncenter"><img src="http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_nxp_an11084.png" alt="" class="wp-image-103385" srcset="http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_nxp_an11084.png 563w, http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_nxp_an11084-300x183.png 300w" sizes="(max-width: 563px) 100vw, 563px" /></figure></div>



<p>I2C-bus utilized on several meters of nodes describe and applied in this app note from NXP Semiconductors. Link <a href="https://www.nxp.com/docs/en/application-note/AN11084.pdf" target="_blank" rel="noreferrer noopener" aria-label="here (opens in a new tab)">here</a> (PDF)</p>



<blockquote class="wp-block-quote"><p>The availability of powerful I2C-bus buffers that drive their I/Os on both sides to a nominal ground or ‘zero offset’ logic level allows the removal of noise introduced into one section of a very large bus system. That ‘regeneration’ of clean I2C signals enables building very long I2C buses by combining together relatively short bus sections, each say less than 15 meters, using such buffers or multiplexers.<br> Conventional twisted-pair communication cabling with its convenient connectors, and a ‘modular’ I2C-bus system approach, make very large I2C systems such as for solar panel array control or multi-storey car parks to indicate free spaces by overhead red/green indicators very simple to construct. Together with the clever PCA9674/A GPIOs with their >100 simple addresses this arrangement could provide competition for RS-485 or other bus systems that cannot equal the number of simply addressable nodes possible in the system as described in the application note. It can be thousands of nodes.<br> Because very large numbers of buffers, and the wiring, will introduce signal delays that can ‘skew’ the timing of the I2C-bus clock and data signals it becomes necessary to modify the timing margins generated by the conventional I2C-bus components used in small systems.</p></blockquote>
]]></content:encoded>
							<wfw:commentRss>http://dangerousprototypes.com/blog/2023/09/10/app-note-very-large-i2c-bus-systems-and-long-buses/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
							</item>
		<item>
		<title>App note: Opto-electrical isolation of the I2C-bus (operating the bus between points with different local ground potential)</title>
		<link>http://dangerousprototypes.com/blog/2023/09/10/app-note-opto-electrical-isolation-of-the-i2c-bus-operating-the-bus-between-points-with-different-local-ground-potential/</link>
				<comments>http://dangerousprototypes.com/blog/2023/09/10/app-note-opto-electrical-isolation-of-the-i2c-bus-operating-the-bus-between-points-with-different-local-ground-potential/#respond</comments>
				<pubDate>Sun, 10 Sep 2023 13:06:37 +0000</pubDate>
		<dc:creator><![CDATA[DP]]></dc:creator>
				<category><![CDATA[app notes]]></category>
		<category><![CDATA[app note]]></category>
		<category><![CDATA[I2C]]></category>
		<category><![CDATA[isolation]]></category>
		<category><![CDATA[NXP Semiconductors]]></category>

		<guid isPermaLink="false">http://dangerousprototypes.com/blog/?p=103380</guid>
				<description><![CDATA[App note from NXP Semiconductors shows I2C-bus galvanic isolation solution by splitting the bi-directional bus to unidirectional logic signals and passing them through opto-isolator couplers. Link here (PDF) Many systems that can benefit from the advantages of I2C-bus control are not allowed to share any common reference signal (ground) potential. To prevent any chance of [&#8230;]]]></description>
								<content:encoded><![CDATA[
<div class="wp-block-image"><figure class="aligncenter"><img src="http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_nxp_an10364.png" alt="" class="wp-image-103381" srcset="http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_nxp_an10364.png 482w, http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_nxp_an10364-300x153.png 300w" sizes="(max-width: 482px) 100vw, 482px" /></figure></div>



<p>App note from NXP Semiconductors shows I2C-bus galvanic isolation solution by splitting the bi-directional bus to unidirectional logic signals and passing them through opto-isolator couplers. Link <a href="https://www.nxp.com/docs/en/application-note/AN10364.pdf" target="_blank" rel="noreferrer noopener" aria-label="here (opens in a new tab)">here</a> (PDF)</p>



<blockquote class="wp-block-quote"><p>Many systems that can benefit from the advantages of I2C-bus control are not allowed to share any common reference signal (ground) potential. To prevent any chance of electrocution, AC mains control and medical patient monitoring equipment require a safety isolation barrier, to kilovolt levels, between the system components. Regulations require isolation from telephone lines and Standards require isolation from Ethernet wiring, especially when power is also supplied by the Ethernet wiring (PoE). Techniques enabling reliable I2C communication while addressing these different requirements all require first splitting the normally bidirectional SDA/SCL signals into two uni-directional components and then applying conventional techniques to provide the necessary tolerance to difference in local ground potentials, or to provide total galvanic isolation.</p></blockquote>
]]></content:encoded>
							<wfw:commentRss>http://dangerousprototypes.com/blog/2023/09/10/app-note-opto-electrical-isolation-of-the-i2c-bus-operating-the-bus-between-points-with-different-local-ground-potential/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
							</item>
		<item>
		<title>App note: Si70xx temperature sensor designer&#8217;s guide</title>
		<link>http://dangerousprototypes.com/blog/2023/09/03/app-note-si70xx-temperature-sensor-designers-guide/</link>
				<comments>http://dangerousprototypes.com/blog/2023/09/03/app-note-si70xx-temperature-sensor-designers-guide/#respond</comments>
				<pubDate>Sun, 03 Sep 2023 13:07:23 +0000</pubDate>
		<dc:creator><![CDATA[DP]]></dc:creator>
				<category><![CDATA[app notes]]></category>
		<category><![CDATA[app note]]></category>
		<category><![CDATA[PCB design]]></category>
		<category><![CDATA[Silicon Labs]]></category>
		<category><![CDATA[temperature sensor]]></category>

		<guid isPermaLink="false">http://dangerousprototypes.com/blog/?p=103377</guid>
				<description><![CDATA[Best way to place/mount temperature sensors to optimize thermal conductivity an App note from Silicon Labs. Link here (PDF) The Si70xx temperature sensors work by measuring the Vbe of an on chip transistor at two currents in a precise ratio to measure temperature. The resulting voltage is digitized, calibrated and linearized such that after conversion [&#8230;]]]></description>
								<content:encoded><![CDATA[
<div class="wp-block-image"><figure class="aligncenter"><img src="http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_silabs_an1026.png" alt="" class="wp-image-103378" srcset="http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_silabs_an1026.png 324w, http://dangerousprototypes.com/blog/wp-content/media/2023/09/an_silabs_an1026-300x250.png 300w" sizes="(max-width: 324px) 100vw, 324px" /></figure></div>



<p>Best way to place/mount temperature sensors to optimize thermal conductivity an App note from Silicon Labs. Link <a href="https://www.silabs.com/documents/public/application-notes/AN1026-Si70xx-Temp-Sensor-Designers-Guide.pdf" target="_blank" rel="noreferrer noopener" aria-label="here (opens in a new tab)">here</a> (PDF)</p>



<blockquote class="wp-block-quote"><p>The Si70xx temperature sensors work by measuring the Vbe of an on chip transistor at two currents in a precise ratio to measure temperature. The resulting voltage is digitized, calibrated and linearized such that after conversion the temperature can be easily calculated.<br> Thus the temperature being measured is the temperature of the die within the Si70xx package. This die is mounted on a metal lead frame. It is useful to think of the leadframe as the thermal input to the die since the thermal resistance from the paddle to die is quite low (a few °C/W) while the thermal resistance through the top of the package is quite high (over 1000 °C/watt for convective heat transfer).</p></blockquote>
]]></content:encoded>
							<wfw:commentRss>http://dangerousprototypes.com/blog/2023/09/03/app-note-si70xx-temperature-sensor-designers-guide/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
							</item>
	</channel>
</rss>
