// Seed: 1657143050
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input uwire id_2,
    output tri0 id_3,
    input wor id_4
);
  wire id_6 = id_6;
  assign module_1.id_1 = 0;
  assign id_3 = 1;
  wire id_7;
  tri1 id_8 = id_8++;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    input tri1 id_2#(.id_4(1))
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_2
  );
  assign id_4 = id_2 >> id_4;
  assign id_1 = id_2;
  wire id_5;
endmodule
