

================================================================
== Vitis HLS Report for 'ByteXor_112_2'
================================================================
* Date:           Wed Dec  7 16:30:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |        8|        8|         2|          -|          -|     4|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     43|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln124_10_fu_110_p2  |         +|   0|  0|  13|           4|           4|
    |add_ln124_9_fu_100_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln124_fu_86_p2      |         +|   0|  0|  11|           3|           1|
    |icmp_ln123_fu_80_p2     |      icmp|   0|  0|   9|           3|           4|
    |a_d0                    |       xor|   0|  0|   8|           8|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  56|          26|          25|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |  14|          3|    4|         12|
    |ap_NS_fsm   |  20|          4|    1|          4|
    |idx_fu_30   |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  43|          9|    8|         22|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |a_addr_reg_157  |  4|   0|    4|          0|
    |ap_CS_fsm       |  3|   0|    3|          0|
    |idx_fu_30       |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 10|   0|   10|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  ByteXor.112.2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  ByteXor.112.2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  ByteXor.112.2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  ByteXor.112.2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  ByteXor.112.2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  ByteXor.112.2|  return value|
|a_address0  |  out|    4|   ap_memory|              a|         array|
|a_ce0       |  out|    1|   ap_memory|              a|         array|
|a_we0       |  out|    1|   ap_memory|              a|         array|
|a_d0        |  out|    8|   ap_memory|              a|         array|
|a_q0        |   in|    8|   ap_memory|              a|         array|
|a_offset    |   in|    4|     ap_none|       a_offset|        scalar|
|b_address0  |  out|    8|   ap_memory|              b|         array|
|b_ce0       |  out|    1|   ap_memory|              b|         array|
|b_q0        |   in|    8|   ap_memory|              b|         array|
|b_offset    |   in|    8|     ap_none|       b_offset|        scalar|
+------------+-----+-----+------------+---------------+--------------+

