<?xml version="1.0" encoding="UTF-8"?>
<!-- This file was autogenerated by Socrates Bitwise, Duolog Technologies Ltd. -->
<module id="SYS_CTRL" HW_revision="" XML_version="1.0" description="Register fields should be considered static unless otherwise noted as dynamic." xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="CLOCK_CTRL" width="32" description="The clock control register handels clock settings in the CC2538. The settings in CLOCK_CTRL do not always reflect the current chip status which is found in CLOCK_STA register. " id="CLOCK_CTRL" offset="0x0" >
        <bitfield range="" begin="31" width="6" end="26" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="Disable calibration 32-kHz RC oscillator.
0: Enable calibration
1: Disable calibration" id="OSC32K_CALDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="32-kHz clock oscillator selection
0: 32-kHz crystal oscillator
1: 32-kHz RC oscillator" id="OSC32K" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="2" end="22" rwaccess="RO" description="Reserved. Always read 0." id="Reserved24" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Amplitude detector of XOSC during power up
0: No action
1: Delay qualification of XOSC until amplitude is greater than the threshold." id="AMP_DET" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="3" end="18" rwaccess="RO" description="Reserved. Always read 0." id="Reserved21" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="0: Power up both oscillators 
1: Power down oscillator not selected by OSC bit (hardware-controlled when selected)." id="OSC_PD" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="System clock oscillator selection
0: 32-MHz crystal oscillator
1: 16-MHz HF-RC oscillator" id="OSC" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Reserved. Always read 0." id="Reserved16" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="3" end="8" rwaccess="RW" description="I/O clock rate setting
Cannot be higher than OSC setting
000: 32 MHz
001: 16 MHz
010: 8 MHz
011: 4 MHz
100: 2 MHz
101: 1 MHz
110: 0.5 MHz
111: 0.25 MHz" id="IO_DIV" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="2" end="6" rwaccess="RO" description="Reserved. Always read 0." id="Reserved8" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved5" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="2" end="3" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="System clock rate setting
Cannot be higher than OSC setting
000: 32 MHz
001: 16 MHz
010: 8 MHz
011: 4 MHz
100: 2 MHz
101: 1 MHz
110: 0.5 MHz
111: 0.25 MHz" id="SYS_DIV" resetval="" >
        </bitfield>
    </register>
    <register acronym="CLOCK_STA" width="32" description="Clock status register
This register reflects the current chip status." id="CLOCK_STA" offset="0x4" >
        <bitfield range="" begin="31" width="5" end="27" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="RO" description="32-kHz clock source synced to undivided system clock (16 or 32 MHz)." id="SYNC_32K" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RO" description="Disable calibration 32-kHz RC oscillator.
0: Calibration enabled
1: Calibration disabled" id="OSC32K_CALDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RO" description="Current 32-kHz clock oscillator selected.
0: 32-kHz crystal oscillator
1: 32-kHz RC oscillator" id="OSC32K" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="2" end="22" rwaccess="RO" description="Returns last source of reset
00: POR
01: External reset
10: WDT
11: CLD or software reset" id="RST" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="RO" description="Reserved. Always read 0." id="Reserved22" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="RO" description="0: System clock is not requested to change.
1: A change of system clock source has been initiated and is not finished. Same as when OSC bit in CLOCK_STA and CLOCK_CTRL register are not equal" id="SOURCE_CHANGE" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RO" description="XOSC stable status
0: XOSC is not powered up or not yet stable.
1: XOSC is powered up and stable." id="XOSC_STB" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RO" description="HSOSC stable status
0: HSOSC is not powered up or not yet stable.
1: HSOSC is powered up and stable." id="HSOSC_STB" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RO" description="0: Both oscillators powered up and stable and OSC_PD_CMD = 0.
1: Oscillator not selected by CLOCK_CTRL.OSC bit is powered down." id="OSC_PD" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RO" description="Current clock source selected
0: 32-MHz crystal oscillator
1: 16-MHz HF-RC oscillator" id="OSC" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Reserved. Always read 0." id="Reserved16" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="Returns current functional frequency for IO_CLK
(may differ from setting in the CLOCK_CTRL register)
000: 32 MHz
001: 16 MHz
010: 8 MHz
011: 4 MHz
100: 2 MHz
101: 1 MHz
110: 0.5 MHz
111: 0.25 MHz" id="IO_DIV" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Reserved. Always read 0." id="Reserved8" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="2" end="3" rwaccess="RO" description="Returns current functional frequency for real-time clock. 
(may differ from setting in the CLOCK_CTRL register)
1x : 8 MHz
01: 2 MHz
00: 62.5 kHz" id="RTCLK_FREQ" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="Returns current functional frequency for system clock 
(may differ from setting in the CLOCK_CTRL register)
000: 32 MHz
001: 16 MHz
010: 8 MHz
011: 4 MHz
100: 2 MHz
101: 1 MHz
110: 0.5 MHz
111: 0.25 MHz
" id="SYS_DIV" resetval="" >
        </bitfield>
    </register>
    <register acronym="RCGCGPT" width="32" description="This register defines the module clocks for GPT[3:0] when the CPU is in active (run) mode. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="RCGCGPT" offset="0x8" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="0: Clock for GPT3 is gated.
1: Clock for GPT3 is enabled." id="GPT3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="0: Clock for GPT2 is gated.
1: Clock for GPT2 is enabled." id="GPT2" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: Clock for GPT1 is gated.
1: Clock for GPT1 is enabled." id="GPT1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for GPT0 is gated.
1: Clock for GPT0 is enabled." id="GPT0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SCGCGPT" width="32" description="This register defines the module clocks for GPT[3:0] when the CPU is in sleep mode. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="SCGCGPT" offset="0xc" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="0: Clock for GPT3 is gated.
1: Clock for GPT3 is enabled." id="GPT3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="0: Clock for GPT2 is gated.
1: Clock for GPT2 is enabled." id="GPT2" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: Clock for GPT1 is gated.
1: Clock for GPT1 is enabled." id="GPT1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for GPT0 is gated.
1: Clock for GPT0 is enabled." id="GPT0" resetval="" >
        </bitfield>
    </register>
    <register acronym="DCGCGPT" width="32" description="This register defines the module clocks for GPT[3:0] when the CPU is in PM0. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="DCGCGPT" offset="0x10" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="0: Clock for GPT3 is gated.
1: Clock for GPT3 is enabled." id="GPT3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="0: Clock for GPT2 is gated.
1: Clock for GPT2 is enabled." id="GPT2" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: Clock for GPT1 is gated.
1: Clock for GPT1 is enabled." id="GPT1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for GPT0 is gated.
1: Clock for GPT0 is enabled." id="GPT0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRGPT" width="32" description="This register controls the reset for GPT[3:0]." id="SRGPT" offset="0x14" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="0: GPT3 module is not reset
1: GPT3 module is reset " id="GPT3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="0: GPT2 module is not reset
1: GPT2 module is reset " id="GPT2" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: GPT1 module is not reset
1: GPT1 module is reset " id="GPT1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: GPT0 module is not reset
1: GPT0 module is reset " id="GPT0" resetval="" >
        </bitfield>
    </register>
    <register acronym="RCGCSSI" width="32" description="This register defines the module clocks for SSI[1:0] when the CPU is in active (run) mode. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="RCGCSSI" offset="0x18" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: Clock for SSI1 is gated.
1: Clock for SSI1 is enabled." id="SSI1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for SSI0 is gated.
1: Clock for SSI0 is enabled." id="SSI0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SCGCSSI" width="32" description="This register defines the module clocks for SSI[1:0] when the CPU is insSleep mode. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="SCGCSSI" offset="0x1c" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: Clock for SSI1 is gated.
1: Clock for SSI1 is enabled." id="SSI1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for SSI0 is gated.
1: Clock for SSI0 is enabled." id="SSI0" resetval="" >
        </bitfield>
    </register>
    <register acronym="DCGCSSI" width="32" description="This register defines the module clocks for SSI[1:0] when the CPU is in PM0. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="DCGCSSI" offset="0x20" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: Clock for SSI1 is gated.
1: Clock for SSI1 is enabled." id="SSI1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for SSI0 is gated.
1: Clock for SSI0 is enabled." id="SSI0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRSSI" width="32" description="This register controls the reset for SSI[1:0]." id="SRSSI" offset="0x24" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: SSI1 module is not reset
1: SSI1 module is reset " id="SSI1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: SSI0 module is not reset
1: SSI0 module is reset " id="SSI0" resetval="" >
        </bitfield>
    </register>
    <register acronym="RCGCUART" width="32" description="This register defines the module clocks for UART[1:0] when the CPU is in active (run) mode. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="RCGCUART" offset="0x28" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: Clock for UART1 is gated.
1: Clock for UART1 is enabled." id="UART1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for UART0 is gated.
1: Clock for UART0 is enabled." id="UART0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SCGCUART" width="32" description="This register defines the module clocks for UART[1:0] when the CPU is in sleep mode. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="SCGCUART" offset="0x2c" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: Clock for UART1 is gated.
1: Clock for UART1 is enabled." id="UART1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for UART0 is gated.
1: Clock for UART0 is enabled." id="UART0" resetval="" >
        </bitfield>
    </register>
    <register acronym="DCGCUART" width="32" description="This register defines the module clocks for UART[1:0] when the CPU is in PM0. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="DCGCUART" offset="0x30" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: Clock for UART1 is gated.
1: Clock for UART1 is enabled." id="UART1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for UART0 is gated.
1: Clock for UART0 is enabled." id="UART0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRUART" width="32" description="This register controls the reset for UART[1:0]." id="SRUART" offset="0x34" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: UART1 module is not reset
1: UART1 module is reset " id="UART1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: UART0 module is not reset
1: UART0 module is reset " id="UART0" resetval="" >
        </bitfield>
    </register>
    <register acronym="RCGCI2C" width="32" description="This register defines the module clocks for I2C when the CPU is in active (run) mode. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="RCGCI2C" offset="0x38" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for I2C0 is gated.
1: Clock for I2C0 is enabled." id="I2C0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SCGCI2C" width="32" description="This register defines the module clocks for I2C when the CPU is in sleep mode. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="SCGCI2C" offset="0x3c" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for I2C0 is gated.
1: Clock for I2C0 is enabled." id="I2C0" resetval="" >
        </bitfield>
    </register>
    <register acronym="DCGCI2C" width="32" description="This register defines the module clocks for I2C when the CPU is in PM0. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="DCGCI2C" offset="0x40" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for I2C0 is gated.
1: Clock for I2C0 is enabled." id="I2C0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRI2C" width="32" description="This register controls the reset for I2C." id="SRI2C" offset="0x44" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: I2C0 module is not reset
1: I2C0 module is reset " id="I2C0" resetval="" >
        </bitfield>
    </register>
    <register acronym="RCGCSEC" width="32" description="This register defines the module clocks for the security module when the CPU is in active (run) mode. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="RCGCSEC" offset="0x48" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: Clock for AES is gated.
1: Clock for AES is enabled." id="AES" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for PKA is gated.
1: Clock for PKA is enabled." id="PKA" resetval="" >
        </bitfield>
    </register>
    <register acronym="SCGCSEC" width="32" description="This register defines the module clocks for the security module when the CPU is in sleep mode. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="SCGCSEC" offset="0x4c" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: Clock for AES is gated.
1: Clock for AES is enabled." id="AES" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for PKA is gated.
1: Clock for PKA is enabled." id="PKA" resetval="" >
        </bitfield>
    </register>
    <register acronym="DCGCSEC" width="32" description="This register defines the module clocks for the security module when the CPU is in PM0. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="DCGCSEC" offset="0x50" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: Clock for AES is gated.
1: Clock for AES is enabled." id="AES" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for PKA is gated.
1: Clock for PKA is enabled." id="PKA" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRSEC" width="32" description="This register controls the reset for the security module." id="SRSEC" offset="0x54" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="0: AES module is not reset
1: AES module is reset " id="AES" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: PKA module is not reset
1: PKA module is reset " id="PKA" resetval="" >
        </bitfield>
    </register>
    <register acronym="PMCTL" width="32" description="This register controls the power mode.
Note: The Corresponding PM is not entered before the WFI instruction is asserted. To enter PM1-3 the DEEPSLEEP bit in SYSCTRL must be 1." id="PMCTL" offset="0x58" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="00: No action
01: PM1
10: PM2
11: PM3" id="PM" resetval="" >
        </bitfield>
    </register>
    <register acronym="SRCRC" width="32" description="This register controls CRC on state retention." id="SRCRC" offset="0x5c" >
        <bitfield range="" begin="31" width="19" end="13" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RO" description="Reserved" id="Reserved12" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved10" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RO" description="Reserved" id="Reserved9" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="1: Enable reset of chip if CRC fails.
0: Disable reset feature of chip due to CRC." id="CRC_REN_USB" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Reserved" id="Reserved8" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="Reserved" id="Reserved4" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="2" end="2" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved2" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Reserved" id="Reserved1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="1: Enable reset of chip if CRC fails.
0: Disable reset feature of chip due to CRC." id="CRC_REN_RF" resetval="" >
        </bitfield>
    </register>
    <register acronym="PWRDBG" width="32" description="Power debug register" id="PWRDBG" offset="0x74" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="0: No action
1: When written high, the chip is reset in the same manner as a CLD event and is readable from the RST field in the CLOCK_STA register." id="FORCE_WARM_RESET" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved2" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved" resetval="" >
        </bitfield>
    </register>
    <register acronym="CLD" width="32" description="This register controls the clock loss detection feature." id="CLD" offset="0x80" >
        <bitfield range="" begin="31" width="23" end="9" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RO" description="0: CLD status in always-on domain is not equal to status in the EN register.
1: CLD status in always-on domain and EN register are equal." id="VALID" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="7" end="1" rwaccess="RO" description="Reserved. Always read zero" id="Reserved8" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: CLD is disabled.
1: CLD is enabled.
Writing to this register shall be ignored if VALID = 0 " id="EN" resetval="" >
        </bitfield>
    </register>
    <register acronym="IWE" width="32" description="This register controls interrupt wake-up." id="IWE" offset="0x94" >
        <bitfield range="" begin="31" width="26" end="6" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="1: Enable SM Timer wake-up interrupt.
0: Disable SM Timer wake-up interrupt." id="SM_TIMER_IWE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="1: Enable USB wake-up interrupt.
0: Disable USB wake-up interrupt." id="USB_IWE" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="1: Enable port D wake-up interrupt.
0: Disable port D wake-up interrupt." id="PORT_D_IWE" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="1: Enable port C wake-up interrupt.
0: Disable port C wake-up interrupt." id="PORT_C_IWE" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="1: Enable port B wake-up interrupt.
0: Disable port B wake-up interrupt." id="PORT_B_IWE" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="1: Enable port A wake-up interrupt.
0: Disable port A wake-up interrupt." id="PORT_A_IWE" resetval="" >
        </bitfield>
    </register>
    <register acronym="I_MAP" width="32" description="This register selects which interrupt map to be used." id="I_MAP" offset="0x98" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="1: Select alternate interrupt map.
0: Select regular interrupt map.
(See the ASD document for details.)" id="ALTMAP" resetval="" >
        </bitfield>
    </register>
    <register acronym="RCGCRFC" width="32" description="This register defines the module clocks for RF CORE when the CPU is in active (run) mode. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="RCGCRFC" offset="0xa8" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for RF CORE is gated.
1: Clock for RF CORE is enabled." id="RFC0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SCGCRFC" width="32" description="This register defines the module clocks for RF CORE when the CPU is in sleep mode. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="SCGCRFC" offset="0xac" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for RF CORE is gated.
1: Clock for RF CORE is enabled." id="RFC0" resetval="" >
        </bitfield>
    </register>
    <register acronym="DCGCRFC" width="32" description="This register defines the module clocks for RF CORE when the CPU is in PM0. This register setting is don&apos;t care for PM1-3, because the system clock is powered down in these modes." id="DCGCRFC" offset="0xb0" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="0: Clock for RF CORE is gated.
1: Clock for RF CORE is enabled." id="RFC0" resetval="" >
        </bitfield>
    </register>
    <register acronym="EMUOVR" width="32" description="This register defines the emulator override controls for power mode and peripheral clock gate." id="EMUOVR" offset="0xb4" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Unused. This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="ICEPick &apos;Force Active&apos; clock gate override bit. &apos;Force Active&apos; is an ICEPick command.

1 --&gt; In non-sleep power mode, peripherals clocks are forced to follow RCG* register settings. It forces CM3 clocks on.

0 --&gt; Does not affect the peripheral clock settings.
" id="ICEPICK_FORCE_CLOCK_CG" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="ICEPick &apos;Force Power&apos; clock gate override bit. &apos;Force Power&apos; is an ICEPick command.

1 --&gt; In non-sleep power mode, peripherals clocks are forced to follow RCG* register settings. It forces CM3 clocks on.

0 --&gt; Does not affect the peripheral clock settings.
" id="ICEPICK_FORCE_POWER_CG" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="ICEPick &apos;Inhibit Sleep&apos; clock gate override bit. &apos;Inhibit Sleep&apos; is an ICEPick command.

1 --&gt; In non-sleep power mode, peripherals clocks are forced to follow RCG* register settings. It forces CM3 clocks on.

0 --&gt; Does not affect the peripheral clock settings.
" id="ICEPICK_INHIBIT_SLEEP_CG" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="ICEMelter &apos;WAKEUPEMU&apos; clock gate override bit.

1 --&gt; In non-sleep power mode, peripherals clocks are forced to follow RCG* register settings. It forces CM3 clocks on.

0 --&gt; Does not affect the peripheral clock settings" id="ICEMELTER_WKUP_CG" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="ICEPick &apos;Force Active&apos; power mode override bit. &apos;Force Active&apos; is an ICEPick command.

1 --&gt; Prohibit the system to go into any power down modes. Keeps the emulator attached.
0 --&gt; Does not override any power mode settings from SYSREGS and does not prohibit system to go into any power down modes.
" id="ICEPICK_FORCE_CLOCK_PM" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="ICEPick &apos;Force Power&apos; power mode override bit. &apos;Force Power&apos; is an ICEPick command.

1 --&gt; Prohibit the system to go into any power down modes. Keeps the emulator attached.
0 --&gt; Does not override any power mode settings from SYSREGS and does not prohibit system to go into any power down modes.
" id="ICEPICK_FORCE_POWER_PM" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="ICEPick &apos;Inhibit Sleep&apos; power mode override bit. &apos;Inhibit Sleep&apos; is an ICEPick command.

1 --&gt; Prohibit the system to go into any power down modes. Keeps the emulator attached.
0 --&gt; Does not override any power mode settings from SYSREGS and does not prohibit system to go into any power down modes." id="ICEPICK_INHIBIT_SLEEP_PM" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="ICEMelter &apos;WAKEUPEMU&apos; power mode override bit.

1 --&gt; Prohibit the system to go into any power down modes. Keeps the emulator attached.
0 --&gt; Does not override any power mode settings from SYSREGS and does not prohibit system to go into any power down modes." id="ICEMELTER_WKUP_PM" resetval="" >
        </bitfield>
    </register>
</module>
