// Seed: 2138162750
module module_0;
  id_1(
      .id_0(1), .id_1(id_2), .id_2(1), .id_3(1), .id_4(1), .id_5(id_3), .id_6(1), .id_7(id_3 - 1)
  ); id_4(
      id_3, 1, id_2
  );
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output tri0 id_3
);
  id_5(
      .id_0(id_1)
  ); module_0();
endmodule
