
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.75

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: domain_isolation_on[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.19    0.19    0.39 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.19    0.00    0.39 ^ domain_isolation_on[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ domain_isolation_on[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.05    0.05   library removal time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: domain_isolate[1] (input port clocked by core_clock)
Endpoint: domain_isolation_on[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ domain_isolate[1] (in)
                                         domain_isolate[1] (net)
                  0.00    0.00    0.20 ^ input6/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.09    0.24    0.22    0.42 ^ input6/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net7 (net)
                  0.24    0.00    0.42 ^ _275_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.09    0.10    0.51 v _275_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _118_ (net)
                  0.09    0.00    0.51 v _276_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.00    0.05    0.04    0.56 ^ _276_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _017_ (net)
                  0.05    0.00    0.56 ^ domain_isolation_on[1]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.56   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ domain_isolation_on[1]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: _333_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.19    0.19    0.39 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.19    0.00    0.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    31    0.39    0.26    0.24    0.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.63 ^ _333_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.63   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _333_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  9.44   slack (MET)


Startpoint: _333_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transition_done$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _333_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     3    0.11    0.26    0.62    0.62 ^ _333_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net30 (net)
                  0.26    0.00    0.62 ^ _214_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.29    0.91 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _062_ (net)
                  0.10    0.00    0.91 v _216_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.37    1.28 v _216_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _064_ (net)
                  0.15    0.00    1.28 v _230_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.07    0.17    0.26    1.54 v _230_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _077_ (net)
                  0.17    0.00    1.54 v _307_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     9    0.14    0.44    0.30    1.84 ^ _307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _143_ (net)
                  0.44    0.00    1.84 ^ _329_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.22    2.06 ^ _329_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _035_ (net)
                  0.07    0.00    2.06 ^ transition_done$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  2.06   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ transition_done$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                         -0.18    9.82   library setup time
                                  9.82   data required time
-----------------------------------------------------------------------------
                                  9.82   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  7.75   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: _333_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.19    0.19    0.39 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.19    0.00    0.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    31    0.39    0.26    0.24    0.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.63 ^ _333_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.63   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _333_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  9.44   slack (MET)


Startpoint: _333_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transition_done$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _333_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     3    0.11    0.26    0.62    0.62 ^ _333_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net30 (net)
                  0.26    0.00    0.62 ^ _214_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.29    0.91 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _062_ (net)
                  0.10    0.00    0.91 v _216_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.37    1.28 v _216_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _064_ (net)
                  0.15    0.00    1.28 v _230_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.07    0.17    0.26    1.54 v _230_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _077_ (net)
                  0.17    0.00    1.54 v _307_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     9    0.14    0.44    0.30    1.84 ^ _307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _143_ (net)
                  0.44    0.00    1.84 ^ _329_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.22    2.06 ^ _329_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _035_ (net)
                  0.07    0.00    2.06 ^ transition_done$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  2.06   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ transition_done$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                         -0.18    9.82   library setup time
                                  9.82   data required time
-----------------------------------------------------------------------------
                                  9.82   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  7.75   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.359891653060913

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8428

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.21641403436660767

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9700

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: _333_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transition_done$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _333_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.62    0.62 ^ _333_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.29    0.91 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.37    1.28 v _216_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.26    1.54 v _230_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.30    1.84 ^ _307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
   0.22    2.06 ^ _329_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.00    2.06 ^ transition_done$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
           2.06   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ transition_done$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
  -0.18    9.82   library setup time
           9.82   data required time
---------------------------------------------------------
           9.82   data required time
          -2.06   data arrival time
---------------------------------------------------------
           7.75   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: delay_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: delay_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ delay_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.43    0.43 v delay_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    0.57 ^ _224_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.08    0.65 v _225_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.00    0.65 v delay_counter[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.65   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ delay_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.03    0.03   library hold time
           0.03   data required time
---------------------------------------------------------
           0.03   data required time
          -0.65   data arrival time
---------------------------------------------------------
           0.62   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.0614

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.7547

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
376.186087

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.16e-03   5.59e-03   2.24e-08   1.37e-02  43.9%
Combinational          1.27e-02   4.88e-03   4.32e-08   1.76e-02  56.1%
Clock                  0.00e+00   0.00e+00   1.24e-07   1.24e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.09e-02   1.05e-02   1.89e-07   3.13e-02 100.0%
                          66.6%      33.4%       0.0%
