# SHA-256

1.Overview
- This project implements the SHA-256 cryptographic hash algorithm entirely in Verilog HDL.
- It is designed for FPGA synthesis, demonstrating digital design skills in pipelining, FSM control, message scheduling, and data path design.

2.Features
- Fully compliant with SHA-256 specification
- Modular structure (Message Expansion, Compression, and Control Units)
- Pipeline-friendly design for better throughput
- Parameterizable data width[32bit] and easy integration
- Testbench included for simulation and verification
- Synthesizable and activable on ZCU102 (FPGA board)
  
3.Structures
ðŸ“‚ sha256_verilog
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ sha256_top.v            # Top-level module
â”‚   â””â”€â”€ receiver                # UART receiver for converting the string input to binary
â”‚   â”œâ”€â”€ ME.v                    # Message Expansion generates W(16 to 63) based on W(0 to 15)
â”‚   â”œâ”€â”€ MC.v                    # Message Compression uses inital hash values and does 64 loops to generate the final hash values.
â”‚   â””â”€â”€ maj                     # Control Units instantiated in MC
â”‚   â””â”€â”€ CHS                     # Control Units instantiated in MC 
â”‚   â””â”€â”€ EP0                     # Control Units instantiated in MC
â”‚   â””â”€â”€ EP1                     # Control Units instantiated in MC
â”‚   â””â”€â”€ SIG0                    # Control Units instantiated in ME
â”‚   â””â”€â”€ SIG1                    # Control Units instantiated in ME

â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ sha256_tb.v            # Testbench
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ architecture_diagram.png
â”‚   â””â”€â”€ waveform_example.png
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE
