<<<<<<< HEAD
# RISC-V-CPU-Core-Project-Using-Verilog
=======
# RISC-V-CPU-Core-Using-Verilog
>>>>>>> 0830a6dbc1d3c00aa81d3a688fc9c931effabac5
This project is to design a RISC-V core using Verilog in ModelSim , implementing the core components and concepts of RISC-V .
