Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Dec 29 15:52:49 2015
| Host         : WK114 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    81 |
| Minimum Number of register sites lost to control set restrictions |   209 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             216 |           86 |
| No           | No                    | Yes                    |              29 |            9 |
| No           | Yes                   | No                     |             490 |          187 |
| Yes          | No                    | No                     |             290 |           93 |
| Yes          | No                    | Yes                    |              22 |            9 |
| Yes          | Yes                   | No                     |             792 |          242 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                                                                      Enable Signal                                                                                                     |                                                        Set/Reset Signal                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                 |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0 |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0  |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0 |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/frame_counter_div2                                                                                                                                      | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset                                                  |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear         |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                        |                                                                                                                                |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                   |                                                                                                                                |                2 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                           |                2 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    |                                                                                                                                |                2 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                               |                3 |              5 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                |                1 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                     |                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                        | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_1_n_0                                                                                                                                  | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset                                                  |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]           |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]           |                3 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                           |                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                       | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                       | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                            |                                                                                                                                |                1 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                      |                                                                                                                                |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                    |                                                                                                                                |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                            |                                                                                                                                |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0] |                                                                                                                                |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sel                                                                                                                                          |                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                               |                3 |             10 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                            |                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_counter[10]_i_1_n_0                                       |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                  |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                6 |             19 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                  |                6 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                     | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                  |                4 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color                                                                                                                                          |                                                                                                                                |               16 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                               |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/frame_counter_div[0]_i_1_n_0                                    |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                              |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                              |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                   |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                       |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                             |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/frame_counter0                                                                                                                                          | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/frame_counter                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/E[0]                                                                                                                                                    |                                                                                                                                |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   |                                                                                                                                |                5 |             32 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                 |                                                                                                                                |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                       | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                            |                                                                                                                                |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                                |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |               16 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_0_2_i_1_n_0                                                                                                                                      |                                                                                                                                |               11 |             44 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                      |                                                                                                                                |               13 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |               11 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |               16 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                             |                                                                                                                                |               10 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               27 |             83 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                        |                                                                                                                                |               30 |             86 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/status_reg_reg[25][30]                                                                                                                          |                                                                                                                                |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               67 |            145 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                        |                                                                                                                                |               60 |            149 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               78 |            221 |
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


