// Seed: 2036733489
module module_0;
  wand id_2 = 1;
  assign module_1.id_14 = 0;
  wor id_3, id_4;
  wire id_5;
  final id_4 = 1 == id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5,
    output wor id_6,
    output supply1 id_7,
    output uwire id_8,
    output tri1 id_9,
    input wire id_10,
    output wor id_11,
    output supply0 id_12,
    input wand id_13,
    output uwire id_14,
    input wor id_15
);
  tri id_17, id_18, id_19, id_20, id_21, id_22;
  assign id_17 = id_5;
  assign id_8  = id_22;
  id_23(
      id_3, id_5
  );
  genvar id_24;
  module_0 modCall_1 ();
  tri0 id_25 = -1;
  parameter id_26 = -1;
endmodule
