#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 10 15:23:28 2022
# Process ID: 3468
# Current directory: D:/1111/DCCDL/VIVADO/Lab4/interpolator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11260 D:\1111\DCCDL\VIVADO\Lab4\interpolator\interpolator.xpr
# Log file: D:/1111/DCCDL/VIVADO/Lab4/interpolator/vivado.log
# Journal file: D:/1111/DCCDL/VIVADO/Lab4/interpolator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
add_files -norecurse D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/count_div_8.v
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg}
close_sim
reset_run synth_3
launch_runs synth_3 -jobs 4
wait_on_run synth_3
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
relaunch_sim
close_sim
reset_run synth_3
launch_runs synth_3 -jobs 4
wait_on_run synth_3
launch_simulation
close_design
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
reset_run synth_3
launch_runs synth_3 -jobs 4
wait_on_run synth_3
close_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
close_design
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
reset_run synth_3
launch_runs synth_3 -jobs 4
wait_on_run synth_3
close_sim
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
reset_run synth_3
launch_runs synth_3 -jobs 4
wait_on_run synth_3
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
current_sim simulation_6
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
close_sim
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
reset_run synth_3
launch_runs synth_3 -jobs 4
wait_on_run synth_3
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
run all
close_sim
close_sim
close [ open D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v w ]
add_files D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v2_mod.v
update_compile_order -fileset sources_1
close [ open D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v w ]
add_files D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/add_s4_13.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs synth_3 -jobs 4
wait_on_run synth_3
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
save_wave_config {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg}
close_sim
close [ open D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1_mod.v w ]
add_files D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sources_1/new/v1_mod.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
close_design
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
close_sim
close_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
reset_run synth_3
launch_runs synth_3 -jobs 4
wait_on_run synth_3
close_design
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
close_sim
relaunch_sim
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
launch_runs impl_3 -jobs 4
wait_on_run impl_3
close_sim
close_sim
open_run impl_3
report_timing -through  [get_nets {dft2_n_1}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_nets {dft2_n_1}]}
close_design
close_design
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs impl_3 -jobs 4
wait_on_run impl_3
open_run impl_3
report_timing -through  [get_nets {dft1_n_37}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_nets {dft1_n_37}]}
close_design
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
run all
reset_run synth_3
launch_runs impl_3 -jobs 4
wait_on_run impl_3
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
run all
run all
close_sim
close_sim
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
run all
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs synth_3 -jobs 4
wait_on_run synth_3
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
run all
run all
close_sim
close_design
reset_run synth_3
launch_runs impl_3 -jobs 4
wait_on_run impl_3
refresh_design
report_timing -through  [get_cells {test5_OBUF[16]_inst}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_cells {test5_OBUF[16]_inst}]}
report_timing -through  [get_cells {test5_OBUF[16]_inst}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_cells {test5_OBUF[16]_inst}](1)}
report_timing -through  [get_cells {test5_OBUF[16]_inst}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_cells {test5_OBUF[16]_inst}](2)}
close_design
reset_run impl_3
launch_runs impl_3 -jobs 4
wait_on_run impl_3
open_run impl_3
report_timing -through  [get_cells {test5_OBUF[16]_inst}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_cells {test5_OBUF[16]_inst}]}
synth_design -rtl -name rtl_1
close_design
close_design
open_run synth_3 -name synth_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing -through  [get_cells {test5_OBUF[16]_inst}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_cells {test5_OBUF[16]_inst}]}
open_run impl_3
report_timing -through  [get_cells {test5_OBUF[16]_inst}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_cells {test5_OBUF[16]_inst}]}
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
run all
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
run all
close_sim
close_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
save_wave_config {D:/1111/DCCDL/VIVADO/Lab4/interpolator/v2_tb_behav.wcfg}
close_sim
