# Verilog-Design-Examples

- Use Verilog/System Verilog for design
- Always write a Testbench for a design
- Testbench should be self-checking test bench
- Testbench should use task for sending input data to the DUT

## Verilog Designs with Testbenches
1. [Half Adder](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Half%20Adder)
2. [1-bit Full Adder](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Full%20Adder)
3. [1-bit Full Adder using Half Adder](https://github.com/snbk001/Verilog-Design-Examples/tree/main/1%20bit%20Full%20Adder%20using%20HA)
4. [4-bit full adder using Half Adder](https://github.com/snbk001/Verilog-Design-Examples/tree/main/4%20bit%20FA%20using%20HA)
5. [Mux using Case statement](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mux%20using%20case)
6. [Mux using with the use logical expression](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mux%20expresseion)
7. [Mux using Conditional operator](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mux%20Conditional)
8. [ALU](https://github.com/snbk001/Verilog-Design-Examples/tree/main/ALU)
9. [D Flip Flop with synchronous reset](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Sync%20DFF)
10. [D Flip Flop with asynchronous reset](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Async%20DFF)
11. [Sequence Detector using Mealy machine (1101, Non-Overlapping)](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mealy%20Nonoverlap)
12.	[Sequence Detector using Moore machine (1101, Non-Overlapping)](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Moore%20Nonoverlap)
13.	[Sequence Detector using Mealy machine (1101, Overlapping)](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mealy%20Overlap)
14.	[Sequence Detector using Moore machine (1101, Overlapping)](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Moore%20Overlap)
15.	[Count the Number of 1s](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Number%20of%201s)
16.	[Binary to Gray Conversion](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Binary%20to%20Gray)
17.	[Up Down Counter](https://github.com/snbk001/Verilog-Design-Examples/tree/main/3%20bit%20up_down%20counter)
18.	[Random Counter](https://github.com/snbk001/Verilog-Design-Examples/tree/main/4%20bit%20counter)
19.	[Clock Divider](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Clock%20Divider)
20.	[PIPO](https://github.com/snbk001/Verilog-Design-Examples/tree/main/PIPO)
21.	[n bit universal shift register](https://github.com/snbk001/Verilog-Design-Examples/tree/main/n%20bit%20universal%20shift%20register)
22.	[4 bit LFSR](https://github.com/snbk001/Verilog-Design-Examples/tree/main/4%20bit%20LFSR)
23.	[Custom Design](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Custom%20Design)
24.	[Single port RAM (128x8)](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Single%20Port%20RAM)
25.	[Dual port RAM (128x8)](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Dual%20Port%20RAM)
26.	[Synchronous FIFO](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Sync%20FIFO)
27.	[Asynchronous FIFO](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Async%20FIFO)
28.	[8x8 Sequential Multiplier](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Sequential%20Multiplier)
29.	[64 bit Pipelined Multiplier](https://github.com/snbk001/Verilog-Design-Examples/tree/main/Pipeline%20Multiplier)
