Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan 21 00:14:27 2019
| Host         : pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file maq_refrescos_timing_summary_routed.rpt -pb maq_refrescos_timing_summary_routed.pb -rpx maq_refrescos_timing_summary_routed.rpx -warn_on_violation
| Design       : maq_refrescos
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: refrescos[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: refrescos[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: refrescos[2] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: dec/clockdiv/temporal_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: utt/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: utt/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -21.465     -280.062                     22                   93        0.166        0.000                      0                   93        4.500        0.000                       0                    73  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -21.465     -280.062                     22                   93        0.166        0.000                      0                   93        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack      -21.465ns,  Total Violation     -280.062ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.465ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/uttd/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.343ns  (logic 14.919ns (47.600%)  route 16.424ns (52.400%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT2=4 LUT3=2 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.705     5.308    utt/uut1/clk
    SLICE_X3Y75          FDRE                                         r  utt/uut1/dinero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  utt/uut1/dinero_reg[1]/Q
                         net (fo=31, routed)          1.152     6.915    utt/uut1/Q[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.039 r  utt/uut1/led[6]_i_183__0/O
                         net (fo=1, routed)           0.000     7.039    utt/uut1/led[6]_i_183__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.437 r  utt/uut1/led_reg[6]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.437    utt/uut1/led_reg[6]_i_125_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  utt/uut1/led_reg[6]_i_69/O[3]
                         net (fo=4, routed)           0.961     8.712    utt_n_25
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.306     9.018 r  led[6]_i_59/O
                         net (fo=2, routed)           0.706     9.724    led[6]_i_59_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  led[6]_i_63/O
                         net (fo=1, routed)           0.000     9.848    utt/uut1/led_reg[6]_i_10_1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.380 r  utt/uut1/led_reg[6]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    10.380    utt/uut1/led_reg[6]_i_26__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  utt/uut1/led_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.494    utt/uut1/led_reg[6]_i_10_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  utt/uut1/led_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.608    utt/uut1/led_reg[6]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.847 r  utt/uut1/led_reg[6]_i_238/O[2]
                         net (fo=9, routed)           0.859    11.706    utt_n_60
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.302    12.008 r  led[6]_i_194/O
                         net (fo=1, routed)           0.787    12.795    led[6]_i_194_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.302 r  led_reg[6]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.302    led_reg[6]_i_139_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  led_reg[6]_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.416    led_reg[6]_i_84_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.638 r  led_reg[6]_i_44__0/O[0]
                         net (fo=3, routed)           0.643    14.281    led_reg[6]_i_44__0_n_7
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.299    14.580 r  led[6]_i_83__0/O
                         net (fo=1, routed)           0.000    14.580    utt/uut1/led_reg[6]_i_19_1[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.112 r  utt/uut1/led_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.112    utt/uut1/led_reg[6]_i_39_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  utt/uut1/led_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.226    utt/uut1/led_reg[6]_i_19_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.497 r  utt/uut1/led_reg[6]_i_7/CO[0]
                         net (fo=15, routed)          0.531    16.028    dec/uttc/led_reg[5]_1[0]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.373    16.401 r  dec/uttc/led[6]_i_2__0/O
                         net (fo=10, routed)          0.788    17.189    centenas00_in[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.585 r  led_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.585    led_reg[6]_i_25_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.804 r  led_reg[6]_i_24/O[0]
                         net (fo=1, routed)           0.447    18.251    utt/uut1/decenas3[4]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.295    18.546 r  utt/uut1/led[6]_i_9/O
                         net (fo=1, routed)           0.000    18.546    dec/led_reg[1][1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.189 f  dec/led_reg[6]_i_2/O[3]
                         net (fo=297, routed)         0.789    19.978    dec/decenas2[30]
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.307    20.285 r  dec/led[6]_i_278/O
                         net (fo=1, routed)           0.000    20.285    dec/led[6]_i_278_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.835 r  dec/led_reg[6]_i_129/CO[3]
                         net (fo=1, routed)           0.000    20.835    dec/led_reg[6]_i_129_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.949 r  dec/led_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.949    dec/led_reg[6]_i_75_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.063 r  dec/led_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.063    dec/led_reg[6]_i_31_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 r  dec/led_reg[6]_i_12/O[0]
                         net (fo=37, routed)          0.675    21.961    dec/led_reg[6]_i_12_n_7
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.299    22.260 r  dec/led[6]_i_388/O
                         net (fo=8, routed)           1.126    23.386    dec/led[6]_i_388_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    23.510 r  dec/led[6]_i_461/O
                         net (fo=1, routed)           0.000    23.510    dec/led[6]_i_461_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.060 r  dec/led_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.060    dec/led_reg[6]_i_348_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.282 r  dec/led_reg[6]_i_391/O[0]
                         net (fo=3, routed)           0.730    25.011    dec/led_reg[6]_i_391_n_7
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.299    25.310 r  dec/led[6]_i_252/O
                         net (fo=1, routed)           0.819    26.130    dec/led[6]_i_252_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.650 r  dec/led_reg[6]_i_118/CO[3]
                         net (fo=1, routed)           0.000    26.650    dec/led_reg[6]_i_118_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.869 r  dec/led_reg[6]_i_635/O[0]
                         net (fo=3, routed)           0.788    27.656    dec_n_125
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295    27.951 r  led[6]_i_670/O
                         net (fo=2, routed)           0.565    28.517    led[6]_i_670_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124    28.641 r  led[6]_i_626/O
                         net (fo=2, routed)           0.746    29.387    led[6]_i_626_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.511 r  led[6]_i_630/O
                         net (fo=1, routed)           0.000    29.511    dec/led_reg[6]_i_563_0[3]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.887 r  dec/led_reg[6]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.887    dec/led_reg[6]_i_568_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.004 r  dec/led_reg[6]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.004    dec/led_reg[6]_i_468_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.327 r  dec/led_reg[6]_i_354/O[1]
                         net (fo=3, routed)           0.645    30.971    dec_n_158
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.306    31.277 r  led[6]_i_466/O
                         net (fo=1, routed)           0.000    31.277    led[6]_i_466_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.827 r  led_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    31.827    led_reg[6]_i_349_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.941 r  led_reg[6]_i_214/CO[3]
                         net (fo=1, routed)           0.000    31.941    led_reg[6]_i_214_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.055 r  led_reg[6]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.055    led_reg[6]_i_102_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.277 r  led_reg[6]_i_43/O[0]
                         net (fo=3, routed)           0.584    32.861    dec/led_reg[6]_i_11_0[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.299    33.160 r  dec/led[6]_i_73__0/O
                         net (fo=1, routed)           0.000    33.160    dec/led[6]_i_73__0_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.710 r  dec/led_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    dec/led_reg[6]_i_26_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.867 r  dec/led_reg[6]_i_11/CO[1]
                         net (fo=5, routed)           0.556    34.423    dec/uttd/CO[0]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.329    34.752 r  dec/uttd/led[6]_i_3__0/O
                         net (fo=16, routed)          0.807    35.559    dec/uttd/dinero_reg[9][0]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    35.683 r  dec/uttd/led[6]_i_17/O
                         net (fo=1, routed)           0.171    35.854    dec/uttd/led[6]_i_17_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124    35.978 r  dec/uttd/led[6]_i_6/O
                         net (fo=7, routed)           0.548    36.526    dec/uttd/A[3]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.124    36.650 r  dec/uttd/led[2]_i_1__1/O
                         net (fo=1, routed)           0.000    36.650    dec/uttd/led[2]
    SLICE_X7Y100         FDRE                                         r  dec/uttd/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588    15.010    dec/uttd/clk_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  dec/uttd/led_reg[2]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.031    15.186    dec/uttd/led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -36.650    
  -------------------------------------------------------------------
                         slack                                -21.465    

Slack (VIOLATED) :        -21.339ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/uttd/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.265ns  (logic 14.919ns (47.718%)  route 16.346ns (52.282%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.705     5.308    utt/uut1/clk
    SLICE_X3Y75          FDRE                                         r  utt/uut1/dinero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  utt/uut1/dinero_reg[1]/Q
                         net (fo=31, routed)          1.152     6.915    utt/uut1/Q[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.039 r  utt/uut1/led[6]_i_183__0/O
                         net (fo=1, routed)           0.000     7.039    utt/uut1/led[6]_i_183__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.437 r  utt/uut1/led_reg[6]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.437    utt/uut1/led_reg[6]_i_125_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  utt/uut1/led_reg[6]_i_69/O[3]
                         net (fo=4, routed)           0.961     8.712    utt_n_25
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.306     9.018 r  led[6]_i_59/O
                         net (fo=2, routed)           0.706     9.724    led[6]_i_59_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  led[6]_i_63/O
                         net (fo=1, routed)           0.000     9.848    utt/uut1/led_reg[6]_i_10_1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.380 r  utt/uut1/led_reg[6]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    10.380    utt/uut1/led_reg[6]_i_26__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  utt/uut1/led_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.494    utt/uut1/led_reg[6]_i_10_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  utt/uut1/led_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.608    utt/uut1/led_reg[6]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.847 r  utt/uut1/led_reg[6]_i_238/O[2]
                         net (fo=9, routed)           0.859    11.706    utt_n_60
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.302    12.008 r  led[6]_i_194/O
                         net (fo=1, routed)           0.787    12.795    led[6]_i_194_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.302 r  led_reg[6]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.302    led_reg[6]_i_139_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  led_reg[6]_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.416    led_reg[6]_i_84_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.638 r  led_reg[6]_i_44__0/O[0]
                         net (fo=3, routed)           0.643    14.281    led_reg[6]_i_44__0_n_7
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.299    14.580 r  led[6]_i_83__0/O
                         net (fo=1, routed)           0.000    14.580    utt/uut1/led_reg[6]_i_19_1[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.112 r  utt/uut1/led_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.112    utt/uut1/led_reg[6]_i_39_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  utt/uut1/led_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.226    utt/uut1/led_reg[6]_i_19_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.497 r  utt/uut1/led_reg[6]_i_7/CO[0]
                         net (fo=15, routed)          0.531    16.028    dec/uttc/led_reg[5]_1[0]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.373    16.401 r  dec/uttc/led[6]_i_2__0/O
                         net (fo=10, routed)          0.788    17.189    centenas00_in[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.585 r  led_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.585    led_reg[6]_i_25_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.804 r  led_reg[6]_i_24/O[0]
                         net (fo=1, routed)           0.447    18.251    utt/uut1/decenas3[4]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.295    18.546 r  utt/uut1/led[6]_i_9/O
                         net (fo=1, routed)           0.000    18.546    dec/led_reg[1][1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.189 f  dec/led_reg[6]_i_2/O[3]
                         net (fo=297, routed)         0.789    19.978    dec/decenas2[30]
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.307    20.285 r  dec/led[6]_i_278/O
                         net (fo=1, routed)           0.000    20.285    dec/led[6]_i_278_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.835 r  dec/led_reg[6]_i_129/CO[3]
                         net (fo=1, routed)           0.000    20.835    dec/led_reg[6]_i_129_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.949 r  dec/led_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.949    dec/led_reg[6]_i_75_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.063 r  dec/led_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.063    dec/led_reg[6]_i_31_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 r  dec/led_reg[6]_i_12/O[0]
                         net (fo=37, routed)          0.675    21.961    dec/led_reg[6]_i_12_n_7
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.299    22.260 r  dec/led[6]_i_388/O
                         net (fo=8, routed)           1.126    23.386    dec/led[6]_i_388_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    23.510 r  dec/led[6]_i_461/O
                         net (fo=1, routed)           0.000    23.510    dec/led[6]_i_461_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.060 r  dec/led_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.060    dec/led_reg[6]_i_348_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.282 r  dec/led_reg[6]_i_391/O[0]
                         net (fo=3, routed)           0.730    25.011    dec/led_reg[6]_i_391_n_7
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.299    25.310 r  dec/led[6]_i_252/O
                         net (fo=1, routed)           0.819    26.130    dec/led[6]_i_252_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.650 r  dec/led_reg[6]_i_118/CO[3]
                         net (fo=1, routed)           0.000    26.650    dec/led_reg[6]_i_118_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.869 r  dec/led_reg[6]_i_635/O[0]
                         net (fo=3, routed)           0.788    27.656    dec_n_125
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295    27.951 r  led[6]_i_670/O
                         net (fo=2, routed)           0.565    28.517    led[6]_i_670_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124    28.641 r  led[6]_i_626/O
                         net (fo=2, routed)           0.746    29.387    led[6]_i_626_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.511 r  led[6]_i_630/O
                         net (fo=1, routed)           0.000    29.511    dec/led_reg[6]_i_563_0[3]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.887 r  dec/led_reg[6]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.887    dec/led_reg[6]_i_568_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.004 r  dec/led_reg[6]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.004    dec/led_reg[6]_i_468_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.327 r  dec/led_reg[6]_i_354/O[1]
                         net (fo=3, routed)           0.645    30.971    dec_n_158
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.306    31.277 r  led[6]_i_466/O
                         net (fo=1, routed)           0.000    31.277    led[6]_i_466_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.827 r  led_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    31.827    led_reg[6]_i_349_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.941 r  led_reg[6]_i_214/CO[3]
                         net (fo=1, routed)           0.000    31.941    led_reg[6]_i_214_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.055 r  led_reg[6]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.055    led_reg[6]_i_102_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.277 r  led_reg[6]_i_43/O[0]
                         net (fo=3, routed)           0.584    32.861    dec/led_reg[6]_i_11_0[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.299    33.160 r  dec/led[6]_i_73__0/O
                         net (fo=1, routed)           0.000    33.160    dec/led[6]_i_73__0_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.710 r  dec/led_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    dec/led_reg[6]_i_26_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.867 r  dec/led_reg[6]_i_11/CO[1]
                         net (fo=5, routed)           0.556    34.423    dec/uttd/CO[0]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.329    34.752 r  dec/uttd/led[6]_i_3__0/O
                         net (fo=16, routed)          0.807    35.559    dec/uttd/dinero_reg[9][0]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    35.683 r  dec/uttd/led[6]_i_17/O
                         net (fo=1, routed)           0.171    35.854    dec/uttd/led[6]_i_17_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124    35.978 r  dec/uttd/led[6]_i_6/O
                         net (fo=7, routed)           0.470    36.448    dec/uttd/A[3]
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    36.572 r  dec/uttd/led[5]_i_1__1/O
                         net (fo=1, routed)           0.000    36.572    dec/uttd/led[5]
    SLICE_X6Y101         FDRE                                         r  dec/uttd/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588    15.010    dec/uttd/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  dec/uttd/led_reg[5]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.079    15.234    dec/uttd/led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -36.572    
  -------------------------------------------------------------------
                         slack                                -21.339    

Slack (VIOLATED) :        -21.284ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/uttu/led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.081ns  (logic 14.919ns (48.000%)  route 16.162ns (52.000%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.705     5.308    utt/uut1/clk
    SLICE_X3Y75          FDRE                                         r  utt/uut1/dinero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  utt/uut1/dinero_reg[1]/Q
                         net (fo=31, routed)          1.152     6.915    utt/uut1/Q[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.039 r  utt/uut1/led[6]_i_183__0/O
                         net (fo=1, routed)           0.000     7.039    utt/uut1/led[6]_i_183__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.437 r  utt/uut1/led_reg[6]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.437    utt/uut1/led_reg[6]_i_125_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  utt/uut1/led_reg[6]_i_69/O[3]
                         net (fo=4, routed)           0.961     8.712    utt_n_25
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.306     9.018 r  led[6]_i_59/O
                         net (fo=2, routed)           0.706     9.724    led[6]_i_59_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  led[6]_i_63/O
                         net (fo=1, routed)           0.000     9.848    utt/uut1/led_reg[6]_i_10_1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.380 r  utt/uut1/led_reg[6]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    10.380    utt/uut1/led_reg[6]_i_26__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  utt/uut1/led_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.494    utt/uut1/led_reg[6]_i_10_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  utt/uut1/led_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.608    utt/uut1/led_reg[6]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.847 r  utt/uut1/led_reg[6]_i_238/O[2]
                         net (fo=9, routed)           0.859    11.706    utt_n_60
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.302    12.008 r  led[6]_i_194/O
                         net (fo=1, routed)           0.787    12.795    led[6]_i_194_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.302 r  led_reg[6]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.302    led_reg[6]_i_139_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  led_reg[6]_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.416    led_reg[6]_i_84_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.638 r  led_reg[6]_i_44__0/O[0]
                         net (fo=3, routed)           0.643    14.281    led_reg[6]_i_44__0_n_7
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.299    14.580 r  led[6]_i_83__0/O
                         net (fo=1, routed)           0.000    14.580    utt/uut1/led_reg[6]_i_19_1[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.112 r  utt/uut1/led_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.112    utt/uut1/led_reg[6]_i_39_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  utt/uut1/led_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.226    utt/uut1/led_reg[6]_i_19_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.497 r  utt/uut1/led_reg[6]_i_7/CO[0]
                         net (fo=15, routed)          0.531    16.028    dec/uttc/led_reg[5]_1[0]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.373    16.401 r  dec/uttc/led[6]_i_2__0/O
                         net (fo=10, routed)          0.788    17.189    centenas00_in[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.585 r  led_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.585    led_reg[6]_i_25_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.804 r  led_reg[6]_i_24/O[0]
                         net (fo=1, routed)           0.447    18.251    utt/uut1/decenas3[4]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.295    18.546 r  utt/uut1/led[6]_i_9/O
                         net (fo=1, routed)           0.000    18.546    dec/led_reg[1][1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.189 f  dec/led_reg[6]_i_2/O[3]
                         net (fo=297, routed)         0.789    19.978    dec/decenas2[30]
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.307    20.285 r  dec/led[6]_i_278/O
                         net (fo=1, routed)           0.000    20.285    dec/led[6]_i_278_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.835 r  dec/led_reg[6]_i_129/CO[3]
                         net (fo=1, routed)           0.000    20.835    dec/led_reg[6]_i_129_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.949 r  dec/led_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.949    dec/led_reg[6]_i_75_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.063 r  dec/led_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.063    dec/led_reg[6]_i_31_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 r  dec/led_reg[6]_i_12/O[0]
                         net (fo=37, routed)          0.675    21.961    dec/led_reg[6]_i_12_n_7
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.299    22.260 r  dec/led[6]_i_388/O
                         net (fo=8, routed)           1.126    23.386    dec/led[6]_i_388_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    23.510 r  dec/led[6]_i_461/O
                         net (fo=1, routed)           0.000    23.510    dec/led[6]_i_461_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.060 r  dec/led_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.060    dec/led_reg[6]_i_348_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.282 r  dec/led_reg[6]_i_391/O[0]
                         net (fo=3, routed)           0.730    25.011    dec/led_reg[6]_i_391_n_7
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.299    25.310 r  dec/led[6]_i_252/O
                         net (fo=1, routed)           0.819    26.130    dec/led[6]_i_252_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.650 r  dec/led_reg[6]_i_118/CO[3]
                         net (fo=1, routed)           0.000    26.650    dec/led_reg[6]_i_118_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.869 r  dec/led_reg[6]_i_635/O[0]
                         net (fo=3, routed)           0.788    27.656    dec_n_125
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295    27.951 r  led[6]_i_670/O
                         net (fo=2, routed)           0.565    28.517    led[6]_i_670_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124    28.641 r  led[6]_i_626/O
                         net (fo=2, routed)           0.746    29.387    led[6]_i_626_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.511 r  led[6]_i_630/O
                         net (fo=1, routed)           0.000    29.511    dec/led_reg[6]_i_563_0[3]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.887 r  dec/led_reg[6]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.887    dec/led_reg[6]_i_568_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.004 r  dec/led_reg[6]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.004    dec/led_reg[6]_i_468_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.327 r  dec/led_reg[6]_i_354/O[1]
                         net (fo=3, routed)           0.645    30.971    dec_n_158
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.306    31.277 r  led[6]_i_466/O
                         net (fo=1, routed)           0.000    31.277    led[6]_i_466_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.827 r  led_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    31.827    led_reg[6]_i_349_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.941 r  led_reg[6]_i_214/CO[3]
                         net (fo=1, routed)           0.000    31.941    led_reg[6]_i_214_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.055 r  led_reg[6]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.055    led_reg[6]_i_102_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.277 r  led_reg[6]_i_43/O[0]
                         net (fo=3, routed)           0.584    32.861    dec/led_reg[6]_i_11_0[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.299    33.160 r  dec/led[6]_i_73__0/O
                         net (fo=1, routed)           0.000    33.160    dec/led[6]_i_73__0_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.710 r  dec/led_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    dec/led_reg[6]_i_26_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.867 r  dec/led_reg[6]_i_11/CO[1]
                         net (fo=5, routed)           0.556    34.423    dec/uttd/CO[0]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.329    34.752 r  dec/uttd/led[6]_i_3__0/O
                         net (fo=16, routed)          0.623    35.375    dec/uttu/led[6]_i_2_0[0]
    SLICE_X9Y97          LUT4 (Prop_lut4_I1_O)        0.124    35.499 r  dec/uttu/led[6]_i_4/O
                         net (fo=1, routed)           0.303    35.802    dec/uttu/A[2]
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    35.926 r  dec/uttu/led[6]_i_2/O
                         net (fo=5, routed)           0.339    36.265    dec/uttu/led[6]_i_2_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.124    36.389 r  dec/uttu/led[6]_i_1/O
                         net (fo=1, routed)           0.000    36.389    dec/uttu/led[3]
    SLICE_X9Y100         FDRE                                         r  dec/uttu/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.509    14.931    dec/uttu/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  dec/uttu/led_reg[6]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)        0.029    15.105    dec/uttu/led_reg[6]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -36.389    
  -------------------------------------------------------------------
                         slack                                -21.284    

Slack (VIOLATED) :        -21.279ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/uttu/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.078ns  (logic 14.919ns (48.005%)  route 16.159ns (51.995%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.705     5.308    utt/uut1/clk
    SLICE_X3Y75          FDRE                                         r  utt/uut1/dinero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  utt/uut1/dinero_reg[1]/Q
                         net (fo=31, routed)          1.152     6.915    utt/uut1/Q[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.039 r  utt/uut1/led[6]_i_183__0/O
                         net (fo=1, routed)           0.000     7.039    utt/uut1/led[6]_i_183__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.437 r  utt/uut1/led_reg[6]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.437    utt/uut1/led_reg[6]_i_125_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  utt/uut1/led_reg[6]_i_69/O[3]
                         net (fo=4, routed)           0.961     8.712    utt_n_25
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.306     9.018 r  led[6]_i_59/O
                         net (fo=2, routed)           0.706     9.724    led[6]_i_59_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  led[6]_i_63/O
                         net (fo=1, routed)           0.000     9.848    utt/uut1/led_reg[6]_i_10_1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.380 r  utt/uut1/led_reg[6]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    10.380    utt/uut1/led_reg[6]_i_26__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  utt/uut1/led_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.494    utt/uut1/led_reg[6]_i_10_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  utt/uut1/led_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.608    utt/uut1/led_reg[6]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.847 r  utt/uut1/led_reg[6]_i_238/O[2]
                         net (fo=9, routed)           0.859    11.706    utt_n_60
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.302    12.008 r  led[6]_i_194/O
                         net (fo=1, routed)           0.787    12.795    led[6]_i_194_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.302 r  led_reg[6]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.302    led_reg[6]_i_139_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  led_reg[6]_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.416    led_reg[6]_i_84_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.638 r  led_reg[6]_i_44__0/O[0]
                         net (fo=3, routed)           0.643    14.281    led_reg[6]_i_44__0_n_7
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.299    14.580 r  led[6]_i_83__0/O
                         net (fo=1, routed)           0.000    14.580    utt/uut1/led_reg[6]_i_19_1[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.112 r  utt/uut1/led_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.112    utt/uut1/led_reg[6]_i_39_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  utt/uut1/led_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.226    utt/uut1/led_reg[6]_i_19_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.497 r  utt/uut1/led_reg[6]_i_7/CO[0]
                         net (fo=15, routed)          0.531    16.028    dec/uttc/led_reg[5]_1[0]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.373    16.401 r  dec/uttc/led[6]_i_2__0/O
                         net (fo=10, routed)          0.788    17.189    centenas00_in[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.585 r  led_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.585    led_reg[6]_i_25_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.804 r  led_reg[6]_i_24/O[0]
                         net (fo=1, routed)           0.447    18.251    utt/uut1/decenas3[4]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.295    18.546 r  utt/uut1/led[6]_i_9/O
                         net (fo=1, routed)           0.000    18.546    dec/led_reg[1][1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.189 f  dec/led_reg[6]_i_2/O[3]
                         net (fo=297, routed)         0.789    19.978    dec/decenas2[30]
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.307    20.285 r  dec/led[6]_i_278/O
                         net (fo=1, routed)           0.000    20.285    dec/led[6]_i_278_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.835 r  dec/led_reg[6]_i_129/CO[3]
                         net (fo=1, routed)           0.000    20.835    dec/led_reg[6]_i_129_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.949 r  dec/led_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.949    dec/led_reg[6]_i_75_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.063 r  dec/led_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.063    dec/led_reg[6]_i_31_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 r  dec/led_reg[6]_i_12/O[0]
                         net (fo=37, routed)          0.675    21.961    dec/led_reg[6]_i_12_n_7
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.299    22.260 r  dec/led[6]_i_388/O
                         net (fo=8, routed)           1.126    23.386    dec/led[6]_i_388_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    23.510 r  dec/led[6]_i_461/O
                         net (fo=1, routed)           0.000    23.510    dec/led[6]_i_461_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.060 r  dec/led_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.060    dec/led_reg[6]_i_348_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.282 r  dec/led_reg[6]_i_391/O[0]
                         net (fo=3, routed)           0.730    25.011    dec/led_reg[6]_i_391_n_7
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.299    25.310 r  dec/led[6]_i_252/O
                         net (fo=1, routed)           0.819    26.130    dec/led[6]_i_252_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.650 r  dec/led_reg[6]_i_118/CO[3]
                         net (fo=1, routed)           0.000    26.650    dec/led_reg[6]_i_118_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.869 r  dec/led_reg[6]_i_635/O[0]
                         net (fo=3, routed)           0.788    27.656    dec_n_125
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295    27.951 r  led[6]_i_670/O
                         net (fo=2, routed)           0.565    28.517    led[6]_i_670_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124    28.641 r  led[6]_i_626/O
                         net (fo=2, routed)           0.746    29.387    led[6]_i_626_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.511 r  led[6]_i_630/O
                         net (fo=1, routed)           0.000    29.511    dec/led_reg[6]_i_563_0[3]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.887 r  dec/led_reg[6]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.887    dec/led_reg[6]_i_568_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.004 r  dec/led_reg[6]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.004    dec/led_reg[6]_i_468_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.327 r  dec/led_reg[6]_i_354/O[1]
                         net (fo=3, routed)           0.645    30.971    dec_n_158
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.306    31.277 r  led[6]_i_466/O
                         net (fo=1, routed)           0.000    31.277    led[6]_i_466_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.827 r  led_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    31.827    led_reg[6]_i_349_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.941 r  led_reg[6]_i_214/CO[3]
                         net (fo=1, routed)           0.000    31.941    led_reg[6]_i_214_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.055 r  led_reg[6]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.055    led_reg[6]_i_102_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.277 r  led_reg[6]_i_43/O[0]
                         net (fo=3, routed)           0.584    32.861    dec/led_reg[6]_i_11_0[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.299    33.160 r  dec/led[6]_i_73__0/O
                         net (fo=1, routed)           0.000    33.160    dec/led[6]_i_73__0_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.710 r  dec/led_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    dec/led_reg[6]_i_26_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.867 r  dec/led_reg[6]_i_11/CO[1]
                         net (fo=5, routed)           0.556    34.423    dec/uttd/CO[0]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.329    34.752 r  dec/uttd/led[6]_i_3__0/O
                         net (fo=16, routed)          0.623    35.375    dec/uttu/led[6]_i_2_0[0]
    SLICE_X9Y97          LUT4 (Prop_lut4_I1_O)        0.124    35.499 r  dec/uttu/led[6]_i_4/O
                         net (fo=1, routed)           0.303    35.802    dec/uttu/A[2]
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    35.926 r  dec/uttu/led[6]_i_2/O
                         net (fo=5, routed)           0.336    36.262    dec/uttu/led[6]_i_2_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.124    36.386 r  dec/uttu/led[2]_i_1/O
                         net (fo=1, routed)           0.000    36.386    dec/uttu/led[2]
    SLICE_X9Y100         FDRE                                         r  dec/uttu/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.509    14.931    dec/uttu/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  dec/uttu/led_reg[2]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)        0.031    15.107    dec/uttu/led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -36.386    
  -------------------------------------------------------------------
                         slack                                -21.279    

Slack (VIOLATED) :        -21.263ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/uttd/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.139ns  (logic 14.919ns (47.912%)  route 16.220ns (52.089%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT2=4 LUT3=2 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.705     5.308    utt/uut1/clk
    SLICE_X3Y75          FDRE                                         r  utt/uut1/dinero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  utt/uut1/dinero_reg[1]/Q
                         net (fo=31, routed)          1.152     6.915    utt/uut1/Q[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.039 r  utt/uut1/led[6]_i_183__0/O
                         net (fo=1, routed)           0.000     7.039    utt/uut1/led[6]_i_183__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.437 r  utt/uut1/led_reg[6]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.437    utt/uut1/led_reg[6]_i_125_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  utt/uut1/led_reg[6]_i_69/O[3]
                         net (fo=4, routed)           0.961     8.712    utt_n_25
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.306     9.018 r  led[6]_i_59/O
                         net (fo=2, routed)           0.706     9.724    led[6]_i_59_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  led[6]_i_63/O
                         net (fo=1, routed)           0.000     9.848    utt/uut1/led_reg[6]_i_10_1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.380 r  utt/uut1/led_reg[6]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    10.380    utt/uut1/led_reg[6]_i_26__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  utt/uut1/led_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.494    utt/uut1/led_reg[6]_i_10_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  utt/uut1/led_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.608    utt/uut1/led_reg[6]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.847 r  utt/uut1/led_reg[6]_i_238/O[2]
                         net (fo=9, routed)           0.859    11.706    utt_n_60
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.302    12.008 r  led[6]_i_194/O
                         net (fo=1, routed)           0.787    12.795    led[6]_i_194_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.302 r  led_reg[6]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.302    led_reg[6]_i_139_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  led_reg[6]_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.416    led_reg[6]_i_84_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.638 r  led_reg[6]_i_44__0/O[0]
                         net (fo=3, routed)           0.643    14.281    led_reg[6]_i_44__0_n_7
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.299    14.580 r  led[6]_i_83__0/O
                         net (fo=1, routed)           0.000    14.580    utt/uut1/led_reg[6]_i_19_1[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.112 r  utt/uut1/led_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.112    utt/uut1/led_reg[6]_i_39_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  utt/uut1/led_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.226    utt/uut1/led_reg[6]_i_19_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.497 r  utt/uut1/led_reg[6]_i_7/CO[0]
                         net (fo=15, routed)          0.531    16.028    dec/uttc/led_reg[5]_1[0]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.373    16.401 r  dec/uttc/led[6]_i_2__0/O
                         net (fo=10, routed)          0.788    17.189    centenas00_in[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.585 r  led_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.585    led_reg[6]_i_25_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.804 r  led_reg[6]_i_24/O[0]
                         net (fo=1, routed)           0.447    18.251    utt/uut1/decenas3[4]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.295    18.546 r  utt/uut1/led[6]_i_9/O
                         net (fo=1, routed)           0.000    18.546    dec/led_reg[1][1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.189 f  dec/led_reg[6]_i_2/O[3]
                         net (fo=297, routed)         0.789    19.978    dec/decenas2[30]
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.307    20.285 r  dec/led[6]_i_278/O
                         net (fo=1, routed)           0.000    20.285    dec/led[6]_i_278_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.835 r  dec/led_reg[6]_i_129/CO[3]
                         net (fo=1, routed)           0.000    20.835    dec/led_reg[6]_i_129_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.949 r  dec/led_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.949    dec/led_reg[6]_i_75_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.063 r  dec/led_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.063    dec/led_reg[6]_i_31_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 r  dec/led_reg[6]_i_12/O[0]
                         net (fo=37, routed)          0.675    21.961    dec/led_reg[6]_i_12_n_7
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.299    22.260 r  dec/led[6]_i_388/O
                         net (fo=8, routed)           1.126    23.386    dec/led[6]_i_388_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    23.510 r  dec/led[6]_i_461/O
                         net (fo=1, routed)           0.000    23.510    dec/led[6]_i_461_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.060 r  dec/led_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.060    dec/led_reg[6]_i_348_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.282 r  dec/led_reg[6]_i_391/O[0]
                         net (fo=3, routed)           0.730    25.011    dec/led_reg[6]_i_391_n_7
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.299    25.310 r  dec/led[6]_i_252/O
                         net (fo=1, routed)           0.819    26.130    dec/led[6]_i_252_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.650 r  dec/led_reg[6]_i_118/CO[3]
                         net (fo=1, routed)           0.000    26.650    dec/led_reg[6]_i_118_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.869 r  dec/led_reg[6]_i_635/O[0]
                         net (fo=3, routed)           0.788    27.656    dec_n_125
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295    27.951 r  led[6]_i_670/O
                         net (fo=2, routed)           0.565    28.517    led[6]_i_670_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124    28.641 r  led[6]_i_626/O
                         net (fo=2, routed)           0.746    29.387    led[6]_i_626_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.511 r  led[6]_i_630/O
                         net (fo=1, routed)           0.000    29.511    dec/led_reg[6]_i_563_0[3]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.887 r  dec/led_reg[6]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.887    dec/led_reg[6]_i_568_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.004 r  dec/led_reg[6]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.004    dec/led_reg[6]_i_468_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.327 r  dec/led_reg[6]_i_354/O[1]
                         net (fo=3, routed)           0.645    30.971    dec_n_158
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.306    31.277 r  led[6]_i_466/O
                         net (fo=1, routed)           0.000    31.277    led[6]_i_466_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.827 r  led_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    31.827    led_reg[6]_i_349_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.941 r  led_reg[6]_i_214/CO[3]
                         net (fo=1, routed)           0.000    31.941    led_reg[6]_i_214_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.055 r  led_reg[6]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.055    led_reg[6]_i_102_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.277 r  led_reg[6]_i_43/O[0]
                         net (fo=3, routed)           0.584    32.861    dec/led_reg[6]_i_11_0[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.299    33.160 r  dec/led[6]_i_73__0/O
                         net (fo=1, routed)           0.000    33.160    dec/led[6]_i_73__0_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.710 r  dec/led_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    dec/led_reg[6]_i_26_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.867 r  dec/led_reg[6]_i_11/CO[1]
                         net (fo=5, routed)           0.556    34.423    dec/uttd/CO[0]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.329    34.752 r  dec/uttd/led[6]_i_3__0/O
                         net (fo=16, routed)          0.807    35.559    dec/uttd/dinero_reg[9][0]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    35.683 r  dec/uttd/led[6]_i_17/O
                         net (fo=1, routed)           0.171    35.854    dec/uttd/led[6]_i_17_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124    35.978 f  dec/uttd/led[6]_i_6/O
                         net (fo=7, routed)           0.344    36.322    dec/uttd/A[3]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.124    36.446 r  dec/uttd/led[0]_i_1__1/O
                         net (fo=1, routed)           0.000    36.446    dec/uttd/led[0]
    SLICE_X5Y100         FDRE                                         r  dec/uttd/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588    15.010    dec/uttd/clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  dec/uttd/led_reg[0]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.029    15.184    dec/uttd/led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -36.446    
  -------------------------------------------------------------------
                         slack                                -21.263    

Slack (VIOLATED) :        -21.259ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/uttd/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.138ns  (logic 14.919ns (47.913%)  route 16.219ns (52.087%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.705     5.308    utt/uut1/clk
    SLICE_X3Y75          FDRE                                         r  utt/uut1/dinero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  utt/uut1/dinero_reg[1]/Q
                         net (fo=31, routed)          1.152     6.915    utt/uut1/Q[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.039 r  utt/uut1/led[6]_i_183__0/O
                         net (fo=1, routed)           0.000     7.039    utt/uut1/led[6]_i_183__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.437 r  utt/uut1/led_reg[6]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.437    utt/uut1/led_reg[6]_i_125_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  utt/uut1/led_reg[6]_i_69/O[3]
                         net (fo=4, routed)           0.961     8.712    utt_n_25
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.306     9.018 r  led[6]_i_59/O
                         net (fo=2, routed)           0.706     9.724    led[6]_i_59_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  led[6]_i_63/O
                         net (fo=1, routed)           0.000     9.848    utt/uut1/led_reg[6]_i_10_1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.380 r  utt/uut1/led_reg[6]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    10.380    utt/uut1/led_reg[6]_i_26__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  utt/uut1/led_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.494    utt/uut1/led_reg[6]_i_10_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  utt/uut1/led_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.608    utt/uut1/led_reg[6]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.847 r  utt/uut1/led_reg[6]_i_238/O[2]
                         net (fo=9, routed)           0.859    11.706    utt_n_60
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.302    12.008 r  led[6]_i_194/O
                         net (fo=1, routed)           0.787    12.795    led[6]_i_194_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.302 r  led_reg[6]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.302    led_reg[6]_i_139_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  led_reg[6]_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.416    led_reg[6]_i_84_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.638 r  led_reg[6]_i_44__0/O[0]
                         net (fo=3, routed)           0.643    14.281    led_reg[6]_i_44__0_n_7
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.299    14.580 r  led[6]_i_83__0/O
                         net (fo=1, routed)           0.000    14.580    utt/uut1/led_reg[6]_i_19_1[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.112 r  utt/uut1/led_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.112    utt/uut1/led_reg[6]_i_39_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  utt/uut1/led_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.226    utt/uut1/led_reg[6]_i_19_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.497 r  utt/uut1/led_reg[6]_i_7/CO[0]
                         net (fo=15, routed)          0.531    16.028    dec/uttc/led_reg[5]_1[0]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.373    16.401 r  dec/uttc/led[6]_i_2__0/O
                         net (fo=10, routed)          0.788    17.189    centenas00_in[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.585 r  led_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.585    led_reg[6]_i_25_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.804 r  led_reg[6]_i_24/O[0]
                         net (fo=1, routed)           0.447    18.251    utt/uut1/decenas3[4]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.295    18.546 r  utt/uut1/led[6]_i_9/O
                         net (fo=1, routed)           0.000    18.546    dec/led_reg[1][1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.189 f  dec/led_reg[6]_i_2/O[3]
                         net (fo=297, routed)         0.789    19.978    dec/decenas2[30]
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.307    20.285 r  dec/led[6]_i_278/O
                         net (fo=1, routed)           0.000    20.285    dec/led[6]_i_278_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.835 r  dec/led_reg[6]_i_129/CO[3]
                         net (fo=1, routed)           0.000    20.835    dec/led_reg[6]_i_129_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.949 r  dec/led_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.949    dec/led_reg[6]_i_75_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.063 r  dec/led_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.063    dec/led_reg[6]_i_31_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 r  dec/led_reg[6]_i_12/O[0]
                         net (fo=37, routed)          0.675    21.961    dec/led_reg[6]_i_12_n_7
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.299    22.260 r  dec/led[6]_i_388/O
                         net (fo=8, routed)           1.126    23.386    dec/led[6]_i_388_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    23.510 r  dec/led[6]_i_461/O
                         net (fo=1, routed)           0.000    23.510    dec/led[6]_i_461_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.060 r  dec/led_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.060    dec/led_reg[6]_i_348_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.282 r  dec/led_reg[6]_i_391/O[0]
                         net (fo=3, routed)           0.730    25.011    dec/led_reg[6]_i_391_n_7
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.299    25.310 r  dec/led[6]_i_252/O
                         net (fo=1, routed)           0.819    26.130    dec/led[6]_i_252_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.650 r  dec/led_reg[6]_i_118/CO[3]
                         net (fo=1, routed)           0.000    26.650    dec/led_reg[6]_i_118_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.869 r  dec/led_reg[6]_i_635/O[0]
                         net (fo=3, routed)           0.788    27.656    dec_n_125
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295    27.951 r  led[6]_i_670/O
                         net (fo=2, routed)           0.565    28.517    led[6]_i_670_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124    28.641 r  led[6]_i_626/O
                         net (fo=2, routed)           0.746    29.387    led[6]_i_626_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.511 r  led[6]_i_630/O
                         net (fo=1, routed)           0.000    29.511    dec/led_reg[6]_i_563_0[3]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.887 r  dec/led_reg[6]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.887    dec/led_reg[6]_i_568_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.004 r  dec/led_reg[6]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.004    dec/led_reg[6]_i_468_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.327 r  dec/led_reg[6]_i_354/O[1]
                         net (fo=3, routed)           0.645    30.971    dec_n_158
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.306    31.277 r  led[6]_i_466/O
                         net (fo=1, routed)           0.000    31.277    led[6]_i_466_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.827 r  led_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    31.827    led_reg[6]_i_349_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.941 r  led_reg[6]_i_214/CO[3]
                         net (fo=1, routed)           0.000    31.941    led_reg[6]_i_214_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.055 r  led_reg[6]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.055    led_reg[6]_i_102_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.277 r  led_reg[6]_i_43/O[0]
                         net (fo=3, routed)           0.584    32.861    dec/led_reg[6]_i_11_0[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.299    33.160 r  dec/led[6]_i_73__0/O
                         net (fo=1, routed)           0.000    33.160    dec/led[6]_i_73__0_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.710 r  dec/led_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    dec/led_reg[6]_i_26_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.867 r  dec/led_reg[6]_i_11/CO[1]
                         net (fo=5, routed)           0.556    34.423    dec/uttd/CO[0]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.329    34.752 r  dec/uttd/led[6]_i_3__0/O
                         net (fo=16, routed)          0.807    35.559    dec/uttd/dinero_reg[9][0]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    35.683 r  dec/uttd/led[6]_i_17/O
                         net (fo=1, routed)           0.171    35.854    dec/uttd/led[6]_i_17_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124    35.978 r  dec/uttd/led[6]_i_6/O
                         net (fo=7, routed)           0.343    36.321    dec/uttd/A[3]
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.124    36.445 r  dec/uttd/led[1]_i_1__0/O
                         net (fo=1, routed)           0.000    36.445    dec/uttd/led[1]
    SLICE_X7Y100         FDRE                                         r  dec/uttd/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588    15.010    dec/uttd/clk_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  dec/uttd/led_reg[1]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.032    15.187    dec/uttd/led_reg[1]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -36.445    
  -------------------------------------------------------------------
                         slack                                -21.259    

Slack (VIOLATED) :        -21.258ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/uttd/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.136ns  (logic 14.919ns (47.916%)  route 16.217ns (52.084%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.705     5.308    utt/uut1/clk
    SLICE_X3Y75          FDRE                                         r  utt/uut1/dinero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  utt/uut1/dinero_reg[1]/Q
                         net (fo=31, routed)          1.152     6.915    utt/uut1/Q[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.039 r  utt/uut1/led[6]_i_183__0/O
                         net (fo=1, routed)           0.000     7.039    utt/uut1/led[6]_i_183__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.437 r  utt/uut1/led_reg[6]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.437    utt/uut1/led_reg[6]_i_125_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  utt/uut1/led_reg[6]_i_69/O[3]
                         net (fo=4, routed)           0.961     8.712    utt_n_25
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.306     9.018 r  led[6]_i_59/O
                         net (fo=2, routed)           0.706     9.724    led[6]_i_59_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  led[6]_i_63/O
                         net (fo=1, routed)           0.000     9.848    utt/uut1/led_reg[6]_i_10_1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.380 r  utt/uut1/led_reg[6]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    10.380    utt/uut1/led_reg[6]_i_26__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  utt/uut1/led_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.494    utt/uut1/led_reg[6]_i_10_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  utt/uut1/led_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.608    utt/uut1/led_reg[6]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.847 r  utt/uut1/led_reg[6]_i_238/O[2]
                         net (fo=9, routed)           0.859    11.706    utt_n_60
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.302    12.008 r  led[6]_i_194/O
                         net (fo=1, routed)           0.787    12.795    led[6]_i_194_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.302 r  led_reg[6]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.302    led_reg[6]_i_139_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  led_reg[6]_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.416    led_reg[6]_i_84_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.638 r  led_reg[6]_i_44__0/O[0]
                         net (fo=3, routed)           0.643    14.281    led_reg[6]_i_44__0_n_7
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.299    14.580 r  led[6]_i_83__0/O
                         net (fo=1, routed)           0.000    14.580    utt/uut1/led_reg[6]_i_19_1[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.112 r  utt/uut1/led_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.112    utt/uut1/led_reg[6]_i_39_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  utt/uut1/led_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.226    utt/uut1/led_reg[6]_i_19_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.497 r  utt/uut1/led_reg[6]_i_7/CO[0]
                         net (fo=15, routed)          0.531    16.028    dec/uttc/led_reg[5]_1[0]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.373    16.401 r  dec/uttc/led[6]_i_2__0/O
                         net (fo=10, routed)          0.788    17.189    centenas00_in[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.585 r  led_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.585    led_reg[6]_i_25_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.804 r  led_reg[6]_i_24/O[0]
                         net (fo=1, routed)           0.447    18.251    utt/uut1/decenas3[4]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.295    18.546 r  utt/uut1/led[6]_i_9/O
                         net (fo=1, routed)           0.000    18.546    dec/led_reg[1][1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.189 f  dec/led_reg[6]_i_2/O[3]
                         net (fo=297, routed)         0.789    19.978    dec/decenas2[30]
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.307    20.285 r  dec/led[6]_i_278/O
                         net (fo=1, routed)           0.000    20.285    dec/led[6]_i_278_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.835 r  dec/led_reg[6]_i_129/CO[3]
                         net (fo=1, routed)           0.000    20.835    dec/led_reg[6]_i_129_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.949 r  dec/led_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.949    dec/led_reg[6]_i_75_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.063 r  dec/led_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.063    dec/led_reg[6]_i_31_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 r  dec/led_reg[6]_i_12/O[0]
                         net (fo=37, routed)          0.675    21.961    dec/led_reg[6]_i_12_n_7
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.299    22.260 r  dec/led[6]_i_388/O
                         net (fo=8, routed)           1.126    23.386    dec/led[6]_i_388_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    23.510 r  dec/led[6]_i_461/O
                         net (fo=1, routed)           0.000    23.510    dec/led[6]_i_461_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.060 r  dec/led_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.060    dec/led_reg[6]_i_348_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.282 r  dec/led_reg[6]_i_391/O[0]
                         net (fo=3, routed)           0.730    25.011    dec/led_reg[6]_i_391_n_7
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.299    25.310 r  dec/led[6]_i_252/O
                         net (fo=1, routed)           0.819    26.130    dec/led[6]_i_252_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.650 r  dec/led_reg[6]_i_118/CO[3]
                         net (fo=1, routed)           0.000    26.650    dec/led_reg[6]_i_118_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.869 r  dec/led_reg[6]_i_635/O[0]
                         net (fo=3, routed)           0.788    27.656    dec_n_125
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295    27.951 r  led[6]_i_670/O
                         net (fo=2, routed)           0.565    28.517    led[6]_i_670_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124    28.641 r  led[6]_i_626/O
                         net (fo=2, routed)           0.746    29.387    led[6]_i_626_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.511 r  led[6]_i_630/O
                         net (fo=1, routed)           0.000    29.511    dec/led_reg[6]_i_563_0[3]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.887 r  dec/led_reg[6]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.887    dec/led_reg[6]_i_568_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.004 r  dec/led_reg[6]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.004    dec/led_reg[6]_i_468_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.327 r  dec/led_reg[6]_i_354/O[1]
                         net (fo=3, routed)           0.645    30.971    dec_n_158
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.306    31.277 r  led[6]_i_466/O
                         net (fo=1, routed)           0.000    31.277    led[6]_i_466_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.827 r  led_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    31.827    led_reg[6]_i_349_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.941 r  led_reg[6]_i_214/CO[3]
                         net (fo=1, routed)           0.000    31.941    led_reg[6]_i_214_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.055 r  led_reg[6]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.055    led_reg[6]_i_102_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.277 r  led_reg[6]_i_43/O[0]
                         net (fo=3, routed)           0.584    32.861    dec/led_reg[6]_i_11_0[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.299    33.160 r  dec/led[6]_i_73__0/O
                         net (fo=1, routed)           0.000    33.160    dec/led[6]_i_73__0_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.710 r  dec/led_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    dec/led_reg[6]_i_26_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.867 r  dec/led_reg[6]_i_11/CO[1]
                         net (fo=5, routed)           0.556    34.423    dec/uttd/CO[0]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.329    34.752 r  dec/uttd/led[6]_i_3__0/O
                         net (fo=16, routed)          0.807    35.559    dec/uttd/dinero_reg[9][0]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    35.683 r  dec/uttd/led[6]_i_17/O
                         net (fo=1, routed)           0.171    35.854    dec/uttd/led[6]_i_17_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124    35.978 r  dec/uttd/led[6]_i_6/O
                         net (fo=7, routed)           0.341    36.319    dec/uttd/A[3]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124    36.443 r  dec/uttd/led[3]_i_1__0/O
                         net (fo=1, routed)           0.000    36.443    dec/uttd/led[3]
    SLICE_X5Y100         FDRE                                         r  dec/uttd/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588    15.010    dec/uttd/clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  dec/uttd/led_reg[3]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.031    15.186    dec/uttd/led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -36.443    
  -------------------------------------------------------------------
                         slack                                -21.258    

Slack (VIOLATED) :        -21.240ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/uttu/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.089ns  (logic 14.919ns (47.988%)  route 16.170ns (52.012%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.705     5.308    utt/uut1/clk
    SLICE_X3Y75          FDRE                                         r  utt/uut1/dinero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  utt/uut1/dinero_reg[1]/Q
                         net (fo=31, routed)          1.152     6.915    utt/uut1/Q[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.039 r  utt/uut1/led[6]_i_183__0/O
                         net (fo=1, routed)           0.000     7.039    utt/uut1/led[6]_i_183__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.437 r  utt/uut1/led_reg[6]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.437    utt/uut1/led_reg[6]_i_125_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  utt/uut1/led_reg[6]_i_69/O[3]
                         net (fo=4, routed)           0.961     8.712    utt_n_25
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.306     9.018 r  led[6]_i_59/O
                         net (fo=2, routed)           0.706     9.724    led[6]_i_59_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  led[6]_i_63/O
                         net (fo=1, routed)           0.000     9.848    utt/uut1/led_reg[6]_i_10_1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.380 r  utt/uut1/led_reg[6]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    10.380    utt/uut1/led_reg[6]_i_26__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  utt/uut1/led_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.494    utt/uut1/led_reg[6]_i_10_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  utt/uut1/led_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.608    utt/uut1/led_reg[6]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.847 r  utt/uut1/led_reg[6]_i_238/O[2]
                         net (fo=9, routed)           0.859    11.706    utt_n_60
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.302    12.008 r  led[6]_i_194/O
                         net (fo=1, routed)           0.787    12.795    led[6]_i_194_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.302 r  led_reg[6]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.302    led_reg[6]_i_139_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  led_reg[6]_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.416    led_reg[6]_i_84_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.638 r  led_reg[6]_i_44__0/O[0]
                         net (fo=3, routed)           0.643    14.281    led_reg[6]_i_44__0_n_7
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.299    14.580 r  led[6]_i_83__0/O
                         net (fo=1, routed)           0.000    14.580    utt/uut1/led_reg[6]_i_19_1[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.112 r  utt/uut1/led_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.112    utt/uut1/led_reg[6]_i_39_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  utt/uut1/led_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.226    utt/uut1/led_reg[6]_i_19_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.497 r  utt/uut1/led_reg[6]_i_7/CO[0]
                         net (fo=15, routed)          0.531    16.028    dec/uttc/led_reg[5]_1[0]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.373    16.401 r  dec/uttc/led[6]_i_2__0/O
                         net (fo=10, routed)          0.788    17.189    centenas00_in[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.585 r  led_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.585    led_reg[6]_i_25_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.804 r  led_reg[6]_i_24/O[0]
                         net (fo=1, routed)           0.447    18.251    utt/uut1/decenas3[4]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.295    18.546 r  utt/uut1/led[6]_i_9/O
                         net (fo=1, routed)           0.000    18.546    dec/led_reg[1][1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.189 f  dec/led_reg[6]_i_2/O[3]
                         net (fo=297, routed)         0.789    19.978    dec/decenas2[30]
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.307    20.285 r  dec/led[6]_i_278/O
                         net (fo=1, routed)           0.000    20.285    dec/led[6]_i_278_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.835 r  dec/led_reg[6]_i_129/CO[3]
                         net (fo=1, routed)           0.000    20.835    dec/led_reg[6]_i_129_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.949 r  dec/led_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.949    dec/led_reg[6]_i_75_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.063 r  dec/led_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.063    dec/led_reg[6]_i_31_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 r  dec/led_reg[6]_i_12/O[0]
                         net (fo=37, routed)          0.675    21.961    dec/led_reg[6]_i_12_n_7
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.299    22.260 r  dec/led[6]_i_388/O
                         net (fo=8, routed)           1.126    23.386    dec/led[6]_i_388_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    23.510 r  dec/led[6]_i_461/O
                         net (fo=1, routed)           0.000    23.510    dec/led[6]_i_461_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.060 r  dec/led_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.060    dec/led_reg[6]_i_348_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.282 r  dec/led_reg[6]_i_391/O[0]
                         net (fo=3, routed)           0.730    25.011    dec/led_reg[6]_i_391_n_7
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.299    25.310 r  dec/led[6]_i_252/O
                         net (fo=1, routed)           0.819    26.130    dec/led[6]_i_252_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.650 r  dec/led_reg[6]_i_118/CO[3]
                         net (fo=1, routed)           0.000    26.650    dec/led_reg[6]_i_118_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.869 r  dec/led_reg[6]_i_635/O[0]
                         net (fo=3, routed)           0.788    27.656    dec_n_125
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295    27.951 r  led[6]_i_670/O
                         net (fo=2, routed)           0.565    28.517    led[6]_i_670_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124    28.641 r  led[6]_i_626/O
                         net (fo=2, routed)           0.746    29.387    led[6]_i_626_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.511 r  led[6]_i_630/O
                         net (fo=1, routed)           0.000    29.511    dec/led_reg[6]_i_563_0[3]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.887 r  dec/led_reg[6]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.887    dec/led_reg[6]_i_568_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.004 r  dec/led_reg[6]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.004    dec/led_reg[6]_i_468_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.327 r  dec/led_reg[6]_i_354/O[1]
                         net (fo=3, routed)           0.645    30.971    dec_n_158
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.306    31.277 r  led[6]_i_466/O
                         net (fo=1, routed)           0.000    31.277    led[6]_i_466_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.827 r  led_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    31.827    led_reg[6]_i_349_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.941 r  led_reg[6]_i_214/CO[3]
                         net (fo=1, routed)           0.000    31.941    led_reg[6]_i_214_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.055 r  led_reg[6]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.055    led_reg[6]_i_102_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.277 r  led_reg[6]_i_43/O[0]
                         net (fo=3, routed)           0.584    32.861    dec/led_reg[6]_i_11_0[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.299    33.160 r  dec/led[6]_i_73__0/O
                         net (fo=1, routed)           0.000    33.160    dec/led[6]_i_73__0_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.710 r  dec/led_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    dec/led_reg[6]_i_26_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.867 r  dec/led_reg[6]_i_11/CO[1]
                         net (fo=5, routed)           0.556    34.423    dec/uttd/CO[0]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.329    34.752 r  dec/uttd/led[6]_i_3__0/O
                         net (fo=16, routed)          0.623    35.375    dec/uttu/led[6]_i_2_0[0]
    SLICE_X9Y97          LUT4 (Prop_lut4_I1_O)        0.124    35.499 r  dec/uttu/led[6]_i_4/O
                         net (fo=1, routed)           0.303    35.802    dec/uttu/A[2]
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    35.926 r  dec/uttu/led[6]_i_2/O
                         net (fo=5, routed)           0.347    36.273    dec/uttu/led[6]_i_2_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124    36.397 r  dec/uttu/led[0]_i_1/O
                         net (fo=1, routed)           0.000    36.397    dec/uttu/led[0]
    SLICE_X8Y100         FDRE                                         r  dec/uttu/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.509    14.931    dec/uttu/clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  dec/uttu/led_reg[0]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)        0.081    15.157    dec/uttu/led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -36.397    
  -------------------------------------------------------------------
                         slack                                -21.240    

Slack (VIOLATED) :        -21.233ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/uttd/led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.157ns  (logic 14.919ns (47.884%)  route 16.238ns (52.116%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.705     5.308    utt/uut1/clk
    SLICE_X3Y75          FDRE                                         r  utt/uut1/dinero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  utt/uut1/dinero_reg[1]/Q
                         net (fo=31, routed)          1.152     6.915    utt/uut1/Q[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.039 r  utt/uut1/led[6]_i_183__0/O
                         net (fo=1, routed)           0.000     7.039    utt/uut1/led[6]_i_183__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.437 r  utt/uut1/led_reg[6]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.437    utt/uut1/led_reg[6]_i_125_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  utt/uut1/led_reg[6]_i_69/O[3]
                         net (fo=4, routed)           0.961     8.712    utt_n_25
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.306     9.018 r  led[6]_i_59/O
                         net (fo=2, routed)           0.706     9.724    led[6]_i_59_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  led[6]_i_63/O
                         net (fo=1, routed)           0.000     9.848    utt/uut1/led_reg[6]_i_10_1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.380 r  utt/uut1/led_reg[6]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    10.380    utt/uut1/led_reg[6]_i_26__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  utt/uut1/led_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.494    utt/uut1/led_reg[6]_i_10_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  utt/uut1/led_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.608    utt/uut1/led_reg[6]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.847 r  utt/uut1/led_reg[6]_i_238/O[2]
                         net (fo=9, routed)           0.859    11.706    utt_n_60
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.302    12.008 r  led[6]_i_194/O
                         net (fo=1, routed)           0.787    12.795    led[6]_i_194_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.302 r  led_reg[6]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.302    led_reg[6]_i_139_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  led_reg[6]_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.416    led_reg[6]_i_84_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.638 r  led_reg[6]_i_44__0/O[0]
                         net (fo=3, routed)           0.643    14.281    led_reg[6]_i_44__0_n_7
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.299    14.580 r  led[6]_i_83__0/O
                         net (fo=1, routed)           0.000    14.580    utt/uut1/led_reg[6]_i_19_1[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.112 r  utt/uut1/led_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.112    utt/uut1/led_reg[6]_i_39_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  utt/uut1/led_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.226    utt/uut1/led_reg[6]_i_19_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.497 r  utt/uut1/led_reg[6]_i_7/CO[0]
                         net (fo=15, routed)          0.531    16.028    dec/uttc/led_reg[5]_1[0]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.373    16.401 r  dec/uttc/led[6]_i_2__0/O
                         net (fo=10, routed)          0.788    17.189    centenas00_in[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.585 r  led_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.585    led_reg[6]_i_25_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.804 r  led_reg[6]_i_24/O[0]
                         net (fo=1, routed)           0.447    18.251    utt/uut1/decenas3[4]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.295    18.546 r  utt/uut1/led[6]_i_9/O
                         net (fo=1, routed)           0.000    18.546    dec/led_reg[1][1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.189 f  dec/led_reg[6]_i_2/O[3]
                         net (fo=297, routed)         0.789    19.978    dec/decenas2[30]
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.307    20.285 r  dec/led[6]_i_278/O
                         net (fo=1, routed)           0.000    20.285    dec/led[6]_i_278_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.835 r  dec/led_reg[6]_i_129/CO[3]
                         net (fo=1, routed)           0.000    20.835    dec/led_reg[6]_i_129_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.949 r  dec/led_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.949    dec/led_reg[6]_i_75_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.063 r  dec/led_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.063    dec/led_reg[6]_i_31_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 r  dec/led_reg[6]_i_12/O[0]
                         net (fo=37, routed)          0.675    21.961    dec/led_reg[6]_i_12_n_7
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.299    22.260 r  dec/led[6]_i_388/O
                         net (fo=8, routed)           1.126    23.386    dec/led[6]_i_388_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    23.510 r  dec/led[6]_i_461/O
                         net (fo=1, routed)           0.000    23.510    dec/led[6]_i_461_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.060 r  dec/led_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.060    dec/led_reg[6]_i_348_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.282 r  dec/led_reg[6]_i_391/O[0]
                         net (fo=3, routed)           0.730    25.011    dec/led_reg[6]_i_391_n_7
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.299    25.310 r  dec/led[6]_i_252/O
                         net (fo=1, routed)           0.819    26.130    dec/led[6]_i_252_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.650 r  dec/led_reg[6]_i_118/CO[3]
                         net (fo=1, routed)           0.000    26.650    dec/led_reg[6]_i_118_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.869 r  dec/led_reg[6]_i_635/O[0]
                         net (fo=3, routed)           0.788    27.656    dec_n_125
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295    27.951 r  led[6]_i_670/O
                         net (fo=2, routed)           0.565    28.517    led[6]_i_670_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124    28.641 r  led[6]_i_626/O
                         net (fo=2, routed)           0.746    29.387    led[6]_i_626_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.511 r  led[6]_i_630/O
                         net (fo=1, routed)           0.000    29.511    dec/led_reg[6]_i_563_0[3]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.887 r  dec/led_reg[6]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.887    dec/led_reg[6]_i_568_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.004 r  dec/led_reg[6]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.004    dec/led_reg[6]_i_468_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.327 r  dec/led_reg[6]_i_354/O[1]
                         net (fo=3, routed)           0.645    30.971    dec_n_158
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.306    31.277 r  led[6]_i_466/O
                         net (fo=1, routed)           0.000    31.277    led[6]_i_466_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.827 r  led_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    31.827    led_reg[6]_i_349_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.941 r  led_reg[6]_i_214/CO[3]
                         net (fo=1, routed)           0.000    31.941    led_reg[6]_i_214_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.055 r  led_reg[6]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.055    led_reg[6]_i_102_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.277 r  led_reg[6]_i_43/O[0]
                         net (fo=3, routed)           0.584    32.861    dec/led_reg[6]_i_11_0[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.299    33.160 r  dec/led[6]_i_73__0/O
                         net (fo=1, routed)           0.000    33.160    dec/led[6]_i_73__0_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.710 r  dec/led_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    dec/led_reg[6]_i_26_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.867 r  dec/led_reg[6]_i_11/CO[1]
                         net (fo=5, routed)           0.556    34.423    dec/uttd/CO[0]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.329    34.752 r  dec/uttd/led[6]_i_3__0/O
                         net (fo=16, routed)          0.807    35.559    dec/uttd/dinero_reg[9][0]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    35.683 r  dec/uttd/led[6]_i_17/O
                         net (fo=1, routed)           0.171    35.854    dec/uttd/led[6]_i_17_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124    35.978 r  dec/uttd/led[6]_i_6/O
                         net (fo=7, routed)           0.362    36.340    dec/uttd/A[3]
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    36.464 r  dec/uttd/led[6]_i_1__1/O
                         net (fo=1, routed)           0.000    36.464    dec/uttd/led[6]
    SLICE_X6Y101         FDRE                                         r  dec/uttd/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588    15.010    dec/uttd/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  dec/uttd/led_reg[6]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.077    15.232    dec/uttd/led_reg[6]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -36.464    
  -------------------------------------------------------------------
                         slack                                -21.233    

Slack (VIOLATED) :        -21.226ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/uttd/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.154ns  (logic 14.919ns (47.888%)  route 16.235ns (52.112%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.705     5.308    utt/uut1/clk
    SLICE_X3Y75          FDRE                                         r  utt/uut1/dinero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  utt/uut1/dinero_reg[1]/Q
                         net (fo=31, routed)          1.152     6.915    utt/uut1/Q[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.039 r  utt/uut1/led[6]_i_183__0/O
                         net (fo=1, routed)           0.000     7.039    utt/uut1/led[6]_i_183__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.437 r  utt/uut1/led_reg[6]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.437    utt/uut1/led_reg[6]_i_125_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  utt/uut1/led_reg[6]_i_69/O[3]
                         net (fo=4, routed)           0.961     8.712    utt_n_25
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.306     9.018 r  led[6]_i_59/O
                         net (fo=2, routed)           0.706     9.724    led[6]_i_59_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  led[6]_i_63/O
                         net (fo=1, routed)           0.000     9.848    utt/uut1/led_reg[6]_i_10_1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.380 r  utt/uut1/led_reg[6]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    10.380    utt/uut1/led_reg[6]_i_26__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  utt/uut1/led_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.494    utt/uut1/led_reg[6]_i_10_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  utt/uut1/led_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.608    utt/uut1/led_reg[6]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.847 r  utt/uut1/led_reg[6]_i_238/O[2]
                         net (fo=9, routed)           0.859    11.706    utt_n_60
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.302    12.008 r  led[6]_i_194/O
                         net (fo=1, routed)           0.787    12.795    led[6]_i_194_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.302 r  led_reg[6]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.302    led_reg[6]_i_139_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  led_reg[6]_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.416    led_reg[6]_i_84_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.638 r  led_reg[6]_i_44__0/O[0]
                         net (fo=3, routed)           0.643    14.281    led_reg[6]_i_44__0_n_7
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.299    14.580 r  led[6]_i_83__0/O
                         net (fo=1, routed)           0.000    14.580    utt/uut1/led_reg[6]_i_19_1[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.112 r  utt/uut1/led_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.112    utt/uut1/led_reg[6]_i_39_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  utt/uut1/led_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.226    utt/uut1/led_reg[6]_i_19_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.497 r  utt/uut1/led_reg[6]_i_7/CO[0]
                         net (fo=15, routed)          0.531    16.028    dec/uttc/led_reg[5]_1[0]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.373    16.401 r  dec/uttc/led[6]_i_2__0/O
                         net (fo=10, routed)          0.788    17.189    centenas00_in[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.585 r  led_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.585    led_reg[6]_i_25_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.804 r  led_reg[6]_i_24/O[0]
                         net (fo=1, routed)           0.447    18.251    utt/uut1/decenas3[4]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.295    18.546 r  utt/uut1/led[6]_i_9/O
                         net (fo=1, routed)           0.000    18.546    dec/led_reg[1][1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.189 f  dec/led_reg[6]_i_2/O[3]
                         net (fo=297, routed)         0.789    19.978    dec/decenas2[30]
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.307    20.285 r  dec/led[6]_i_278/O
                         net (fo=1, routed)           0.000    20.285    dec/led[6]_i_278_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.835 r  dec/led_reg[6]_i_129/CO[3]
                         net (fo=1, routed)           0.000    20.835    dec/led_reg[6]_i_129_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.949 r  dec/led_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.949    dec/led_reg[6]_i_75_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.063 r  dec/led_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.063    dec/led_reg[6]_i_31_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 r  dec/led_reg[6]_i_12/O[0]
                         net (fo=37, routed)          0.675    21.961    dec/led_reg[6]_i_12_n_7
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.299    22.260 r  dec/led[6]_i_388/O
                         net (fo=8, routed)           1.126    23.386    dec/led[6]_i_388_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    23.510 r  dec/led[6]_i_461/O
                         net (fo=1, routed)           0.000    23.510    dec/led[6]_i_461_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.060 r  dec/led_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.060    dec/led_reg[6]_i_348_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.282 r  dec/led_reg[6]_i_391/O[0]
                         net (fo=3, routed)           0.730    25.011    dec/led_reg[6]_i_391_n_7
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.299    25.310 r  dec/led[6]_i_252/O
                         net (fo=1, routed)           0.819    26.130    dec/led[6]_i_252_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.650 r  dec/led_reg[6]_i_118/CO[3]
                         net (fo=1, routed)           0.000    26.650    dec/led_reg[6]_i_118_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.869 r  dec/led_reg[6]_i_635/O[0]
                         net (fo=3, routed)           0.788    27.656    dec_n_125
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295    27.951 r  led[6]_i_670/O
                         net (fo=2, routed)           0.565    28.517    led[6]_i_670_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124    28.641 r  led[6]_i_626/O
                         net (fo=2, routed)           0.746    29.387    led[6]_i_626_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.511 r  led[6]_i_630/O
                         net (fo=1, routed)           0.000    29.511    dec/led_reg[6]_i_563_0[3]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.887 r  dec/led_reg[6]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.887    dec/led_reg[6]_i_568_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.004 r  dec/led_reg[6]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.004    dec/led_reg[6]_i_468_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.327 r  dec/led_reg[6]_i_354/O[1]
                         net (fo=3, routed)           0.645    30.971    dec_n_158
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.306    31.277 r  led[6]_i_466/O
                         net (fo=1, routed)           0.000    31.277    led[6]_i_466_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.827 r  led_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    31.827    led_reg[6]_i_349_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.941 r  led_reg[6]_i_214/CO[3]
                         net (fo=1, routed)           0.000    31.941    led_reg[6]_i_214_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.055 r  led_reg[6]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.055    led_reg[6]_i_102_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.277 r  led_reg[6]_i_43/O[0]
                         net (fo=3, routed)           0.584    32.861    dec/led_reg[6]_i_11_0[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.299    33.160 r  dec/led[6]_i_73__0/O
                         net (fo=1, routed)           0.000    33.160    dec/led[6]_i_73__0_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.710 r  dec/led_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.710    dec/led_reg[6]_i_26_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.867 r  dec/led_reg[6]_i_11/CO[1]
                         net (fo=5, routed)           0.556    34.423    dec/uttd/CO[0]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.329    34.752 r  dec/uttd/led[6]_i_3__0/O
                         net (fo=16, routed)          0.807    35.559    dec/uttd/dinero_reg[9][0]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    35.683 r  dec/uttd/led[6]_i_17/O
                         net (fo=1, routed)           0.171    35.854    dec/uttd/led[6]_i_17_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124    35.978 r  dec/uttd/led[6]_i_6/O
                         net (fo=7, routed)           0.359    36.337    dec/uttd/A[3]
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    36.461 r  dec/uttd/led[4]_i_1__1/O
                         net (fo=1, routed)           0.000    36.461    dec/uttd/led[4]
    SLICE_X6Y101         FDRE                                         r  dec/uttd/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588    15.010    dec/uttd/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  dec/uttd/led_reg[4]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.081    15.236    dec/uttd/led_reg[4]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -36.461    
  -------------------------------------------------------------------
                         slack                                -21.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dec/clockdiv/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/clockdiv/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.599     1.518    dec/clockdiv/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  dec/clockdiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dec/clockdiv/counter_reg[2]/Q
                         net (fo=8, routed)           0.085     1.745    dec/clockdiv/counter[2]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  dec/clockdiv/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    dec/clockdiv/data0[5]
    SLICE_X1Y102         FDRE                                         r  dec/clockdiv/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.872     2.037    dec/clockdiv/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  dec/clockdiv/counter_reg[5]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.092     1.623    dec/clockdiv/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dec/clockdiv/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/clockdiv/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.503%)  route 0.098ns (34.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.599     1.518    dec/clockdiv/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  dec/clockdiv/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dec/clockdiv/counter_reg[1]/Q
                         net (fo=8, routed)           0.098     1.757    dec/clockdiv/counter[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  dec/clockdiv/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.802    dec/clockdiv/data0[6]
    SLICE_X1Y102         FDRE                                         r  dec/clockdiv/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.872     2.037    dec/clockdiv/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  dec/clockdiv/counter_reg[6]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.091     1.622    dec/clockdiv/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 utt/uut1/state_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.510    utt/uut1/clk
    SLICE_X5Y73          FDRE                                         r  utt/uut1/state_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  utt/uut1/state_out_reg[0]/Q
                         net (fo=2, routed)           0.108     1.759    utt/utt0/siguiente1[0]
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  utt/utt0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    utt/siguiente_estado[0]
    SLICE_X4Y73          FDRE                                         r  utt/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     2.024    utt/clk
    SLICE_X4Y73          FDRE                                         r  utt/state_reg[0]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.091     1.614    utt/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 utt/deb3/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/deb3/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.526%)  route 0.138ns (49.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.510    utt/deb3/clk
    SLICE_X0Y74          FDRE                                         r  utt/deb3/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  utt/deb3/Q1_reg/Q
                         net (fo=3, routed)           0.138     1.789    utt/deb3/Q1_0
    SLICE_X1Y74          FDRE                                         r  utt/deb3/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.861     2.026    utt/deb3/clk
    SLICE_X1Y74          FDRE                                         r  utt/deb3/Q2_reg/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.070     1.593    utt/deb3/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dec/clockdiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/clockdiv/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.599     1.518    dec/clockdiv/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  dec/clockdiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dec/clockdiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.122     1.781    dec/clockdiv/counter[7]
    SLICE_X1Y102         LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  dec/clockdiv/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.826    dec/clockdiv/data0[7]
    SLICE_X1Y102         FDRE                                         r  dec/clockdiv/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.872     2.037    dec/clockdiv/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  dec/clockdiv/counter_reg[7]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.092     1.610    dec/clockdiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 utt/uut1/state_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.714%)  route 0.148ns (44.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.510    utt/uut1/clk
    SLICE_X5Y73          FDRE                                         r  utt/uut1/state_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  utt/uut1/state_out_reg[1]/Q
                         net (fo=2, routed)           0.148     1.799    utt/utt0/siguiente1[1]
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  utt/utt0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    utt/siguiente_estado[1]
    SLICE_X4Y73          FDRE                                         r  utt/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     2.024    utt/clk
    SLICE_X4Y73          FDRE                                         r  utt/state_reg[1]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.092     1.615    utt/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 utt/deb2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/deb2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.510    utt/deb2/clk
    SLICE_X0Y75          FDRE                                         r  utt/deb2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  utt/deb2/Q1_reg/Q
                         net (fo=6, routed)           0.210     1.861    utt/deb2/Q1_0
    SLICE_X0Y73          FDRE                                         r  utt/deb2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.862     2.027    utt/deb2/clk
    SLICE_X0Y73          FDRE                                         r  utt/deb2/Q2_reg/C
                         clock pessimism             -0.479     1.547    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.070     1.617    utt/deb2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 utt/uut1/state_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/uut1/state_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.628%)  route 0.154ns (45.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.510    utt/uut1/clk
    SLICE_X5Y73          FDRE                                         r  utt/uut1/state_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  utt/uut1/state_out_reg[1]/Q
                         net (fo=2, routed)           0.154     1.806    utt/uut1/siguiente1[1]
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  utt/uut1/state_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    utt/uut1/state_out[1]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  utt/uut1/state_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     2.024    utt/uut1/clk
    SLICE_X5Y73          FDRE                                         r  utt/uut1/state_out_reg[1]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.092     1.602    utt/uut1/state_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 utt/uut1/state_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/uut1/state_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.510    utt/uut1/clk
    SLICE_X5Y73          FDRE                                         r  utt/uut1/state_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  utt/uut1/state_out_reg[0]/Q
                         net (fo=2, routed)           0.167     1.819    utt/uut1/siguiente1[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  utt/uut1/state_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    utt/uut1/state_out[0]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  utt/uut1/state_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     2.024    utt/uut1/clk
    SLICE_X5Y73          FDRE                                         r  utt/uut1/state_out_reg[0]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.091     1.601    utt/uut1/state_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 utt/deb1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/deb1/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.091%)  route 0.194ns (57.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.510    utt/deb1/clk
    SLICE_X0Y74          FDRE                                         r  utt/deb1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  utt/deb1/Q2_reg/Q
                         net (fo=3, routed)           0.194     1.845    utt/deb1/Q2
    SLICE_X0Y74          FDRE                                         r  utt/deb1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.861     2.026    utt/deb1/clk
    SLICE_X0Y74          FDRE                                         r  utt/deb1/Q3_reg/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.066     1.576    utt/deb1/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     dec/uttc/led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    dec/uttc/led_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     dec/uttc/led_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    dec/uttc/led_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    dec/clockdiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    dec/clockdiv/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    dec/clockdiv/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    dec/clockdiv/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    dec/clockdiv/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     utt/uut1/state_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     utt/uut1/state_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     utt/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     utt/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     utt/uut1/dinero_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     utt/uut1/dinero_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     utt/compuerta_dinero2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     utt/compuerta_dinero_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     utt/compuerta_refresco_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     utt/deb0/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     dec/uttu/led_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     dec/uttu/led_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     dec/uttc/led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    dec/uttc/led_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     dec/uttc/led_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    dec/uttc/led_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    dec/clockdiv/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    dec/clockdiv/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    dec/clockdiv/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    dec/clockdiv/counter_reg[3]/C



