<!DOCTYPE html>

<html>
<head>
<meta charset="utf-8"/>
<title>
   bug_tracking
  </title>
<style>
   body {
      font-family: Arial, sans-serif;
      margin: 40px;
    }
    h1 {
      text-align: center;
    }
    table {
      border-collapse: collapse;
      width: 60%;
      margin-left: auto;
      margin-right: auto;
    }
    th, td {
      border: 1px solid #333;
      padding: 8px 12px;
      text-align: left;
    }
    th {
      background-color: #f4f4f4;
    }
  </style>
</head>
<body>
<h1>
   SVD Bugs Caught by LIDAR
  </h1>
<table>
<tr><th>Bug ID</th> <th>SVD File</th> <th>Bug Description</th> <th>PR</th> <th>Status</th></tr>
<tr><td>1</td> <td>stm32f100</td> <td>FSMC_BCR1: reset value: svd = 0x30D0, agent = 0x30DB</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>2</td> <td>stm32f100</td> <td>FSMC_BCR2: reset value: svd = 0x30D0, agent = 0x30D2</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>3</td> <td>stm32f100</td> <td>FSMC_BCR3: reset value: svd = 0x30D0, agent = 0x30D2</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>4</td> <td>stm32f100</td> <td>FSMC_BCR4: reset value: svd = 0x30D0, agent = 0x30D2</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>5</td> <td>stm32f100</td> <td>FSMC_BTR1: reset value: svd = 0xFFFF_FFFF, RM = 0x0FFF_FFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>6</td> <td>stm32f100</td> <td>FSMC_BTR2: reset value: svd = 0xFFFF_FFFF, RM = 0x0FFF_FFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>7</td> <td>stm32f100</td> <td>FSMC_BTR3: reset value: svd = 0xFFFF_FFFF, RM = 0x0FFF_FFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>8</td> <td>stm32f100</td> <td>FSMC_BTR4: reset value: svd = 0xFFFF_FFFF, RM= 0x0FFF_FFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>9</td> <td>stm32f100</td> <td>TIM1_ARR: reset value: svd = 0x0, agent = 0xFFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>10</td> <td>stm32f100</td> <td>TIM2_ARR: reset value: svd = 0x0, agent = 0xFFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>11</td> <td>stm32f100</td> <td>TIM6_ARR: reset value: svd = 0x0, agent = 0xFFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>12</td> <td>stm32f100</td> <td>TIM12_ARR: reset value: svd = 0x0, agent = 0xFFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1264">link</a></td> <td>Merged</td></tr>
<tr><td>13</td> <td>stm32f100</td> <td>TIM13_ARR: reset value: svd = 0x0, agent = 0xFFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>14</td> <td>stm32f100</td> <td>USART1_DR: reset value: svd = 0x0, agent = 0xXXXX_XXXX</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1269">link</a></td> <td>Merged</td></tr>
<tr><td>15</td> <td>stm32f405, stm32407, stm32415, stm32417</td> <td>TIM6_ARR: reset value: svd = 0x0, agent = 0xFFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>16</td> <td>stm32f405, stm32407, stm32415, stm32417</td> <td>FSMC_BCR1: reset value: svd = 0x30D0, agent = 0x30DB</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>17</td> <td>stm32f405, stm32407, stm32415, stm32417</td> <td>FSMC_BCR2: reset value: svd = 0x30D0, RM = 0x30D2</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>18</td> <td>stm32f405, stm32407, stm32415, stm32417</td> <td>FSMC_BCR3: reset value: svd = 0x30D0, RM = 0x30D2</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>19</td> <td>stm32f405, stm32407, stm32415, stm32417</td> <td>FSMC_BCR4: reset value: svd = 0x30D0, RM = 0x30D2</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>20</td> <td>stm32f405, stm32407, stm32415, stm32417</td> <td>FSMC_BTR1: reset value: svd = 0xFFFF_FFFF, RM = 0x0FFF_FFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>21</td> <td>stm32f405, stm32407, stm32415, stm32417</td> <td>FSMC_BTR2: reset value: svd = 0xFFFF_FFFF, RM = 0x0FFF_FFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>22</td> <td>stm32f405, stm32407, stm32415, stm32417</td> <td>FSMC_BTR3: reset value: svd = 0xFFFF_FFFF, RM = 0x0FFF_FFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>23</td> <td>stm32f405, stm32407, stm32415, stm32417</td> <td>FSMC_BTR4: reset value: svd = 0xFFFF_FFFF, RM = 0x0FFF_FFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>24</td> <td>stm32f427, stm32f429, stm32f437, stm32f439</td> <td>TIM6_ARR: reset value: svd = 0x0, agent = 0xFFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>25</td> <td>stm32f427, stm32f429, stm32f437, stm32f439</td> <td>FMC_BCR1: reset value: svd = 0x30D0, agent = 0x30DB</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>26</td> <td>stm32f427, stm32f429, stm32f437, stm32f439</td> <td>FMC_BCR2: reset value: svd = 0x30D0, RM = 0x30D2</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>27</td> <td>stm32f427, stm32f429, stm32f437, stm32f439</td> <td>FMC_BCR3: reset value: svd = 0x30D0, RM = 0x30D2</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>28</td> <td>stm32f427, stm32f429, stm32f437, stm32f439</td> <td>FMC_BCR4: reset value: svd = 0x30D0, RM = 0x30D2</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>29</td> <td>stm32f427, stm32f429, stm32f437, stm32f439</td> <td>FMC_BTR1: reset value: svd = 0xFFFF_FFFF, RM = 0x0FFF_FFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>30</td> <td>stm32f427, stm32f429, stm32f437, stm32f439</td> <td>FMC_BTR2: reset value: svd = 0xFFFF_FFFF, RM = 0x0FFF_FFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>31</td> <td>stm32f427, stm32f429, stm32f437, stm32f439</td> <td>FMC_BTR3: reset value: svd = 0xFFFF_FFFF, RM = 0x0FFF_FFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>32</td> <td>stm32f427, stm32f429, stm32f437, stm32f439</td> <td>FMC_BTR4: reset value: svd = 0xFFFF_FFFF, RM = 0x0FFF_FFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1276">link</a></td> <td>Merged</td></tr>
<tr><td>33</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>adc_cfgr2: reset_value: svd = 0x8000, agent = 0x0, RM =</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1274">link</a></td> <td>Merged</td></tr>
<tr><td>34</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>adc_tr: reset_value: svd = 0xFFF, agent = 0xFFF0000, RM =</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1274">link</a></td> <td>Merged</td></tr>
<tr><td>35</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>flash_acr: reset_value: svd = 0x30, agent = 0x0, RM =</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1274">link</a></td> <td>Merged</td></tr>
<tr><td>36</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>rcc_bdcr: reset_value: svd = 0x0, agent = 0x18, RM =</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1274">link</a></td> <td>Merged</td></tr>
<tr><td>37</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>spi1_cr2: reset_value: svd = 0x0, agent = 0x700, RM =</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1274">link</a></td> <td>Merged</td></tr>
<tr><td>38</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>spi1_i2spr: reset_value: svd = 0x10, agent = 0x2, RM =</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1274">link</a></td> <td>Merged</td></tr>
<tr><td>39</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>tim1_arr: reset_value: svd = 0x0, agent = 0xFFFF, RM =</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1274">link</a></td> <td>Merged</td></tr>
<tr><td>40</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>tim2_arr: reset_value: svd = 0x0, agent = 0xFFFFFFFF, RM =</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1274">link</a></td> <td>Merged</td></tr>
<tr><td>41</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>tim6_arr: reset_value: svd = 0x0, agent = 0xFFFF, RM =</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1274">link</a></td> <td>Merged</td></tr>
<tr><td>42</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>tim14_arr: reset_value: svd = 0x0, agent = 0xFFFFFFFF, RM = 0xFFFF</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1274">link</a></td> <td>Merged</td></tr>
<tr><td>43</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>tim15_arr: reset_value: svd = 0x0, agent = 0xFFFF, RM =</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1274">link</a></td> <td>Merged</td></tr>
<tr><td>44</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>tim16_arr: reset_value: svd = 0x0, agent = 0xFFFF, RM =</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1274">link</a></td> <td>Merged</td></tr>
<tr><td>45</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>cec_cfgr_brestp: bit_offset: svd = 9, agent = 4</td> <td></td> <td>Patched</td></tr>
<tr><td>46</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>cec_cfgr_rxtol: bit_offset: svd = 8, agent = 3</td> <td></td> <td>Patched</td></tr>
<tr><td>47</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>cec_cfgr_lstn: bit_offset: svd = 4, agent = 31 </td> <td></td> <td>Patched</td></tr>
<tr><td>48</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>cec_cfgr_bregen: bit_offset: svd = 10, agent = 5</td> <td></td> <td>Patched</td></tr>
<tr><td>49</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>cec_cfgr_lbpegen: bit_offset: svd = 11, agent = 6</td> <td></td> <td>Patched</td></tr>
<tr><td>50</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>rcc_cr2_hsi48cal: bit_width: svd = 1, agent = 8</td> <td></td> <td>Patched</td></tr>
<tr><td>51</td> <td>stm32f0x1</td> <td>flash_obr_ram_parity_check: bit_width: svd = 0, agent = 1</td> <td></td> <td>Patched</td></tr>
<tr><td>52</td> <td>stm32f0x1, stm32f0x2, stm32f0x8</td> <td>crc_init: address_offset: svd = 0xC, agent = 0x10</td> <td></td> <td>Patched</td></tr>
<tr><td>53</td> <td>stm32f0x0</td> <td>adc_cfgr2: reset_value: svd = 0x8000, agent = 0x0, RM = </td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1277">link</a></td> <td>Merged</td></tr>
<tr><td>54</td> <td>stm32f0x0</td> <td>adc_tr: reset_value: svd = 0xFFF, agent = 0xFFF0000, RM = </td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1277">link</a></td> <td>Merged</td></tr>
<tr><td>55</td> <td>stm32f0x0</td> <td>flash_obr: reset_value: svd = 0x3FFFFF2, agent = 0xXXXXXX0X, RM = 0xXXXX XX0X</td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1277">link</a></td> <td>Merged</td></tr>
<tr><td>56</td> <td>stm32f0x0</td> <td>rcc_bdcr: reset_value: svd = 0x0, agent = 0x18, RM = </td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1277">link</a></td> <td>Merged</td></tr>
<tr><td>57</td> <td>stm32f0x0</td> <td>spi1_cr2: reset_value: svd = 0x0, agent = 0x700, RM = </td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1277">link</a></td> <td>Merged</td></tr>
<tr><td>58</td> <td>stm32f0x0</td> <td>tim1_arr: reset_value: svd = 0x0, agent = 0xFFFF, RM = </td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1277">link</a></td> <td>Merged</td></tr>
<tr><td>59</td> <td>stm32f0x0</td> <td>tim3_arr: reset_value: svd = 0x0, agent = 0xFFFFFFFF, RM = </td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1277">link</a></td> <td>Merged</td></tr>
<tr><td>60</td> <td>stm32f0x0</td> <td>tim6_arr: reset_value: svd = 0x0, agent = 0xFFFF, RM = </td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1277">link</a></td> <td>Merged</td></tr>
<tr><td>61</td> <td>stm32f0x0</td> <td>tim14_arr: reset_value: svd = 0x0, agent = 0xFFFF, RM = </td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1277">link</a></td> <td>Merged</td></tr>
<tr><td>62</td> <td>stm32f0x0</td> <td>tim15_arr: reset_value: svd = 0x0, agent = 0xFFFF, RM = </td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1277">link</a></td> <td>Merged</td></tr>
<tr><td>63</td> <td>stm32f0x0</td> <td>tim16_arr: reset_value: svd = 0x0, agent = 0xFFFF, RM = </td> <td><a href="https://github.com/stm32-rs/stm32-rs/pull/1277">link</a></td> <td>Merged</td></tr>
<tr><td>64</td> <td>stm32f0x0</td> <td>crc_init: address_offset: svd = 0xC, agent = 0x10, RM = </td> <td></td> <td>Patched</td></tr>
</table>
</body>
</html>
