
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001244                       # Number of seconds simulated
sim_ticks                                  1244422500                       # Number of ticks simulated
final_tick                               4803291731000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               66003990                       # Simulator instruction rate (inst/s)
host_op_rate                                154313562                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               56151957                       # Simulator tick rate (ticks/s)
host_mem_usage                                1545852                       # Number of bytes of host memory used
host_seconds                                    22.16                       # Real time elapsed on the host
sim_insts                                  1462757268                       # Number of instructions simulated
sim_ops                                    3419846689                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        16728                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          416                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           32704                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           43392                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              93240                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         32704                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        36544                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           36544                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2091                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           52                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              511                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              678                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3332                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           571                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                571                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13442380                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       334292                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           26280463                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           34869186                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              74926321                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      26280463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         26280463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        29366232                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             29366232                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        29366232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13442380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       334292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          26280463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          34869186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total            104292553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3332                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        571                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      571                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 212992                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   36864                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   93240                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                36544                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                50                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                51                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                22                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                19                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               289                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               316                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               852                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               165                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               763                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               165                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              149                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               49                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               62                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               63                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              194                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              119                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                27                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                53                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                66                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                82                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               68                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               70                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1242434000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2143                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1189                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  571                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    3106                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     201                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1182                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    211.546531                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   132.569626                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   254.169546                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          581     49.15%     49.15% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          300     25.38%     74.53% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          113      9.56%     84.09% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           58      4.91%     89.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           23      1.95%     90.95% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           14      1.18%     92.13% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           18      1.52%     93.65% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           11      0.93%     94.59% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           64      5.41%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1182                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean      98.085714                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     65.981541                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev     97.952681                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             7     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             8     22.86%     42.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             6     17.14%     60.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      8.57%     68.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            1      2.86%     71.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      2.86%     74.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      2.86%     77.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            1      2.86%     80.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            3      8.57%     88.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      2.86%     91.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::288-303            1      2.86%     94.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::304-319            1      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::400-415            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.457143                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.436600                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.852086                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               27     77.14%     77.14% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                8     22.86%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     66245250                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               128645250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   16640000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     19905.42                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                38655.42                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       171.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        29.62                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     74.93                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     29.37                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      23.80                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2448                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     276                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 73.56                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                48.34                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     318327.95                       # Average gap between requests
system.mem_cntrl.pageHitRate                    69.86                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4333980                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2303565                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                12609240                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 934380                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         94654560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             54817470                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              3044640                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       306001080                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       120188640                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         38906880                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              637885785                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            512.595831                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1117985000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3972000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      40124000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    134297250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    312995250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      84192500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    671004500                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4119780                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2182125                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                11195520                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                2072340                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             48071520                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3701280                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       280641780                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       117500640                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         60463980                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              620915685                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            498.958903                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1125743250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      5250000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      38594000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    212816500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    305364250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      71139250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    611519750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  446988                       # Number of BP lookups
system.cpu.branchPred.condPredicted            446988                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             52620                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               374296                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   44432                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10761                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.227872                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          374296                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             101042                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           273254                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        37148                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      359414                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      227544                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8767                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2061                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      282141                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1421                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2510671000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2488845                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             579860                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2034647                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      446988                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             145474                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1613450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  114346                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      48457                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1671                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         39403                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    276162                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20760                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     710                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2340040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.712960                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.078738                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1699223     72.62%     72.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57869      2.47%     75.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30973      1.32%     76.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    37325      1.60%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36340      1.55%     79.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33172      1.42%     80.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    32555      1.39%     82.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30609      1.31%     83.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   381974     16.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2340040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.179597                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.817507                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   544689                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1212178                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    458489                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 67511                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  57173                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3588187                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  57173                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   587986                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  559382                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         356606                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    478332                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                300561                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3358856                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3337                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  25316                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  17536                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 237987                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3688950                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8421113                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5187474                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11806                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1965834                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1723145                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14376                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14403                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    282971                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               439405                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              278932                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             34646                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            32838                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2973856                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16898                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2566428                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             20372                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1228896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1792800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5229                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2340040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.096745                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.981220                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1581928     67.60%     67.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              195530      8.36%     75.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              128453      5.49%     81.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              103972      4.44%     85.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               94982      4.06%     89.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               86391      3.69%     93.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               77175      3.30%     96.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               45729      1.95%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25880      1.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2340040                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25502     66.85%     66.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    43      0.11%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8980     23.54%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3588      9.41%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                15      0.04%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               18      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             34941      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1905751     74.26%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1483      0.06%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1816      0.07%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3023      0.12%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               379110     14.77%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              238816      9.31%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1388      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             96      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2566428                       # Type of FU issued
system.cpu.iq.rate                           1.031172                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       38146                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014863                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7521760                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4209961                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2397930                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9654                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10890                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4079                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2564882                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4751                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            31751                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       181323                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          680                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1235                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        88188                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1370                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2226                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  57173                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  295937                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                150299                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2990754                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4964                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                439405                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               278932                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15388                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1252                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                148561                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1235                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16125                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        54301                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                70426                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2448837                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                350629                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            106866                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       576103                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   243046                       # Number of branches executed
system.cpu.iew.exec_stores                     225474                       # Number of stores executed
system.cpu.iew.exec_rate                     0.983925                       # Inst execution rate
system.cpu.iew.wb_sent                        2419842                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2402009                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1581061                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2538175                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.965110                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622913                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1227560                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             54630                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2137632                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.824220                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.905184                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1604350     75.05%     75.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       190886      8.93%     83.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        77167      3.61%     87.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        78228      3.66%     91.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        45237      2.12%     93.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        28778      1.35%     94.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17258      0.81%     95.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12236      0.57%     96.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        83492      3.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2137632                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               941207                       # Number of instructions committed
system.cpu.commit.committedOps                1761878                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         448831                       # Number of memory references committed
system.cpu.commit.loads                        258086                       # Number of loads committed
system.cpu.commit.membars                        1114                       # Number of memory barriers committed
system.cpu.commit.branches                     188660                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1744129                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19893                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14780      0.84%      0.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1293519     73.42%     74.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1274      0.07%     74.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1652      0.09%     74.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          257632     14.62%     89.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         190745     10.83%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1761878                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 83492                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5037997                       # The number of ROB reads
system.cpu.rob.rob_writes                     6185227                       # The number of ROB writes
system.cpu.timesIdled                            7339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          148805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      941207                       # Number of Instructions Simulated
system.cpu.committedOps                       1761878                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.644312                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.644312                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.378170                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.378170                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3618607                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1915756                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6501                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3434                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1093933                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   708445                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1109677                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13121                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21296                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              452687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21296                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.256903                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1032436                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1032436                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       289744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          289744                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       181650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         181650                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          554                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           554                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        471394                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           471394                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       471948                       # number of overall hits
system.cpu.dcache.overall_hits::total          471948                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21642                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9038                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9038                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2942                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        30680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        33622                       # number of overall misses
system.cpu.dcache.overall_misses::total         33622                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    287566000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    287566000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    161926486                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    161926486                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    449492486                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    449492486                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    449492486                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    449492486                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       311386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       311386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       190688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       190688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3496                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3496                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       502074                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       502074                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       505570                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       505570                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.069502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069502                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047397                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047397                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841533                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841533                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.066503                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066503                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13287.404122                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13287.404122                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17916.185661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17916.185661                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14650.993677                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14650.993677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13368.999048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13368.999048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2682                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               306                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.764706                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17517                       # number of writebacks
system.cpu.dcache.writebacks::total             17517                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        11680                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11680                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        11749                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11749                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        11749                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11749                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9962                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8969                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2942                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2942                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18931                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18931                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21873                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21873                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    139545500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    139545500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    151912986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    151912986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     36913000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     36913000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    291458486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    291458486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    328371486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    328371486                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841533                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841533                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043264                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043264                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14007.779562                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14007.779562                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16937.561155                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16937.561155                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12546.906866                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12546.906866                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15395.831493                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15395.831493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15012.640516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15012.640516                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20672                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.822376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              253426                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20672                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.259385                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.822376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            573025                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           573025                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       252967                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          252967                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        252967                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           252967                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       252967                       # number of overall hits
system.cpu.icache.overall_hits::total          252967                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        23195                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         23195                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        23195                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          23195                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        23195                       # number of overall misses
system.cpu.icache.overall_misses::total         23195                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    334582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    334582000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    334582000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    334582000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    334582000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    334582000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       276162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       276162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       276162                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       276162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       276162                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       276162                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083991                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083991                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083991                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083991                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083991                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14424.746713                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14424.746713                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14424.746713                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14424.746713                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14424.746713                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14424.746713                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          312                       # number of writebacks
system.cpu.icache.writebacks::total               312                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2495                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2495                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2495                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2495                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2495                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2495                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20700                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20700                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    288013000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    288013000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    288013000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    288013000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    288013000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    288013000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074956                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074956                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074956                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074956                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13913.671498                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13913.671498                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13913.671498                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13913.671498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13913.671498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13913.671498                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          84541                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        42500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          478                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            14689                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        13992                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          697                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                21710                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               38472                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18400                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24694                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               577                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              577                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8393                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8393                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          33603                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        62027                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        70515                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  132542                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1341888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2520700                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3862588                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             27056                       # Total snoops (count)
system.l2bus.snoopTraffic                       75656                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              65538                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.242043                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.452472                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    50372     76.86%     76.86% # Request fanout histogram
system.l2bus.snoop_fanout::1                    14469     22.08%     98.94% # Request fanout histogram
system.l2bus.snoop_fanout::2                      697      1.06%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                65538                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             60402000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.9                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            4521000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            31083436                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32651984                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1126                       # number of replacements
system.l2cache.tags.tagsinuse            32329.052150                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14017                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1126                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                12.448490                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9522.544319                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22796.507831                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.290605                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.695694                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.986604                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32342                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6883                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24757                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.987000                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               676813                       # Number of tag accesses
system.l2cache.tags.data_accesses              676813                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17829                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17829                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           31                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              31                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7810                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7810                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        20143                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12722                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32865                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            20143                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20532                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               40675                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           20143                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20532                       # number of overall hits
system.l2cache.overall_hits::total              40675                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          546                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           546                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          583                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            583                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          511                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          181                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          692                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            511                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            764                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1275                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           511                       # number of overall misses
system.l2cache.overall_misses::cpu.data           764                       # number of overall misses
system.l2cache.overall_misses::total             1275                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13396000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13396000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     42484500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     42484500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     44939500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     21799000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     66738500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     44939500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     64283500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    109223000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     44939500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     64283500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    109223000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17829                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17829                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          577                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          577                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8393                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8393                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20654                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12903                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        33557                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20654                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21296                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41950                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20654                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21296                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41950                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.946274                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.946274                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.069463                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.069463                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.024741                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.014028                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.020622                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.024741                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.035875                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.030393                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.024741                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.035875                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.030393                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24534.798535                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24534.798535                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 72872.212693                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 72872.212693                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 87944.227006                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 120436.464088                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 96442.919075                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 87944.227006                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 84140.706806                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 85665.098039                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 87944.227006                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 84140.706806                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 85665.098039                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             571                       # number of writebacks
system.l2cache.writebacks::total                  571                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          546                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          546                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          583                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          583                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          511                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          181                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          692                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          511                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          764                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1275                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          511                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          764                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1275                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7935999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7935999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     36654500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     36654500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     39829500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     19989000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     59818500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     39829500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     56643500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     96473000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     39829500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     56643500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     96473000                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.946274                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.946274                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.069463                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.069463                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.024741                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.014028                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020622                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.024741                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.035875                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.030393                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.024741                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.035875                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.030393                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14534.796703                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14534.796703                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62872.212693                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62872.212693                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 77944.227006                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 110436.464088                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86442.919075                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 77944.227006                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 74140.706806                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 75665.098039                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 77944.227006                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 74140.706806                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 75665.098039                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         24310                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        23121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23821                       # Transaction distribution
system.membus.trans_dist::ReadResp              24513                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          571                       # Transaction distribution
system.membus.trans_dist::CleanEvict              555                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              632                       # Transaction distribution
system.membus.trans_dist::ReadExReq               497                       # Transaction distribution
system.membus.trans_dist::ReadExResp              497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           692                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        20178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        20178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       112640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       113140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        16728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        16728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  130752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            21331                       # Total snoops (count)
system.membus.snoopTraffic                     170648                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25888                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.825209                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.379796                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4525     17.48%     17.48% # Request fanout histogram
system.membus.snoop_fanout::1                   21363     82.52%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25888                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14353498                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3603749                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5476089                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18544701                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4803291731000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001893                       # Number of seconds simulated
sim_ticks                                  1893440000                       # Number of ticks simulated
final_tick                               4803940748500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               41803229                       # Simulator instruction rate (inst/s)
host_op_rate                                 97725861                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54090797                       # Simulator tick rate (ticks/s)
host_mem_usage                                1567356                       # Number of bytes of host memory used
host_seconds                                    35.00                       # Real time elapsed on the host
sim_insts                                  1463313882                       # Number of instructions simulated
sim_ops                                    3420876794                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        26752                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          664                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           34240                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           55808                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             117464                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        34240                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         34240                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        41856                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           41856                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3344                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           83                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              535                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              872                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4834                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           654                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                654                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     14128781                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       350684                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           18083488                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           29474396                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              62037350                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      18083488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         18083488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        22105797                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             22105797                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        22105797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     14128781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       350684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          18083488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          29474396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             84143147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4834                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        654                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      654                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 309120                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   42112                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  117464                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                41856                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                54                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                58                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                23                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                24                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               432                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               536                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1330                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               277                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8              1178                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               169                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              152                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               52                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               63                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               67                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              280                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              135                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                30                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                26                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                52                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                56                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                20                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                71                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                84                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               96                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               78                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1891370500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3427                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1407                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  654                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4576                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     230                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     42                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     41                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1555                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    226.119614                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   138.978899                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   268.920017                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          736     47.33%     47.33% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          394     25.34%     72.67% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          146      9.39%     82.06% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           79      5.08%     87.14% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           38      2.44%     89.58% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           23      1.48%     91.06% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           25      1.61%     92.67% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           13      0.84%     93.50% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151          101      6.50%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1555                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     114.725000                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     74.259110                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    114.556444                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             7     17.50%     17.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             9     22.50%     40.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             6     15.00%     55.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      7.50%     62.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            2      5.00%     67.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      2.50%     70.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      2.50%     72.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            1      2.50%     75.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            3      7.50%     82.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            2      5.00%     87.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::288-303            1      2.50%     90.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::304-319            1      2.50%     92.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::336-351            1      2.50%     95.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::400-415            1      2.50%     97.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::432-447            1      2.50%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            40                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.450000                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.429687                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.845804                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               31     77.50%     77.50% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                9     22.50%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            40                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     96947500                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               187510000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   24150000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20071.95                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                38821.95                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       163.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        22.24                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     62.04                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     22.11                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.28                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.01                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3622                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     315                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.99                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                48.17                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     344637.48                       # Average gap between requests
system.mem_cntrl.pageHitRate                    71.79                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  5990460                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3184005                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                19535040                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1106640                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         145055040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             79621590                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4574400                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       475739100                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       186529920                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         52622280                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              974049825                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            514.433954                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1707079500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      5730000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      61474000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    179938750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    485767500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     119540750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1043152000                       # Time in different power states
system.mem_cntrl_1.actEnergy                  5112240                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2717220                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                14994000                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                2328120                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         141981840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             66729330                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              6146400                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       413991000                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       194775840                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         94130640                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              942906630                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            497.986010                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1723865250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      9318000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      60264000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    320876250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    506592750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      92712000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    903938250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  716265                       # Number of BP lookups
system.cpu.branchPred.condPredicted            716265                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             84393                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               599675                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   70087                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              17245                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.217629                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          599675                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             160755                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           438920                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        59494                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      571839                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      359783                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14287                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3359                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      449698                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2190                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3159688500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3786880                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             921144                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3258686                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      716265                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             230842                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2423864                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  183448                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      74115                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2891                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         62158                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           45                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    440151                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 33217                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                    1144                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3575941                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.791510                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.128394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2554647     71.44%     71.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    90486      2.53%     73.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    49815      1.39%     75.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    58186      1.63%     76.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    57882      1.62%     78.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    52472      1.47%     80.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    51816      1.45%     81.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    48219      1.35%     82.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   612418     17.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3575941                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.189144                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.860520                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   867654                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1777102                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    730802                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                108659                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  91724                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5734560                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  91724                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   936824                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  818419                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         484901                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    763241                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                480832                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5365198                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5400                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  41780                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  33276                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 376062                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5908812                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13497038                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8303416                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             15103                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3129791                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2779033                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              22164                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          22212                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    450419                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               703091                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              442030                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             52141                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48025                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4745268                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25313                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4081721                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             32927                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1978608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2911171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           8242                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3575941                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.141440                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.008440                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2370107     66.28%     66.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              311058      8.70%     74.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              204454      5.72%     80.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              165006      4.61%     85.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              151439      4.23%     89.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              137242      3.84%     93.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              122885      3.44%     96.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               72539      2.03%     98.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               41211      1.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3575941                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   40422     67.91%     67.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    53      0.09%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13615     22.87%     90.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5381      9.04%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                19      0.03%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               31      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             57369      1.41%      1.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3030936     74.26%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2390      0.06%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3286      0.08%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3924      0.10%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               604171     14.80%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              377735      9.25%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1754      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            152      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4081721                       # Type of FU issued
system.cpu.iq.rate                           1.077859                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       59521                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014582                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11819344                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6737001                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3811566                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12487                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              13985                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5316                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4077717                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6156                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49368                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       295006                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1027                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1852                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       140434                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2056                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3294                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  91724                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  406051                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                233787                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4770581                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8010                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                703091                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               442030                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23504                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1942                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                231172                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1852                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26147                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        87350                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               113497                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3891871                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                557372                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            172370                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       913730                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   386898                       # Number of branches executed
system.cpu.iew.exec_stores                     356358                       # Number of stores executed
system.cpu.iew.exec_rate                     1.027725                       # Inst execution rate
system.cpu.iew.wb_sent                        3845511                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3816882                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2519078                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4053497                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.007923                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621458                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1976997                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17071                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             87842                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3250515                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.858936                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.934205                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2401916     73.89%     73.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       305952      9.41%     83.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       122535      3.77%     87.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       124315      3.82%     90.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        71530      2.20%     93.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        45835      1.41%     94.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27444      0.84%     95.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19847      0.61%     95.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       131141      4.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3250515                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1497821                       # Number of instructions committed
system.cpu.commit.committedOps                2791983                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         709683                       # Number of memory references committed
system.cpu.commit.loads                        408087                       # Number of loads committed
system.cpu.commit.membars                        1214                       # Number of memory barriers committed
system.cpu.commit.branches                     300032                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2763679                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30585                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24612      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2050286     73.43%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2061      0.07%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3007      0.11%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          407505     14.60%     89.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         301596     10.80%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2791983                       # Class of committed instruction
system.cpu.commit.bw_lim_events                131141                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7879721                       # The number of ROB reads
system.cpu.rob.rob_writes                     9869611                       # The number of ROB writes
system.cpu.timesIdled                           11591                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          210939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1497821                       # Number of Instructions Simulated
system.cpu.committedOps                       2791983                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.528259                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.528259                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.395529                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.395529                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5755394                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3047977                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8447                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4467                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1759440                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1138061                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1761946                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20078                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             34061                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              813307                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35085                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.181046                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          775                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1641637                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1641637                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       460301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          460301                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       287061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         287061                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          848                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           848                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        747362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           747362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       748210                       # number of overall hits
system.cpu.dcache.overall_hits::total          748210                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        36580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36580                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14524                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4474                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4474                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        51104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51104                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        55578                       # number of overall misses
system.cpu.dcache.overall_misses::total         55578                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    462642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    462642500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    249366483                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    249366483                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    712008983                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    712008983                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    712008983                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    712008983                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       496881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       496881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       301585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       301585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5322                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5322                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       798466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       798466                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       803788                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       803788                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.073619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073619                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048159                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048159                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.840661                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.840661                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069145                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12647.416621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12647.416621                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17169.270380                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17169.270380                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13932.548979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13932.548979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12810.986056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12810.986056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4011                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               450                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.913333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27422                       # number of writebacks
system.cpu.dcache.writebacks::total             27422                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        20491                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20491                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        20613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        20613                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20613                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        16089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16089                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14402                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4474                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4474                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34965                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    218327500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    218327500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    232329483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    232329483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     57003500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     57003500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    450656983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    450656983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    507660483                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    507660483                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047754                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047754                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.840661                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.840661                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038187                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038187                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043500                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043500                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13569.985705                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13569.985705                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16131.751354                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16131.751354                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12741.059455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12741.059455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14780.000098                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14780.000098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14519.104333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14519.104333                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32832                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.795053                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              413040                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33342                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.387979                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.795053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999600                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999600                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            913179                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           913179                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       403306                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          403306                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        403306                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           403306                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       403306                       # number of overall hits
system.cpu.icache.overall_hits::total          403306                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36845                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36845                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36845                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36845                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36845                       # number of overall misses
system.cpu.icache.overall_misses::total         36845                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    506459000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    506459000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    506459000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    506459000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    506459000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    506459000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       440151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       440151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       440151                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       440151                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       440151                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       440151                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083710                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083710                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083710                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083710                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083710                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083710                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13745.664269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13745.664269                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13745.664269                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13745.664269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13745.664269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13745.664269                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          230                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.952381                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          532                       # number of writebacks
system.cpu.icache.writebacks::total               532                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3969                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3969                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3969                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3969                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3969                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3969                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32876                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32876                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32876                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32876                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32876                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32876                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    438196500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    438196500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    438196500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    438196500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    438196500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    438196500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074693                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074693                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074693                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074693                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074693                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074693                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13328.765665                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13328.765665                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13328.765665                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13328.765665                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13328.765665                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13328.765665                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         134734                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        67732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          760                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            22745                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        22033                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          712                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                34210                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               61650                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28608                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             39580                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               903                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              903                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13500                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13500                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          53438                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        98513                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       112806                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  211319                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2133568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3998268                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6131836                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             43096                       # Total snoops (count)
system.l2bus.snoopTraffic                      109448                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             103475                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.234057                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.439361                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    79968     77.28%     77.28% # Request fanout histogram
system.l2bus.snoop_fanout::1                    22795     22.03%     99.31% # Request fanout histogram
system.l2bus.snoop_fanout::2                      712      0.69%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               103475                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             95623500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.1                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            7865000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            49365400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            51966476                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1295                       # number of replacements
system.l2cache.tags.tagsinuse            32343.456539                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3242401                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33686                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                96.253666                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9513.589755                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22819.866785                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.290332                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.696407                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.987044                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32391                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7504                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24603                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.988495                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1078063                       # Number of tag accesses
system.l2cache.tags.data_accesses             1078063                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        27954                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        27954                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           48                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              48                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12719                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12719                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        32269                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20329                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        52598                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            32269                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            33048                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               65317                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           32269                       # number of overall hits
system.l2cache.overall_hits::cpu.data           33048                       # number of overall hits
system.l2cache.overall_hits::total              65317                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          855                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           855                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          781                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            781                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          535                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          232                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          767                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            535                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1013                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1548                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           535                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1013                       # number of overall misses
system.l2cache.overall_misses::total             1548                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     20990000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20990000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     55288500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     55288500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     49261500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     28409500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     77671000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     49261500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     83698000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    132959500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     49261500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     83698000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    132959500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        27954                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        27954                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          903                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          903                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13500                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13500                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32804                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20561                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        53365                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32804                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        34061                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66865                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32804                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        34061                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66865                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.946844                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.946844                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.057852                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.057852                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.016309                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.011283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014373                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.016309                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.029741                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.023151                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.016309                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.029741                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.023151                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24549.707602                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24549.707602                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 70791.933419                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70791.933419                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 92077.570093                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 122454.741379                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 101265.971317                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 92077.570093                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 82623.889437                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 85891.149871                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 92077.570093                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 82623.889437                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 85891.149871                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             654                       # number of writebacks
system.l2cache.writebacks::total                  654                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          855                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          855                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          781                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          781                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          535                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          232                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          767                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          535                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1013                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1548                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          535                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1013                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1548                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12439997                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12439997                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     47478500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     47478500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     43911500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     26089500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     70001000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     43911500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     73568000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    117479500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     43911500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     73568000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    117479500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.946844                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.946844                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.057852                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.057852                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.016309                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.011283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014373                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.016309                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.029741                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.023151                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.016309                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.029741                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.023151                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14549.704094                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14549.704094                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60791.933419                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60791.933419                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 82077.570093                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 112454.741379                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91265.971317                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 82077.570093                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 72623.889437                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 75891.149871                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 82077.570093                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 72623.889437                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 75891.149871                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         37561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        36154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               37589                       # Transaction distribution
system.membus.trans_dist::ReadResp              38356                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          654                       # Transaction distribution
system.membus.trans_dist::CleanEvict              641                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              996                       # Transaction distribution
system.membus.trans_dist::ReadExReq               640                       # Transaction distribution
system.membus.trans_dist::ReadExResp              640                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           767                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         5105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         6057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         8359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         8359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        32310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        32310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       131904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       132404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        26752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        26752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  160288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            33815                       # Total snoops (count)
system.membus.snoopTraffic                     270520                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40238                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.841568                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.365150                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6375     15.84%     15.84% # Request fanout histogram
system.membus.snoop_fanout::1                   33863     84.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               40238                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21779996                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4185999                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            8421986                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           29695681                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4803940748500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
