Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Wed Feb  4 01:38:24 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_design_analysis -file ./report/top_kernel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------+
|      Characteristics      |                                              Path #1                                             |
+---------------------------+--------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                           |
| Path Delay                | 5.357                                                                                            |
| Logic Delay               | 1.383(26%)                                                                                       |
| Net Delay                 | 3.974(74%)                                                                                       |
| Clock Skew                | -0.011                                                                                           |
| Slack                     | 4.623                                                                                            |
| Clock Uncertainty         | 0.035                                                                                            |
| Clock Pair Classification | Timed                                                                                            |
| Clock Delay Group         | Same Clock                                                                                       |
| Logic Levels              | 9                                                                                                |
| Routes                    | 8                                                                                                |
| Logical Path              | FDRE/C-(24)-LUT3-(395)-LUT6-(1)-MUXF7-LUT1-(1)-CARRY8-LUT6-(6)-LUT6-(5)-LUT5-(2)-LUT3-(8)-FDRE/D |
| Start Point Clock         | ap_clk                                                                                           |
| End Point Clock           | ap_clk                                                                                           |
| DSP Block                 | None                                                                                             |
| RAM Registers             | None-None                                                                                        |
| IO Crossings              | 0                                                                                                |
| SLR Crossings             | 0                                                                                                |
| PBlocks                   | 0                                                                                                |
| High Fanout               | 395                                                                                              |
| ASYNC REG                 | 0                                                                                                |
| Dont Touch                | 0                                                                                                |
| Mark Debug                | 0                                                                                                |
| Start Point Pin Primitive | FDRE/C                                                                                           |
| End Point Pin Primitive   | FDRE/D                                                                                           |
| Start Point Pin           | ap_loop_init_int_reg/C                                                                           |
| End Point Pin             | scale_42_fu_498_reg[16]/D                                                                        |
+---------------------------+--------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2447, 372)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+----+----+-----+-----+-----+
| End Point Clock | Requirement |  1 |  4  |  5 |  6 |  7  |  8  |  9  |
+-----------------+-------------+----+-----+----+----+-----+-----+-----+
| ap_clk          | 10.000ns    | 44 | 170 | 19 | 69 | 335 | 219 | 144 |
+-----------------+-------------+----+-----+----+----+-----+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


