// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv2d_b2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv2d_b2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv2d_b2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> Conv2d_b2::ap_ST_fsm_state1 = "1";
const sc_lv<7> Conv2d_b2::ap_ST_fsm_state2 = "10";
const sc_lv<7> Conv2d_b2::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<7> Conv2d_b2::ap_ST_fsm_pp0_stage1 = "1000";
const sc_lv<7> Conv2d_b2::ap_ST_fsm_pp0_stage2 = "10000";
const sc_lv<7> Conv2d_b2::ap_ST_fsm_pp0_stage3 = "100000";
const sc_lv<7> Conv2d_b2::ap_ST_fsm_state13 = "1000000";
const bool Conv2d_b2::ap_const_boolean_1 = true;
const sc_lv<32> Conv2d_b2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Conv2d_b2::ap_const_lv32_1 = "1";
const sc_lv<1> Conv2d_b2::ap_const_lv1_0 = "0";
const sc_lv<32> Conv2d_b2::ap_const_lv32_2 = "10";
const bool Conv2d_b2::ap_const_boolean_0 = false;
const sc_lv<32> Conv2d_b2::ap_const_lv32_3 = "11";
const sc_lv<32> Conv2d_b2::ap_const_lv32_5 = "101";
const sc_lv<32> Conv2d_b2::ap_const_lv32_6 = "110";
const sc_lv<1> Conv2d_b2::ap_const_lv1_1 = "1";
const sc_lv<10> Conv2d_b2::ap_const_lv10_0 = "0000000000";
const sc_lv<5> Conv2d_b2::ap_const_lv5_0 = "00000";
const sc_lv<64> Conv2d_b2::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<32> Conv2d_b2::ap_const_lv32_4 = "100";
const sc_lv<10> Conv2d_b2::ap_const_lv10_2A4 = "1010100100";
const sc_lv<10> Conv2d_b2::ap_const_lv10_1 = "1";
const sc_lv<5> Conv2d_b2::ap_const_lv5_1 = "1";
const sc_lv<32> Conv2d_b2::ap_const_lv32_FFFFFFFF = "11111111111111111111111111111111";
const sc_lv<5> Conv2d_b2::ap_const_lv5_1A = "11010";
const sc_lv<5> Conv2d_b2::ap_const_lv5_3 = "11";
const sc_lv<64> Conv2d_b2::ap_const_lv64_1 = "1";
const sc_lv<10> Conv2d_b2::ap_const_lv10_1A = "11010";

Conv2d_b2::Conv2d_b2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    forw_back_fadd_32bkb_U61 = new forw_back_fadd_32bkb<1,4,32,32,32>("forw_back_fadd_32bkb_U61");
    forw_back_fadd_32bkb_U61->clk(ap_clk);
    forw_back_fadd_32bkb_U61->reset(ap_rst);
    forw_back_fadd_32bkb_U61->din0(ap_phi_mux_empty_phi_fu_221_p4);
    forw_back_fadd_32bkb_U61->din1(tmp_reg_771);
    forw_back_fadd_32bkb_U61->ce(ap_var_for_const0);
    forw_back_fadd_32bkb_U61->dout(grp_fu_238_p2);
    forw_back_fmul_32cud_U62 = new forw_back_fmul_32cud<1,3,32,32,32>("forw_back_fmul_32cud_U62");
    forw_back_fmul_32cud_U62->clk(ap_clk);
    forw_back_fmul_32cud_U62->reset(ap_rst);
    forw_back_fmul_32cud_U62->din0(input_matrix_load_reg_756);
    forw_back_fmul_32cud_U62->din1(kernel_load_reg_761);
    forw_back_fmul_32cud_U62->ce(ap_var_for_const0);
    forw_back_fmul_32cud_U62->dout(grp_fu_243_p2);
    forw_back_mac_muldEe_U63 = new forw_back_mac_muldEe<1,1,5,6,5,10>("forw_back_mac_muldEe_U63");
    forw_back_mac_muldEe_U63->din0(grp_fu_640_p0);
    forw_back_mac_muldEe_U63->din1(grp_fu_640_p1);
    forw_back_mac_muldEe_U63->din2(grp_fu_640_p2);
    forw_back_mac_muldEe_U63->dout(grp_fu_640_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln111_2_fu_265_p2);
    sensitive << ( indvars_iv12_reg_131 );

    SC_METHOD(thread_add_ln111_3_fu_271_p2);
    sensitive << ( phi_ln111_1_reg_120 );

    SC_METHOD(thread_add_ln111_4_fu_277_p2);
    sensitive << ( phi_ln111_reg_109 );

    SC_METHOD(thread_add_ln111_5_fu_335_p2);
    sensitive << ( add_ln111_4_fu_277_p2 );
    sensitive << ( select_ln111_4_fu_327_p3 );

    SC_METHOD(thread_add_ln111_6_fu_355_p2);
    sensitive << ( phi_ln111_reg_109 );
    sensitive << ( select_ln111_5_fu_347_p3 );

    SC_METHOD(thread_add_ln111_fu_253_p2);
    sensitive << ( indvar_flatten42_reg_98 );

    SC_METHOD(thread_add_ln112_2_fu_625_p2);
    sensitive << ( select_ln111_2_reg_668 );

    SC_METHOD(thread_add_ln112_3_fu_630_p2);
    sensitive << ( select_ln111_1_reg_663 );

    SC_METHOD(thread_add_ln112_4_fu_635_p2);
    sensitive << ( select_ln111_reg_658 );

    SC_METHOD(thread_add_ln112_fu_423_p2);
    sensitive << ( select_ln111_fu_289_p3 );
    sensitive << ( select_ln112_fu_415_p3 );

    SC_METHOD(thread_add_ln114_fu_505_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_201_p4 );

    SC_METHOD(thread_add_ln115_fu_441_p2);
    sensitive << ( select_ln111_3_fu_313_p3 );

    SC_METHOD(thread_add_ln116_1_fu_604_p2);
    sensitive << ( select_ln115_fu_522_p3 );
    sensitive << ( sub_ln115_fu_580_p2 );

    SC_METHOD(thread_add_ln116_fu_593_p2);
    sensitive << ( select_ln115_fu_522_p3 );
    sensitive << ( select_ln115_1_fu_547_p3 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state12_pp0_stage1_iter2);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage2_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln114_fu_500_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln111_fu_247_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_phi_mux_col_0_phi_fu_232_p4);
    sensitive << ( col_0_reg_229 );
    sensitive << ( icmp_ln114_reg_727 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( col_2_reg_766 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_empty_phi_fu_221_p4);
    sensitive << ( empty_reg_217 );
    sensitive << ( icmp_ln114_reg_727_pp0_iter2_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( tmp_s_reg_776 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_201_p4);
    sensitive << ( indvar_flatten_reg_197 );
    sensitive << ( icmp_ln114_reg_727 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln114_reg_731 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_row_0_phi_fu_211_p4);
    sensitive << ( row_0_reg_208 );
    sensitive << ( icmp_ln114_reg_727 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln114_reg_741 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( icmp_ln111_fu_247_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_col_2_fu_615_p2);
    sensitive << ( select_ln115_reg_736 );

    SC_METHOD(thread_grp_fu_640_p0);
    sensitive << ( icmp_ln111_fu_247_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( grp_fu_640_p00 );

    SC_METHOD(thread_grp_fu_640_p00);
    sensitive << ( select_ln111_7_fu_369_p3 );

    SC_METHOD(thread_grp_fu_640_p1);
    sensitive << ( icmp_ln111_fu_247_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_grp_fu_640_p2);
    sensitive << ( icmp_ln111_fu_247_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( grp_fu_640_p20 );

    SC_METHOD(thread_grp_fu_640_p20);
    sensitive << ( select_ln111_3_fu_313_p3 );

    SC_METHOD(thread_i_fu_259_p2);
    sensitive << ( row_reg_142 );

    SC_METHOD(thread_icmp_ln111_1_fu_321_p2);
    sensitive << ( icmp_ln111_fu_247_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( add_ln111_2_fu_265_p2 );
    sensitive << ( add_ln111_3_fu_271_p2 );

    SC_METHOD(thread_icmp_ln111_2_fu_341_p2);
    sensitive << ( icmp_ln111_fu_247_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( phi_ln111_1_reg_120 );
    sensitive << ( indvars_iv12_reg_131 );

    SC_METHOD(thread_icmp_ln111_fu_247_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( indvar_flatten42_reg_98 );

    SC_METHOD(thread_icmp_ln112_1_fu_409_p2);
    sensitive << ( icmp_ln111_fu_247_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( select_ln111_1_fu_297_p3 );
    sensitive << ( select_ln111_2_fu_305_p3 );

    SC_METHOD(thread_icmp_ln112_fu_283_p2);
    sensitive << ( icmp_ln111_fu_247_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( col_reg_186 );

    SC_METHOD(thread_icmp_ln114_fu_500_p2);
    sensitive << ( mul_ln113_reg_722 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_201_p4 );

    SC_METHOD(thread_icmp_ln115_fu_517_p2);
    sensitive << ( zext_ln115_reg_717 );
    sensitive << ( icmp_ln114_fu_500_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_col_0_phi_fu_232_p4 );

    SC_METHOD(thread_input_matrix_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln116_fu_599_p1 );

    SC_METHOD(thread_input_matrix_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_j_fu_620_p2);
    sensitive << ( select_ln111_3_reg_673 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln116_1_fu_610_p1 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_mul_ln113_fu_459_p0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( mul_ln113_fu_459_p00 );

    SC_METHOD(thread_mul_ln113_fu_459_p00);
    sensitive << ( add_ln112_fu_423_p2 );

    SC_METHOD(thread_mul_ln113_fu_459_p1);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( mul_ln113_fu_459_p10 );

    SC_METHOD(thread_mul_ln113_fu_459_p10);
    sensitive << ( select_ln111_6_fu_361_p3 );

    SC_METHOD(thread_mul_ln113_fu_459_p2);
    sensitive << ( mul_ln113_fu_459_p0 );
    sensitive << ( mul_ln113_fu_459_p1 );

    SC_METHOD(thread_out_matrix_address0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( out_matrix_addr_reg_712 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln113_fu_437_p1 );

    SC_METHOD(thread_out_matrix_ce0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_out_matrix_d0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( tmp_s_reg_776 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_out_matrix_we0);
    sensitive << ( icmp_ln111_fu_247_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln114_reg_727_pp0_iter2_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_row_6_fu_511_p2);
    sensitive << ( ap_phi_mux_row_0_phi_fu_211_p4 );

    SC_METHOD(thread_select_ln111_10_fu_401_p3);
    sensitive << ( indvars_iv12_reg_131 );
    sensitive << ( icmp_ln112_fu_283_p2 );
    sensitive << ( add_ln111_2_fu_265_p2 );

    SC_METHOD(thread_select_ln111_1_fu_297_p3);
    sensitive << ( phi_ln112_1_reg_164 );
    sensitive << ( icmp_ln112_fu_283_p2 );

    SC_METHOD(thread_select_ln111_2_fu_305_p3);
    sensitive << ( indvars_iv19_reg_175 );
    sensitive << ( icmp_ln112_fu_283_p2 );

    SC_METHOD(thread_select_ln111_3_fu_313_p3);
    sensitive << ( col_reg_186 );
    sensitive << ( icmp_ln112_fu_283_p2 );

    SC_METHOD(thread_select_ln111_4_fu_327_p3);
    sensitive << ( add_ln111_2_fu_265_p2 );
    sensitive << ( add_ln111_3_fu_271_p2 );
    sensitive << ( icmp_ln111_1_fu_321_p2 );

    SC_METHOD(thread_select_ln111_5_fu_347_p3);
    sensitive << ( phi_ln111_1_reg_120 );
    sensitive << ( indvars_iv12_reg_131 );
    sensitive << ( icmp_ln111_2_fu_341_p2 );

    SC_METHOD(thread_select_ln111_6_fu_361_p3);
    sensitive << ( icmp_ln112_fu_283_p2 );
    sensitive << ( add_ln111_5_fu_335_p2 );
    sensitive << ( add_ln111_6_fu_355_p2 );

    SC_METHOD(thread_select_ln111_7_fu_369_p3);
    sensitive << ( row_reg_142 );
    sensitive << ( icmp_ln112_fu_283_p2 );
    sensitive << ( i_fu_259_p2 );

    SC_METHOD(thread_select_ln111_8_fu_385_p3);
    sensitive << ( phi_ln111_reg_109 );
    sensitive << ( icmp_ln112_fu_283_p2 );
    sensitive << ( add_ln111_4_fu_277_p2 );

    SC_METHOD(thread_select_ln111_9_fu_393_p3);
    sensitive << ( phi_ln111_1_reg_120 );
    sensitive << ( icmp_ln112_fu_283_p2 );
    sensitive << ( add_ln111_3_fu_271_p2 );

    SC_METHOD(thread_select_ln111_fu_289_p3);
    sensitive << ( phi_ln112_reg_153 );
    sensitive << ( icmp_ln112_fu_283_p2 );

    SC_METHOD(thread_select_ln112_fu_415_p3);
    sensitive << ( select_ln111_1_fu_297_p3 );
    sensitive << ( select_ln111_2_fu_305_p3 );
    sensitive << ( icmp_ln112_1_fu_409_p2 );

    SC_METHOD(thread_select_ln114_fu_585_p3);
    sensitive << ( ap_phi_mux_row_0_phi_fu_211_p4 );
    sensitive << ( icmp_ln115_fu_517_p2 );
    sensitive << ( row_6_fu_511_p2 );

    SC_METHOD(thread_select_ln115_1_fu_547_p3);
    sensitive << ( icmp_ln115_fu_517_p2 );
    sensitive << ( sub_ln116_1_fu_477_p2 );
    sensitive << ( sub_ln116_3_fu_541_p2 );

    SC_METHOD(thread_select_ln115_2_fu_572_p3);
    sensitive << ( icmp_ln115_fu_517_p2 );
    sensitive << ( sub_ln116_2_fu_494_p2 );
    sensitive << ( sub_ln116_5_fu_566_p2 );

    SC_METHOD(thread_select_ln115_fu_522_p3);
    sensitive << ( zext_ln112_1_reg_705 );
    sensitive << ( ap_phi_mux_col_0_phi_fu_232_p4 );
    sensitive << ( icmp_ln115_fu_517_p2 );

    SC_METHOD(thread_sext_ln116_1_fu_610_p1);
    sensitive << ( add_ln116_1_fu_604_p2 );

    SC_METHOD(thread_sext_ln116_fu_599_p1);
    sensitive << ( add_ln116_fu_593_p2 );

    SC_METHOD(thread_shl_ln116_1_fu_471_p2);
    sensitive << ( ap_phi_mux_row_0_phi_fu_211_p4 );

    SC_METHOD(thread_shl_ln116_2_fu_488_p2);
    sensitive << ( sub_ln116_fu_483_p2 );

    SC_METHOD(thread_shl_ln116_3_fu_529_p2);
    sensitive << ( row_6_fu_511_p2 );

    SC_METHOD(thread_shl_ln116_4_fu_535_p2);
    sensitive << ( row_6_fu_511_p2 );

    SC_METHOD(thread_shl_ln116_5_fu_560_p2);
    sensitive << ( sub_ln116_4_fu_555_p2 );

    SC_METHOD(thread_shl_ln116_fu_465_p2);
    sensitive << ( ap_phi_mux_row_0_phi_fu_211_p4 );

    SC_METHOD(thread_sub_ln115_fu_580_p2);
    sensitive << ( zext_ln112_1_reg_705 );
    sensitive << ( select_ln115_2_fu_572_p3 );

    SC_METHOD(thread_sub_ln116_1_fu_477_p2);
    sensitive << ( shl_ln116_fu_465_p2 );
    sensitive << ( shl_ln116_1_fu_471_p2 );

    SC_METHOD(thread_sub_ln116_2_fu_494_p2);
    sensitive << ( sub_ln116_fu_483_p2 );
    sensitive << ( shl_ln116_2_fu_488_p2 );

    SC_METHOD(thread_sub_ln116_3_fu_541_p2);
    sensitive << ( shl_ln116_3_fu_529_p2 );
    sensitive << ( shl_ln116_4_fu_535_p2 );

    SC_METHOD(thread_sub_ln116_4_fu_555_p2);
    sensitive << ( zext_ln111_reg_683 );
    sensitive << ( row_6_fu_511_p2 );

    SC_METHOD(thread_sub_ln116_5_fu_566_p2);
    sensitive << ( sub_ln116_4_fu_555_p2 );
    sensitive << ( shl_ln116_5_fu_560_p2 );

    SC_METHOD(thread_sub_ln116_fu_483_p2);
    sensitive << ( zext_ln111_reg_683 );
    sensitive << ( ap_phi_mux_row_0_phi_fu_211_p4 );

    SC_METHOD(thread_zext_ln111_fu_377_p1);
    sensitive << ( select_ln111_7_fu_369_p3 );

    SC_METHOD(thread_zext_ln112_1_fu_433_p1);
    sensitive << ( select_ln111_3_fu_313_p3 );

    SC_METHOD(thread_zext_ln113_fu_437_p1);
    sensitive << ( grp_fu_640_p3 );

    SC_METHOD(thread_zext_ln115_fu_447_p1);
    sensitive << ( add_ln115_fu_441_p2 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln111_fu_247_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln114_fu_500_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage3_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv2d_b2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_matrix_address0, "(port)input_matrix_address0");
    sc_trace(mVcdFile, input_matrix_ce0, "(port)input_matrix_ce0");
    sc_trace(mVcdFile, input_matrix_q0, "(port)input_matrix_q0");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, out_matrix_address0, "(port)out_matrix_address0");
    sc_trace(mVcdFile, out_matrix_ce0, "(port)out_matrix_ce0");
    sc_trace(mVcdFile, out_matrix_we0, "(port)out_matrix_we0");
    sc_trace(mVcdFile, out_matrix_d0, "(port)out_matrix_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_197, "indvar_flatten_reg_197");
    sc_trace(mVcdFile, row_0_reg_208, "row_0_reg_208");
    sc_trace(mVcdFile, empty_reg_217, "empty_reg_217");
    sc_trace(mVcdFile, col_0_reg_229, "col_0_reg_229");
    sc_trace(mVcdFile, icmp_ln111_fu_247_p2, "icmp_ln111_fu_247_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, add_ln111_fu_253_p2, "add_ln111_fu_253_p2");
    sc_trace(mVcdFile, add_ln111_reg_653, "add_ln111_reg_653");
    sc_trace(mVcdFile, select_ln111_fu_289_p3, "select_ln111_fu_289_p3");
    sc_trace(mVcdFile, select_ln111_reg_658, "select_ln111_reg_658");
    sc_trace(mVcdFile, select_ln111_1_fu_297_p3, "select_ln111_1_fu_297_p3");
    sc_trace(mVcdFile, select_ln111_1_reg_663, "select_ln111_1_reg_663");
    sc_trace(mVcdFile, select_ln111_2_fu_305_p3, "select_ln111_2_fu_305_p3");
    sc_trace(mVcdFile, select_ln111_2_reg_668, "select_ln111_2_reg_668");
    sc_trace(mVcdFile, select_ln111_3_fu_313_p3, "select_ln111_3_fu_313_p3");
    sc_trace(mVcdFile, select_ln111_3_reg_673, "select_ln111_3_reg_673");
    sc_trace(mVcdFile, select_ln111_7_fu_369_p3, "select_ln111_7_fu_369_p3");
    sc_trace(mVcdFile, select_ln111_7_reg_678, "select_ln111_7_reg_678");
    sc_trace(mVcdFile, zext_ln111_fu_377_p1, "zext_ln111_fu_377_p1");
    sc_trace(mVcdFile, zext_ln111_reg_683, "zext_ln111_reg_683");
    sc_trace(mVcdFile, select_ln111_8_fu_385_p3, "select_ln111_8_fu_385_p3");
    sc_trace(mVcdFile, select_ln111_8_reg_690, "select_ln111_8_reg_690");
    sc_trace(mVcdFile, select_ln111_9_fu_393_p3, "select_ln111_9_fu_393_p3");
    sc_trace(mVcdFile, select_ln111_9_reg_695, "select_ln111_9_reg_695");
    sc_trace(mVcdFile, select_ln111_10_fu_401_p3, "select_ln111_10_fu_401_p3");
    sc_trace(mVcdFile, select_ln111_10_reg_700, "select_ln111_10_reg_700");
    sc_trace(mVcdFile, zext_ln112_1_fu_433_p1, "zext_ln112_1_fu_433_p1");
    sc_trace(mVcdFile, zext_ln112_1_reg_705, "zext_ln112_1_reg_705");
    sc_trace(mVcdFile, out_matrix_addr_reg_712, "out_matrix_addr_reg_712");
    sc_trace(mVcdFile, zext_ln115_fu_447_p1, "zext_ln115_fu_447_p1");
    sc_trace(mVcdFile, zext_ln115_reg_717, "zext_ln115_reg_717");
    sc_trace(mVcdFile, mul_ln113_fu_459_p2, "mul_ln113_fu_459_p2");
    sc_trace(mVcdFile, mul_ln113_reg_722, "mul_ln113_reg_722");
    sc_trace(mVcdFile, icmp_ln114_fu_500_p2, "icmp_ln114_fu_500_p2");
    sc_trace(mVcdFile, icmp_ln114_reg_727, "icmp_ln114_reg_727");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage0_iter2, "ap_block_state11_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln114_reg_727_pp0_iter1_reg, "icmp_ln114_reg_727_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln114_reg_727_pp0_iter2_reg, "icmp_ln114_reg_727_pp0_iter2_reg");
    sc_trace(mVcdFile, add_ln114_fu_505_p2, "add_ln114_fu_505_p2");
    sc_trace(mVcdFile, add_ln114_reg_731, "add_ln114_reg_731");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln115_fu_522_p3, "select_ln115_fu_522_p3");
    sc_trace(mVcdFile, select_ln115_reg_736, "select_ln115_reg_736");
    sc_trace(mVcdFile, select_ln114_fu_585_p3, "select_ln114_fu_585_p3");
    sc_trace(mVcdFile, select_ln114_reg_741, "select_ln114_reg_741");
    sc_trace(mVcdFile, input_matrix_load_reg_756, "input_matrix_load_reg_756");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage1_iter0, "ap_block_state4_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage1_iter1, "ap_block_state8_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage1_iter2, "ap_block_state12_pp0_stage1_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, kernel_load_reg_761, "kernel_load_reg_761");
    sc_trace(mVcdFile, col_2_fu_615_p2, "col_2_fu_615_p2");
    sc_trace(mVcdFile, col_2_reg_766, "col_2_reg_766");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage3_iter0, "ap_block_state6_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage3_iter1, "ap_block_state10_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, grp_fu_243_p2, "grp_fu_243_p2");
    sc_trace(mVcdFile, tmp_reg_771, "tmp_reg_771");
    sc_trace(mVcdFile, grp_fu_238_p2, "grp_fu_238_p2");
    sc_trace(mVcdFile, tmp_s_reg_776, "tmp_s_reg_776");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, j_fu_620_p2, "j_fu_620_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, add_ln112_2_fu_625_p2, "add_ln112_2_fu_625_p2");
    sc_trace(mVcdFile, add_ln112_3_fu_630_p2, "add_ln112_3_fu_630_p2");
    sc_trace(mVcdFile, add_ln112_4_fu_635_p2, "add_ln112_4_fu_635_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, indvar_flatten42_reg_98, "indvar_flatten42_reg_98");
    sc_trace(mVcdFile, phi_ln111_reg_109, "phi_ln111_reg_109");
    sc_trace(mVcdFile, phi_ln111_1_reg_120, "phi_ln111_1_reg_120");
    sc_trace(mVcdFile, indvars_iv12_reg_131, "indvars_iv12_reg_131");
    sc_trace(mVcdFile, row_reg_142, "row_reg_142");
    sc_trace(mVcdFile, phi_ln112_reg_153, "phi_ln112_reg_153");
    sc_trace(mVcdFile, phi_ln112_1_reg_164, "phi_ln112_1_reg_164");
    sc_trace(mVcdFile, indvars_iv19_reg_175, "indvars_iv19_reg_175");
    sc_trace(mVcdFile, col_reg_186, "col_reg_186");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_201_p4, "ap_phi_mux_indvar_flatten_phi_fu_201_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_row_0_phi_fu_211_p4, "ap_phi_mux_row_0_phi_fu_211_p4");
    sc_trace(mVcdFile, ap_phi_mux_empty_phi_fu_221_p4, "ap_phi_mux_empty_phi_fu_221_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, ap_phi_mux_col_0_phi_fu_232_p4, "ap_phi_mux_col_0_phi_fu_232_p4");
    sc_trace(mVcdFile, zext_ln113_fu_437_p1, "zext_ln113_fu_437_p1");
    sc_trace(mVcdFile, sext_ln116_fu_599_p1, "sext_ln116_fu_599_p1");
    sc_trace(mVcdFile, sext_ln116_1_fu_610_p1, "sext_ln116_1_fu_610_p1");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, icmp_ln112_fu_283_p2, "icmp_ln112_fu_283_p2");
    sc_trace(mVcdFile, add_ln111_2_fu_265_p2, "add_ln111_2_fu_265_p2");
    sc_trace(mVcdFile, add_ln111_3_fu_271_p2, "add_ln111_3_fu_271_p2");
    sc_trace(mVcdFile, icmp_ln111_1_fu_321_p2, "icmp_ln111_1_fu_321_p2");
    sc_trace(mVcdFile, add_ln111_4_fu_277_p2, "add_ln111_4_fu_277_p2");
    sc_trace(mVcdFile, select_ln111_4_fu_327_p3, "select_ln111_4_fu_327_p3");
    sc_trace(mVcdFile, icmp_ln111_2_fu_341_p2, "icmp_ln111_2_fu_341_p2");
    sc_trace(mVcdFile, select_ln111_5_fu_347_p3, "select_ln111_5_fu_347_p3");
    sc_trace(mVcdFile, add_ln111_5_fu_335_p2, "add_ln111_5_fu_335_p2");
    sc_trace(mVcdFile, add_ln111_6_fu_355_p2, "add_ln111_6_fu_355_p2");
    sc_trace(mVcdFile, i_fu_259_p2, "i_fu_259_p2");
    sc_trace(mVcdFile, icmp_ln112_1_fu_409_p2, "icmp_ln112_1_fu_409_p2");
    sc_trace(mVcdFile, select_ln112_fu_415_p3, "select_ln112_fu_415_p3");
    sc_trace(mVcdFile, grp_fu_640_p3, "grp_fu_640_p3");
    sc_trace(mVcdFile, add_ln115_fu_441_p2, "add_ln115_fu_441_p2");
    sc_trace(mVcdFile, select_ln111_6_fu_361_p3, "select_ln111_6_fu_361_p3");
    sc_trace(mVcdFile, add_ln112_fu_423_p2, "add_ln112_fu_423_p2");
    sc_trace(mVcdFile, mul_ln113_fu_459_p0, "mul_ln113_fu_459_p0");
    sc_trace(mVcdFile, mul_ln113_fu_459_p1, "mul_ln113_fu_459_p1");
    sc_trace(mVcdFile, shl_ln116_fu_465_p2, "shl_ln116_fu_465_p2");
    sc_trace(mVcdFile, shl_ln116_1_fu_471_p2, "shl_ln116_1_fu_471_p2");
    sc_trace(mVcdFile, sub_ln116_fu_483_p2, "sub_ln116_fu_483_p2");
    sc_trace(mVcdFile, shl_ln116_2_fu_488_p2, "shl_ln116_2_fu_488_p2");
    sc_trace(mVcdFile, icmp_ln115_fu_517_p2, "icmp_ln115_fu_517_p2");
    sc_trace(mVcdFile, row_6_fu_511_p2, "row_6_fu_511_p2");
    sc_trace(mVcdFile, shl_ln116_3_fu_529_p2, "shl_ln116_3_fu_529_p2");
    sc_trace(mVcdFile, shl_ln116_4_fu_535_p2, "shl_ln116_4_fu_535_p2");
    sc_trace(mVcdFile, sub_ln116_1_fu_477_p2, "sub_ln116_1_fu_477_p2");
    sc_trace(mVcdFile, sub_ln116_3_fu_541_p2, "sub_ln116_3_fu_541_p2");
    sc_trace(mVcdFile, sub_ln116_4_fu_555_p2, "sub_ln116_4_fu_555_p2");
    sc_trace(mVcdFile, shl_ln116_5_fu_560_p2, "shl_ln116_5_fu_560_p2");
    sc_trace(mVcdFile, sub_ln116_2_fu_494_p2, "sub_ln116_2_fu_494_p2");
    sc_trace(mVcdFile, sub_ln116_5_fu_566_p2, "sub_ln116_5_fu_566_p2");
    sc_trace(mVcdFile, select_ln115_2_fu_572_p3, "select_ln115_2_fu_572_p3");
    sc_trace(mVcdFile, select_ln115_1_fu_547_p3, "select_ln115_1_fu_547_p3");
    sc_trace(mVcdFile, add_ln116_fu_593_p2, "add_ln116_fu_593_p2");
    sc_trace(mVcdFile, sub_ln115_fu_580_p2, "sub_ln115_fu_580_p2");
    sc_trace(mVcdFile, add_ln116_1_fu_604_p2, "add_ln116_1_fu_604_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, grp_fu_640_p0, "grp_fu_640_p0");
    sc_trace(mVcdFile, grp_fu_640_p1, "grp_fu_640_p1");
    sc_trace(mVcdFile, grp_fu_640_p2, "grp_fu_640_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage2_iter0, "ap_block_state5_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage2_iter1, "ap_block_state9_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_640_p00, "grp_fu_640_p00");
    sc_trace(mVcdFile, grp_fu_640_p20, "grp_fu_640_p20");
    sc_trace(mVcdFile, mul_ln113_fu_459_p00, "mul_ln113_fu_459_p00");
    sc_trace(mVcdFile, mul_ln113_fu_459_p10, "mul_ln113_fu_459_p10");
#endif

    }
}

Conv2d_b2::~Conv2d_b2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete forw_back_fadd_32bkb_U61;
    delete forw_back_fmul_32cud_U62;
    delete forw_back_mac_muldEe_U63;
}

void Conv2d_b2::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void Conv2d_b2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln111_fu_247_p2.read(), ap_const_lv1_0))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln111_fu_247_p2.read(), ap_const_lv1_0))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        col_0_reg_229 = col_2_reg_766.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln111_fu_247_p2.read(), ap_const_lv1_0))) {
        col_0_reg_229 = zext_ln112_1_fu_433_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        col_reg_186 = j_fu_620_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        col_reg_186 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727_pp0_iter2_reg.read()))) {
        empty_reg_217 = tmp_s_reg_776.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln111_fu_247_p2.read(), ap_const_lv1_0))) {
        empty_reg_217 = ap_const_lv32_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        indvar_flatten42_reg_98 = add_ln111_reg_653.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten42_reg_98 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        indvar_flatten_reg_197 = add_ln114_reg_731.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln111_fu_247_p2.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_197 = ap_const_lv64_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        indvars_iv12_reg_131 = select_ln111_10_reg_700.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvars_iv12_reg_131 = ap_const_lv32_3;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        indvars_iv19_reg_175 = add_ln112_2_fu_625_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvars_iv19_reg_175 = ap_const_lv32_3;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        phi_ln111_1_reg_120 = select_ln111_9_reg_695.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        phi_ln111_1_reg_120 = ap_const_lv32_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        phi_ln111_reg_109 = select_ln111_8_reg_690.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        phi_ln111_reg_109 = ap_const_lv32_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        phi_ln112_1_reg_164 = add_ln112_3_fu_630_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        phi_ln112_1_reg_164 = ap_const_lv32_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        phi_ln112_reg_153 = add_ln112_4_fu_635_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        phi_ln112_reg_153 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        row_0_reg_208 = select_ln114_reg_741.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln111_fu_247_p2.read(), ap_const_lv1_0))) {
        row_0_reg_208 = zext_ln111_fu_377_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        row_reg_142 = select_ln111_7_reg_678.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        row_reg_142 = ap_const_lv5_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        add_ln111_reg_653 = add_ln111_fu_253_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        add_ln114_reg_731 = add_ln114_fu_505_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        col_2_reg_766 = col_2_fu_615_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln114_reg_727 = icmp_ln114_fu_500_p2.read();
        icmp_ln114_reg_727_pp0_iter1_reg = icmp_ln114_reg_727.read();
        icmp_ln114_reg_727_pp0_iter2_reg = icmp_ln114_reg_727_pp0_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727.read()))) {
        input_matrix_load_reg_756 = input_matrix_q0.read();
        kernel_load_reg_761 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln111_fu_247_p2.read(), ap_const_lv1_0))) {
        mul_ln113_reg_722 = mul_ln113_fu_459_p2.read();
        out_matrix_addr_reg_712 =  (sc_lv<10>) (zext_ln113_fu_437_p1.read());
        select_ln111_10_reg_700 = select_ln111_10_fu_401_p3.read();
        select_ln111_1_reg_663 = select_ln111_1_fu_297_p3.read();
        select_ln111_2_reg_668 = select_ln111_2_fu_305_p3.read();
        select_ln111_3_reg_673 = select_ln111_3_fu_313_p3.read();
        select_ln111_7_reg_678 = select_ln111_7_fu_369_p3.read();
        select_ln111_8_reg_690 = select_ln111_8_fu_385_p3.read();
        select_ln111_9_reg_695 = select_ln111_9_fu_393_p3.read();
        select_ln111_reg_658 = select_ln111_fu_289_p3.read();
        zext_ln111_reg_683 = zext_ln111_fu_377_p1.read();
        zext_ln112_1_reg_705 = zext_ln112_1_fu_433_p1.read();
        zext_ln115_reg_717 = zext_ln115_fu_447_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_fu_500_p2.read()))) {
        select_ln114_reg_741 = select_ln114_fu_585_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_fu_500_p2.read()))) {
        select_ln115_reg_736 = select_ln115_fu_522_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727.read()))) {
        tmp_reg_771 = grp_fu_243_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727_pp0_iter1_reg.read()))) {
        tmp_s_reg_776 = grp_fu_238_p2.read();
    }
}

void Conv2d_b2::thread_add_ln111_2_fu_265_p2() {
    add_ln111_2_fu_265_p2 = (!indvars_iv12_reg_131.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(indvars_iv12_reg_131.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void Conv2d_b2::thread_add_ln111_3_fu_271_p2() {
    add_ln111_3_fu_271_p2 = (!phi_ln111_1_reg_120.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(phi_ln111_1_reg_120.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void Conv2d_b2::thread_add_ln111_4_fu_277_p2() {
    add_ln111_4_fu_277_p2 = (!phi_ln111_reg_109.read().is_01() || !ap_const_lv32_FFFFFFFF.is_01())? sc_lv<32>(): (sc_biguint<32>(phi_ln111_reg_109.read()) + sc_bigint<32>(ap_const_lv32_FFFFFFFF));
}

void Conv2d_b2::thread_add_ln111_5_fu_335_p2() {
    add_ln111_5_fu_335_p2 = (!add_ln111_4_fu_277_p2.read().is_01() || !select_ln111_4_fu_327_p3.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln111_4_fu_277_p2.read()) + sc_biguint<32>(select_ln111_4_fu_327_p3.read()));
}

void Conv2d_b2::thread_add_ln111_6_fu_355_p2() {
    add_ln111_6_fu_355_p2 = (!phi_ln111_reg_109.read().is_01() || !select_ln111_5_fu_347_p3.read().is_01())? sc_lv<32>(): (sc_biguint<32>(phi_ln111_reg_109.read()) + sc_biguint<32>(select_ln111_5_fu_347_p3.read()));
}

void Conv2d_b2::thread_add_ln111_fu_253_p2() {
    add_ln111_fu_253_p2 = (!indvar_flatten42_reg_98.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(indvar_flatten42_reg_98.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void Conv2d_b2::thread_add_ln112_2_fu_625_p2() {
    add_ln112_2_fu_625_p2 = (!select_ln111_2_reg_668.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(select_ln111_2_reg_668.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void Conv2d_b2::thread_add_ln112_3_fu_630_p2() {
    add_ln112_3_fu_630_p2 = (!select_ln111_1_reg_663.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(select_ln111_1_reg_663.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void Conv2d_b2::thread_add_ln112_4_fu_635_p2() {
    add_ln112_4_fu_635_p2 = (!select_ln111_reg_658.read().is_01() || !ap_const_lv32_FFFFFFFF.is_01())? sc_lv<32>(): (sc_biguint<32>(select_ln111_reg_658.read()) + sc_bigint<32>(ap_const_lv32_FFFFFFFF));
}

void Conv2d_b2::thread_add_ln112_fu_423_p2() {
    add_ln112_fu_423_p2 = (!select_ln111_fu_289_p3.read().is_01() || !select_ln112_fu_415_p3.read().is_01())? sc_lv<32>(): (sc_biguint<32>(select_ln111_fu_289_p3.read()) + sc_biguint<32>(select_ln112_fu_415_p3.read()));
}

void Conv2d_b2::thread_add_ln114_fu_505_p2() {
    add_ln114_fu_505_p2 = (!ap_const_lv64_1.is_01() || !ap_phi_mux_indvar_flatten_phi_fu_201_p4.read().is_01())? sc_lv<64>(): (sc_biguint<64>(ap_const_lv64_1) + sc_biguint<64>(ap_phi_mux_indvar_flatten_phi_fu_201_p4.read()));
}

void Conv2d_b2::thread_add_ln115_fu_441_p2() {
    add_ln115_fu_441_p2 = (!select_ln111_3_fu_313_p3.read().is_01() || !ap_const_lv5_3.is_01())? sc_lv<5>(): (sc_biguint<5>(select_ln111_3_fu_313_p3.read()) + sc_biguint<5>(ap_const_lv5_3));
}

void Conv2d_b2::thread_add_ln116_1_fu_604_p2() {
    add_ln116_1_fu_604_p2 = (!sub_ln115_fu_580_p2.read().is_01() || !select_ln115_fu_522_p3.read().is_01())? sc_lv<32>(): (sc_biguint<32>(sub_ln115_fu_580_p2.read()) + sc_biguint<32>(select_ln115_fu_522_p3.read()));
}

void Conv2d_b2::thread_add_ln116_fu_593_p2() {
    add_ln116_fu_593_p2 = (!select_ln115_fu_522_p3.read().is_01() || !select_ln115_1_fu_547_p3.read().is_01())? sc_lv<32>(): (sc_biguint<32>(select_ln115_fu_522_p3.read()) + sc_biguint<32>(select_ln115_1_fu_547_p3.read()));
}

void Conv2d_b2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void Conv2d_b2::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[3];
}

void Conv2d_b2::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[4];
}

void Conv2d_b2::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[5];
}

void Conv2d_b2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv2d_b2::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[6];
}

void Conv2d_b2::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void Conv2d_b2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_state10_pp0_stage3_iter1() {
    ap_block_state10_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_state11_pp0_stage0_iter2() {
    ap_block_state11_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_state12_pp0_stage1_iter2() {
    ap_block_state12_pp0_stage1_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_state4_pp0_stage1_iter0() {
    ap_block_state4_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_state5_pp0_stage2_iter0() {
    ap_block_state5_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_state6_pp0_stage3_iter0() {
    ap_block_state6_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_state8_pp0_stage1_iter1() {
    ap_block_state8_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_block_state9_pp0_stage2_iter1() {
    ap_block_state9_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b2::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(icmp_ln114_fu_500_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void Conv2d_b2::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln111_fu_247_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void Conv2d_b2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv2d_b2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv2d_b2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv2d_b2::thread_ap_phi_mux_col_0_phi_fu_232_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_col_0_phi_fu_232_p4 = col_2_reg_766.read();
    } else {
        ap_phi_mux_col_0_phi_fu_232_p4 = col_0_reg_229.read();
    }
}

void Conv2d_b2::thread_ap_phi_mux_empty_phi_fu_221_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        ap_phi_mux_empty_phi_fu_221_p4 = tmp_s_reg_776.read();
    } else {
        ap_phi_mux_empty_phi_fu_221_p4 = empty_reg_217.read();
    }
}

void Conv2d_b2::thread_ap_phi_mux_indvar_flatten_phi_fu_201_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_201_p4 = add_ln114_reg_731.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_201_p4 = indvar_flatten_reg_197.read();
    }
}

void Conv2d_b2::thread_ap_phi_mux_row_0_phi_fu_211_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_row_0_phi_fu_211_p4 = select_ln114_reg_741.read();
    } else {
        ap_phi_mux_row_0_phi_fu_211_p4 = row_0_reg_208.read();
    }
}

void Conv2d_b2::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln111_fu_247_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void Conv2d_b2::thread_col_2_fu_615_p2() {
    col_2_fu_615_p2 = (!ap_const_lv32_1.is_01() || !select_ln115_reg_736.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_1) + sc_biguint<32>(select_ln115_reg_736.read()));
}

void Conv2d_b2::thread_grp_fu_640_p0() {
    grp_fu_640_p0 =  (sc_lv<5>) (grp_fu_640_p00.read());
}

void Conv2d_b2::thread_grp_fu_640_p00() {
    grp_fu_640_p00 = esl_zext<10,5>(select_ln111_7_fu_369_p3.read());
}

void Conv2d_b2::thread_grp_fu_640_p1() {
    grp_fu_640_p1 =  (sc_lv<6>) (ap_const_lv10_1A);
}

void Conv2d_b2::thread_grp_fu_640_p2() {
    grp_fu_640_p2 =  (sc_lv<5>) (grp_fu_640_p20.read());
}

void Conv2d_b2::thread_grp_fu_640_p20() {
    grp_fu_640_p20 = esl_zext<10,5>(select_ln111_3_fu_313_p3.read());
}

void Conv2d_b2::thread_i_fu_259_p2() {
    i_fu_259_p2 = (!row_reg_142.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(row_reg_142.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void Conv2d_b2::thread_icmp_ln111_1_fu_321_p2() {
    icmp_ln111_1_fu_321_p2 = (!add_ln111_2_fu_265_p2.read().is_01() || !add_ln111_3_fu_271_p2.read().is_01())? sc_lv<1>(): (sc_bigint<32>(add_ln111_2_fu_265_p2.read()) > sc_bigint<32>(add_ln111_3_fu_271_p2.read()));
}

void Conv2d_b2::thread_icmp_ln111_2_fu_341_p2() {
    icmp_ln111_2_fu_341_p2 = (!indvars_iv12_reg_131.read().is_01() || !phi_ln111_1_reg_120.read().is_01())? sc_lv<1>(): (sc_bigint<32>(indvars_iv12_reg_131.read()) > sc_bigint<32>(phi_ln111_1_reg_120.read()));
}

void Conv2d_b2::thread_icmp_ln111_fu_247_p2() {
    icmp_ln111_fu_247_p2 = (!indvar_flatten42_reg_98.read().is_01() || !ap_const_lv10_2A4.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten42_reg_98.read() == ap_const_lv10_2A4);
}

void Conv2d_b2::thread_icmp_ln112_1_fu_409_p2() {
    icmp_ln112_1_fu_409_p2 = (!select_ln111_2_fu_305_p3.read().is_01() || !select_ln111_1_fu_297_p3.read().is_01())? sc_lv<1>(): (sc_bigint<32>(select_ln111_2_fu_305_p3.read()) > sc_bigint<32>(select_ln111_1_fu_297_p3.read()));
}

void Conv2d_b2::thread_icmp_ln112_fu_283_p2() {
    icmp_ln112_fu_283_p2 = (!col_reg_186.read().is_01() || !ap_const_lv5_1A.is_01())? sc_lv<1>(): sc_lv<1>(col_reg_186.read() == ap_const_lv5_1A);
}

void Conv2d_b2::thread_icmp_ln114_fu_500_p2() {
    icmp_ln114_fu_500_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_201_p4.read().is_01() || !mul_ln113_reg_722.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_201_p4.read() == mul_ln113_reg_722.read());
}

void Conv2d_b2::thread_icmp_ln115_fu_517_p2() {
    icmp_ln115_fu_517_p2 = (!ap_phi_mux_col_0_phi_fu_232_p4.read().is_01() || !zext_ln115_reg_717.read().is_01())? sc_lv<1>(): (sc_bigint<32>(ap_phi_mux_col_0_phi_fu_232_p4.read()) < sc_bigint<32>(zext_ln115_reg_717.read()));
}

void Conv2d_b2::thread_input_matrix_address0() {
    input_matrix_address0 =  (sc_lv<10>) (sext_ln116_fu_599_p1.read());
}

void Conv2d_b2::thread_input_matrix_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        input_matrix_ce0 = ap_const_logic_1;
    } else {
        input_matrix_ce0 = ap_const_logic_0;
    }
}

void Conv2d_b2::thread_j_fu_620_p2() {
    j_fu_620_p2 = (!select_ln111_3_reg_673.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(select_ln111_3_reg_673.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void Conv2d_b2::thread_kernel_address0() {
    kernel_address0 =  (sc_lv<4>) (sext_ln116_1_fu_610_p1.read());
}

void Conv2d_b2::thread_kernel_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void Conv2d_b2::thread_mul_ln113_fu_459_p0() {
    mul_ln113_fu_459_p0 =  (sc_lv<32>) (mul_ln113_fu_459_p00.read());
}

void Conv2d_b2::thread_mul_ln113_fu_459_p00() {
    mul_ln113_fu_459_p00 = esl_zext<64,32>(add_ln112_fu_423_p2.read());
}

void Conv2d_b2::thread_mul_ln113_fu_459_p1() {
    mul_ln113_fu_459_p1 =  (sc_lv<32>) (mul_ln113_fu_459_p10.read());
}

void Conv2d_b2::thread_mul_ln113_fu_459_p10() {
    mul_ln113_fu_459_p10 = esl_zext<64,32>(select_ln111_6_fu_361_p3.read());
}

void Conv2d_b2::thread_mul_ln113_fu_459_p2() {
    mul_ln113_fu_459_p2 = (!mul_ln113_fu_459_p0.read().is_01() || !mul_ln113_fu_459_p1.read().is_01())? sc_lv<64>(): sc_biguint<32>(mul_ln113_fu_459_p0.read()) * sc_biguint<32>(mul_ln113_fu_459_p1.read());
}

void Conv2d_b2::thread_out_matrix_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        out_matrix_address0 = out_matrix_addr_reg_712.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        out_matrix_address0 =  (sc_lv<10>) (zext_ln113_fu_437_p1.read());
    } else {
        out_matrix_address0 = "XXXXXXXXXX";
    }
}

void Conv2d_b2::thread_out_matrix_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())))) {
        out_matrix_ce0 = ap_const_logic_1;
    } else {
        out_matrix_ce0 = ap_const_logic_0;
    }
}

void Conv2d_b2::thread_out_matrix_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        out_matrix_d0 = tmp_s_reg_776.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        out_matrix_d0 = ap_const_lv32_0;
    } else {
        out_matrix_d0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void Conv2d_b2::thread_out_matrix_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln111_fu_247_p2.read(), ap_const_lv1_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln114_reg_727_pp0_iter2_reg.read())))) {
        out_matrix_we0 = ap_const_logic_1;
    } else {
        out_matrix_we0 = ap_const_logic_0;
    }
}

void Conv2d_b2::thread_row_6_fu_511_p2() {
    row_6_fu_511_p2 = (!ap_const_lv32_1.is_01() || !ap_phi_mux_row_0_phi_fu_211_p4.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_1) + sc_biguint<32>(ap_phi_mux_row_0_phi_fu_211_p4.read()));
}

void Conv2d_b2::thread_select_ln111_10_fu_401_p3() {
    select_ln111_10_fu_401_p3 = (!icmp_ln112_fu_283_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln112_fu_283_p2.read()[0].to_bool())? add_ln111_2_fu_265_p2.read(): indvars_iv12_reg_131.read());
}

void Conv2d_b2::thread_select_ln111_1_fu_297_p3() {
    select_ln111_1_fu_297_p3 = (!icmp_ln112_fu_283_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln112_fu_283_p2.read()[0].to_bool())? ap_const_lv32_0: phi_ln112_1_reg_164.read());
}

void Conv2d_b2::thread_select_ln111_2_fu_305_p3() {
    select_ln111_2_fu_305_p3 = (!icmp_ln112_fu_283_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln112_fu_283_p2.read()[0].to_bool())? ap_const_lv32_3: indvars_iv19_reg_175.read());
}

void Conv2d_b2::thread_select_ln111_3_fu_313_p3() {
    select_ln111_3_fu_313_p3 = (!icmp_ln112_fu_283_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln112_fu_283_p2.read()[0].to_bool())? ap_const_lv5_0: col_reg_186.read());
}

void Conv2d_b2::thread_select_ln111_4_fu_327_p3() {
    select_ln111_4_fu_327_p3 = (!icmp_ln111_1_fu_321_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln111_1_fu_321_p2.read()[0].to_bool())? add_ln111_2_fu_265_p2.read(): add_ln111_3_fu_271_p2.read());
}

void Conv2d_b2::thread_select_ln111_5_fu_347_p3() {
    select_ln111_5_fu_347_p3 = (!icmp_ln111_2_fu_341_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln111_2_fu_341_p2.read()[0].to_bool())? indvars_iv12_reg_131.read(): phi_ln111_1_reg_120.read());
}

void Conv2d_b2::thread_select_ln111_6_fu_361_p3() {
    select_ln111_6_fu_361_p3 = (!icmp_ln112_fu_283_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln112_fu_283_p2.read()[0].to_bool())? add_ln111_5_fu_335_p2.read(): add_ln111_6_fu_355_p2.read());
}

void Conv2d_b2::thread_select_ln111_7_fu_369_p3() {
    select_ln111_7_fu_369_p3 = (!icmp_ln112_fu_283_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln112_fu_283_p2.read()[0].to_bool())? i_fu_259_p2.read(): row_reg_142.read());
}

void Conv2d_b2::thread_select_ln111_8_fu_385_p3() {
    select_ln111_8_fu_385_p3 = (!icmp_ln112_fu_283_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln112_fu_283_p2.read()[0].to_bool())? add_ln111_4_fu_277_p2.read(): phi_ln111_reg_109.read());
}

void Conv2d_b2::thread_select_ln111_9_fu_393_p3() {
    select_ln111_9_fu_393_p3 = (!icmp_ln112_fu_283_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln112_fu_283_p2.read()[0].to_bool())? add_ln111_3_fu_271_p2.read(): phi_ln111_1_reg_120.read());
}

void Conv2d_b2::thread_select_ln111_fu_289_p3() {
    select_ln111_fu_289_p3 = (!icmp_ln112_fu_283_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln112_fu_283_p2.read()[0].to_bool())? ap_const_lv32_0: phi_ln112_reg_153.read());
}

void Conv2d_b2::thread_select_ln112_fu_415_p3() {
    select_ln112_fu_415_p3 = (!icmp_ln112_1_fu_409_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln112_1_fu_409_p2.read()[0].to_bool())? select_ln111_2_fu_305_p3.read(): select_ln111_1_fu_297_p3.read());
}

void Conv2d_b2::thread_select_ln114_fu_585_p3() {
    select_ln114_fu_585_p3 = (!icmp_ln115_fu_517_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln115_fu_517_p2.read()[0].to_bool())? ap_phi_mux_row_0_phi_fu_211_p4.read(): row_6_fu_511_p2.read());
}

void Conv2d_b2::thread_select_ln115_1_fu_547_p3() {
    select_ln115_1_fu_547_p3 = (!icmp_ln115_fu_517_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln115_fu_517_p2.read()[0].to_bool())? sub_ln116_1_fu_477_p2.read(): sub_ln116_3_fu_541_p2.read());
}

void Conv2d_b2::thread_select_ln115_2_fu_572_p3() {
    select_ln115_2_fu_572_p3 = (!icmp_ln115_fu_517_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln115_fu_517_p2.read()[0].to_bool())? sub_ln116_2_fu_494_p2.read(): sub_ln116_5_fu_566_p2.read());
}

void Conv2d_b2::thread_select_ln115_fu_522_p3() {
    select_ln115_fu_522_p3 = (!icmp_ln115_fu_517_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln115_fu_517_p2.read()[0].to_bool())? ap_phi_mux_col_0_phi_fu_232_p4.read(): zext_ln112_1_reg_705.read());
}

void Conv2d_b2::thread_sext_ln116_1_fu_610_p1() {
    sext_ln116_1_fu_610_p1 = esl_sext<64,32>(add_ln116_1_fu_604_p2.read());
}

void Conv2d_b2::thread_sext_ln116_fu_599_p1() {
    sext_ln116_fu_599_p1 = esl_sext<64,32>(add_ln116_fu_593_p2.read());
}

void Conv2d_b2::thread_shl_ln116_1_fu_471_p2() {
    shl_ln116_1_fu_471_p2 = (!ap_const_lv32_2.is_01())? sc_lv<32>(): ap_phi_mux_row_0_phi_fu_211_p4.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void Conv2d_b2::thread_shl_ln116_2_fu_488_p2() {
    shl_ln116_2_fu_488_p2 = (!ap_const_lv32_2.is_01())? sc_lv<32>(): sub_ln116_fu_483_p2.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void Conv2d_b2::thread_shl_ln116_3_fu_529_p2() {
    shl_ln116_3_fu_529_p2 = (!ap_const_lv32_5.is_01())? sc_lv<32>(): row_6_fu_511_p2.read() << (unsigned short)ap_const_lv32_5.to_uint();
}

void Conv2d_b2::thread_shl_ln116_4_fu_535_p2() {
    shl_ln116_4_fu_535_p2 = (!ap_const_lv32_2.is_01())? sc_lv<32>(): row_6_fu_511_p2.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void Conv2d_b2::thread_shl_ln116_5_fu_560_p2() {
    shl_ln116_5_fu_560_p2 = (!ap_const_lv32_2.is_01())? sc_lv<32>(): sub_ln116_4_fu_555_p2.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void Conv2d_b2::thread_shl_ln116_fu_465_p2() {
    shl_ln116_fu_465_p2 = (!ap_const_lv32_5.is_01())? sc_lv<32>(): ap_phi_mux_row_0_phi_fu_211_p4.read() << (unsigned short)ap_const_lv32_5.to_uint();
}

void Conv2d_b2::thread_sub_ln115_fu_580_p2() {
    sub_ln115_fu_580_p2 = (!select_ln115_2_fu_572_p3.read().is_01() || !zext_ln112_1_reg_705.read().is_01())? sc_lv<32>(): (sc_biguint<32>(select_ln115_2_fu_572_p3.read()) - sc_biguint<32>(zext_ln112_1_reg_705.read()));
}

void Conv2d_b2::thread_sub_ln116_1_fu_477_p2() {
    sub_ln116_1_fu_477_p2 = (!shl_ln116_fu_465_p2.read().is_01() || !shl_ln116_1_fu_471_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(shl_ln116_fu_465_p2.read()) - sc_biguint<32>(shl_ln116_1_fu_471_p2.read()));
}

void Conv2d_b2::thread_sub_ln116_2_fu_494_p2() {
    sub_ln116_2_fu_494_p2 = (!shl_ln116_2_fu_488_p2.read().is_01() || !sub_ln116_fu_483_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(shl_ln116_2_fu_488_p2.read()) - sc_biguint<32>(sub_ln116_fu_483_p2.read()));
}

void Conv2d_b2::thread_sub_ln116_3_fu_541_p2() {
    sub_ln116_3_fu_541_p2 = (!shl_ln116_3_fu_529_p2.read().is_01() || !shl_ln116_4_fu_535_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(shl_ln116_3_fu_529_p2.read()) - sc_biguint<32>(shl_ln116_4_fu_535_p2.read()));
}

void Conv2d_b2::thread_sub_ln116_4_fu_555_p2() {
    sub_ln116_4_fu_555_p2 = (!row_6_fu_511_p2.read().is_01() || !zext_ln111_reg_683.read().is_01())? sc_lv<32>(): (sc_biguint<32>(row_6_fu_511_p2.read()) - sc_biguint<32>(zext_ln111_reg_683.read()));
}

void Conv2d_b2::thread_sub_ln116_5_fu_566_p2() {
    sub_ln116_5_fu_566_p2 = (!shl_ln116_5_fu_560_p2.read().is_01() || !sub_ln116_4_fu_555_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(shl_ln116_5_fu_560_p2.read()) - sc_biguint<32>(sub_ln116_4_fu_555_p2.read()));
}

void Conv2d_b2::thread_sub_ln116_fu_483_p2() {
    sub_ln116_fu_483_p2 = (!ap_phi_mux_row_0_phi_fu_211_p4.read().is_01() || !zext_ln111_reg_683.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_phi_mux_row_0_phi_fu_211_p4.read()) - sc_biguint<32>(zext_ln111_reg_683.read()));
}

void Conv2d_b2::thread_zext_ln111_fu_377_p1() {
    zext_ln111_fu_377_p1 = esl_zext<32,5>(select_ln111_7_fu_369_p3.read());
}

void Conv2d_b2::thread_zext_ln112_1_fu_433_p1() {
    zext_ln112_1_fu_433_p1 = esl_zext<32,5>(select_ln111_3_fu_313_p3.read());
}

void Conv2d_b2::thread_zext_ln113_fu_437_p1() {
    zext_ln113_fu_437_p1 = esl_zext<64,10>(grp_fu_640_p3.read());
}

void Conv2d_b2::thread_zext_ln115_fu_447_p1() {
    zext_ln115_fu_447_p1 = esl_zext<32,5>(add_ln115_fu_441_p2.read());
}

void Conv2d_b2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln111_fu_247_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln114_fu_500_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln114_fu_500_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

