##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for LCD_SPI_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK(fixed-function):R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (LCD_SPI_IntClock:R vs. LCD_SPI_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CyBUS_CLK                                   | Frequency: 39.19 MHz  | Target: 48.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)                   | N/A                   | Target: 48.00 MHz   | 
Clock: CyILO                                       | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                                       | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                                | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                                   | N/A                   | Target: 48.00 MHz   | 
Clock: LCD_SPI_IntClock                            | Frequency: 54.93 MHz  | Target: 24.00 MHz   | 
Clock: ResistiveTouch_ADC_Ext_CP_Clk               | N/A                   | Target: 48.00 MHz   | 
Clock: ResistiveTouch_ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 48.00 MHz   | 
Clock: ResistiveTouch_ADC_theACLK                  | N/A                   | Target: 2.18 MHz    | 
Clock: ResistiveTouch_ADC_theACLK(fixed-function)  | N/A                   | Target: 2.18 MHz    | 
Clock: \ResistiveTouch:ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock               Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                  CyBUS_CLK         20833.3          -4684       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(fixed-function)  CyBUS_CLK         20833.3          -8913       N/A              N/A         N/A              N/A         N/A              N/A         
LCD_SPI_IntClock           LCD_SPI_IntClock  41666.7          23463       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase    
---------------  ------------  ------------------  
LCD_MISO(0)_PAD  16534         LCD_SPI_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase    
---------------  ------------  ------------------  
LCD_CS(0)_PAD    23564         LCD_SPI_IntClock:R  
LCD_MOSI(0)_PAD  35332         LCD_SPI_IntClock:R  
LCD_SCK(0)_PAD   23892         LCD_SPI_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 39.19 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:count_stored_i\/q
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -4684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21287
-------------------------------------   ----- 
End-of-path arrival time (ps)           21287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:count_stored_i\/clock_0         macrocell25         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:count_stored_i\/q             macrocell25     1250   1250  -4684  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_1          macrocell9      2234   3484  -4684  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350   6834  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723   9557  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell2   5130  14687  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell3      0  14687  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell3   3300  17987  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell4      0  17987  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell4   3300  21287  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell5      0  21287  -4684  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for LCD_SPI_IntClock
**********************************************
Clock: LCD_SPI_IntClock
Frequency: 54.93 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \LCD_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 23463p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15354
-------------------------------------   ----- 
End-of-path arrival time (ps)           15354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0   count7cell      1940   1940  23463  RISE       1
\LCD_SPI:BSPIM:load_rx_data\/main_4  macrocell2      5648   7588  23463  RISE       1
\LCD_SPI:BSPIM:load_rx_data\/q       macrocell2      3350  10938  23463  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4416  15354  23463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:count_stored_i\/q
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -4684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21287
-------------------------------------   ----- 
End-of-path arrival time (ps)           21287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:count_stored_i\/clock_0         macrocell25         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:count_stored_i\/q             macrocell25     1250   1250  -4684  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_1          macrocell9      2234   3484  -4684  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350   6834  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723   9557  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell2   5130  14687  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell3      0  14687  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell3   3300  17987  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell4      0  17987  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell4   3300  21287  -4684  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell5      0  21287  -4684  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK(fixed-function):R vs. CyBUS_CLK:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -8913p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                                       -4230
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25516
-------------------------------------   ----- 
End-of-path arrival time (ps)           25516
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723  13786  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell2   5130  18916  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell3      0  18916  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell3   3300  22216  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell4      0  22216  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell4   3300  25516  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell5      0  25516  -8913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (LCD_SPI_IntClock:R vs. LCD_SPI_IntClock:R)
*************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \LCD_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 23463p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15354
-------------------------------------   ----- 
End-of-path arrival time (ps)           15354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0   count7cell      1940   1940  23463  RISE       1
\LCD_SPI:BSPIM:load_rx_data\/main_4  macrocell2      5648   7588  23463  RISE       1
\LCD_SPI:BSPIM:load_rx_data\/q       macrocell2      3350  10938  23463  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4416  15354  23463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -8913p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                                       -4230
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25516
-------------------------------------   ----- 
End-of-path arrival time (ps)           25516
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723  13786  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell2   5130  18916  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell3      0  18916  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell3   3300  22216  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell4      0  22216  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell4   3300  25516  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell5      0  25516  -8913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -5613p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                                       -4230
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22216
-------------------------------------   ----- 
End-of-path arrival time (ps)           22216
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723  13786  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell2   5130  18916  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell3      0  18916  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell3   3300  22216  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell4      0  22216  -5613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/clock        datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -2313p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                                       -4230
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18916
-------------------------------------   ----- 
End-of-path arrival time (ps)           18916
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723  13786  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell2   5130  18916  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell3      0  18916  -2313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/clock        datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -103p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14876
-------------------------------------   ----- 
End-of-path arrival time (ps)           14876
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell4   3813  14876   -103  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/clock        datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -100p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14874
-------------------------------------   ----- 
End-of-path arrival time (ps)           14874
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell5   3811  14874   -100  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13786
-------------------------------------   ----- 
End-of-path arrival time (ps)           13786
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723  13786    987  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 988p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13785
-------------------------------------   ----- 
End-of-path arrival time (ps)           13785
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  -8913  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  -8913  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell3   2722  13785    988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/clock        datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Systick_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Systick_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 5937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14396
-------------------------------------   ----- 
End-of-path arrival time (ps)           14396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell2       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell2   1600   1600   5937  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell3      0   1600   5937  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell3   1280   2880   5937  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell4      0   2880   5937  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell4   1280   4160   5937  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell5      0   4160   5937  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell5   2270   6430   5937  RISE       1
\Systick_Counter:CounterUDB:status_0\/main_0             macrocell7      2302   8732   5937  RISE       1
\Systick_Counter:CounterUDB:status_0\/q                  macrocell7      3350  12082   5937  RISE       1
\Systick_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2314  14396   5937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Systick_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Systick_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13906
-------------------------------------   ----- 
End-of-path arrival time (ps)           13906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell2       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell2   1240   1240   6428  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell3      0   1240   6428  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell3   1210   2450   6428  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell4      0   2450   6428  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell4   1210   3660   6428  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell5      0   3660   6428  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell5   2270   5930   6428  RISE       1
\Systick_Counter:CounterUDB:status_2\/main_0             macrocell8      2305   8235   6428  RISE       1
\Systick_Counter:CounterUDB:status_2\/q                  macrocell8      3350  11585   6428  RISE       1
\Systick_Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell3    2320  13906   6428  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Systick_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Systick_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 8592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell2       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell2   1600   1600   5937  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell3      0   1600   5937  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell3   1280   2880   5937  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell4      0   2880   5937  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell4   1280   4160   5937  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell5      0   4160   5937  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell5   2270   6430   5937  RISE       1
\Systick_Counter:CounterUDB:prevCompare\/main_0          macrocell24     2302   8732   8592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:prevCompare\/clock_0            macrocell24         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Systick_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Systick_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 8886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell2    760    760   8886  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell3      0    760   8886  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell3   1210   1970   8886  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell4      0   1970   8886  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell4   1210   3180   8886  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell5      0   3180   8886  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell5   2740   5920   8886  RISE       1
\Systick_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5528  11448   8886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Systick_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Systick_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9088p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell2       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell2   1240   1240   6428  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell3      0   1240   6428  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell3   1210   2450   6428  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell4      0   2450   6428  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell4   1210   3660   6428  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell5      0   3660   6428  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell5   2270   5930   6428  RISE       1
\Systick_Counter:CounterUDB:overflow_reg_i\/main_0       macrocell23     2305   8235   9088  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:overflow_reg_i\/clock_0         macrocell23         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Systick_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 9611p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7713
-------------------------------------   ---- 
End-of-path arrival time (ps)           7713
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                          timercell     1000   1000  -8913  RISE       1
\Systick_Counter:CounterUDB:count_stored_i\/main_0  macrocell25   6713   7713   9611  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:count_stored_i\/clock_0         macrocell25         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \LCD_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 23463p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15354
-------------------------------------   ----- 
End-of-path arrival time (ps)           15354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0   count7cell      1940   1940  23463  RISE       1
\LCD_SPI:BSPIM:load_rx_data\/main_4  macrocell2      5648   7588  23463  RISE       1
\LCD_SPI:BSPIM:load_rx_data\/q       macrocell2      3350  10938  23463  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4416  15354  23463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \LCD_SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14432
-------------------------------------   ----- 
End-of-path arrival time (ps)           14432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0         count7cell    1940   1940  23463  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg_split\/main_8  macrocell1    6852   8792  23725  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg_split\/q       macrocell1    3350  12142  23725  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg\/main_0        macrocell17   2290  14432  23725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_3
Path End       : \LCD_SPI:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \LCD_SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23748p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14409
-------------------------------------   ----- 
End-of-path arrival time (ps)           14409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_3           count7cell    1940   1940  23748  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg_split_1\/main_5  macrocell11   6810   8750  23748  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg_split_1\/q       macrocell11   3350  12100  23748  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg\/main_1          macrocell17   2309  14409  23748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \LCD_SPI:BSPIM:TxStsReg\/clock
Path slack     : 24032p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17135
-------------------------------------   ----- 
End-of-path arrival time (ps)           17135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0   count7cell     1940   1940  23463  RISE       1
\LCD_SPI:BSPIM:load_rx_data\/main_4  macrocell2     5648   7588  23463  RISE       1
\LCD_SPI:BSPIM:load_rx_data\/q       macrocell2     3350  10938  23463  RISE       1
\LCD_SPI:BSPIM:TxStsReg\/status_3    statusicell1   6197  17135  24032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \LCD_SPI:BSPIM:TxStsReg\/clock
Path slack     : 25278p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15889
-------------------------------------   ----- 
End-of-path arrival time (ps)           15889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q           macrocell14    1250   1250  25278  RISE       1
\LCD_SPI:BSPIM:tx_status_0\/main_2  macrocell4     9026  10276  25278  RISE       1
\LCD_SPI:BSPIM:tx_status_0\/q       macrocell4     3350  13626  25278  RISE       1
\LCD_SPI:BSPIM:TxStsReg\/status_0   statusicell1   2263  15889  25278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_3
Path End       : \LCD_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \LCD_SPI:BSPIM:RxStsReg\/clock
Path slack     : 26199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14967
-------------------------------------   ----- 
End-of-path arrival time (ps)           14967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940  23748  RISE       1
\LCD_SPI:BSPIM:rx_status_6\/main_1  macrocell6     7370   9310  26199  RISE       1
\LCD_SPI:BSPIM:rx_status_6\/q       macrocell6     3350  12660  26199  RISE       1
\LCD_SPI:BSPIM:RxStsReg\/status_6   statusicell2   2308  14967  26199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \LCD_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 26655p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q           macrocell14   1250   1250  25278  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/main_2  macrocell16  10251  11501  26655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \LCD_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 26655p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q          macrocell14   1250   1250  25278  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/main_2  macrocell21  10251  11501  26655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : Net_315/main_2
Capture Clock  : Net_315/clock_0
Path slack     : 26669p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11488
-------------------------------------   ----- 
End-of-path arrival time (ps)           11488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q  macrocell14   1250   1250  25278  RISE       1
Net_315/main_2             macrocell22  10238  11488  26669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:load_cond\/main_2
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 27326p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10831
-------------------------------------   ----- 
End-of-path arrival time (ps)           10831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q         macrocell14   1250   1250  25278  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_2  macrocell18   9581  10831  27326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 27326p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10831
-------------------------------------   ----- 
End-of-path arrival time (ps)           10831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q        macrocell14   1250   1250  25278  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_2  macrocell20   9581  10831  27326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:state_2\/main_2
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 27881p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10276
-------------------------------------   ----- 
End-of-path arrival time (ps)           10276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q       macrocell14   1250   1250  25278  RISE       1
\LCD_SPI:BSPIM:state_2\/main_2  macrocell12   9026  10276  27881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : Net_313/main_2
Capture Clock  : Net_313/clock_0
Path slack     : 27881p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10276
-------------------------------------   ----- 
End-of-path arrival time (ps)           10276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q  macrocell14   1250   1250  25278  RISE       1
Net_313/main_2             macrocell15   9026  10276  27881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_313/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \LCD_SPI:BSPIM:state_2\/main_8
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 28476p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9681
-------------------------------------   ---- 
End-of-path arrival time (ps)           9681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  28476  RISE       1
\LCD_SPI:BSPIM:state_2\/main_8              macrocell12     6101   9681  28476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \LCD_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28632p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7025
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q            macrocell14     1250   1250  25278  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   5775   7025  28632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_3
Path End       : \LCD_SPI:BSPIM:state_1\/main_4
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 28847p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9310
-------------------------------------   ---- 
End-of-path arrival time (ps)           9310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  23748  RISE       1
\LCD_SPI:BSPIM:state_1\/main_4      macrocell13   7370   9310  28847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_3
Path End       : \LCD_SPI:BSPIM:state_0\/main_4
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 28847p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9310
-------------------------------------   ---- 
End-of-path arrival time (ps)           9310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  23748  RISE       1
\LCD_SPI:BSPIM:state_0\/main_4      macrocell14   7370   9310  28847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \LCD_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28859p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q            macrocell12     1250   1250  25539  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   5548   6798  28859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \LCD_SPI:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \LCD_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb   datapathcell1   5360   5360  24018  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/main_3  macrocell16     3871   9231  28926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \LCD_SPI:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \LCD_SPI:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 28926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb        datapathcell1   5360   5360  24018  RISE       1
\LCD_SPI:BSPIM:mosi_from_dp_reg\/main_0  macrocell19     3871   9231  28926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:state_1\/main_2
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 29437p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8720
-------------------------------------   ---- 
End-of-path arrival time (ps)           8720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q       macrocell14   1250   1250  25278  RISE       1
\LCD_SPI:BSPIM:state_1\/main_2  macrocell13   7470   8720  29437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:state_0\/main_2
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 29437p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8720
-------------------------------------   ---- 
End-of-path arrival time (ps)           8720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q       macrocell14   1250   1250  25278  RISE       1
\LCD_SPI:BSPIM:state_0\/main_2  macrocell14   7470   8720  29437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:load_cond\/main_1
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 29992p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8164
-------------------------------------   ---- 
End-of-path arrival time (ps)           8164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q         macrocell13   1250   1250  27497  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_1  macrocell18   6914   8164  29992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 29992p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8164
-------------------------------------   ---- 
End-of-path arrival time (ps)           8164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q        macrocell13   1250   1250  27497  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_1  macrocell20   6914   8164  29992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : Net_315/main_1
Capture Clock  : Net_315/clock_0
Path slack     : 29995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q  macrocell13   1250   1250  27497  RISE       1
Net_315/main_1             macrocell22   6911   8161  29995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \LCD_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 30004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q           macrocell13   1250   1250  27497  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/main_1  macrocell16   6902   8152  30004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \LCD_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 30004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q          macrocell13   1250   1250  27497  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/main_1  macrocell21   6902   8152  30004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:state_1\/main_7
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 30374p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7783
-------------------------------------   ---- 
End-of-path arrival time (ps)           7783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23463  RISE       1
\LCD_SPI:BSPIM:state_1\/main_7      macrocell13   5843   7783  30374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:state_0\/main_7
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 30374p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7783
-------------------------------------   ---- 
End-of-path arrival time (ps)           7783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23463  RISE       1
\LCD_SPI:BSPIM:state_0\/main_7      macrocell14   5843   7783  30374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:state_2\/main_7
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 30568p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23463  RISE       1
\LCD_SPI:BSPIM:state_2\/main_7      macrocell12   5648   7588  30568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:state_1\/main_0
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 30620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q       macrocell12   1250   1250  25539  RISE       1
\LCD_SPI:BSPIM:state_1\/main_0  macrocell13   6286   7536  30620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:state_0\/main_0
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 30620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q       macrocell12   1250   1250  25539  RISE       1
\LCD_SPI:BSPIM:state_0\/main_0  macrocell14   6286   7536  30620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \LCD_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30659p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q            macrocell13     1250   1250  27497  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3747   4997  30659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:state_2\/main_1
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 30794p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q       macrocell13   1250   1250  27497  RISE       1
\LCD_SPI:BSPIM:state_2\/main_1  macrocell12   6113   7363  30794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : Net_313/main_1
Capture Clock  : Net_313/clock_0
Path slack     : 30794p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q  macrocell13   1250   1250  27497  RISE       1
Net_313/main_1             macrocell15   6113   7363  30794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_313/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_1
Path End       : \LCD_SPI:BSPIM:state_1\/main_6
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 31181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6975
-------------------------------------   ---- 
End-of-path arrival time (ps)           6975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26102  RISE       1
\LCD_SPI:BSPIM:state_1\/main_6      macrocell13   5035   6975  31181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_1
Path End       : \LCD_SPI:BSPIM:state_0\/main_6
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 31181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6975
-------------------------------------   ---- 
End-of-path arrival time (ps)           6975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26102  RISE       1
\LCD_SPI:BSPIM:state_0\/main_6      macrocell14   5035   6975  31181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:ld_ident\/q
Path End       : \LCD_SPI:BSPIM:state_1\/main_9
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 31445p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:ld_ident\/q      macrocell20   1250   1250  25773  RISE       1
\LCD_SPI:BSPIM:state_1\/main_9  macrocell13   5462   6712  31445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:ld_ident\/q
Path End       : \LCD_SPI:BSPIM:state_0\/main_9
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 31445p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:ld_ident\/q      macrocell20   1250   1250  25773  RISE       1
\LCD_SPI:BSPIM:state_0\/main_9  macrocell14   5462   6712  31445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:cnt_enable\/q
Path End       : \LCD_SPI:BSPIM:BitCounter\/enable
Capture Clock  : \LCD_SPI:BSPIM:BitCounter\/clock
Path slack     : 31877p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:cnt_enable\/q       macrocell21   1250   1250  31877  RISE       1
\LCD_SPI:BSPIM:BitCounter\/enable  count7cell    4480   5730  31877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:load_cond\/main_7
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 31923p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23463  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_7    macrocell18   4294   6234  31923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_7
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 31923p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23463  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_7     macrocell20   4294   6234  31923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \LCD_SPI:BSPIM:state_1\/main_8
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 31931p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  28476  RISE       1
\LCD_SPI:BSPIM:state_1\/main_8              macrocell13     2645   6225  31931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \LCD_SPI:BSPIM:state_0\/main_8
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 31931p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  28476  RISE       1
\LCD_SPI:BSPIM:state_0\/main_8              macrocell14     2645   6225  31931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_4
Path End       : \LCD_SPI:BSPIM:state_1\/main_3
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 31989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25362  RISE       1
\LCD_SPI:BSPIM:state_1\/main_3      macrocell13   4227   6167  31989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_4
Path End       : \LCD_SPI:BSPIM:state_0\/main_3
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 31989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25362  RISE       1
\LCD_SPI:BSPIM:state_0\/main_3      macrocell14   4227   6167  31989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:state_2\/main_0
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 32279p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q       macrocell12   1250   1250  25539  RISE       1
\LCD_SPI:BSPIM:state_2\/main_0  macrocell12   4627   5877  32279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : Net_313/main_0
Capture Clock  : Net_313/clock_0
Path slack     : 32279p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q  macrocell12   1250   1250  25539  RISE       1
Net_313/main_0             macrocell15   4627   5877  32279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_313/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_2
Path End       : \LCD_SPI:BSPIM:state_1\/main_5
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 32441p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26242  RISE       1
\LCD_SPI:BSPIM:state_1\/main_5      macrocell13   3776   5716  32441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_2
Path End       : \LCD_SPI:BSPIM:state_0\/main_5
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 32441p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26242  RISE       1
\LCD_SPI:BSPIM:state_0\/main_5      macrocell14   3776   5716  32441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \LCD_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q           macrocell12   1250   1250  25539  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/main_0  macrocell16   4091   5341  32815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \LCD_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 32815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q          macrocell12   1250   1250  25539  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/main_0  macrocell21   4091   5341  32815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_313/q
Path End       : Net_313/main_3
Capture Clock  : Net_313/clock_0
Path slack     : 32867p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_313/clock_0                                            macrocell15         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_313/q       macrocell15   1250   1250  32867  RISE       1
Net_313/main_3  macrocell15   4040   5290  32867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_313/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:state_1\/main_1
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 33139p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q       macrocell13   1250   1250  27497  RISE       1
\LCD_SPI:BSPIM:state_1\/main_1  macrocell13   3768   5018  33139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:state_0\/main_1
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 33139p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q       macrocell13   1250   1250  27497  RISE       1
\LCD_SPI:BSPIM:state_0\/main_1  macrocell14   3768   5018  33139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : Net_315/main_3
Capture Clock  : Net_315/clock_0
Path slack     : 33173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_315/q       macrocell22   1250   1250  33173  RISE       1
Net_315/main_3  macrocell22   3734   4984  33173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : Net_315/main_0
Capture Clock  : Net_315/clock_0
Path slack     : 33199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q  macrocell12   1250   1250  25539  RISE       1
Net_315/main_0             macrocell22   3707   4957  33199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:load_cond\/main_0
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 33200p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q         macrocell12   1250   1250  25539  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_0  macrocell18   3707   4957  33200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 33200p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q        macrocell12   1250   1250  25539  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_0  macrocell20   3707   4957  33200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_2
Path End       : \LCD_SPI:BSPIM:load_cond\/main_5
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 33332p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26242  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_5    macrocell18   2885   4825  33332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_2
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_5
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 33332p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26242  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_5     macrocell20   2885   4825  33332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_2
Path End       : \LCD_SPI:BSPIM:state_2\/main_5
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 33347p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26242  RISE       1
\LCD_SPI:BSPIM:state_2\/main_5      macrocell12   2869   4809  33347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_1
Path End       : \LCD_SPI:BSPIM:state_2\/main_6
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 33499p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26102  RISE       1
\LCD_SPI:BSPIM:state_2\/main_6      macrocell12   2718   4658  33499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_4
Path End       : \LCD_SPI:BSPIM:state_2\/main_3
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 33502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25362  RISE       1
\LCD_SPI:BSPIM:state_2\/main_3      macrocell12   2715   4655  33502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_1
Path End       : \LCD_SPI:BSPIM:load_cond\/main_6
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 33504p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26102  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_6    macrocell18   2713   4653  33504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_1
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_6
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 33504p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26102  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_6     macrocell20   2713   4653  33504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_3
Path End       : \LCD_SPI:BSPIM:state_2\/main_4
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 33509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  23748  RISE       1
\LCD_SPI:BSPIM:state_2\/main_4      macrocell12   2708   4648  33509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_4
Path End       : \LCD_SPI:BSPIM:load_cond\/main_3
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 33511p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25362  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_3    macrocell18   2705   4645  33511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_4
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 33511p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25362  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_3     macrocell20   2705   4645  33511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_3
Path End       : \LCD_SPI:BSPIM:load_cond\/main_4
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 33519p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  23748  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_4    macrocell18   2698   4638  33519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_3
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_4
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 33519p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  23748  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_4     macrocell20   2698   4638  33519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:cnt_enable\/q
Path End       : \LCD_SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \LCD_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 33760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:cnt_enable\/q       macrocell21   1250   1250  31877  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/main_3  macrocell21   3147   4397  33760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:ld_ident\/q
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_8
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 34224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:ld_ident\/q       macrocell20   1250   1250  25773  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_8  macrocell20   2683   3933  34224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:ld_ident\/q
Path End       : \LCD_SPI:BSPIM:state_2\/main_9
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 34229p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:ld_ident\/q      macrocell20   1250   1250  25773  RISE       1
\LCD_SPI:BSPIM:state_2\/main_9  macrocell12   2677   3927  34229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:mosi_hs_reg\/q
Path End       : \LCD_SPI:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \LCD_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34363p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:mosi_hs_reg\/q       macrocell16   1250   1250  34363  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/main_4  macrocell16   2544   3794  34363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:mosi_from_dp_reg\/q
Path End       : \LCD_SPI:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \LCD_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34658p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:mosi_from_dp_reg\/q  macrocell19   1250   1250  34658  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/main_5  macrocell16   2248   3498  34658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:load_cond\/q
Path End       : \LCD_SPI:BSPIM:load_cond\/main_8
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 34674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:load_cond\/q       macrocell18   1250   1250  34674  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_8  macrocell18   2233   3483  34674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

