
ALGORITMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ff8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  080030b8  080030b8  000130b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003240  08003240  00020458  2**0
                  CONTENTS
  4 .ARM          00000008  08003240  08003240  00013240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003248  08003248  00020458  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003248  08003248  00013248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800324c  0800324c  0001324c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000458  20000000  08003250  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000458  080036a8  00020458  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000630  080036a8  00020630  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020458  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000936a  00000000  00000000  00020480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001688  00000000  00000000  000297ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000650  00000000  00000000  0002ae78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005c8  00000000  00000000  0002b4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000109a0  00000000  00000000  0002ba90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000089ec  00000000  00000000  0003c430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00063b5c  00000000  00000000  00044e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a8978  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001914  00000000  00000000  000a89cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000458 	.word	0x20000458
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080030a0 	.word	0x080030a0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000045c 	.word	0x2000045c
 8000104:	080030a0 	.word	0x080030a0

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	1c08      	adds	r0, r1, #0
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	; (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f82e 	bl	80002c4 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_lmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	0415      	lsls	r5, r2, #16
 8000278:	0c2d      	lsrs	r5, r5, #16
 800027a:	000f      	movs	r7, r1
 800027c:	0001      	movs	r1, r0
 800027e:	002e      	movs	r6, r5
 8000280:	46c6      	mov	lr, r8
 8000282:	4684      	mov	ip, r0
 8000284:	0400      	lsls	r0, r0, #16
 8000286:	0c14      	lsrs	r4, r2, #16
 8000288:	0c00      	lsrs	r0, r0, #16
 800028a:	0c09      	lsrs	r1, r1, #16
 800028c:	4346      	muls	r6, r0
 800028e:	434d      	muls	r5, r1
 8000290:	4360      	muls	r0, r4
 8000292:	4361      	muls	r1, r4
 8000294:	1940      	adds	r0, r0, r5
 8000296:	0c34      	lsrs	r4, r6, #16
 8000298:	1824      	adds	r4, r4, r0
 800029a:	b500      	push	{lr}
 800029c:	42a5      	cmp	r5, r4
 800029e:	d903      	bls.n	80002a8 <__aeabi_lmul+0x34>
 80002a0:	2080      	movs	r0, #128	; 0x80
 80002a2:	0240      	lsls	r0, r0, #9
 80002a4:	4680      	mov	r8, r0
 80002a6:	4441      	add	r1, r8
 80002a8:	0c25      	lsrs	r5, r4, #16
 80002aa:	186d      	adds	r5, r5, r1
 80002ac:	4661      	mov	r1, ip
 80002ae:	4359      	muls	r1, r3
 80002b0:	437a      	muls	r2, r7
 80002b2:	0430      	lsls	r0, r6, #16
 80002b4:	1949      	adds	r1, r1, r5
 80002b6:	0424      	lsls	r4, r4, #16
 80002b8:	0c00      	lsrs	r0, r0, #16
 80002ba:	1820      	adds	r0, r4, r0
 80002bc:	1889      	adds	r1, r1, r2
 80002be:	bc80      	pop	{r7}
 80002c0:	46b8      	mov	r8, r7
 80002c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002c4 <__udivmoddi4>:
 80002c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002c6:	4657      	mov	r7, sl
 80002c8:	464e      	mov	r6, r9
 80002ca:	4645      	mov	r5, r8
 80002cc:	46de      	mov	lr, fp
 80002ce:	b5e0      	push	{r5, r6, r7, lr}
 80002d0:	0004      	movs	r4, r0
 80002d2:	000d      	movs	r5, r1
 80002d4:	4692      	mov	sl, r2
 80002d6:	4699      	mov	r9, r3
 80002d8:	b083      	sub	sp, #12
 80002da:	428b      	cmp	r3, r1
 80002dc:	d830      	bhi.n	8000340 <__udivmoddi4+0x7c>
 80002de:	d02d      	beq.n	800033c <__udivmoddi4+0x78>
 80002e0:	4649      	mov	r1, r9
 80002e2:	4650      	mov	r0, sl
 80002e4:	f000 f8ba 	bl	800045c <__clzdi2>
 80002e8:	0029      	movs	r1, r5
 80002ea:	0006      	movs	r6, r0
 80002ec:	0020      	movs	r0, r4
 80002ee:	f000 f8b5 	bl	800045c <__clzdi2>
 80002f2:	1a33      	subs	r3, r6, r0
 80002f4:	4698      	mov	r8, r3
 80002f6:	3b20      	subs	r3, #32
 80002f8:	469b      	mov	fp, r3
 80002fa:	d433      	bmi.n	8000364 <__udivmoddi4+0xa0>
 80002fc:	465a      	mov	r2, fp
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	4642      	mov	r2, r8
 8000304:	001f      	movs	r7, r3
 8000306:	4653      	mov	r3, sl
 8000308:	4093      	lsls	r3, r2
 800030a:	001e      	movs	r6, r3
 800030c:	42af      	cmp	r7, r5
 800030e:	d83a      	bhi.n	8000386 <__udivmoddi4+0xc2>
 8000310:	42af      	cmp	r7, r5
 8000312:	d100      	bne.n	8000316 <__udivmoddi4+0x52>
 8000314:	e078      	b.n	8000408 <__udivmoddi4+0x144>
 8000316:	465b      	mov	r3, fp
 8000318:	1ba4      	subs	r4, r4, r6
 800031a:	41bd      	sbcs	r5, r7
 800031c:	2b00      	cmp	r3, #0
 800031e:	da00      	bge.n	8000322 <__udivmoddi4+0x5e>
 8000320:	e075      	b.n	800040e <__udivmoddi4+0x14a>
 8000322:	2200      	movs	r2, #0
 8000324:	2300      	movs	r3, #0
 8000326:	9200      	str	r2, [sp, #0]
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	465a      	mov	r2, fp
 800032e:	4093      	lsls	r3, r2
 8000330:	9301      	str	r3, [sp, #4]
 8000332:	2301      	movs	r3, #1
 8000334:	4642      	mov	r2, r8
 8000336:	4093      	lsls	r3, r2
 8000338:	9300      	str	r3, [sp, #0]
 800033a:	e028      	b.n	800038e <__udivmoddi4+0xca>
 800033c:	4282      	cmp	r2, r0
 800033e:	d9cf      	bls.n	80002e0 <__udivmoddi4+0x1c>
 8000340:	2200      	movs	r2, #0
 8000342:	2300      	movs	r3, #0
 8000344:	9200      	str	r2, [sp, #0]
 8000346:	9301      	str	r3, [sp, #4]
 8000348:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <__udivmoddi4+0x8e>
 800034e:	601c      	str	r4, [r3, #0]
 8000350:	605d      	str	r5, [r3, #4]
 8000352:	9800      	ldr	r0, [sp, #0]
 8000354:	9901      	ldr	r1, [sp, #4]
 8000356:	b003      	add	sp, #12
 8000358:	bcf0      	pop	{r4, r5, r6, r7}
 800035a:	46bb      	mov	fp, r7
 800035c:	46b2      	mov	sl, r6
 800035e:	46a9      	mov	r9, r5
 8000360:	46a0      	mov	r8, r4
 8000362:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000364:	4642      	mov	r2, r8
 8000366:	2320      	movs	r3, #32
 8000368:	1a9b      	subs	r3, r3, r2
 800036a:	4652      	mov	r2, sl
 800036c:	40da      	lsrs	r2, r3
 800036e:	4641      	mov	r1, r8
 8000370:	0013      	movs	r3, r2
 8000372:	464a      	mov	r2, r9
 8000374:	408a      	lsls	r2, r1
 8000376:	0017      	movs	r7, r2
 8000378:	4642      	mov	r2, r8
 800037a:	431f      	orrs	r7, r3
 800037c:	4653      	mov	r3, sl
 800037e:	4093      	lsls	r3, r2
 8000380:	001e      	movs	r6, r3
 8000382:	42af      	cmp	r7, r5
 8000384:	d9c4      	bls.n	8000310 <__udivmoddi4+0x4c>
 8000386:	2200      	movs	r2, #0
 8000388:	2300      	movs	r3, #0
 800038a:	9200      	str	r2, [sp, #0]
 800038c:	9301      	str	r3, [sp, #4]
 800038e:	4643      	mov	r3, r8
 8000390:	2b00      	cmp	r3, #0
 8000392:	d0d9      	beq.n	8000348 <__udivmoddi4+0x84>
 8000394:	07fb      	lsls	r3, r7, #31
 8000396:	0872      	lsrs	r2, r6, #1
 8000398:	431a      	orrs	r2, r3
 800039a:	4646      	mov	r6, r8
 800039c:	087b      	lsrs	r3, r7, #1
 800039e:	e00e      	b.n	80003be <__udivmoddi4+0xfa>
 80003a0:	42ab      	cmp	r3, r5
 80003a2:	d101      	bne.n	80003a8 <__udivmoddi4+0xe4>
 80003a4:	42a2      	cmp	r2, r4
 80003a6:	d80c      	bhi.n	80003c2 <__udivmoddi4+0xfe>
 80003a8:	1aa4      	subs	r4, r4, r2
 80003aa:	419d      	sbcs	r5, r3
 80003ac:	2001      	movs	r0, #1
 80003ae:	1924      	adds	r4, r4, r4
 80003b0:	416d      	adcs	r5, r5
 80003b2:	2100      	movs	r1, #0
 80003b4:	3e01      	subs	r6, #1
 80003b6:	1824      	adds	r4, r4, r0
 80003b8:	414d      	adcs	r5, r1
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d006      	beq.n	80003cc <__udivmoddi4+0x108>
 80003be:	42ab      	cmp	r3, r5
 80003c0:	d9ee      	bls.n	80003a0 <__udivmoddi4+0xdc>
 80003c2:	3e01      	subs	r6, #1
 80003c4:	1924      	adds	r4, r4, r4
 80003c6:	416d      	adcs	r5, r5
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d1f8      	bne.n	80003be <__udivmoddi4+0xfa>
 80003cc:	9800      	ldr	r0, [sp, #0]
 80003ce:	9901      	ldr	r1, [sp, #4]
 80003d0:	465b      	mov	r3, fp
 80003d2:	1900      	adds	r0, r0, r4
 80003d4:	4169      	adcs	r1, r5
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	db24      	blt.n	8000424 <__udivmoddi4+0x160>
 80003da:	002b      	movs	r3, r5
 80003dc:	465a      	mov	r2, fp
 80003de:	4644      	mov	r4, r8
 80003e0:	40d3      	lsrs	r3, r2
 80003e2:	002a      	movs	r2, r5
 80003e4:	40e2      	lsrs	r2, r4
 80003e6:	001c      	movs	r4, r3
 80003e8:	465b      	mov	r3, fp
 80003ea:	0015      	movs	r5, r2
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	db2a      	blt.n	8000446 <__udivmoddi4+0x182>
 80003f0:	0026      	movs	r6, r4
 80003f2:	409e      	lsls	r6, r3
 80003f4:	0033      	movs	r3, r6
 80003f6:	0026      	movs	r6, r4
 80003f8:	4647      	mov	r7, r8
 80003fa:	40be      	lsls	r6, r7
 80003fc:	0032      	movs	r2, r6
 80003fe:	1a80      	subs	r0, r0, r2
 8000400:	4199      	sbcs	r1, r3
 8000402:	9000      	str	r0, [sp, #0]
 8000404:	9101      	str	r1, [sp, #4]
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x84>
 8000408:	42a3      	cmp	r3, r4
 800040a:	d8bc      	bhi.n	8000386 <__udivmoddi4+0xc2>
 800040c:	e783      	b.n	8000316 <__udivmoddi4+0x52>
 800040e:	4642      	mov	r2, r8
 8000410:	2320      	movs	r3, #32
 8000412:	2100      	movs	r1, #0
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	2200      	movs	r2, #0
 8000418:	9100      	str	r1, [sp, #0]
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	2201      	movs	r2, #1
 800041e:	40da      	lsrs	r2, r3
 8000420:	9201      	str	r2, [sp, #4]
 8000422:	e786      	b.n	8000332 <__udivmoddi4+0x6e>
 8000424:	4642      	mov	r2, r8
 8000426:	2320      	movs	r3, #32
 8000428:	1a9b      	subs	r3, r3, r2
 800042a:	002a      	movs	r2, r5
 800042c:	4646      	mov	r6, r8
 800042e:	409a      	lsls	r2, r3
 8000430:	0023      	movs	r3, r4
 8000432:	40f3      	lsrs	r3, r6
 8000434:	4644      	mov	r4, r8
 8000436:	4313      	orrs	r3, r2
 8000438:	002a      	movs	r2, r5
 800043a:	40e2      	lsrs	r2, r4
 800043c:	001c      	movs	r4, r3
 800043e:	465b      	mov	r3, fp
 8000440:	0015      	movs	r5, r2
 8000442:	2b00      	cmp	r3, #0
 8000444:	dad4      	bge.n	80003f0 <__udivmoddi4+0x12c>
 8000446:	4642      	mov	r2, r8
 8000448:	002f      	movs	r7, r5
 800044a:	2320      	movs	r3, #32
 800044c:	0026      	movs	r6, r4
 800044e:	4097      	lsls	r7, r2
 8000450:	1a9b      	subs	r3, r3, r2
 8000452:	40de      	lsrs	r6, r3
 8000454:	003b      	movs	r3, r7
 8000456:	4333      	orrs	r3, r6
 8000458:	e7cd      	b.n	80003f6 <__udivmoddi4+0x132>
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__clzdi2>:
 800045c:	b510      	push	{r4, lr}
 800045e:	2900      	cmp	r1, #0
 8000460:	d103      	bne.n	800046a <__clzdi2+0xe>
 8000462:	f000 f807 	bl	8000474 <__clzsi2>
 8000466:	3020      	adds	r0, #32
 8000468:	e002      	b.n	8000470 <__clzdi2+0x14>
 800046a:	1c08      	adds	r0, r1, #0
 800046c:	f000 f802 	bl	8000474 <__clzsi2>
 8000470:	bd10      	pop	{r4, pc}
 8000472:	46c0      	nop			; (mov r8, r8)

08000474 <__clzsi2>:
 8000474:	211c      	movs	r1, #28
 8000476:	2301      	movs	r3, #1
 8000478:	041b      	lsls	r3, r3, #16
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0xe>
 800047e:	0c00      	lsrs	r0, r0, #16
 8000480:	3910      	subs	r1, #16
 8000482:	0a1b      	lsrs	r3, r3, #8
 8000484:	4298      	cmp	r0, r3
 8000486:	d301      	bcc.n	800048c <__clzsi2+0x18>
 8000488:	0a00      	lsrs	r0, r0, #8
 800048a:	3908      	subs	r1, #8
 800048c:	091b      	lsrs	r3, r3, #4
 800048e:	4298      	cmp	r0, r3
 8000490:	d301      	bcc.n	8000496 <__clzsi2+0x22>
 8000492:	0900      	lsrs	r0, r0, #4
 8000494:	3904      	subs	r1, #4
 8000496:	a202      	add	r2, pc, #8	; (adr r2, 80004a0 <__clzsi2+0x2c>)
 8000498:	5c10      	ldrb	r0, [r2, r0]
 800049a:	1840      	adds	r0, r0, r1
 800049c:	4770      	bx	lr
 800049e:	46c0      	nop			; (mov r8, r8)
 80004a0:	02020304 	.word	0x02020304
 80004a4:	01010101 	.word	0x01010101
	...

080004b0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80004b6:	f000 fb07 	bl	8000ac8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80004ba:	f000 f81d 	bl	80004f8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80004be:	f000 f8b5 	bl	800062c <MX_GPIO_Init>
	MX_LPUART1_UART_Init();
 80004c2:	f000 f885 	bl	80005d0 <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */
	/* USER CODE END 2 */
	int enbuyukcarpim(uint8_t *arr, int carpilacaksayi); //Aşağıda enbuyukcarpim adında bir fonksiyon oluşturulmuştur ve bu fonksiyon burada tanımlanır. Başındaki int, integer bir değer döndürdüğü anlamına gelir.
	int maxSayi = enbuyukcarpim(buffer, 13); //enbuyukcarpim foksiyonunun içine yukarıda tanılmış buffer ve kaç adet sayının çarpılmasını istiyorsak onu gönderiyoruz. burada fonksiyondan dönen sonucu MaxSayi içine atıyoruz.
 80004c6:	4b0b      	ldr	r3, [pc, #44]	; (80004f4 <main+0x44>)
 80004c8:	210d      	movs	r1, #13
 80004ca:	0018      	movs	r0, r3
 80004cc:	f000 f8fe 	bl	80006cc <enbuyukcarpim>
 80004d0:	0003      	movs	r3, r0
 80004d2:	607b      	str	r3, [r7, #4]
	maxSayi = enbuyukcarpim(buffer, 14);
 80004d4:	4b07      	ldr	r3, [pc, #28]	; (80004f4 <main+0x44>)
 80004d6:	210e      	movs	r1, #14
 80004d8:	0018      	movs	r0, r3
 80004da:	f000 f8f7 	bl	80006cc <enbuyukcarpim>
 80004de:	0003      	movs	r3, r0
 80004e0:	607b      	str	r3, [r7, #4]
	maxSayi = enbuyukcarpim(buffer, 15);
 80004e2:	4b04      	ldr	r3, [pc, #16]	; (80004f4 <main+0x44>)
 80004e4:	210f      	movs	r1, #15
 80004e6:	0018      	movs	r0, r3
 80004e8:	f000 f8f0 	bl	80006cc <enbuyukcarpim>
 80004ec:	0003      	movs	r3, r0
 80004ee:	607b      	str	r3, [r7, #4]
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80004f0:	e7fe      	b.n	80004f0 <main+0x40>
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	20000000 	.word	0x20000000

080004f8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80004f8:	b590      	push	{r4, r7, lr}
 80004fa:	b099      	sub	sp, #100	; 0x64
 80004fc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80004fe:	242c      	movs	r4, #44	; 0x2c
 8000500:	193b      	adds	r3, r7, r4
 8000502:	0018      	movs	r0, r3
 8000504:	2334      	movs	r3, #52	; 0x34
 8000506:	001a      	movs	r2, r3
 8000508:	2100      	movs	r1, #0
 800050a:	f002 f99b 	bl	8002844 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800050e:	2318      	movs	r3, #24
 8000510:	18fb      	adds	r3, r7, r3
 8000512:	0018      	movs	r0, r3
 8000514:	2314      	movs	r3, #20
 8000516:	001a      	movs	r2, r3
 8000518:	2100      	movs	r1, #0
 800051a:	f002 f993 	bl	8002844 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 800051e:	003b      	movs	r3, r7
 8000520:	0018      	movs	r0, r3
 8000522:	2318      	movs	r3, #24
 8000524:	001a      	movs	r2, r3
 8000526:	2100      	movs	r1, #0
 8000528:	f002 f98c 	bl	8002844 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800052c:	4b26      	ldr	r3, [pc, #152]	; (80005c8 <SystemClock_Config+0xd0>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	4a26      	ldr	r2, [pc, #152]	; (80005cc <SystemClock_Config+0xd4>)
 8000532:	401a      	ands	r2, r3
 8000534:	4b24      	ldr	r3, [pc, #144]	; (80005c8 <SystemClock_Config+0xd0>)
 8000536:	2180      	movs	r1, #128	; 0x80
 8000538:	0109      	lsls	r1, r1, #4
 800053a:	430a      	orrs	r2, r1
 800053c:	601a      	str	r2, [r3, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800053e:	0021      	movs	r1, r4
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2210      	movs	r2, #16
 8000544:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2201      	movs	r2, #1
 800054a:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.MSICalibrationValue = 0;
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2200      	movs	r2, #0
 8000550:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000552:	187b      	adds	r3, r7, r1
 8000554:	22a0      	movs	r2, #160	; 0xa0
 8000556:	0212      	lsls	r2, r2, #8
 8000558:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800055a:	187b      	adds	r3, r7, r1
 800055c:	2200      	movs	r2, #0
 800055e:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000560:	187b      	adds	r3, r7, r1
 8000562:	0018      	movs	r0, r3
 8000564:	f000 fd60 	bl	8001028 <HAL_RCC_OscConfig>
 8000568:	1e03      	subs	r3, r0, #0
 800056a:	d001      	beq.n	8000570 <SystemClock_Config+0x78>
		Error_Handler();
 800056c:	f000 f994 	bl	8000898 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000570:	2118      	movs	r1, #24
 8000572:	187b      	adds	r3, r7, r1
 8000574:	220f      	movs	r2, #15
 8000576:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000578:	187b      	adds	r3, r7, r1
 800057a:	2200      	movs	r2, #0
 800057c:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2200      	movs	r2, #0
 8000582:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2200      	movs	r2, #0
 8000588:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800058a:	187b      	adds	r3, r7, r1
 800058c:	2200      	movs	r2, #0
 800058e:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000590:	187b      	adds	r3, r7, r1
 8000592:	2100      	movs	r1, #0
 8000594:	0018      	movs	r0, r3
 8000596:	f001 f8c3 	bl	8001720 <HAL_RCC_ClockConfig>
 800059a:	1e03      	subs	r3, r0, #0
 800059c:	d001      	beq.n	80005a2 <SystemClock_Config+0xaa>
		Error_Handler();
 800059e:	f000 f97b 	bl	8000898 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80005a2:	003b      	movs	r3, r7
 80005a4:	2204      	movs	r2, #4
 80005a6:	601a      	str	r2, [r3, #0]
	PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80005a8:	003b      	movs	r3, r7
 80005aa:	2200      	movs	r2, #0
 80005ac:	60da      	str	r2, [r3, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80005ae:	003b      	movs	r3, r7
 80005b0:	0018      	movs	r0, r3
 80005b2:	f001 fad9 	bl	8001b68 <HAL_RCCEx_PeriphCLKConfig>
 80005b6:	1e03      	subs	r3, r0, #0
 80005b8:	d001      	beq.n	80005be <SystemClock_Config+0xc6>
		Error_Handler();
 80005ba:	f000 f96d 	bl	8000898 <Error_Handler>
	}
}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	46bd      	mov	sp, r7
 80005c2:	b019      	add	sp, #100	; 0x64
 80005c4:	bd90      	pop	{r4, r7, pc}
 80005c6:	46c0      	nop			; (mov r8, r8)
 80005c8:	40007000 	.word	0x40007000
 80005cc:	ffffe7ff 	.word	0xffffe7ff

080005d0 <MX_LPUART1_UART_Init>:
/**
 * @brief LPUART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPUART1_UART_Init(void) {
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
	/* USER CODE END LPUART1_Init 0 */

	/* USER CODE BEGIN LPUART1_Init 1 */

	/* USER CODE END LPUART1_Init 1 */
	hlpuart1.Instance = LPUART1;
 80005d4:	4b13      	ldr	r3, [pc, #76]	; (8000624 <MX_LPUART1_UART_Init+0x54>)
 80005d6:	4a14      	ldr	r2, [pc, #80]	; (8000628 <MX_LPUART1_UART_Init+0x58>)
 80005d8:	601a      	str	r2, [r3, #0]
	hlpuart1.Init.BaudRate = 115200;
 80005da:	4b12      	ldr	r3, [pc, #72]	; (8000624 <MX_LPUART1_UART_Init+0x54>)
 80005dc:	22e1      	movs	r2, #225	; 0xe1
 80005de:	0252      	lsls	r2, r2, #9
 80005e0:	605a      	str	r2, [r3, #4]
	hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005e2:	4b10      	ldr	r3, [pc, #64]	; (8000624 <MX_LPUART1_UART_Init+0x54>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	609a      	str	r2, [r3, #8]
	hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80005e8:	4b0e      	ldr	r3, [pc, #56]	; (8000624 <MX_LPUART1_UART_Init+0x54>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	60da      	str	r2, [r3, #12]
	hlpuart1.Init.Parity = UART_PARITY_NONE;
 80005ee:	4b0d      	ldr	r3, [pc, #52]	; (8000624 <MX_LPUART1_UART_Init+0x54>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	611a      	str	r2, [r3, #16]
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80005f4:	4b0b      	ldr	r3, [pc, #44]	; (8000624 <MX_LPUART1_UART_Init+0x54>)
 80005f6:	220c      	movs	r2, #12
 80005f8:	615a      	str	r2, [r3, #20]
	hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005fa:	4b0a      	ldr	r3, [pc, #40]	; (8000624 <MX_LPUART1_UART_Init+0x54>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	619a      	str	r2, [r3, #24]
	hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000600:	4b08      	ldr	r3, [pc, #32]	; (8000624 <MX_LPUART1_UART_Init+0x54>)
 8000602:	2200      	movs	r2, #0
 8000604:	621a      	str	r2, [r3, #32]
	hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000606:	4b07      	ldr	r3, [pc, #28]	; (8000624 <MX_LPUART1_UART_Init+0x54>)
 8000608:	2200      	movs	r2, #0
 800060a:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&hlpuart1) != HAL_OK) {
 800060c:	4b05      	ldr	r3, [pc, #20]	; (8000624 <MX_LPUART1_UART_Init+0x54>)
 800060e:	0018      	movs	r0, r3
 8000610:	f001 fbd0 	bl	8001db4 <HAL_UART_Init>
 8000614:	1e03      	subs	r3, r0, #0
 8000616:	d001      	beq.n	800061c <MX_LPUART1_UART_Init+0x4c>
		Error_Handler();
 8000618:	f000 f93e 	bl	8000898 <Error_Handler>
	}
	/* USER CODE BEGIN LPUART1_Init 2 */

	/* USER CODE END LPUART1_Init 2 */

}
 800061c:	46c0      	nop			; (mov r8, r8)
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	46c0      	nop			; (mov r8, r8)
 8000624:	20000590 	.word	0x20000590
 8000628:	40004800 	.word	0x40004800

0800062c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800062c:	b590      	push	{r4, r7, lr}
 800062e:	b089      	sub	sp, #36	; 0x24
 8000630:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000632:	240c      	movs	r4, #12
 8000634:	193b      	adds	r3, r7, r4
 8000636:	0018      	movs	r0, r3
 8000638:	2314      	movs	r3, #20
 800063a:	001a      	movs	r2, r3
 800063c:	2100      	movs	r1, #0
 800063e:	f002 f901 	bl	8002844 <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000642:	4b21      	ldr	r3, [pc, #132]	; (80006c8 <MX_GPIO_Init+0x9c>)
 8000644:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000646:	4b20      	ldr	r3, [pc, #128]	; (80006c8 <MX_GPIO_Init+0x9c>)
 8000648:	2104      	movs	r1, #4
 800064a:	430a      	orrs	r2, r1
 800064c:	62da      	str	r2, [r3, #44]	; 0x2c
 800064e:	4b1e      	ldr	r3, [pc, #120]	; (80006c8 <MX_GPIO_Init+0x9c>)
 8000650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000652:	2204      	movs	r2, #4
 8000654:	4013      	ands	r3, r2
 8000656:	60bb      	str	r3, [r7, #8]
 8000658:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800065a:	4b1b      	ldr	r3, [pc, #108]	; (80006c8 <MX_GPIO_Init+0x9c>)
 800065c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800065e:	4b1a      	ldr	r3, [pc, #104]	; (80006c8 <MX_GPIO_Init+0x9c>)
 8000660:	2101      	movs	r1, #1
 8000662:	430a      	orrs	r2, r1
 8000664:	62da      	str	r2, [r3, #44]	; 0x2c
 8000666:	4b18      	ldr	r3, [pc, #96]	; (80006c8 <MX_GPIO_Init+0x9c>)
 8000668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800066a:	2201      	movs	r2, #1
 800066c:	4013      	ands	r3, r2
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000672:	4b15      	ldr	r3, [pc, #84]	; (80006c8 <MX_GPIO_Init+0x9c>)
 8000674:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000676:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <MX_GPIO_Init+0x9c>)
 8000678:	2102      	movs	r1, #2
 800067a:	430a      	orrs	r2, r1
 800067c:	62da      	str	r2, [r3, #44]	; 0x2c
 800067e:	4b12      	ldr	r3, [pc, #72]	; (80006c8 <MX_GPIO_Init+0x9c>)
 8000680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000682:	2202      	movs	r2, #2
 8000684:	4013      	ands	r3, r2
 8000686:	603b      	str	r3, [r7, #0]
 8000688:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 800068a:	23a0      	movs	r3, #160	; 0xa0
 800068c:	05db      	lsls	r3, r3, #23
 800068e:	2200      	movs	r2, #0
 8000690:	2104      	movs	r1, #4
 8000692:	0018      	movs	r0, r3
 8000694:	f000 fcaa 	bl	8000fec <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PA2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000698:	0021      	movs	r1, r4
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2204      	movs	r2, #4
 800069e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	2201      	movs	r2, #1
 80006a4:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2200      	movs	r2, #0
 80006aa:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2200      	movs	r2, #0
 80006b0:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b2:	187a      	adds	r2, r7, r1
 80006b4:	23a0      	movs	r3, #160	; 0xa0
 80006b6:	05db      	lsls	r3, r3, #23
 80006b8:	0011      	movs	r1, r2
 80006ba:	0018      	movs	r0, r3
 80006bc:	f000 fb28 	bl	8000d10 <HAL_GPIO_Init>

}
 80006c0:	46c0      	nop			; (mov r8, r8)
 80006c2:	46bd      	mov	sp, r7
 80006c4:	b009      	add	sp, #36	; 0x24
 80006c6:	bd90      	pop	{r4, r7, pc}
 80006c8:	40021000 	.word	0x40021000

080006cc <enbuyukcarpim>:
 * uint8_t *arr ifadesi buffer adresini gösterir.
 * int carpilacaksayi çarpıldığında en büyük sonucu veren sayı adetini gösterir.
 * Mülakat sorusunda 15 ardışık sayıya kadar hesaplayabilmeli denildiği için 15'ten büyük bir sayı girildiğinde "1 ile 15" arasında sayı istenmektedir.
 *
 */
int enbuyukcarpim(uint8_t *arr, int carpilacaksayi) {
 80006cc:	b590      	push	{r4, r7, lr}
 80006ce:	b089      	sub	sp, #36	; 0x24
 80006d0:	af02      	add	r7, sp, #8
 80006d2:	6078      	str	r0, [r7, #4]
 80006d4:	6039      	str	r1, [r7, #0]
	if (0 < carpilacaksayi && carpilacaksayi <= 15) {
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	dc00      	bgt.n	80006de <enbuyukcarpim+0x12>
 80006dc:	e0ae      	b.n	800083c <enbuyukcarpim+0x170>
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	2b0f      	cmp	r3, #15
 80006e2:	dd00      	ble.n	80006e6 <enbuyukcarpim+0x1a>
 80006e4:	e0aa      	b.n	800083c <enbuyukcarpim+0x170>

		for (int j = 0; j < ElemanSayisi; j++) { //* Program herhangi bir X elemanlı herhangi bir diziye uygun olarak yazılmıştır. Yukarıda ElemanSayisi değiştirildiğinden otomatikman değişir.
 80006e6:	2300      	movs	r3, #0
 80006e8:	617b      	str	r3, [r7, #20]
 80006ea:	e031      	b.n	8000750 <enbuyukcarpim+0x84>

			//carpilacaksayi: fonksiyonda belirtilen çarpım adetini belirtmektedir. 0. index'ten başlayarak kaç adet sayının çarpılması gerekiyor ise o kadar sayı çarpılır ve geciciCarpim 'da tutulur.
			geciciCarpim = arr[j];
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	687a      	ldr	r2, [r7, #4]
 80006f0:	18d3      	adds	r3, r2, r3
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	001a      	movs	r2, r3
 80006f6:	4b5a      	ldr	r3, [pc, #360]	; (8000860 <enbuyukcarpim+0x194>)
 80006f8:	601a      	str	r2, [r3, #0]
			for (int m = 1; m < carpilacaksayi; m++) {
 80006fa:	2301      	movs	r3, #1
 80006fc:	613b      	str	r3, [r7, #16]
 80006fe:	e00f      	b.n	8000720 <enbuyukcarpim+0x54>
				geciciCarpim = geciciCarpim * arr[j + m];
 8000700:	697a      	ldr	r2, [r7, #20]
 8000702:	693b      	ldr	r3, [r7, #16]
 8000704:	18d3      	adds	r3, r2, r3
 8000706:	001a      	movs	r2, r3
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	189b      	adds	r3, r3, r2
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	001a      	movs	r2, r3
 8000710:	4b53      	ldr	r3, [pc, #332]	; (8000860 <enbuyukcarpim+0x194>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	435a      	muls	r2, r3
 8000716:	4b52      	ldr	r3, [pc, #328]	; (8000860 <enbuyukcarpim+0x194>)
 8000718:	601a      	str	r2, [r3, #0]
			for (int m = 1; m < carpilacaksayi; m++) {
 800071a:	693b      	ldr	r3, [r7, #16]
 800071c:	3301      	adds	r3, #1
 800071e:	613b      	str	r3, [r7, #16]
 8000720:	693a      	ldr	r2, [r7, #16]
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	429a      	cmp	r2, r3
 8000726:	dbeb      	blt.n	8000700 <enbuyukcarpim+0x34>
			}

			geciciIndex = j;
 8000728:	4b4e      	ldr	r3, [pc, #312]	; (8000864 <enbuyukcarpim+0x198>)
 800072a:	697a      	ldr	r2, [r7, #20]
 800072c:	601a      	str	r2, [r3, #0]

			//carpim default olarak 0 belirlenir. geciciCarpim carpim'dan büyük olduğunda bu ifade carpimin içine yazılır. Bu sayede en büyük çarpım carpim ifadesinin içinde tuutlmuş olur. Aynı şekilde Index'te tutulmuş olur.
			if (geciciCarpim > carpim) {
 800072e:	4b4c      	ldr	r3, [pc, #304]	; (8000860 <enbuyukcarpim+0x194>)
 8000730:	681a      	ldr	r2, [r3, #0]
 8000732:	4b4d      	ldr	r3, [pc, #308]	; (8000868 <enbuyukcarpim+0x19c>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	429a      	cmp	r2, r3
 8000738:	dd07      	ble.n	800074a <enbuyukcarpim+0x7e>
				carpim = geciciCarpim;
 800073a:	4b49      	ldr	r3, [pc, #292]	; (8000860 <enbuyukcarpim+0x194>)
 800073c:	681a      	ldr	r2, [r3, #0]
 800073e:	4b4a      	ldr	r3, [pc, #296]	; (8000868 <enbuyukcarpim+0x19c>)
 8000740:	601a      	str	r2, [r3, #0]
				Index = geciciIndex;
 8000742:	4b48      	ldr	r3, [pc, #288]	; (8000864 <enbuyukcarpim+0x198>)
 8000744:	681a      	ldr	r2, [r3, #0]
 8000746:	4b49      	ldr	r3, [pc, #292]	; (800086c <enbuyukcarpim+0x1a0>)
 8000748:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < ElemanSayisi; j++) { //* Program herhangi bir X elemanlı herhangi bir diziye uygun olarak yazılmıştır. Yukarıda ElemanSayisi değiştirildiğinden otomatikman değişir.
 800074a:	697b      	ldr	r3, [r7, #20]
 800074c:	3301      	adds	r3, #1
 800074e:	617b      	str	r3, [r7, #20]
 8000750:	697a      	ldr	r2, [r7, #20]
 8000752:	23fa      	movs	r3, #250	; 0xfa
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	429a      	cmp	r2, r3
 8000758:	dbc8      	blt.n	80006ec <enbuyukcarpim+0x20>
			}

		}
		// Ve Aşağıda istenilen formatta çıktı yazılır.
		printf("Örnek dizide çarpımları en büyük sonucu veren %d ardışık rakam: \n",carpilacaksayi);
 800075a:	683a      	ldr	r2, [r7, #0]
 800075c:	4944      	ldr	r1, [pc, #272]	; (8000870 <enbuyukcarpim+0x1a4>)
 800075e:	4b45      	ldr	r3, [pc, #276]	; (8000874 <enbuyukcarpim+0x1a8>)
 8000760:	0018      	movs	r0, r3
 8000762:	f002 f877 	bl	8002854 <siprintf>
 8000766:	0003      	movs	r3, r0
 8000768:	b29a      	uxth	r2, r3
 800076a:	4b43      	ldr	r3, [pc, #268]	; (8000878 <enbuyukcarpim+0x1ac>)
 800076c:	4941      	ldr	r1, [pc, #260]	; (8000874 <enbuyukcarpim+0x1a8>)
 800076e:	4843      	ldr	r0, [pc, #268]	; (800087c <enbuyukcarpim+0x1b0>)
 8000770:	f001 fb74 	bl	8001e5c <HAL_UART_Transmit>
		for (int m = 0; m < carpilacaksayi; m++) {
 8000774:	2300      	movs	r3, #0
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	e029      	b.n	80007ce <enbuyukcarpim+0x102>
			printf("%.1d", arr[Index + m]);
 800077a:	4b3c      	ldr	r3, [pc, #240]	; (800086c <enbuyukcarpim+0x1a0>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	18d3      	adds	r3, r2, r3
 8000782:	001a      	movs	r2, r3
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	189b      	adds	r3, r3, r2
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	001a      	movs	r2, r3
 800078c:	493c      	ldr	r1, [pc, #240]	; (8000880 <enbuyukcarpim+0x1b4>)
 800078e:	4b39      	ldr	r3, [pc, #228]	; (8000874 <enbuyukcarpim+0x1a8>)
 8000790:	0018      	movs	r0, r3
 8000792:	f002 f85f 	bl	8002854 <siprintf>
 8000796:	0003      	movs	r3, r0
 8000798:	b29a      	uxth	r2, r3
 800079a:	4b37      	ldr	r3, [pc, #220]	; (8000878 <enbuyukcarpim+0x1ac>)
 800079c:	4935      	ldr	r1, [pc, #212]	; (8000874 <enbuyukcarpim+0x1a8>)
 800079e:	4837      	ldr	r0, [pc, #220]	; (800087c <enbuyukcarpim+0x1b0>)
 80007a0:	f001 fb5c 	bl	8001e5c <HAL_UART_Transmit>
			if ((carpilacaksayi - 1) != m) { //son rakama kadar araya çarpım ifadesi konulur. Örneğin: 9x9x8x7
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	68fa      	ldr	r2, [r7, #12]
 80007aa:	429a      	cmp	r2, r3
 80007ac:	d00c      	beq.n	80007c8 <enbuyukcarpim+0xfc>
				printf("x");
 80007ae:	4a35      	ldr	r2, [pc, #212]	; (8000884 <enbuyukcarpim+0x1b8>)
 80007b0:	4b30      	ldr	r3, [pc, #192]	; (8000874 <enbuyukcarpim+0x1a8>)
 80007b2:	0011      	movs	r1, r2
 80007b4:	0018      	movs	r0, r3
 80007b6:	f002 f84d 	bl	8002854 <siprintf>
 80007ba:	0003      	movs	r3, r0
 80007bc:	b29a      	uxth	r2, r3
 80007be:	4b2e      	ldr	r3, [pc, #184]	; (8000878 <enbuyukcarpim+0x1ac>)
 80007c0:	492c      	ldr	r1, [pc, #176]	; (8000874 <enbuyukcarpim+0x1a8>)
 80007c2:	482e      	ldr	r0, [pc, #184]	; (800087c <enbuyukcarpim+0x1b0>)
 80007c4:	f001 fb4a 	bl	8001e5c <HAL_UART_Transmit>
		for (int m = 0; m < carpilacaksayi; m++) {
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	3301      	adds	r3, #1
 80007cc:	60fb      	str	r3, [r7, #12]
 80007ce:	68fa      	ldr	r2, [r7, #12]
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	dbd1      	blt.n	800077a <enbuyukcarpim+0xae>
			}
		}

		printf("= %.1d 'dir. \r \n", carpim);
 80007d6:	4b24      	ldr	r3, [pc, #144]	; (8000868 <enbuyukcarpim+0x19c>)
 80007d8:	681a      	ldr	r2, [r3, #0]
 80007da:	492b      	ldr	r1, [pc, #172]	; (8000888 <enbuyukcarpim+0x1bc>)
 80007dc:	4b25      	ldr	r3, [pc, #148]	; (8000874 <enbuyukcarpim+0x1a8>)
 80007de:	0018      	movs	r0, r3
 80007e0:	f002 f838 	bl	8002854 <siprintf>
 80007e4:	0003      	movs	r3, r0
 80007e6:	b29a      	uxth	r2, r3
 80007e8:	4b23      	ldr	r3, [pc, #140]	; (8000878 <enbuyukcarpim+0x1ac>)
 80007ea:	4922      	ldr	r1, [pc, #136]	; (8000874 <enbuyukcarpim+0x1a8>)
 80007ec:	4823      	ldr	r0, [pc, #140]	; (800087c <enbuyukcarpim+0x1b0>)
 80007ee:	f001 fb35 	bl	8001e5c <HAL_UART_Transmit>
		printf("Bu %d rakamın  dizi içindeki konumu %d ile başlayıp %d ile bitmektedir ", carpilacaksayi, (Index + 1), (Index + carpilacaksayi));
 80007f2:	4b1e      	ldr	r3, [pc, #120]	; (800086c <enbuyukcarpim+0x1a0>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	1c5c      	adds	r4, r3, #1
 80007f8:	4b1c      	ldr	r3, [pc, #112]	; (800086c <enbuyukcarpim+0x1a0>)
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	18d3      	adds	r3, r2, r3
 8000800:	683a      	ldr	r2, [r7, #0]
 8000802:	4922      	ldr	r1, [pc, #136]	; (800088c <enbuyukcarpim+0x1c0>)
 8000804:	481b      	ldr	r0, [pc, #108]	; (8000874 <enbuyukcarpim+0x1a8>)
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	0023      	movs	r3, r4
 800080a:	f002 f823 	bl	8002854 <siprintf>
 800080e:	0003      	movs	r3, r0
 8000810:	b29a      	uxth	r2, r3
 8000812:	4b19      	ldr	r3, [pc, #100]	; (8000878 <enbuyukcarpim+0x1ac>)
 8000814:	4917      	ldr	r1, [pc, #92]	; (8000874 <enbuyukcarpim+0x1a8>)
 8000816:	4819      	ldr	r0, [pc, #100]	; (800087c <enbuyukcarpim+0x1b0>)
 8000818:	f001 fb20 	bl	8001e5c <HAL_UART_Transmit>

		printf("\n\n");
 800081c:	4a1c      	ldr	r2, [pc, #112]	; (8000890 <enbuyukcarpim+0x1c4>)
 800081e:	4b15      	ldr	r3, [pc, #84]	; (8000874 <enbuyukcarpim+0x1a8>)
 8000820:	0011      	movs	r1, r2
 8000822:	0018      	movs	r0, r3
 8000824:	f002 f816 	bl	8002854 <siprintf>
 8000828:	0003      	movs	r3, r0
 800082a:	b29a      	uxth	r2, r3
 800082c:	4b12      	ldr	r3, [pc, #72]	; (8000878 <enbuyukcarpim+0x1ac>)
 800082e:	4911      	ldr	r1, [pc, #68]	; (8000874 <enbuyukcarpim+0x1a8>)
 8000830:	4812      	ldr	r0, [pc, #72]	; (800087c <enbuyukcarpim+0x1b0>)
 8000832:	f001 fb13 	bl	8001e5c <HAL_UART_Transmit>
		return carpim;
 8000836:	4b0c      	ldr	r3, [pc, #48]	; (8000868 <enbuyukcarpim+0x19c>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	e00d      	b.n	8000858 <enbuyukcarpim+0x18c>
	} else { //1 ile 15 arasında bir sayı girilmezse uyarı verir.
		printf("Lütfen 1 ile 15 arasinda bir sayi giriniz.");
 800083c:	4a15      	ldr	r2, [pc, #84]	; (8000894 <enbuyukcarpim+0x1c8>)
 800083e:	4b0d      	ldr	r3, [pc, #52]	; (8000874 <enbuyukcarpim+0x1a8>)
 8000840:	0011      	movs	r1, r2
 8000842:	0018      	movs	r0, r3
 8000844:	f002 f806 	bl	8002854 <siprintf>
 8000848:	0003      	movs	r3, r0
 800084a:	b29a      	uxth	r2, r3
 800084c:	4b0a      	ldr	r3, [pc, #40]	; (8000878 <enbuyukcarpim+0x1ac>)
 800084e:	4909      	ldr	r1, [pc, #36]	; (8000874 <enbuyukcarpim+0x1a8>)
 8000850:	480a      	ldr	r0, [pc, #40]	; (800087c <enbuyukcarpim+0x1b0>)
 8000852:	f001 fb03 	bl	8001e5c <HAL_UART_Transmit>
		return 0;
 8000856:	2300      	movs	r3, #0
	}

}
 8000858:	0018      	movs	r0, r3
 800085a:	46bd      	mov	sp, r7
 800085c:	b007      	add	sp, #28
 800085e:	bd90      	pop	{r4, r7, pc}
 8000860:	20000478 	.word	0x20000478
 8000864:	20000474 	.word	0x20000474
 8000868:	20000618 	.word	0x20000618
 800086c:	2000048c 	.word	0x2000048c
 8000870:	080030b8 	.word	0x080030b8
 8000874:	20000490 	.word	0x20000490
 8000878:	0000ffff 	.word	0x0000ffff
 800087c:	20000590 	.word	0x20000590
 8000880:	08003104 	.word	0x08003104
 8000884:	0800310c 	.word	0x0800310c
 8000888:	08003110 	.word	0x08003110
 800088c:	08003124 	.word	0x08003124
 8000890:	08003170 	.word	0x08003170
 8000894:	08003174 	.word	0x08003174

08000898 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800089c:	b672      	cpsid	i
}
 800089e:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80008a0:	e7fe      	b.n	80008a0 <Error_Handler+0x8>
	...

080008a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a8:	4b07      	ldr	r3, [pc, #28]	; (80008c8 <HAL_MspInit+0x24>)
 80008aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008ac:	4b06      	ldr	r3, [pc, #24]	; (80008c8 <HAL_MspInit+0x24>)
 80008ae:	2101      	movs	r1, #1
 80008b0:	430a      	orrs	r2, r1
 80008b2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b4:	4b04      	ldr	r3, [pc, #16]	; (80008c8 <HAL_MspInit+0x24>)
 80008b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008b8:	4b03      	ldr	r3, [pc, #12]	; (80008c8 <HAL_MspInit+0x24>)
 80008ba:	2180      	movs	r1, #128	; 0x80
 80008bc:	0549      	lsls	r1, r1, #21
 80008be:	430a      	orrs	r2, r1
 80008c0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40021000 	.word	0x40021000

080008cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008cc:	b590      	push	{r4, r7, lr}
 80008ce:	b08b      	sub	sp, #44	; 0x2c
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d4:	2414      	movs	r4, #20
 80008d6:	193b      	adds	r3, r7, r4
 80008d8:	0018      	movs	r0, r3
 80008da:	2314      	movs	r3, #20
 80008dc:	001a      	movs	r2, r3
 80008de:	2100      	movs	r1, #0
 80008e0:	f001 ffb0 	bl	8002844 <memset>
  if(huart->Instance==LPUART1)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4a28      	ldr	r2, [pc, #160]	; (800098c <HAL_UART_MspInit+0xc0>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d14a      	bne.n	8000984 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80008ee:	4b28      	ldr	r3, [pc, #160]	; (8000990 <HAL_UART_MspInit+0xc4>)
 80008f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008f2:	4b27      	ldr	r3, [pc, #156]	; (8000990 <HAL_UART_MspInit+0xc4>)
 80008f4:	2180      	movs	r1, #128	; 0x80
 80008f6:	02c9      	lsls	r1, r1, #11
 80008f8:	430a      	orrs	r2, r1
 80008fa:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fc:	4b24      	ldr	r3, [pc, #144]	; (8000990 <HAL_UART_MspInit+0xc4>)
 80008fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000900:	4b23      	ldr	r3, [pc, #140]	; (8000990 <HAL_UART_MspInit+0xc4>)
 8000902:	2104      	movs	r1, #4
 8000904:	430a      	orrs	r2, r1
 8000906:	62da      	str	r2, [r3, #44]	; 0x2c
 8000908:	4b21      	ldr	r3, [pc, #132]	; (8000990 <HAL_UART_MspInit+0xc4>)
 800090a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800090c:	2204      	movs	r2, #4
 800090e:	4013      	ands	r3, r2
 8000910:	613b      	str	r3, [r7, #16]
 8000912:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000914:	4b1e      	ldr	r3, [pc, #120]	; (8000990 <HAL_UART_MspInit+0xc4>)
 8000916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000918:	4b1d      	ldr	r3, [pc, #116]	; (8000990 <HAL_UART_MspInit+0xc4>)
 800091a:	2102      	movs	r1, #2
 800091c:	430a      	orrs	r2, r1
 800091e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000920:	4b1b      	ldr	r3, [pc, #108]	; (8000990 <HAL_UART_MspInit+0xc4>)
 8000922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000924:	2202      	movs	r2, #2
 8000926:	4013      	ands	r3, r2
 8000928:	60fb      	str	r3, [r7, #12]
 800092a:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PB10     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800092c:	193b      	adds	r3, r7, r4
 800092e:	2201      	movs	r2, #1
 8000930:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000932:	193b      	adds	r3, r7, r4
 8000934:	2202      	movs	r2, #2
 8000936:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	193b      	adds	r3, r7, r4
 800093a:	2200      	movs	r2, #0
 800093c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800093e:	193b      	adds	r3, r7, r4
 8000940:	2203      	movs	r2, #3
 8000942:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8000944:	193b      	adds	r3, r7, r4
 8000946:	2206      	movs	r2, #6
 8000948:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800094a:	193b      	adds	r3, r7, r4
 800094c:	4a11      	ldr	r2, [pc, #68]	; (8000994 <HAL_UART_MspInit+0xc8>)
 800094e:	0019      	movs	r1, r3
 8000950:	0010      	movs	r0, r2
 8000952:	f000 f9dd 	bl	8000d10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000956:	0021      	movs	r1, r4
 8000958:	187b      	adds	r3, r7, r1
 800095a:	2280      	movs	r2, #128	; 0x80
 800095c:	00d2      	lsls	r2, r2, #3
 800095e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000960:	187b      	adds	r3, r7, r1
 8000962:	2202      	movs	r2, #2
 8000964:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	187b      	adds	r3, r7, r1
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800096c:	187b      	adds	r3, r7, r1
 800096e:	2203      	movs	r2, #3
 8000970:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8000972:	187b      	adds	r3, r7, r1
 8000974:	2206      	movs	r2, #6
 8000976:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000978:	187b      	adds	r3, r7, r1
 800097a:	4a07      	ldr	r2, [pc, #28]	; (8000998 <HAL_UART_MspInit+0xcc>)
 800097c:	0019      	movs	r1, r3
 800097e:	0010      	movs	r0, r2
 8000980:	f000 f9c6 	bl	8000d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000984:	46c0      	nop			; (mov r8, r8)
 8000986:	46bd      	mov	sp, r7
 8000988:	b00b      	add	sp, #44	; 0x2c
 800098a:	bd90      	pop	{r4, r7, pc}
 800098c:	40004800 	.word	0x40004800
 8000990:	40021000 	.word	0x40021000
 8000994:	50000800 	.word	0x50000800
 8000998:	50000400 	.word	0x50000400

0800099c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009a0:	e7fe      	b.n	80009a0 <NMI_Handler+0x4>

080009a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009a6:	e7fe      	b.n	80009a6 <HardFault_Handler+0x4>

080009a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009ac:	46c0      	nop			; (mov r8, r8)
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009b2:	b580      	push	{r7, lr}
 80009b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009b6:	46c0      	nop			; (mov r8, r8)
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009c0:	f000 f8d6 	bl	8000b70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009c4:	46c0      	nop			; (mov r8, r8)
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
	...

080009cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b086      	sub	sp, #24
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009d4:	4a14      	ldr	r2, [pc, #80]	; (8000a28 <_sbrk+0x5c>)
 80009d6:	4b15      	ldr	r3, [pc, #84]	; (8000a2c <_sbrk+0x60>)
 80009d8:	1ad3      	subs	r3, r2, r3
 80009da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009e0:	4b13      	ldr	r3, [pc, #76]	; (8000a30 <_sbrk+0x64>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d102      	bne.n	80009ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009e8:	4b11      	ldr	r3, [pc, #68]	; (8000a30 <_sbrk+0x64>)
 80009ea:	4a12      	ldr	r2, [pc, #72]	; (8000a34 <_sbrk+0x68>)
 80009ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ee:	4b10      	ldr	r3, [pc, #64]	; (8000a30 <_sbrk+0x64>)
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	18d3      	adds	r3, r2, r3
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	d207      	bcs.n	8000a0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009fc:	f001 fef8 	bl	80027f0 <__errno>
 8000a00:	0003      	movs	r3, r0
 8000a02:	220c      	movs	r2, #12
 8000a04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a06:	2301      	movs	r3, #1
 8000a08:	425b      	negs	r3, r3
 8000a0a:	e009      	b.n	8000a20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a0c:	4b08      	ldr	r3, [pc, #32]	; (8000a30 <_sbrk+0x64>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a12:	4b07      	ldr	r3, [pc, #28]	; (8000a30 <_sbrk+0x64>)
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	18d2      	adds	r2, r2, r3
 8000a1a:	4b05      	ldr	r3, [pc, #20]	; (8000a30 <_sbrk+0x64>)
 8000a1c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000a1e:	68fb      	ldr	r3, [r7, #12]
}
 8000a20:	0018      	movs	r0, r3
 8000a22:	46bd      	mov	sp, r7
 8000a24:	b006      	add	sp, #24
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20002000 	.word	0x20002000
 8000a2c:	00000400 	.word	0x00000400
 8000a30:	2000047c 	.word	0x2000047c
 8000a34:	20000630 	.word	0x20000630

08000a38 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a3c:	46c0      	nop			; (mov r8, r8)
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
	...

08000a44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000a44:	4813      	ldr	r0, [pc, #76]	; (8000a94 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000a46:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000a48:	4813      	ldr	r0, [pc, #76]	; (8000a98 <LoopForever+0x6>)
    LDR R1, [R0]
 8000a4a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000a4c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000a4e:	4a13      	ldr	r2, [pc, #76]	; (8000a9c <LoopForever+0xa>)
    CMP R1, R2
 8000a50:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000a52:	d105      	bne.n	8000a60 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000a54:	4812      	ldr	r0, [pc, #72]	; (8000aa0 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000a56:	4913      	ldr	r1, [pc, #76]	; (8000aa4 <LoopForever+0x12>)
    STR R1, [R0]
 8000a58:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000a5a:	4813      	ldr	r0, [pc, #76]	; (8000aa8 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000a5c:	4913      	ldr	r1, [pc, #76]	; (8000aac <LoopForever+0x1a>)
    STR R1, [R0]
 8000a5e:	6001      	str	r1, [r0, #0]

08000a60 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a60:	4813      	ldr	r0, [pc, #76]	; (8000ab0 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000a62:	4914      	ldr	r1, [pc, #80]	; (8000ab4 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000a64:	4a14      	ldr	r2, [pc, #80]	; (8000ab8 <LoopForever+0x26>)
  movs r3, #0
 8000a66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a68:	e002      	b.n	8000a70 <LoopCopyDataInit>

08000a6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a6e:	3304      	adds	r3, #4

08000a70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a74:	d3f9      	bcc.n	8000a6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a76:	4a11      	ldr	r2, [pc, #68]	; (8000abc <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000a78:	4c11      	ldr	r4, [pc, #68]	; (8000ac0 <LoopForever+0x2e>)
  movs r3, #0
 8000a7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a7c:	e001      	b.n	8000a82 <LoopFillZerobss>

08000a7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a80:	3204      	adds	r2, #4

08000a82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a84:	d3fb      	bcc.n	8000a7e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000a86:	f7ff ffd7 	bl	8000a38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a8a:	f001 feb7 	bl	80027fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a8e:	f7ff fd0f 	bl	80004b0 <main>

08000a92 <LoopForever>:

LoopForever:
    b LoopForever
 8000a92:	e7fe      	b.n	8000a92 <LoopForever>
   ldr   r0, =_estack
 8000a94:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 8000a98:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000a9c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000aa0:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000aa4:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000aa8:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000aac:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ab4:	20000458 	.word	0x20000458
  ldr r2, =_sidata
 8000ab8:	08003250 	.word	0x08003250
  ldr r2, =_sbss
 8000abc:	20000458 	.word	0x20000458
  ldr r4, =_ebss
 8000ac0:	20000630 	.word	0x20000630

08000ac4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ac4:	e7fe      	b.n	8000ac4 <ADC1_IRQHandler>
	...

08000ac8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ace:	1dfb      	adds	r3, r7, #7
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000ad4:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <HAL_Init+0x3c>)
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	4b0a      	ldr	r3, [pc, #40]	; (8000b04 <HAL_Init+0x3c>)
 8000ada:	2140      	movs	r1, #64	; 0x40
 8000adc:	430a      	orrs	r2, r1
 8000ade:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ae0:	2003      	movs	r0, #3
 8000ae2:	f000 f811 	bl	8000b08 <HAL_InitTick>
 8000ae6:	1e03      	subs	r3, r0, #0
 8000ae8:	d003      	beq.n	8000af2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000aea:	1dfb      	adds	r3, r7, #7
 8000aec:	2201      	movs	r2, #1
 8000aee:	701a      	strb	r2, [r3, #0]
 8000af0:	e001      	b.n	8000af6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000af2:	f7ff fed7 	bl	80008a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000af6:	1dfb      	adds	r3, r7, #7
 8000af8:	781b      	ldrb	r3, [r3, #0]
}
 8000afa:	0018      	movs	r0, r3
 8000afc:	46bd      	mov	sp, r7
 8000afe:	b002      	add	sp, #8
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	40022000 	.word	0x40022000

08000b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b08:	b590      	push	{r4, r7, lr}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b10:	4b14      	ldr	r3, [pc, #80]	; (8000b64 <HAL_InitTick+0x5c>)
 8000b12:	681c      	ldr	r4, [r3, #0]
 8000b14:	4b14      	ldr	r3, [pc, #80]	; (8000b68 <HAL_InitTick+0x60>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	0019      	movs	r1, r3
 8000b1a:	23fa      	movs	r3, #250	; 0xfa
 8000b1c:	0098      	lsls	r0, r3, #2
 8000b1e:	f7ff fafd 	bl	800011c <__udivsi3>
 8000b22:	0003      	movs	r3, r0
 8000b24:	0019      	movs	r1, r3
 8000b26:	0020      	movs	r0, r4
 8000b28:	f7ff faf8 	bl	800011c <__udivsi3>
 8000b2c:	0003      	movs	r3, r0
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f000 f8e1 	bl	8000cf6 <HAL_SYSTICK_Config>
 8000b34:	1e03      	subs	r3, r0, #0
 8000b36:	d001      	beq.n	8000b3c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	e00f      	b.n	8000b5c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2b03      	cmp	r3, #3
 8000b40:	d80b      	bhi.n	8000b5a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b42:	6879      	ldr	r1, [r7, #4]
 8000b44:	2301      	movs	r3, #1
 8000b46:	425b      	negs	r3, r3
 8000b48:	2200      	movs	r2, #0
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f000 f8be 	bl	8000ccc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <HAL_InitTick+0x64>)
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b56:	2300      	movs	r3, #0
 8000b58:	e000      	b.n	8000b5c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
}
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	b003      	add	sp, #12
 8000b62:	bd90      	pop	{r4, r7, pc}
 8000b64:	200003e8 	.word	0x200003e8
 8000b68:	200003f0 	.word	0x200003f0
 8000b6c:	200003ec 	.word	0x200003ec

08000b70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b74:	4b05      	ldr	r3, [pc, #20]	; (8000b8c <HAL_IncTick+0x1c>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	001a      	movs	r2, r3
 8000b7a:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <HAL_IncTick+0x20>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	18d2      	adds	r2, r2, r3
 8000b80:	4b03      	ldr	r3, [pc, #12]	; (8000b90 <HAL_IncTick+0x20>)
 8000b82:	601a      	str	r2, [r3, #0]
}
 8000b84:	46c0      	nop			; (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	46c0      	nop			; (mov r8, r8)
 8000b8c:	200003f0 	.word	0x200003f0
 8000b90:	2000061c 	.word	0x2000061c

08000b94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  return uwTick;
 8000b98:	4b02      	ldr	r3, [pc, #8]	; (8000ba4 <HAL_GetTick+0x10>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
}
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	46c0      	nop			; (mov r8, r8)
 8000ba4:	2000061c 	.word	0x2000061c

08000ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ba8:	b590      	push	{r4, r7, lr}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	0002      	movs	r2, r0
 8000bb0:	6039      	str	r1, [r7, #0]
 8000bb2:	1dfb      	adds	r3, r7, #7
 8000bb4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000bb6:	1dfb      	adds	r3, r7, #7
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b7f      	cmp	r3, #127	; 0x7f
 8000bbc:	d828      	bhi.n	8000c10 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bbe:	4a2f      	ldr	r2, [pc, #188]	; (8000c7c <__NVIC_SetPriority+0xd4>)
 8000bc0:	1dfb      	adds	r3, r7, #7
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	b25b      	sxtb	r3, r3
 8000bc6:	089b      	lsrs	r3, r3, #2
 8000bc8:	33c0      	adds	r3, #192	; 0xc0
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	589b      	ldr	r3, [r3, r2]
 8000bce:	1dfa      	adds	r2, r7, #7
 8000bd0:	7812      	ldrb	r2, [r2, #0]
 8000bd2:	0011      	movs	r1, r2
 8000bd4:	2203      	movs	r2, #3
 8000bd6:	400a      	ands	r2, r1
 8000bd8:	00d2      	lsls	r2, r2, #3
 8000bda:	21ff      	movs	r1, #255	; 0xff
 8000bdc:	4091      	lsls	r1, r2
 8000bde:	000a      	movs	r2, r1
 8000be0:	43d2      	mvns	r2, r2
 8000be2:	401a      	ands	r2, r3
 8000be4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	019b      	lsls	r3, r3, #6
 8000bea:	22ff      	movs	r2, #255	; 0xff
 8000bec:	401a      	ands	r2, r3
 8000bee:	1dfb      	adds	r3, r7, #7
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	4003      	ands	r3, r0
 8000bf8:	00db      	lsls	r3, r3, #3
 8000bfa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bfc:	481f      	ldr	r0, [pc, #124]	; (8000c7c <__NVIC_SetPriority+0xd4>)
 8000bfe:	1dfb      	adds	r3, r7, #7
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	b25b      	sxtb	r3, r3
 8000c04:	089b      	lsrs	r3, r3, #2
 8000c06:	430a      	orrs	r2, r1
 8000c08:	33c0      	adds	r3, #192	; 0xc0
 8000c0a:	009b      	lsls	r3, r3, #2
 8000c0c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c0e:	e031      	b.n	8000c74 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c10:	4a1b      	ldr	r2, [pc, #108]	; (8000c80 <__NVIC_SetPriority+0xd8>)
 8000c12:	1dfb      	adds	r3, r7, #7
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	0019      	movs	r1, r3
 8000c18:	230f      	movs	r3, #15
 8000c1a:	400b      	ands	r3, r1
 8000c1c:	3b08      	subs	r3, #8
 8000c1e:	089b      	lsrs	r3, r3, #2
 8000c20:	3306      	adds	r3, #6
 8000c22:	009b      	lsls	r3, r3, #2
 8000c24:	18d3      	adds	r3, r2, r3
 8000c26:	3304      	adds	r3, #4
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	1dfa      	adds	r2, r7, #7
 8000c2c:	7812      	ldrb	r2, [r2, #0]
 8000c2e:	0011      	movs	r1, r2
 8000c30:	2203      	movs	r2, #3
 8000c32:	400a      	ands	r2, r1
 8000c34:	00d2      	lsls	r2, r2, #3
 8000c36:	21ff      	movs	r1, #255	; 0xff
 8000c38:	4091      	lsls	r1, r2
 8000c3a:	000a      	movs	r2, r1
 8000c3c:	43d2      	mvns	r2, r2
 8000c3e:	401a      	ands	r2, r3
 8000c40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	019b      	lsls	r3, r3, #6
 8000c46:	22ff      	movs	r2, #255	; 0xff
 8000c48:	401a      	ands	r2, r3
 8000c4a:	1dfb      	adds	r3, r7, #7
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	0018      	movs	r0, r3
 8000c50:	2303      	movs	r3, #3
 8000c52:	4003      	ands	r3, r0
 8000c54:	00db      	lsls	r3, r3, #3
 8000c56:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c58:	4809      	ldr	r0, [pc, #36]	; (8000c80 <__NVIC_SetPriority+0xd8>)
 8000c5a:	1dfb      	adds	r3, r7, #7
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	001c      	movs	r4, r3
 8000c60:	230f      	movs	r3, #15
 8000c62:	4023      	ands	r3, r4
 8000c64:	3b08      	subs	r3, #8
 8000c66:	089b      	lsrs	r3, r3, #2
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	3306      	adds	r3, #6
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	18c3      	adds	r3, r0, r3
 8000c70:	3304      	adds	r3, #4
 8000c72:	601a      	str	r2, [r3, #0]
}
 8000c74:	46c0      	nop			; (mov r8, r8)
 8000c76:	46bd      	mov	sp, r7
 8000c78:	b003      	add	sp, #12
 8000c7a:	bd90      	pop	{r4, r7, pc}
 8000c7c:	e000e100 	.word	0xe000e100
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	1e5a      	subs	r2, r3, #1
 8000c90:	2380      	movs	r3, #128	; 0x80
 8000c92:	045b      	lsls	r3, r3, #17
 8000c94:	429a      	cmp	r2, r3
 8000c96:	d301      	bcc.n	8000c9c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c98:	2301      	movs	r3, #1
 8000c9a:	e010      	b.n	8000cbe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c9c:	4b0a      	ldr	r3, [pc, #40]	; (8000cc8 <SysTick_Config+0x44>)
 8000c9e:	687a      	ldr	r2, [r7, #4]
 8000ca0:	3a01      	subs	r2, #1
 8000ca2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	425b      	negs	r3, r3
 8000ca8:	2103      	movs	r1, #3
 8000caa:	0018      	movs	r0, r3
 8000cac:	f7ff ff7c 	bl	8000ba8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cb0:	4b05      	ldr	r3, [pc, #20]	; (8000cc8 <SysTick_Config+0x44>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cb6:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <SysTick_Config+0x44>)
 8000cb8:	2207      	movs	r2, #7
 8000cba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cbc:	2300      	movs	r3, #0
}
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	b002      	add	sp, #8
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	46c0      	nop			; (mov r8, r8)
 8000cc8:	e000e010 	.word	0xe000e010

08000ccc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	60b9      	str	r1, [r7, #8]
 8000cd4:	607a      	str	r2, [r7, #4]
 8000cd6:	210f      	movs	r1, #15
 8000cd8:	187b      	adds	r3, r7, r1
 8000cda:	1c02      	adds	r2, r0, #0
 8000cdc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000cde:	68ba      	ldr	r2, [r7, #8]
 8000ce0:	187b      	adds	r3, r7, r1
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	b25b      	sxtb	r3, r3
 8000ce6:	0011      	movs	r1, r2
 8000ce8:	0018      	movs	r0, r3
 8000cea:	f7ff ff5d 	bl	8000ba8 <__NVIC_SetPriority>
}
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	b004      	add	sp, #16
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	b082      	sub	sp, #8
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	0018      	movs	r0, r3
 8000d02:	f7ff ffbf 	bl	8000c84 <SysTick_Config>
 8000d06:	0003      	movs	r3, r0
}
 8000d08:	0018      	movs	r0, r3
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	b002      	add	sp, #8
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000d22:	2300      	movs	r3, #0
 8000d24:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d26:	e149      	b.n	8000fbc <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	697a      	ldr	r2, [r7, #20]
 8000d30:	4091      	lsls	r1, r2
 8000d32:	000a      	movs	r2, r1
 8000d34:	4013      	ands	r3, r2
 8000d36:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d100      	bne.n	8000d40 <HAL_GPIO_Init+0x30>
 8000d3e:	e13a      	b.n	8000fb6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	2203      	movs	r2, #3
 8000d46:	4013      	ands	r3, r2
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d005      	beq.n	8000d58 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	2203      	movs	r2, #3
 8000d52:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d54:	2b02      	cmp	r3, #2
 8000d56:	d130      	bne.n	8000dba <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	689b      	ldr	r3, [r3, #8]
 8000d5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	005b      	lsls	r3, r3, #1
 8000d62:	2203      	movs	r2, #3
 8000d64:	409a      	lsls	r2, r3
 8000d66:	0013      	movs	r3, r2
 8000d68:	43da      	mvns	r2, r3
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	68da      	ldr	r2, [r3, #12]
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	409a      	lsls	r2, r3
 8000d7a:	0013      	movs	r3, r2
 8000d7c:	693a      	ldr	r2, [r7, #16]
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	693a      	ldr	r2, [r7, #16]
 8000d86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d8e:	2201      	movs	r2, #1
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	409a      	lsls	r2, r3
 8000d94:	0013      	movs	r3, r2
 8000d96:	43da      	mvns	r2, r3
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	091b      	lsrs	r3, r3, #4
 8000da4:	2201      	movs	r2, #1
 8000da6:	401a      	ands	r2, r3
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	409a      	lsls	r2, r3
 8000dac:	0013      	movs	r3, r2
 8000dae:	693a      	ldr	r2, [r7, #16]
 8000db0:	4313      	orrs	r3, r2
 8000db2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	2203      	movs	r2, #3
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	2b03      	cmp	r3, #3
 8000dc4:	d017      	beq.n	8000df6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	68db      	ldr	r3, [r3, #12]
 8000dca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	2203      	movs	r2, #3
 8000dd2:	409a      	lsls	r2, r3
 8000dd4:	0013      	movs	r3, r2
 8000dd6:	43da      	mvns	r2, r3
 8000dd8:	693b      	ldr	r3, [r7, #16]
 8000dda:	4013      	ands	r3, r2
 8000ddc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	689a      	ldr	r2, [r3, #8]
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	409a      	lsls	r2, r3
 8000de8:	0013      	movs	r3, r2
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	2203      	movs	r2, #3
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	2b02      	cmp	r3, #2
 8000e00:	d123      	bne.n	8000e4a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	08da      	lsrs	r2, r3, #3
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	3208      	adds	r2, #8
 8000e0a:	0092      	lsls	r2, r2, #2
 8000e0c:	58d3      	ldr	r3, [r2, r3]
 8000e0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	2207      	movs	r2, #7
 8000e14:	4013      	ands	r3, r2
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	220f      	movs	r2, #15
 8000e1a:	409a      	lsls	r2, r3
 8000e1c:	0013      	movs	r3, r2
 8000e1e:	43da      	mvns	r2, r3
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	4013      	ands	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	691a      	ldr	r2, [r3, #16]
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	2107      	movs	r1, #7
 8000e2e:	400b      	ands	r3, r1
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	409a      	lsls	r2, r3
 8000e34:	0013      	movs	r3, r2
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	08da      	lsrs	r2, r3, #3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3208      	adds	r2, #8
 8000e44:	0092      	lsls	r2, r2, #2
 8000e46:	6939      	ldr	r1, [r7, #16]
 8000e48:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	2203      	movs	r2, #3
 8000e56:	409a      	lsls	r2, r3
 8000e58:	0013      	movs	r3, r2
 8000e5a:	43da      	mvns	r2, r3
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	4013      	ands	r3, r2
 8000e60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	2203      	movs	r2, #3
 8000e68:	401a      	ands	r2, r3
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	409a      	lsls	r2, r3
 8000e70:	0013      	movs	r3, r2
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	693a      	ldr	r2, [r7, #16]
 8000e7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	685a      	ldr	r2, [r3, #4]
 8000e82:	23c0      	movs	r3, #192	; 0xc0
 8000e84:	029b      	lsls	r3, r3, #10
 8000e86:	4013      	ands	r3, r2
 8000e88:	d100      	bne.n	8000e8c <HAL_GPIO_Init+0x17c>
 8000e8a:	e094      	b.n	8000fb6 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e8c:	4b51      	ldr	r3, [pc, #324]	; (8000fd4 <HAL_GPIO_Init+0x2c4>)
 8000e8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e90:	4b50      	ldr	r3, [pc, #320]	; (8000fd4 <HAL_GPIO_Init+0x2c4>)
 8000e92:	2101      	movs	r1, #1
 8000e94:	430a      	orrs	r2, r1
 8000e96:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e98:	4a4f      	ldr	r2, [pc, #316]	; (8000fd8 <HAL_GPIO_Init+0x2c8>)
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	089b      	lsrs	r3, r3, #2
 8000e9e:	3302      	adds	r3, #2
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	589b      	ldr	r3, [r3, r2]
 8000ea4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	2203      	movs	r2, #3
 8000eaa:	4013      	ands	r3, r2
 8000eac:	009b      	lsls	r3, r3, #2
 8000eae:	220f      	movs	r2, #15
 8000eb0:	409a      	lsls	r2, r3
 8000eb2:	0013      	movs	r3, r2
 8000eb4:	43da      	mvns	r2, r3
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	23a0      	movs	r3, #160	; 0xa0
 8000ec0:	05db      	lsls	r3, r3, #23
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d013      	beq.n	8000eee <HAL_GPIO_Init+0x1de>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a44      	ldr	r2, [pc, #272]	; (8000fdc <HAL_GPIO_Init+0x2cc>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d00d      	beq.n	8000eea <HAL_GPIO_Init+0x1da>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4a43      	ldr	r2, [pc, #268]	; (8000fe0 <HAL_GPIO_Init+0x2d0>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d007      	beq.n	8000ee6 <HAL_GPIO_Init+0x1d6>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4a42      	ldr	r2, [pc, #264]	; (8000fe4 <HAL_GPIO_Init+0x2d4>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d101      	bne.n	8000ee2 <HAL_GPIO_Init+0x1d2>
 8000ede:	2305      	movs	r3, #5
 8000ee0:	e006      	b.n	8000ef0 <HAL_GPIO_Init+0x1e0>
 8000ee2:	2306      	movs	r3, #6
 8000ee4:	e004      	b.n	8000ef0 <HAL_GPIO_Init+0x1e0>
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	e002      	b.n	8000ef0 <HAL_GPIO_Init+0x1e0>
 8000eea:	2301      	movs	r3, #1
 8000eec:	e000      	b.n	8000ef0 <HAL_GPIO_Init+0x1e0>
 8000eee:	2300      	movs	r3, #0
 8000ef0:	697a      	ldr	r2, [r7, #20]
 8000ef2:	2103      	movs	r1, #3
 8000ef4:	400a      	ands	r2, r1
 8000ef6:	0092      	lsls	r2, r2, #2
 8000ef8:	4093      	lsls	r3, r2
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f00:	4935      	ldr	r1, [pc, #212]	; (8000fd8 <HAL_GPIO_Init+0x2c8>)
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	089b      	lsrs	r3, r3, #2
 8000f06:	3302      	adds	r3, #2
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f0e:	4b36      	ldr	r3, [pc, #216]	; (8000fe8 <HAL_GPIO_Init+0x2d8>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	43da      	mvns	r2, r3
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685a      	ldr	r2, [r3, #4]
 8000f22:	2380      	movs	r3, #128	; 0x80
 8000f24:	025b      	lsls	r3, r3, #9
 8000f26:	4013      	ands	r3, r2
 8000f28:	d003      	beq.n	8000f32 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f32:	4b2d      	ldr	r3, [pc, #180]	; (8000fe8 <HAL_GPIO_Init+0x2d8>)
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000f38:	4b2b      	ldr	r3, [pc, #172]	; (8000fe8 <HAL_GPIO_Init+0x2d8>)
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	43da      	mvns	r2, r3
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	4013      	ands	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685a      	ldr	r2, [r3, #4]
 8000f4c:	2380      	movs	r3, #128	; 0x80
 8000f4e:	029b      	lsls	r3, r3, #10
 8000f50:	4013      	ands	r3, r2
 8000f52:	d003      	beq.n	8000f5c <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f5c:	4b22      	ldr	r3, [pc, #136]	; (8000fe8 <HAL_GPIO_Init+0x2d8>)
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f62:	4b21      	ldr	r3, [pc, #132]	; (8000fe8 <HAL_GPIO_Init+0x2d8>)
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	43da      	mvns	r2, r3
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	4013      	ands	r3, r2
 8000f70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685a      	ldr	r2, [r3, #4]
 8000f76:	2380      	movs	r3, #128	; 0x80
 8000f78:	035b      	lsls	r3, r3, #13
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	d003      	beq.n	8000f86 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	4313      	orrs	r3, r2
 8000f84:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f86:	4b18      	ldr	r3, [pc, #96]	; (8000fe8 <HAL_GPIO_Init+0x2d8>)
 8000f88:	693a      	ldr	r2, [r7, #16]
 8000f8a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f8c:	4b16      	ldr	r3, [pc, #88]	; (8000fe8 <HAL_GPIO_Init+0x2d8>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	43da      	mvns	r2, r3
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	4013      	ands	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	685a      	ldr	r2, [r3, #4]
 8000fa0:	2380      	movs	r3, #128	; 0x80
 8000fa2:	039b      	lsls	r3, r3, #14
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	d003      	beq.n	8000fb0 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000fb0:	4b0d      	ldr	r3, [pc, #52]	; (8000fe8 <HAL_GPIO_Init+0x2d8>)
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	40da      	lsrs	r2, r3
 8000fc4:	1e13      	subs	r3, r2, #0
 8000fc6:	d000      	beq.n	8000fca <HAL_GPIO_Init+0x2ba>
 8000fc8:	e6ae      	b.n	8000d28 <HAL_GPIO_Init+0x18>
  }
}
 8000fca:	46c0      	nop			; (mov r8, r8)
 8000fcc:	46c0      	nop			; (mov r8, r8)
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	b006      	add	sp, #24
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40021000 	.word	0x40021000
 8000fd8:	40010000 	.word	0x40010000
 8000fdc:	50000400 	.word	0x50000400
 8000fe0:	50000800 	.word	0x50000800
 8000fe4:	50001c00 	.word	0x50001c00
 8000fe8:	40010400 	.word	0x40010400

08000fec <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	0008      	movs	r0, r1
 8000ff6:	0011      	movs	r1, r2
 8000ff8:	1cbb      	adds	r3, r7, #2
 8000ffa:	1c02      	adds	r2, r0, #0
 8000ffc:	801a      	strh	r2, [r3, #0]
 8000ffe:	1c7b      	adds	r3, r7, #1
 8001000:	1c0a      	adds	r2, r1, #0
 8001002:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001004:	1c7b      	adds	r3, r7, #1
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d004      	beq.n	8001016 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800100c:	1cbb      	adds	r3, r7, #2
 800100e:	881a      	ldrh	r2, [r3, #0]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001014:	e003      	b.n	800101e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001016:	1cbb      	adds	r3, r7, #2
 8001018:	881a      	ldrh	r2, [r3, #0]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800101e:	46c0      	nop			; (mov r8, r8)
 8001020:	46bd      	mov	sp, r7
 8001022:	b002      	add	sp, #8
 8001024:	bd80      	pop	{r7, pc}
	...

08001028 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001028:	b5b0      	push	{r4, r5, r7, lr}
 800102a:	b08a      	sub	sp, #40	; 0x28
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d102      	bne.n	800103c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001036:	2301      	movs	r3, #1
 8001038:	f000 fb6c 	bl	8001714 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800103c:	4bc8      	ldr	r3, [pc, #800]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	220c      	movs	r2, #12
 8001042:	4013      	ands	r3, r2
 8001044:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001046:	4bc6      	ldr	r3, [pc, #792]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 8001048:	68da      	ldr	r2, [r3, #12]
 800104a:	2380      	movs	r3, #128	; 0x80
 800104c:	025b      	lsls	r3, r3, #9
 800104e:	4013      	ands	r3, r2
 8001050:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2201      	movs	r2, #1
 8001058:	4013      	ands	r3, r2
 800105a:	d100      	bne.n	800105e <HAL_RCC_OscConfig+0x36>
 800105c:	e07d      	b.n	800115a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	2b08      	cmp	r3, #8
 8001062:	d007      	beq.n	8001074 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	2b0c      	cmp	r3, #12
 8001068:	d112      	bne.n	8001090 <HAL_RCC_OscConfig+0x68>
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	2380      	movs	r3, #128	; 0x80
 800106e:	025b      	lsls	r3, r3, #9
 8001070:	429a      	cmp	r2, r3
 8001072:	d10d      	bne.n	8001090 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001074:	4bba      	ldr	r3, [pc, #744]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	2380      	movs	r3, #128	; 0x80
 800107a:	029b      	lsls	r3, r3, #10
 800107c:	4013      	ands	r3, r2
 800107e:	d100      	bne.n	8001082 <HAL_RCC_OscConfig+0x5a>
 8001080:	e06a      	b.n	8001158 <HAL_RCC_OscConfig+0x130>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d166      	bne.n	8001158 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	f000 fb42 	bl	8001714 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	2380      	movs	r3, #128	; 0x80
 8001096:	025b      	lsls	r3, r3, #9
 8001098:	429a      	cmp	r2, r3
 800109a:	d107      	bne.n	80010ac <HAL_RCC_OscConfig+0x84>
 800109c:	4bb0      	ldr	r3, [pc, #704]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	4baf      	ldr	r3, [pc, #700]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80010a2:	2180      	movs	r1, #128	; 0x80
 80010a4:	0249      	lsls	r1, r1, #9
 80010a6:	430a      	orrs	r2, r1
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	e027      	b.n	80010fc <HAL_RCC_OscConfig+0xd4>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	685a      	ldr	r2, [r3, #4]
 80010b0:	23a0      	movs	r3, #160	; 0xa0
 80010b2:	02db      	lsls	r3, r3, #11
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d10e      	bne.n	80010d6 <HAL_RCC_OscConfig+0xae>
 80010b8:	4ba9      	ldr	r3, [pc, #676]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	4ba8      	ldr	r3, [pc, #672]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80010be:	2180      	movs	r1, #128	; 0x80
 80010c0:	02c9      	lsls	r1, r1, #11
 80010c2:	430a      	orrs	r2, r1
 80010c4:	601a      	str	r2, [r3, #0]
 80010c6:	4ba6      	ldr	r3, [pc, #664]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	4ba5      	ldr	r3, [pc, #660]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80010cc:	2180      	movs	r1, #128	; 0x80
 80010ce:	0249      	lsls	r1, r1, #9
 80010d0:	430a      	orrs	r2, r1
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	e012      	b.n	80010fc <HAL_RCC_OscConfig+0xd4>
 80010d6:	4ba2      	ldr	r3, [pc, #648]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	4ba1      	ldr	r3, [pc, #644]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80010dc:	49a1      	ldr	r1, [pc, #644]	; (8001364 <HAL_RCC_OscConfig+0x33c>)
 80010de:	400a      	ands	r2, r1
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	4b9f      	ldr	r3, [pc, #636]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	2380      	movs	r3, #128	; 0x80
 80010e8:	025b      	lsls	r3, r3, #9
 80010ea:	4013      	ands	r3, r2
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	4b9b      	ldr	r3, [pc, #620]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4b9a      	ldr	r3, [pc, #616]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80010f6:	499c      	ldr	r1, [pc, #624]	; (8001368 <HAL_RCC_OscConfig+0x340>)
 80010f8:	400a      	ands	r2, r1
 80010fa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d014      	beq.n	800112e <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001104:	f7ff fd46 	bl	8000b94 <HAL_GetTick>
 8001108:	0003      	movs	r3, r0
 800110a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800110c:	e008      	b.n	8001120 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800110e:	f7ff fd41 	bl	8000b94 <HAL_GetTick>
 8001112:	0002      	movs	r2, r0
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	2b64      	cmp	r3, #100	; 0x64
 800111a:	d901      	bls.n	8001120 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 800111c:	2303      	movs	r3, #3
 800111e:	e2f9      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001120:	4b8f      	ldr	r3, [pc, #572]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	2380      	movs	r3, #128	; 0x80
 8001126:	029b      	lsls	r3, r3, #10
 8001128:	4013      	ands	r3, r2
 800112a:	d0f0      	beq.n	800110e <HAL_RCC_OscConfig+0xe6>
 800112c:	e015      	b.n	800115a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112e:	f7ff fd31 	bl	8000b94 <HAL_GetTick>
 8001132:	0003      	movs	r3, r0
 8001134:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001136:	e008      	b.n	800114a <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001138:	f7ff fd2c 	bl	8000b94 <HAL_GetTick>
 800113c:	0002      	movs	r2, r0
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	2b64      	cmp	r3, #100	; 0x64
 8001144:	d901      	bls.n	800114a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001146:	2303      	movs	r3, #3
 8001148:	e2e4      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800114a:	4b85      	ldr	r3, [pc, #532]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	2380      	movs	r3, #128	; 0x80
 8001150:	029b      	lsls	r3, r3, #10
 8001152:	4013      	ands	r3, r2
 8001154:	d1f0      	bne.n	8001138 <HAL_RCC_OscConfig+0x110>
 8001156:	e000      	b.n	800115a <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001158:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2202      	movs	r2, #2
 8001160:	4013      	ands	r3, r2
 8001162:	d100      	bne.n	8001166 <HAL_RCC_OscConfig+0x13e>
 8001164:	e099      	b.n	800129a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	68db      	ldr	r3, [r3, #12]
 800116a:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800116c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800116e:	2220      	movs	r2, #32
 8001170:	4013      	ands	r3, r2
 8001172:	d009      	beq.n	8001188 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001174:	4b7a      	ldr	r3, [pc, #488]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4b79      	ldr	r3, [pc, #484]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 800117a:	2120      	movs	r1, #32
 800117c:	430a      	orrs	r2, r1
 800117e:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001182:	2220      	movs	r2, #32
 8001184:	4393      	bics	r3, r2
 8001186:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	2b04      	cmp	r3, #4
 800118c:	d005      	beq.n	800119a <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	2b0c      	cmp	r3, #12
 8001192:	d13e      	bne.n	8001212 <HAL_RCC_OscConfig+0x1ea>
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d13b      	bne.n	8001212 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800119a:	4b71      	ldr	r3, [pc, #452]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2204      	movs	r2, #4
 80011a0:	4013      	ands	r3, r2
 80011a2:	d004      	beq.n	80011ae <HAL_RCC_OscConfig+0x186>
 80011a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e2b2      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ae:	4b6c      	ldr	r3, [pc, #432]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	4a6e      	ldr	r2, [pc, #440]	; (800136c <HAL_RCC_OscConfig+0x344>)
 80011b4:	4013      	ands	r3, r2
 80011b6:	0019      	movs	r1, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	691b      	ldr	r3, [r3, #16]
 80011bc:	021a      	lsls	r2, r3, #8
 80011be:	4b68      	ldr	r3, [pc, #416]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80011c0:	430a      	orrs	r2, r1
 80011c2:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80011c4:	4b66      	ldr	r3, [pc, #408]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2209      	movs	r2, #9
 80011ca:	4393      	bics	r3, r2
 80011cc:	0019      	movs	r1, r3
 80011ce:	4b64      	ldr	r3, [pc, #400]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80011d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011d2:	430a      	orrs	r2, r1
 80011d4:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80011d6:	f000 fbeb 	bl	80019b0 <HAL_RCC_GetSysClockFreq>
 80011da:	0001      	movs	r1, r0
 80011dc:	4b60      	ldr	r3, [pc, #384]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	091b      	lsrs	r3, r3, #4
 80011e2:	220f      	movs	r2, #15
 80011e4:	4013      	ands	r3, r2
 80011e6:	4a62      	ldr	r2, [pc, #392]	; (8001370 <HAL_RCC_OscConfig+0x348>)
 80011e8:	5cd3      	ldrb	r3, [r2, r3]
 80011ea:	000a      	movs	r2, r1
 80011ec:	40da      	lsrs	r2, r3
 80011ee:	4b61      	ldr	r3, [pc, #388]	; (8001374 <HAL_RCC_OscConfig+0x34c>)
 80011f0:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80011f2:	4b61      	ldr	r3, [pc, #388]	; (8001378 <HAL_RCC_OscConfig+0x350>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2513      	movs	r5, #19
 80011f8:	197c      	adds	r4, r7, r5
 80011fa:	0018      	movs	r0, r3
 80011fc:	f7ff fc84 	bl	8000b08 <HAL_InitTick>
 8001200:	0003      	movs	r3, r0
 8001202:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001204:	197b      	adds	r3, r7, r5
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d046      	beq.n	800129a <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800120c:	197b      	adds	r3, r7, r5
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	e280      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001214:	2b00      	cmp	r3, #0
 8001216:	d027      	beq.n	8001268 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001218:	4b51      	ldr	r3, [pc, #324]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2209      	movs	r2, #9
 800121e:	4393      	bics	r3, r2
 8001220:	0019      	movs	r1, r3
 8001222:	4b4f      	ldr	r3, [pc, #316]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 8001224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001226:	430a      	orrs	r2, r1
 8001228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122a:	f7ff fcb3 	bl	8000b94 <HAL_GetTick>
 800122e:	0003      	movs	r3, r0
 8001230:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001234:	f7ff fcae 	bl	8000b94 <HAL_GetTick>
 8001238:	0002      	movs	r2, r0
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b02      	cmp	r3, #2
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e266      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001246:	4b46      	ldr	r3, [pc, #280]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2204      	movs	r2, #4
 800124c:	4013      	ands	r3, r2
 800124e:	d0f1      	beq.n	8001234 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001250:	4b43      	ldr	r3, [pc, #268]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	4a45      	ldr	r2, [pc, #276]	; (800136c <HAL_RCC_OscConfig+0x344>)
 8001256:	4013      	ands	r3, r2
 8001258:	0019      	movs	r1, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	691b      	ldr	r3, [r3, #16]
 800125e:	021a      	lsls	r2, r3, #8
 8001260:	4b3f      	ldr	r3, [pc, #252]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 8001262:	430a      	orrs	r2, r1
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	e018      	b.n	800129a <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001268:	4b3d      	ldr	r3, [pc, #244]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b3c      	ldr	r3, [pc, #240]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 800126e:	2101      	movs	r1, #1
 8001270:	438a      	bics	r2, r1
 8001272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001274:	f7ff fc8e 	bl	8000b94 <HAL_GetTick>
 8001278:	0003      	movs	r3, r0
 800127a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800127c:	e008      	b.n	8001290 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800127e:	f7ff fc89 	bl	8000b94 <HAL_GetTick>
 8001282:	0002      	movs	r2, r0
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b02      	cmp	r3, #2
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e241      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001290:	4b33      	ldr	r3, [pc, #204]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2204      	movs	r2, #4
 8001296:	4013      	ands	r3, r2
 8001298:	d1f1      	bne.n	800127e <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2210      	movs	r2, #16
 80012a0:	4013      	ands	r3, r2
 80012a2:	d100      	bne.n	80012a6 <HAL_RCC_OscConfig+0x27e>
 80012a4:	e0a1      	b.n	80013ea <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d140      	bne.n	800132e <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80012ac:	4b2c      	ldr	r3, [pc, #176]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	2380      	movs	r3, #128	; 0x80
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	4013      	ands	r3, r2
 80012b6:	d005      	beq.n	80012c4 <HAL_RCC_OscConfig+0x29c>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e227      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012c4:	4b26      	ldr	r3, [pc, #152]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	4a2c      	ldr	r2, [pc, #176]	; (800137c <HAL_RCC_OscConfig+0x354>)
 80012ca:	4013      	ands	r3, r2
 80012cc:	0019      	movs	r1, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6a1a      	ldr	r2, [r3, #32]
 80012d2:	4b23      	ldr	r3, [pc, #140]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80012d4:	430a      	orrs	r2, r1
 80012d6:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012d8:	4b21      	ldr	r3, [pc, #132]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	021b      	lsls	r3, r3, #8
 80012de:	0a19      	lsrs	r1, r3, #8
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	69db      	ldr	r3, [r3, #28]
 80012e4:	061a      	lsls	r2, r3, #24
 80012e6:	4b1e      	ldr	r3, [pc, #120]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80012e8:	430a      	orrs	r2, r1
 80012ea:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6a1b      	ldr	r3, [r3, #32]
 80012f0:	0b5b      	lsrs	r3, r3, #13
 80012f2:	3301      	adds	r3, #1
 80012f4:	2280      	movs	r2, #128	; 0x80
 80012f6:	0212      	lsls	r2, r2, #8
 80012f8:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80012fa:	4b19      	ldr	r3, [pc, #100]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 80012fc:	68db      	ldr	r3, [r3, #12]
 80012fe:	091b      	lsrs	r3, r3, #4
 8001300:	210f      	movs	r1, #15
 8001302:	400b      	ands	r3, r1
 8001304:	491a      	ldr	r1, [pc, #104]	; (8001370 <HAL_RCC_OscConfig+0x348>)
 8001306:	5ccb      	ldrb	r3, [r1, r3]
 8001308:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800130a:	4b1a      	ldr	r3, [pc, #104]	; (8001374 <HAL_RCC_OscConfig+0x34c>)
 800130c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800130e:	4b1a      	ldr	r3, [pc, #104]	; (8001378 <HAL_RCC_OscConfig+0x350>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2513      	movs	r5, #19
 8001314:	197c      	adds	r4, r7, r5
 8001316:	0018      	movs	r0, r3
 8001318:	f7ff fbf6 	bl	8000b08 <HAL_InitTick>
 800131c:	0003      	movs	r3, r0
 800131e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001320:	197b      	adds	r3, r7, r5
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d060      	beq.n	80013ea <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001328:	197b      	adds	r3, r7, r5
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	e1f2      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	699b      	ldr	r3, [r3, #24]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d03f      	beq.n	80013b6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001336:	4b0a      	ldr	r3, [pc, #40]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	4b09      	ldr	r3, [pc, #36]	; (8001360 <HAL_RCC_OscConfig+0x338>)
 800133c:	2180      	movs	r1, #128	; 0x80
 800133e:	0049      	lsls	r1, r1, #1
 8001340:	430a      	orrs	r2, r1
 8001342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001344:	f7ff fc26 	bl	8000b94 <HAL_GetTick>
 8001348:	0003      	movs	r3, r0
 800134a:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800134c:	e018      	b.n	8001380 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800134e:	f7ff fc21 	bl	8000b94 <HAL_GetTick>
 8001352:	0002      	movs	r2, r0
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d911      	bls.n	8001380 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e1d9      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
 8001360:	40021000 	.word	0x40021000
 8001364:	fffeffff 	.word	0xfffeffff
 8001368:	fffbffff 	.word	0xfffbffff
 800136c:	ffffe0ff 	.word	0xffffe0ff
 8001370:	080031a0 	.word	0x080031a0
 8001374:	200003e8 	.word	0x200003e8
 8001378:	200003ec 	.word	0x200003ec
 800137c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001380:	4bc9      	ldr	r3, [pc, #804]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	2380      	movs	r3, #128	; 0x80
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	4013      	ands	r3, r2
 800138a:	d0e0      	beq.n	800134e <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800138c:	4bc6      	ldr	r3, [pc, #792]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	4ac6      	ldr	r2, [pc, #792]	; (80016ac <HAL_RCC_OscConfig+0x684>)
 8001392:	4013      	ands	r3, r2
 8001394:	0019      	movs	r1, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6a1a      	ldr	r2, [r3, #32]
 800139a:	4bc3      	ldr	r3, [pc, #780]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 800139c:	430a      	orrs	r2, r1
 800139e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013a0:	4bc1      	ldr	r3, [pc, #772]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	021b      	lsls	r3, r3, #8
 80013a6:	0a19      	lsrs	r1, r3, #8
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	69db      	ldr	r3, [r3, #28]
 80013ac:	061a      	lsls	r2, r3, #24
 80013ae:	4bbe      	ldr	r3, [pc, #760]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80013b0:	430a      	orrs	r2, r1
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	e019      	b.n	80013ea <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80013b6:	4bbc      	ldr	r3, [pc, #752]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	4bbb      	ldr	r3, [pc, #748]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80013bc:	49bc      	ldr	r1, [pc, #752]	; (80016b0 <HAL_RCC_OscConfig+0x688>)
 80013be:	400a      	ands	r2, r1
 80013c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c2:	f7ff fbe7 	bl	8000b94 <HAL_GetTick>
 80013c6:	0003      	movs	r3, r0
 80013c8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013cc:	f7ff fbe2 	bl	8000b94 <HAL_GetTick>
 80013d0:	0002      	movs	r2, r0
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e19a      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80013de:	4bb2      	ldr	r3, [pc, #712]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	2380      	movs	r3, #128	; 0x80
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	4013      	ands	r3, r2
 80013e8:	d1f0      	bne.n	80013cc <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2208      	movs	r2, #8
 80013f0:	4013      	ands	r3, r2
 80013f2:	d036      	beq.n	8001462 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	695b      	ldr	r3, [r3, #20]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d019      	beq.n	8001430 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013fc:	4baa      	ldr	r3, [pc, #680]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80013fe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001400:	4ba9      	ldr	r3, [pc, #676]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001402:	2101      	movs	r1, #1
 8001404:	430a      	orrs	r2, r1
 8001406:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001408:	f7ff fbc4 	bl	8000b94 <HAL_GetTick>
 800140c:	0003      	movs	r3, r0
 800140e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001410:	e008      	b.n	8001424 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001412:	f7ff fbbf 	bl	8000b94 <HAL_GetTick>
 8001416:	0002      	movs	r2, r0
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	2b02      	cmp	r3, #2
 800141e:	d901      	bls.n	8001424 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001420:	2303      	movs	r3, #3
 8001422:	e177      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001424:	4ba0      	ldr	r3, [pc, #640]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001426:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001428:	2202      	movs	r2, #2
 800142a:	4013      	ands	r3, r2
 800142c:	d0f1      	beq.n	8001412 <HAL_RCC_OscConfig+0x3ea>
 800142e:	e018      	b.n	8001462 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001430:	4b9d      	ldr	r3, [pc, #628]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001432:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001434:	4b9c      	ldr	r3, [pc, #624]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001436:	2101      	movs	r1, #1
 8001438:	438a      	bics	r2, r1
 800143a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800143c:	f7ff fbaa 	bl	8000b94 <HAL_GetTick>
 8001440:	0003      	movs	r3, r0
 8001442:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001444:	e008      	b.n	8001458 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001446:	f7ff fba5 	bl	8000b94 <HAL_GetTick>
 800144a:	0002      	movs	r2, r0
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b02      	cmp	r3, #2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e15d      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001458:	4b93      	ldr	r3, [pc, #588]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 800145a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800145c:	2202      	movs	r2, #2
 800145e:	4013      	ands	r3, r2
 8001460:	d1f1      	bne.n	8001446 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2204      	movs	r2, #4
 8001468:	4013      	ands	r3, r2
 800146a:	d100      	bne.n	800146e <HAL_RCC_OscConfig+0x446>
 800146c:	e0ae      	b.n	80015cc <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800146e:	2023      	movs	r0, #35	; 0x23
 8001470:	183b      	adds	r3, r7, r0
 8001472:	2200      	movs	r2, #0
 8001474:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001476:	4b8c      	ldr	r3, [pc, #560]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001478:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800147a:	2380      	movs	r3, #128	; 0x80
 800147c:	055b      	lsls	r3, r3, #21
 800147e:	4013      	ands	r3, r2
 8001480:	d109      	bne.n	8001496 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001482:	4b89      	ldr	r3, [pc, #548]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001484:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001486:	4b88      	ldr	r3, [pc, #544]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001488:	2180      	movs	r1, #128	; 0x80
 800148a:	0549      	lsls	r1, r1, #21
 800148c:	430a      	orrs	r2, r1
 800148e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001490:	183b      	adds	r3, r7, r0
 8001492:	2201      	movs	r2, #1
 8001494:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001496:	4b87      	ldr	r3, [pc, #540]	; (80016b4 <HAL_RCC_OscConfig+0x68c>)
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	2380      	movs	r3, #128	; 0x80
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	4013      	ands	r3, r2
 80014a0:	d11a      	bne.n	80014d8 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014a2:	4b84      	ldr	r3, [pc, #528]	; (80016b4 <HAL_RCC_OscConfig+0x68c>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	4b83      	ldr	r3, [pc, #524]	; (80016b4 <HAL_RCC_OscConfig+0x68c>)
 80014a8:	2180      	movs	r1, #128	; 0x80
 80014aa:	0049      	lsls	r1, r1, #1
 80014ac:	430a      	orrs	r2, r1
 80014ae:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014b0:	f7ff fb70 	bl	8000b94 <HAL_GetTick>
 80014b4:	0003      	movs	r3, r0
 80014b6:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014ba:	f7ff fb6b 	bl	8000b94 <HAL_GetTick>
 80014be:	0002      	movs	r2, r0
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b64      	cmp	r3, #100	; 0x64
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e123      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014cc:	4b79      	ldr	r3, [pc, #484]	; (80016b4 <HAL_RCC_OscConfig+0x68c>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	2380      	movs	r3, #128	; 0x80
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	4013      	ands	r3, r2
 80014d6:	d0f0      	beq.n	80014ba <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	689a      	ldr	r2, [r3, #8]
 80014dc:	2380      	movs	r3, #128	; 0x80
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d107      	bne.n	80014f4 <HAL_RCC_OscConfig+0x4cc>
 80014e4:	4b70      	ldr	r3, [pc, #448]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80014e6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014e8:	4b6f      	ldr	r3, [pc, #444]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80014ea:	2180      	movs	r1, #128	; 0x80
 80014ec:	0049      	lsls	r1, r1, #1
 80014ee:	430a      	orrs	r2, r1
 80014f0:	651a      	str	r2, [r3, #80]	; 0x50
 80014f2:	e031      	b.n	8001558 <HAL_RCC_OscConfig+0x530>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d10c      	bne.n	8001516 <HAL_RCC_OscConfig+0x4ee>
 80014fc:	4b6a      	ldr	r3, [pc, #424]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80014fe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001500:	4b69      	ldr	r3, [pc, #420]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001502:	496b      	ldr	r1, [pc, #428]	; (80016b0 <HAL_RCC_OscConfig+0x688>)
 8001504:	400a      	ands	r2, r1
 8001506:	651a      	str	r2, [r3, #80]	; 0x50
 8001508:	4b67      	ldr	r3, [pc, #412]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 800150a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800150c:	4b66      	ldr	r3, [pc, #408]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 800150e:	496a      	ldr	r1, [pc, #424]	; (80016b8 <HAL_RCC_OscConfig+0x690>)
 8001510:	400a      	ands	r2, r1
 8001512:	651a      	str	r2, [r3, #80]	; 0x50
 8001514:	e020      	b.n	8001558 <HAL_RCC_OscConfig+0x530>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	689a      	ldr	r2, [r3, #8]
 800151a:	23a0      	movs	r3, #160	; 0xa0
 800151c:	00db      	lsls	r3, r3, #3
 800151e:	429a      	cmp	r2, r3
 8001520:	d10e      	bne.n	8001540 <HAL_RCC_OscConfig+0x518>
 8001522:	4b61      	ldr	r3, [pc, #388]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001524:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001526:	4b60      	ldr	r3, [pc, #384]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001528:	2180      	movs	r1, #128	; 0x80
 800152a:	00c9      	lsls	r1, r1, #3
 800152c:	430a      	orrs	r2, r1
 800152e:	651a      	str	r2, [r3, #80]	; 0x50
 8001530:	4b5d      	ldr	r3, [pc, #372]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001532:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001534:	4b5c      	ldr	r3, [pc, #368]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001536:	2180      	movs	r1, #128	; 0x80
 8001538:	0049      	lsls	r1, r1, #1
 800153a:	430a      	orrs	r2, r1
 800153c:	651a      	str	r2, [r3, #80]	; 0x50
 800153e:	e00b      	b.n	8001558 <HAL_RCC_OscConfig+0x530>
 8001540:	4b59      	ldr	r3, [pc, #356]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001542:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001544:	4b58      	ldr	r3, [pc, #352]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001546:	495a      	ldr	r1, [pc, #360]	; (80016b0 <HAL_RCC_OscConfig+0x688>)
 8001548:	400a      	ands	r2, r1
 800154a:	651a      	str	r2, [r3, #80]	; 0x50
 800154c:	4b56      	ldr	r3, [pc, #344]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 800154e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001550:	4b55      	ldr	r3, [pc, #340]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001552:	4959      	ldr	r1, [pc, #356]	; (80016b8 <HAL_RCC_OscConfig+0x690>)
 8001554:	400a      	ands	r2, r1
 8001556:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d015      	beq.n	800158c <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001560:	f7ff fb18 	bl	8000b94 <HAL_GetTick>
 8001564:	0003      	movs	r3, r0
 8001566:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001568:	e009      	b.n	800157e <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800156a:	f7ff fb13 	bl	8000b94 <HAL_GetTick>
 800156e:	0002      	movs	r2, r0
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	4a51      	ldr	r2, [pc, #324]	; (80016bc <HAL_RCC_OscConfig+0x694>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d901      	bls.n	800157e <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e0ca      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800157e:	4b4a      	ldr	r3, [pc, #296]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001580:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001582:	2380      	movs	r3, #128	; 0x80
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	4013      	ands	r3, r2
 8001588:	d0ef      	beq.n	800156a <HAL_RCC_OscConfig+0x542>
 800158a:	e014      	b.n	80015b6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800158c:	f7ff fb02 	bl	8000b94 <HAL_GetTick>
 8001590:	0003      	movs	r3, r0
 8001592:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001594:	e009      	b.n	80015aa <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001596:	f7ff fafd 	bl	8000b94 <HAL_GetTick>
 800159a:	0002      	movs	r2, r0
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	4a46      	ldr	r2, [pc, #280]	; (80016bc <HAL_RCC_OscConfig+0x694>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d901      	bls.n	80015aa <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e0b4      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80015aa:	4b3f      	ldr	r3, [pc, #252]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80015ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015ae:	2380      	movs	r3, #128	; 0x80
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	4013      	ands	r3, r2
 80015b4:	d1ef      	bne.n	8001596 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80015b6:	2323      	movs	r3, #35	; 0x23
 80015b8:	18fb      	adds	r3, r7, r3
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d105      	bne.n	80015cc <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015c0:	4b39      	ldr	r3, [pc, #228]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80015c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015c4:	4b38      	ldr	r3, [pc, #224]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80015c6:	493e      	ldr	r1, [pc, #248]	; (80016c0 <HAL_RCC_OscConfig+0x698>)
 80015c8:	400a      	ands	r2, r1
 80015ca:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d100      	bne.n	80015d6 <HAL_RCC_OscConfig+0x5ae>
 80015d4:	e09d      	b.n	8001712 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	2b0c      	cmp	r3, #12
 80015da:	d100      	bne.n	80015de <HAL_RCC_OscConfig+0x5b6>
 80015dc:	e076      	b.n	80016cc <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d145      	bne.n	8001672 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015e6:	4b30      	ldr	r3, [pc, #192]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	4b2f      	ldr	r3, [pc, #188]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 80015ec:	4935      	ldr	r1, [pc, #212]	; (80016c4 <HAL_RCC_OscConfig+0x69c>)
 80015ee:	400a      	ands	r2, r1
 80015f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f2:	f7ff facf 	bl	8000b94 <HAL_GetTick>
 80015f6:	0003      	movs	r3, r0
 80015f8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015fc:	f7ff faca 	bl	8000b94 <HAL_GetTick>
 8001600:	0002      	movs	r2, r0
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b02      	cmp	r3, #2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e082      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800160e:	4b26      	ldr	r3, [pc, #152]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	2380      	movs	r3, #128	; 0x80
 8001614:	049b      	lsls	r3, r3, #18
 8001616:	4013      	ands	r3, r2
 8001618:	d1f0      	bne.n	80015fc <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800161a:	4b23      	ldr	r3, [pc, #140]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 800161c:	68db      	ldr	r3, [r3, #12]
 800161e:	4a2a      	ldr	r2, [pc, #168]	; (80016c8 <HAL_RCC_OscConfig+0x6a0>)
 8001620:	4013      	ands	r3, r2
 8001622:	0019      	movs	r1, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800162c:	431a      	orrs	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	431a      	orrs	r2, r3
 8001634:	4b1c      	ldr	r3, [pc, #112]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001636:	430a      	orrs	r2, r1
 8001638:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800163a:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001640:	2180      	movs	r1, #128	; 0x80
 8001642:	0449      	lsls	r1, r1, #17
 8001644:	430a      	orrs	r2, r1
 8001646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001648:	f7ff faa4 	bl	8000b94 <HAL_GetTick>
 800164c:	0003      	movs	r3, r0
 800164e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001650:	e008      	b.n	8001664 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001652:	f7ff fa9f 	bl	8000b94 <HAL_GetTick>
 8001656:	0002      	movs	r2, r0
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e057      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001664:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	2380      	movs	r3, #128	; 0x80
 800166a:	049b      	lsls	r3, r3, #18
 800166c:	4013      	ands	r3, r2
 800166e:	d0f0      	beq.n	8001652 <HAL_RCC_OscConfig+0x62a>
 8001670:	e04f      	b.n	8001712 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001672:	4b0d      	ldr	r3, [pc, #52]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 8001678:	4912      	ldr	r1, [pc, #72]	; (80016c4 <HAL_RCC_OscConfig+0x69c>)
 800167a:	400a      	ands	r2, r1
 800167c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167e:	f7ff fa89 	bl	8000b94 <HAL_GetTick>
 8001682:	0003      	movs	r3, r0
 8001684:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001688:	f7ff fa84 	bl	8000b94 <HAL_GetTick>
 800168c:	0002      	movs	r2, r0
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b02      	cmp	r3, #2
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e03c      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800169a:	4b03      	ldr	r3, [pc, #12]	; (80016a8 <HAL_RCC_OscConfig+0x680>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	2380      	movs	r3, #128	; 0x80
 80016a0:	049b      	lsls	r3, r3, #18
 80016a2:	4013      	ands	r3, r2
 80016a4:	d1f0      	bne.n	8001688 <HAL_RCC_OscConfig+0x660>
 80016a6:	e034      	b.n	8001712 <HAL_RCC_OscConfig+0x6ea>
 80016a8:	40021000 	.word	0x40021000
 80016ac:	ffff1fff 	.word	0xffff1fff
 80016b0:	fffffeff 	.word	0xfffffeff
 80016b4:	40007000 	.word	0x40007000
 80016b8:	fffffbff 	.word	0xfffffbff
 80016bc:	00001388 	.word	0x00001388
 80016c0:	efffffff 	.word	0xefffffff
 80016c4:	feffffff 	.word	0xfeffffff
 80016c8:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d101      	bne.n	80016d8 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e01d      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80016d8:	4b10      	ldr	r3, [pc, #64]	; (800171c <HAL_RCC_OscConfig+0x6f4>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	2380      	movs	r3, #128	; 0x80
 80016e2:	025b      	lsls	r3, r3, #9
 80016e4:	401a      	ands	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d10f      	bne.n	800170e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80016ee:	69ba      	ldr	r2, [r7, #24]
 80016f0:	23f0      	movs	r3, #240	; 0xf0
 80016f2:	039b      	lsls	r3, r3, #14
 80016f4:	401a      	ands	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d107      	bne.n	800170e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	23c0      	movs	r3, #192	; 0xc0
 8001702:	041b      	lsls	r3, r3, #16
 8001704:	401a      	ands	r2, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800170a:	429a      	cmp	r2, r3
 800170c:	d001      	beq.n	8001712 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e000      	b.n	8001714 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001712:	2300      	movs	r3, #0
}
 8001714:	0018      	movs	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	b00a      	add	sp, #40	; 0x28
 800171a:	bdb0      	pop	{r4, r5, r7, pc}
 800171c:	40021000 	.word	0x40021000

08001720 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001720:	b5b0      	push	{r4, r5, r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d101      	bne.n	8001734 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e128      	b.n	8001986 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001734:	4b96      	ldr	r3, [pc, #600]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2201      	movs	r2, #1
 800173a:	4013      	ands	r3, r2
 800173c:	683a      	ldr	r2, [r7, #0]
 800173e:	429a      	cmp	r2, r3
 8001740:	d91e      	bls.n	8001780 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001742:	4b93      	ldr	r3, [pc, #588]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2201      	movs	r2, #1
 8001748:	4393      	bics	r3, r2
 800174a:	0019      	movs	r1, r3
 800174c:	4b90      	ldr	r3, [pc, #576]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	430a      	orrs	r2, r1
 8001752:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001754:	f7ff fa1e 	bl	8000b94 <HAL_GetTick>
 8001758:	0003      	movs	r3, r0
 800175a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800175c:	e009      	b.n	8001772 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800175e:	f7ff fa19 	bl	8000b94 <HAL_GetTick>
 8001762:	0002      	movs	r2, r0
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	4a8a      	ldr	r2, [pc, #552]	; (8001994 <HAL_RCC_ClockConfig+0x274>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e109      	b.n	8001986 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001772:	4b87      	ldr	r3, [pc, #540]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	2201      	movs	r2, #1
 8001778:	4013      	ands	r3, r2
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d1ee      	bne.n	800175e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2202      	movs	r2, #2
 8001786:	4013      	ands	r3, r2
 8001788:	d009      	beq.n	800179e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800178a:	4b83      	ldr	r3, [pc, #524]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	22f0      	movs	r2, #240	; 0xf0
 8001790:	4393      	bics	r3, r2
 8001792:	0019      	movs	r1, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689a      	ldr	r2, [r3, #8]
 8001798:	4b7f      	ldr	r3, [pc, #508]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 800179a:	430a      	orrs	r2, r1
 800179c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2201      	movs	r2, #1
 80017a4:	4013      	ands	r3, r2
 80017a6:	d100      	bne.n	80017aa <HAL_RCC_ClockConfig+0x8a>
 80017a8:	e089      	b.n	80018be <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d107      	bne.n	80017c2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017b2:	4b79      	ldr	r3, [pc, #484]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	2380      	movs	r3, #128	; 0x80
 80017b8:	029b      	lsls	r3, r3, #10
 80017ba:	4013      	ands	r3, r2
 80017bc:	d120      	bne.n	8001800 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e0e1      	b.n	8001986 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d107      	bne.n	80017da <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017ca:	4b73      	ldr	r3, [pc, #460]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	2380      	movs	r3, #128	; 0x80
 80017d0:	049b      	lsls	r3, r3, #18
 80017d2:	4013      	ands	r3, r2
 80017d4:	d114      	bne.n	8001800 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e0d5      	b.n	8001986 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d106      	bne.n	80017f0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017e2:	4b6d      	ldr	r3, [pc, #436]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2204      	movs	r2, #4
 80017e8:	4013      	ands	r3, r2
 80017ea:	d109      	bne.n	8001800 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e0ca      	b.n	8001986 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80017f0:	4b69      	ldr	r3, [pc, #420]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	2380      	movs	r3, #128	; 0x80
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4013      	ands	r3, r2
 80017fa:	d101      	bne.n	8001800 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e0c2      	b.n	8001986 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001800:	4b65      	ldr	r3, [pc, #404]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	2203      	movs	r2, #3
 8001806:	4393      	bics	r3, r2
 8001808:	0019      	movs	r1, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685a      	ldr	r2, [r3, #4]
 800180e:	4b62      	ldr	r3, [pc, #392]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001810:	430a      	orrs	r2, r1
 8001812:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001814:	f7ff f9be 	bl	8000b94 <HAL_GetTick>
 8001818:	0003      	movs	r3, r0
 800181a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b02      	cmp	r3, #2
 8001822:	d111      	bne.n	8001848 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001824:	e009      	b.n	800183a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001826:	f7ff f9b5 	bl	8000b94 <HAL_GetTick>
 800182a:	0002      	movs	r2, r0
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	4a58      	ldr	r2, [pc, #352]	; (8001994 <HAL_RCC_ClockConfig+0x274>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d901      	bls.n	800183a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e0a5      	b.n	8001986 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800183a:	4b57      	ldr	r3, [pc, #348]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	220c      	movs	r2, #12
 8001840:	4013      	ands	r3, r2
 8001842:	2b08      	cmp	r3, #8
 8001844:	d1ef      	bne.n	8001826 <HAL_RCC_ClockConfig+0x106>
 8001846:	e03a      	b.n	80018be <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	2b03      	cmp	r3, #3
 800184e:	d111      	bne.n	8001874 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001850:	e009      	b.n	8001866 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001852:	f7ff f99f 	bl	8000b94 <HAL_GetTick>
 8001856:	0002      	movs	r2, r0
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	4a4d      	ldr	r2, [pc, #308]	; (8001994 <HAL_RCC_ClockConfig+0x274>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e08f      	b.n	8001986 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001866:	4b4c      	ldr	r3, [pc, #304]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	220c      	movs	r2, #12
 800186c:	4013      	ands	r3, r2
 800186e:	2b0c      	cmp	r3, #12
 8001870:	d1ef      	bne.n	8001852 <HAL_RCC_ClockConfig+0x132>
 8001872:	e024      	b.n	80018be <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d11b      	bne.n	80018b4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800187c:	e009      	b.n	8001892 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800187e:	f7ff f989 	bl	8000b94 <HAL_GetTick>
 8001882:	0002      	movs	r2, r0
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	4a42      	ldr	r2, [pc, #264]	; (8001994 <HAL_RCC_ClockConfig+0x274>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e079      	b.n	8001986 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001892:	4b41      	ldr	r3, [pc, #260]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	220c      	movs	r2, #12
 8001898:	4013      	ands	r3, r2
 800189a:	2b04      	cmp	r3, #4
 800189c:	d1ef      	bne.n	800187e <HAL_RCC_ClockConfig+0x15e>
 800189e:	e00e      	b.n	80018be <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018a0:	f7ff f978 	bl	8000b94 <HAL_GetTick>
 80018a4:	0002      	movs	r2, r0
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	4a3a      	ldr	r2, [pc, #232]	; (8001994 <HAL_RCC_ClockConfig+0x274>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d901      	bls.n	80018b4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80018b0:	2303      	movs	r3, #3
 80018b2:	e068      	b.n	8001986 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80018b4:	4b38      	ldr	r3, [pc, #224]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	220c      	movs	r2, #12
 80018ba:	4013      	ands	r3, r2
 80018bc:	d1f0      	bne.n	80018a0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018be:	4b34      	ldr	r3, [pc, #208]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2201      	movs	r2, #1
 80018c4:	4013      	ands	r3, r2
 80018c6:	683a      	ldr	r2, [r7, #0]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d21e      	bcs.n	800190a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018cc:	4b30      	ldr	r3, [pc, #192]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2201      	movs	r2, #1
 80018d2:	4393      	bics	r3, r2
 80018d4:	0019      	movs	r1, r3
 80018d6:	4b2e      	ldr	r3, [pc, #184]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 80018d8:	683a      	ldr	r2, [r7, #0]
 80018da:	430a      	orrs	r2, r1
 80018dc:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80018de:	f7ff f959 	bl	8000b94 <HAL_GetTick>
 80018e2:	0003      	movs	r3, r0
 80018e4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018e6:	e009      	b.n	80018fc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018e8:	f7ff f954 	bl	8000b94 <HAL_GetTick>
 80018ec:	0002      	movs	r2, r0
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	4a28      	ldr	r2, [pc, #160]	; (8001994 <HAL_RCC_ClockConfig+0x274>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e044      	b.n	8001986 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018fc:	4b24      	ldr	r3, [pc, #144]	; (8001990 <HAL_RCC_ClockConfig+0x270>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2201      	movs	r2, #1
 8001902:	4013      	ands	r3, r2
 8001904:	683a      	ldr	r2, [r7, #0]
 8001906:	429a      	cmp	r2, r3
 8001908:	d1ee      	bne.n	80018e8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2204      	movs	r2, #4
 8001910:	4013      	ands	r3, r2
 8001912:	d009      	beq.n	8001928 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001914:	4b20      	ldr	r3, [pc, #128]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	4a20      	ldr	r2, [pc, #128]	; (800199c <HAL_RCC_ClockConfig+0x27c>)
 800191a:	4013      	ands	r3, r2
 800191c:	0019      	movs	r1, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68da      	ldr	r2, [r3, #12]
 8001922:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001924:	430a      	orrs	r2, r1
 8001926:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2208      	movs	r2, #8
 800192e:	4013      	ands	r3, r2
 8001930:	d00a      	beq.n	8001948 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001932:	4b19      	ldr	r3, [pc, #100]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	4a1a      	ldr	r2, [pc, #104]	; (80019a0 <HAL_RCC_ClockConfig+0x280>)
 8001938:	4013      	ands	r3, r2
 800193a:	0019      	movs	r1, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	00da      	lsls	r2, r3, #3
 8001942:	4b15      	ldr	r3, [pc, #84]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001944:	430a      	orrs	r2, r1
 8001946:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001948:	f000 f832 	bl	80019b0 <HAL_RCC_GetSysClockFreq>
 800194c:	0001      	movs	r1, r0
 800194e:	4b12      	ldr	r3, [pc, #72]	; (8001998 <HAL_RCC_ClockConfig+0x278>)
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	091b      	lsrs	r3, r3, #4
 8001954:	220f      	movs	r2, #15
 8001956:	4013      	ands	r3, r2
 8001958:	4a12      	ldr	r2, [pc, #72]	; (80019a4 <HAL_RCC_ClockConfig+0x284>)
 800195a:	5cd3      	ldrb	r3, [r2, r3]
 800195c:	000a      	movs	r2, r1
 800195e:	40da      	lsrs	r2, r3
 8001960:	4b11      	ldr	r3, [pc, #68]	; (80019a8 <HAL_RCC_ClockConfig+0x288>)
 8001962:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001964:	4b11      	ldr	r3, [pc, #68]	; (80019ac <HAL_RCC_ClockConfig+0x28c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	250b      	movs	r5, #11
 800196a:	197c      	adds	r4, r7, r5
 800196c:	0018      	movs	r0, r3
 800196e:	f7ff f8cb 	bl	8000b08 <HAL_InitTick>
 8001972:	0003      	movs	r3, r0
 8001974:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001976:	197b      	adds	r3, r7, r5
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d002      	beq.n	8001984 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800197e:	197b      	adds	r3, r7, r5
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	e000      	b.n	8001986 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001984:	2300      	movs	r3, #0
}
 8001986:	0018      	movs	r0, r3
 8001988:	46bd      	mov	sp, r7
 800198a:	b004      	add	sp, #16
 800198c:	bdb0      	pop	{r4, r5, r7, pc}
 800198e:	46c0      	nop			; (mov r8, r8)
 8001990:	40022000 	.word	0x40022000
 8001994:	00001388 	.word	0x00001388
 8001998:	40021000 	.word	0x40021000
 800199c:	fffff8ff 	.word	0xfffff8ff
 80019a0:	ffffc7ff 	.word	0xffffc7ff
 80019a4:	080031a0 	.word	0x080031a0
 80019a8:	200003e8 	.word	0x200003e8
 80019ac:	200003ec 	.word	0x200003ec

080019b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019b0:	b5b0      	push	{r4, r5, r7, lr}
 80019b2:	b08e      	sub	sp, #56	; 0x38
 80019b4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80019b6:	4b4c      	ldr	r3, [pc, #304]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x138>)
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80019bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019be:	230c      	movs	r3, #12
 80019c0:	4013      	ands	r3, r2
 80019c2:	2b0c      	cmp	r3, #12
 80019c4:	d014      	beq.n	80019f0 <HAL_RCC_GetSysClockFreq+0x40>
 80019c6:	d900      	bls.n	80019ca <HAL_RCC_GetSysClockFreq+0x1a>
 80019c8:	e07b      	b.n	8001ac2 <HAL_RCC_GetSysClockFreq+0x112>
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	d002      	beq.n	80019d4 <HAL_RCC_GetSysClockFreq+0x24>
 80019ce:	2b08      	cmp	r3, #8
 80019d0:	d00b      	beq.n	80019ea <HAL_RCC_GetSysClockFreq+0x3a>
 80019d2:	e076      	b.n	8001ac2 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80019d4:	4b44      	ldr	r3, [pc, #272]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x138>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2210      	movs	r2, #16
 80019da:	4013      	ands	r3, r2
 80019dc:	d002      	beq.n	80019e4 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80019de:	4b43      	ldr	r3, [pc, #268]	; (8001aec <HAL_RCC_GetSysClockFreq+0x13c>)
 80019e0:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80019e2:	e07c      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80019e4:	4b42      	ldr	r3, [pc, #264]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x140>)
 80019e6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80019e8:	e079      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80019ea:	4b42      	ldr	r3, [pc, #264]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x144>)
 80019ec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80019ee:	e076      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80019f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019f2:	0c9a      	lsrs	r2, r3, #18
 80019f4:	230f      	movs	r3, #15
 80019f6:	401a      	ands	r2, r3
 80019f8:	4b3f      	ldr	r3, [pc, #252]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x148>)
 80019fa:	5c9b      	ldrb	r3, [r3, r2]
 80019fc:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80019fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a00:	0d9a      	lsrs	r2, r3, #22
 8001a02:	2303      	movs	r3, #3
 8001a04:	4013      	ands	r3, r2
 8001a06:	3301      	adds	r3, #1
 8001a08:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a0a:	4b37      	ldr	r3, [pc, #220]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a0c:	68da      	ldr	r2, [r3, #12]
 8001a0e:	2380      	movs	r3, #128	; 0x80
 8001a10:	025b      	lsls	r3, r3, #9
 8001a12:	4013      	ands	r3, r2
 8001a14:	d01a      	beq.n	8001a4c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a18:	61bb      	str	r3, [r7, #24]
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61fb      	str	r3, [r7, #28]
 8001a1e:	4a35      	ldr	r2, [pc, #212]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x144>)
 8001a20:	2300      	movs	r3, #0
 8001a22:	69b8      	ldr	r0, [r7, #24]
 8001a24:	69f9      	ldr	r1, [r7, #28]
 8001a26:	f7fe fc25 	bl	8000274 <__aeabi_lmul>
 8001a2a:	0002      	movs	r2, r0
 8001a2c:	000b      	movs	r3, r1
 8001a2e:	0010      	movs	r0, r2
 8001a30:	0019      	movs	r1, r3
 8001a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	f7fe fbf9 	bl	8000234 <__aeabi_uldivmod>
 8001a42:	0002      	movs	r2, r0
 8001a44:	000b      	movs	r3, r1
 8001a46:	0013      	movs	r3, r2
 8001a48:	637b      	str	r3, [r7, #52]	; 0x34
 8001a4a:	e037      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001a4c:	4b26      	ldr	r3, [pc, #152]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2210      	movs	r2, #16
 8001a52:	4013      	ands	r3, r2
 8001a54:	d01a      	beq.n	8001a8c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	4a23      	ldr	r2, [pc, #140]	; (8001aec <HAL_RCC_GetSysClockFreq+0x13c>)
 8001a60:	2300      	movs	r3, #0
 8001a62:	68b8      	ldr	r0, [r7, #8]
 8001a64:	68f9      	ldr	r1, [r7, #12]
 8001a66:	f7fe fc05 	bl	8000274 <__aeabi_lmul>
 8001a6a:	0002      	movs	r2, r0
 8001a6c:	000b      	movs	r3, r1
 8001a6e:	0010      	movs	r0, r2
 8001a70:	0019      	movs	r1, r3
 8001a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a74:	603b      	str	r3, [r7, #0]
 8001a76:	2300      	movs	r3, #0
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f7fe fbd9 	bl	8000234 <__aeabi_uldivmod>
 8001a82:	0002      	movs	r2, r0
 8001a84:	000b      	movs	r3, r1
 8001a86:	0013      	movs	r3, r2
 8001a88:	637b      	str	r3, [r7, #52]	; 0x34
 8001a8a:	e017      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a8e:	0018      	movs	r0, r3
 8001a90:	2300      	movs	r3, #0
 8001a92:	0019      	movs	r1, r3
 8001a94:	4a16      	ldr	r2, [pc, #88]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x140>)
 8001a96:	2300      	movs	r3, #0
 8001a98:	f7fe fbec 	bl	8000274 <__aeabi_lmul>
 8001a9c:	0002      	movs	r2, r0
 8001a9e:	000b      	movs	r3, r1
 8001aa0:	0010      	movs	r0, r2
 8001aa2:	0019      	movs	r1, r3
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa6:	001c      	movs	r4, r3
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	001d      	movs	r5, r3
 8001aac:	0022      	movs	r2, r4
 8001aae:	002b      	movs	r3, r5
 8001ab0:	f7fe fbc0 	bl	8000234 <__aeabi_uldivmod>
 8001ab4:	0002      	movs	r2, r0
 8001ab6:	000b      	movs	r3, r1
 8001ab8:	0013      	movs	r3, r2
 8001aba:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001abc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001abe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ac0:	e00d      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001ac2:	4b09      	ldr	r3, [pc, #36]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	0b5b      	lsrs	r3, r3, #13
 8001ac8:	2207      	movs	r2, #7
 8001aca:	4013      	ands	r3, r2
 8001acc:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001ace:	6a3b      	ldr	r3, [r7, #32]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	2280      	movs	r2, #128	; 0x80
 8001ad4:	0212      	lsls	r2, r2, #8
 8001ad6:	409a      	lsls	r2, r3
 8001ad8:	0013      	movs	r3, r2
 8001ada:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001adc:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001ae0:	0018      	movs	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	b00e      	add	sp, #56	; 0x38
 8001ae6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	003d0900 	.word	0x003d0900
 8001af0:	00f42400 	.word	0x00f42400
 8001af4:	007a1200 	.word	0x007a1200
 8001af8:	080031b8 	.word	0x080031b8

08001afc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b00:	4b02      	ldr	r3, [pc, #8]	; (8001b0c <HAL_RCC_GetHCLKFreq+0x10>)
 8001b02:	681b      	ldr	r3, [r3, #0]
}
 8001b04:	0018      	movs	r0, r3
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	200003e8 	.word	0x200003e8

08001b10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b14:	f7ff fff2 	bl	8001afc <HAL_RCC_GetHCLKFreq>
 8001b18:	0001      	movs	r1, r0
 8001b1a:	4b06      	ldr	r3, [pc, #24]	; (8001b34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	0a1b      	lsrs	r3, r3, #8
 8001b20:	2207      	movs	r2, #7
 8001b22:	4013      	ands	r3, r2
 8001b24:	4a04      	ldr	r2, [pc, #16]	; (8001b38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b26:	5cd3      	ldrb	r3, [r2, r3]
 8001b28:	40d9      	lsrs	r1, r3
 8001b2a:	000b      	movs	r3, r1
}
 8001b2c:	0018      	movs	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	46c0      	nop			; (mov r8, r8)
 8001b34:	40021000 	.word	0x40021000
 8001b38:	080031b0 	.word	0x080031b0

08001b3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b40:	f7ff ffdc 	bl	8001afc <HAL_RCC_GetHCLKFreq>
 8001b44:	0001      	movs	r1, r0
 8001b46:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	0adb      	lsrs	r3, r3, #11
 8001b4c:	2207      	movs	r2, #7
 8001b4e:	4013      	ands	r3, r2
 8001b50:	4a04      	ldr	r2, [pc, #16]	; (8001b64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b52:	5cd3      	ldrb	r3, [r2, r3]
 8001b54:	40d9      	lsrs	r1, r3
 8001b56:	000b      	movs	r3, r1
}
 8001b58:	0018      	movs	r0, r3
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	46c0      	nop			; (mov r8, r8)
 8001b60:	40021000 	.word	0x40021000
 8001b64:	080031b0 	.word	0x080031b0

08001b68 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001b70:	2017      	movs	r0, #23
 8001b72:	183b      	adds	r3, r7, r0
 8001b74:	2200      	movs	r2, #0
 8001b76:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2220      	movs	r2, #32
 8001b7e:	4013      	ands	r3, r2
 8001b80:	d100      	bne.n	8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001b82:	e0c2      	b.n	8001d0a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b84:	4b81      	ldr	r3, [pc, #516]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001b86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b88:	2380      	movs	r3, #128	; 0x80
 8001b8a:	055b      	lsls	r3, r3, #21
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d109      	bne.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b90:	4b7e      	ldr	r3, [pc, #504]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001b92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b94:	4b7d      	ldr	r3, [pc, #500]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001b96:	2180      	movs	r1, #128	; 0x80
 8001b98:	0549      	lsls	r1, r1, #21
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001b9e:	183b      	adds	r3, r7, r0
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba4:	4b7a      	ldr	r3, [pc, #488]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	2380      	movs	r3, #128	; 0x80
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	4013      	ands	r3, r2
 8001bae:	d11a      	bne.n	8001be6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bb0:	4b77      	ldr	r3, [pc, #476]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	4b76      	ldr	r3, [pc, #472]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001bb6:	2180      	movs	r1, #128	; 0x80
 8001bb8:	0049      	lsls	r1, r1, #1
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bbe:	f7fe ffe9 	bl	8000b94 <HAL_GetTick>
 8001bc2:	0003      	movs	r3, r0
 8001bc4:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bc6:	e008      	b.n	8001bda <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bc8:	f7fe ffe4 	bl	8000b94 <HAL_GetTick>
 8001bcc:	0002      	movs	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b64      	cmp	r3, #100	; 0x64
 8001bd4:	d901      	bls.n	8001bda <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e0d4      	b.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bda:	4b6d      	ldr	r3, [pc, #436]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	2380      	movs	r3, #128	; 0x80
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	4013      	ands	r3, r2
 8001be4:	d0f0      	beq.n	8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001be6:	4b69      	ldr	r3, [pc, #420]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	23c0      	movs	r3, #192	; 0xc0
 8001bec:	039b      	lsls	r3, r3, #14
 8001bee:	4013      	ands	r3, r2
 8001bf0:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685a      	ldr	r2, [r3, #4]
 8001bf6:	23c0      	movs	r3, #192	; 0xc0
 8001bf8:	039b      	lsls	r3, r3, #14
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	68fa      	ldr	r2, [r7, #12]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d013      	beq.n	8001c2a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	23c0      	movs	r3, #192	; 0xc0
 8001c08:	029b      	lsls	r3, r3, #10
 8001c0a:	401a      	ands	r2, r3
 8001c0c:	23c0      	movs	r3, #192	; 0xc0
 8001c0e:	029b      	lsls	r3, r3, #10
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d10a      	bne.n	8001c2a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001c14:	4b5d      	ldr	r3, [pc, #372]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	2380      	movs	r3, #128	; 0x80
 8001c1a:	029b      	lsls	r3, r3, #10
 8001c1c:	401a      	ands	r2, r3
 8001c1e:	2380      	movs	r3, #128	; 0x80
 8001c20:	029b      	lsls	r3, r3, #10
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d101      	bne.n	8001c2a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e0ac      	b.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001c2a:	4b58      	ldr	r3, [pc, #352]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c2e:	23c0      	movs	r3, #192	; 0xc0
 8001c30:	029b      	lsls	r3, r3, #10
 8001c32:	4013      	ands	r3, r2
 8001c34:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d03b      	beq.n	8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	685a      	ldr	r2, [r3, #4]
 8001c40:	23c0      	movs	r3, #192	; 0xc0
 8001c42:	029b      	lsls	r3, r3, #10
 8001c44:	4013      	ands	r3, r2
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d033      	beq.n	8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2220      	movs	r2, #32
 8001c52:	4013      	ands	r3, r2
 8001c54:	d02e      	beq.n	8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001c56:	4b4d      	ldr	r3, [pc, #308]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c5a:	4a4e      	ldr	r2, [pc, #312]	; (8001d94 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c60:	4b4a      	ldr	r3, [pc, #296]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c62:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c64:	4b49      	ldr	r3, [pc, #292]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c66:	2180      	movs	r1, #128	; 0x80
 8001c68:	0309      	lsls	r1, r1, #12
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c6e:	4b47      	ldr	r3, [pc, #284]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c72:	4b46      	ldr	r3, [pc, #280]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c74:	4948      	ldr	r1, [pc, #288]	; (8001d98 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c76:	400a      	ands	r2, r1
 8001c78:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001c7a:	4b44      	ldr	r3, [pc, #272]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c7c:	68fa      	ldr	r2, [r7, #12]
 8001c7e:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001c80:	68fa      	ldr	r2, [r7, #12]
 8001c82:	2380      	movs	r3, #128	; 0x80
 8001c84:	005b      	lsls	r3, r3, #1
 8001c86:	4013      	ands	r3, r2
 8001c88:	d014      	beq.n	8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8a:	f7fe ff83 	bl	8000b94 <HAL_GetTick>
 8001c8e:	0003      	movs	r3, r0
 8001c90:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c92:	e009      	b.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c94:	f7fe ff7e 	bl	8000b94 <HAL_GetTick>
 8001c98:	0002      	movs	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	4a3f      	ldr	r2, [pc, #252]	; (8001d9c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d901      	bls.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	e06d      	b.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ca8:	4b38      	ldr	r3, [pc, #224]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001caa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001cac:	2380      	movs	r3, #128	; 0x80
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	d0ef      	beq.n	8001c94 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685a      	ldr	r2, [r3, #4]
 8001cb8:	23c0      	movs	r3, #192	; 0xc0
 8001cba:	029b      	lsls	r3, r3, #10
 8001cbc:	401a      	ands	r2, r3
 8001cbe:	23c0      	movs	r3, #192	; 0xc0
 8001cc0:	029b      	lsls	r3, r3, #10
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d10c      	bne.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8001cc6:	4b31      	ldr	r3, [pc, #196]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a35      	ldr	r2, [pc, #212]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001ccc:	4013      	ands	r3, r2
 8001cce:	0019      	movs	r1, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	23c0      	movs	r3, #192	; 0xc0
 8001cd6:	039b      	lsls	r3, r3, #14
 8001cd8:	401a      	ands	r2, r3
 8001cda:	4b2c      	ldr	r3, [pc, #176]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	4b2a      	ldr	r3, [pc, #168]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001ce2:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	23c0      	movs	r3, #192	; 0xc0
 8001cea:	029b      	lsls	r3, r3, #10
 8001cec:	401a      	ands	r2, r3
 8001cee:	4b27      	ldr	r3, [pc, #156]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001cf4:	2317      	movs	r3, #23
 8001cf6:	18fb      	adds	r3, r7, r3
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d105      	bne.n	8001d0a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cfe:	4b23      	ldr	r3, [pc, #140]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d02:	4b22      	ldr	r3, [pc, #136]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d04:	4927      	ldr	r1, [pc, #156]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8001d06:	400a      	ands	r2, r1
 8001d08:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2202      	movs	r2, #2
 8001d10:	4013      	ands	r3, r2
 8001d12:	d009      	beq.n	8001d28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d14:	4b1d      	ldr	r3, [pc, #116]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d18:	220c      	movs	r2, #12
 8001d1a:	4393      	bics	r3, r2
 8001d1c:	0019      	movs	r1, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	689a      	ldr	r2, [r3, #8]
 8001d22:	4b1a      	ldr	r3, [pc, #104]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d24:	430a      	orrs	r2, r1
 8001d26:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2204      	movs	r2, #4
 8001d2e:	4013      	ands	r3, r2
 8001d30:	d009      	beq.n	8001d46 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001d32:	4b16      	ldr	r3, [pc, #88]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d36:	4a1c      	ldr	r2, [pc, #112]	; (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001d38:	4013      	ands	r3, r2
 8001d3a:	0019      	movs	r1, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	68da      	ldr	r2, [r3, #12]
 8001d40:	4b12      	ldr	r3, [pc, #72]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d42:	430a      	orrs	r2, r1
 8001d44:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2208      	movs	r2, #8
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	d009      	beq.n	8001d64 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001d50:	4b0e      	ldr	r3, [pc, #56]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d54:	4a15      	ldr	r2, [pc, #84]	; (8001dac <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001d56:	4013      	ands	r3, r2
 8001d58:	0019      	movs	r1, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	691a      	ldr	r2, [r3, #16]
 8001d5e:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d60:	430a      	orrs	r2, r1
 8001d62:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2280      	movs	r2, #128	; 0x80
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d009      	beq.n	8001d82 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001d6e:	4b07      	ldr	r3, [pc, #28]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d72:	4a0f      	ldr	r2, [pc, #60]	; (8001db0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	0019      	movs	r1, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	695a      	ldr	r2, [r3, #20]
 8001d7c:	4b03      	ldr	r3, [pc, #12]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001d82:	2300      	movs	r3, #0
}
 8001d84:	0018      	movs	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	b006      	add	sp, #24
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	40007000 	.word	0x40007000
 8001d94:	fffcffff 	.word	0xfffcffff
 8001d98:	fff7ffff 	.word	0xfff7ffff
 8001d9c:	00001388 	.word	0x00001388
 8001da0:	ffcfffff 	.word	0xffcfffff
 8001da4:	efffffff 	.word	0xefffffff
 8001da8:	fffff3ff 	.word	0xfffff3ff
 8001dac:	ffffcfff 	.word	0xffffcfff
 8001db0:	fff3ffff 	.word	0xfff3ffff

08001db4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e044      	b.n	8001e50 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d107      	bne.n	8001dde <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2274      	movs	r2, #116	; 0x74
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	0018      	movs	r0, r3
 8001dda:	f7fe fd77 	bl	80008cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2224      	movs	r2, #36	; 0x24
 8001de2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2101      	movs	r1, #1
 8001df0:	438a      	bics	r2, r1
 8001df2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	0018      	movs	r0, r3
 8001df8:	f000 f8d8 	bl	8001fac <UART_SetConfig>
 8001dfc:	0003      	movs	r3, r0
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d101      	bne.n	8001e06 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e024      	b.n	8001e50 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d003      	beq.n	8001e16 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	0018      	movs	r0, r3
 8001e12:	f000 fb2d 	bl	8002470 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	685a      	ldr	r2, [r3, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	490d      	ldr	r1, [pc, #52]	; (8001e58 <HAL_UART_Init+0xa4>)
 8001e22:	400a      	ands	r2, r1
 8001e24:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	212a      	movs	r1, #42	; 0x2a
 8001e32:	438a      	bics	r2, r1
 8001e34:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2101      	movs	r1, #1
 8001e42:	430a      	orrs	r2, r1
 8001e44:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	0018      	movs	r0, r3
 8001e4a:	f000 fbc5 	bl	80025d8 <UART_CheckIdleState>
 8001e4e:	0003      	movs	r3, r0
}
 8001e50:	0018      	movs	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	b002      	add	sp, #8
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	ffffb7ff 	.word	0xffffb7ff

08001e5c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08a      	sub	sp, #40	; 0x28
 8001e60:	af02      	add	r7, sp, #8
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	603b      	str	r3, [r7, #0]
 8001e68:	1dbb      	adds	r3, r7, #6
 8001e6a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001e70:	2b20      	cmp	r3, #32
 8001e72:	d000      	beq.n	8001e76 <HAL_UART_Transmit+0x1a>
 8001e74:	e095      	b.n	8001fa2 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <HAL_UART_Transmit+0x28>
 8001e7c:	1dbb      	adds	r3, r7, #6
 8001e7e:	881b      	ldrh	r3, [r3, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d101      	bne.n	8001e88 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e08d      	b.n	8001fa4 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	2380      	movs	r3, #128	; 0x80
 8001e8e:	015b      	lsls	r3, r3, #5
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d109      	bne.n	8001ea8 <HAL_UART_Transmit+0x4c>
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	691b      	ldr	r3, [r3, #16]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d105      	bne.n	8001ea8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	d001      	beq.n	8001ea8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e07d      	b.n	8001fa4 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2274      	movs	r2, #116	; 0x74
 8001eac:	5c9b      	ldrb	r3, [r3, r2]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d101      	bne.n	8001eb6 <HAL_UART_Transmit+0x5a>
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	e076      	b.n	8001fa4 <HAL_UART_Transmit+0x148>
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2274      	movs	r2, #116	; 0x74
 8001eba:	2101      	movs	r1, #1
 8001ebc:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2280      	movs	r2, #128	; 0x80
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2221      	movs	r2, #33	; 0x21
 8001eca:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001ecc:	f7fe fe62 	bl	8000b94 <HAL_GetTick>
 8001ed0:	0003      	movs	r3, r0
 8001ed2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	1dba      	adds	r2, r7, #6
 8001ed8:	2150      	movs	r1, #80	; 0x50
 8001eda:	8812      	ldrh	r2, [r2, #0]
 8001edc:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	1dba      	adds	r2, r7, #6
 8001ee2:	2152      	movs	r1, #82	; 0x52
 8001ee4:	8812      	ldrh	r2, [r2, #0]
 8001ee6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	2380      	movs	r3, #128	; 0x80
 8001eee:	015b      	lsls	r3, r3, #5
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d108      	bne.n	8001f06 <HAL_UART_Transmit+0xaa>
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	691b      	ldr	r3, [r3, #16]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d104      	bne.n	8001f06 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	61bb      	str	r3, [r7, #24]
 8001f04:	e003      	b.n	8001f0e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2274      	movs	r2, #116	; 0x74
 8001f12:	2100      	movs	r1, #0
 8001f14:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8001f16:	e02c      	b.n	8001f72 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f18:	697a      	ldr	r2, [r7, #20]
 8001f1a:	68f8      	ldr	r0, [r7, #12]
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	9300      	str	r3, [sp, #0]
 8001f20:	0013      	movs	r3, r2
 8001f22:	2200      	movs	r2, #0
 8001f24:	2180      	movs	r1, #128	; 0x80
 8001f26:	f000 fb9f 	bl	8002668 <UART_WaitOnFlagUntilTimeout>
 8001f2a:	1e03      	subs	r3, r0, #0
 8001f2c:	d001      	beq.n	8001f32 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e038      	b.n	8001fa4 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d10b      	bne.n	8001f50 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	881b      	ldrh	r3, [r3, #0]
 8001f3c:	001a      	movs	r2, r3
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	05d2      	lsls	r2, r2, #23
 8001f44:	0dd2      	lsrs	r2, r2, #23
 8001f46:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001f48:	69bb      	ldr	r3, [r7, #24]
 8001f4a:	3302      	adds	r3, #2
 8001f4c:	61bb      	str	r3, [r7, #24]
 8001f4e:	e007      	b.n	8001f60 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	781a      	ldrb	r2, [r3, #0]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2252      	movs	r2, #82	; 0x52
 8001f64:	5a9b      	ldrh	r3, [r3, r2]
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	3b01      	subs	r3, #1
 8001f6a:	b299      	uxth	r1, r3
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2252      	movs	r2, #82	; 0x52
 8001f70:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2252      	movs	r2, #82	; 0x52
 8001f76:	5a9b      	ldrh	r3, [r3, r2]
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1cc      	bne.n	8001f18 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f7e:	697a      	ldr	r2, [r7, #20]
 8001f80:	68f8      	ldr	r0, [r7, #12]
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	9300      	str	r3, [sp, #0]
 8001f86:	0013      	movs	r3, r2
 8001f88:	2200      	movs	r2, #0
 8001f8a:	2140      	movs	r1, #64	; 0x40
 8001f8c:	f000 fb6c 	bl	8002668 <UART_WaitOnFlagUntilTimeout>
 8001f90:	1e03      	subs	r3, r0, #0
 8001f92:	d001      	beq.n	8001f98 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e005      	b.n	8001fa4 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2220      	movs	r2, #32
 8001f9c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	e000      	b.n	8001fa4 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8001fa2:	2302      	movs	r3, #2
  }
}
 8001fa4:	0018      	movs	r0, r3
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	b008      	add	sp, #32
 8001faa:	bd80      	pop	{r7, pc}

08001fac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fac:	b5b0      	push	{r4, r5, r7, lr}
 8001fae:	b08e      	sub	sp, #56	; 0x38
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001fb4:	231a      	movs	r3, #26
 8001fb6:	2218      	movs	r2, #24
 8001fb8:	4694      	mov	ip, r2
 8001fba:	44bc      	add	ip, r7
 8001fbc:	4463      	add	r3, ip
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	689a      	ldr	r2, [r3, #8]
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	431a      	orrs	r2, r3
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	695b      	ldr	r3, [r3, #20]
 8001fd0:	431a      	orrs	r2, r3
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	69db      	ldr	r3, [r3, #28]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4abc      	ldr	r2, [pc, #752]	; (80022d4 <UART_SetConfig+0x328>)
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	0019      	movs	r1, r3
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001fec:	430a      	orrs	r2, r1
 8001fee:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	4ab8      	ldr	r2, [pc, #736]	; (80022d8 <UART_SetConfig+0x32c>)
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	0019      	movs	r1, r3
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	68da      	ldr	r2, [r3, #12]
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	430a      	orrs	r2, r1
 8002006:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4ab2      	ldr	r2, [pc, #712]	; (80022dc <UART_SetConfig+0x330>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d004      	beq.n	8002022 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	6a1b      	ldr	r3, [r3, #32]
 800201c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800201e:	4313      	orrs	r3, r2
 8002020:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	4aad      	ldr	r2, [pc, #692]	; (80022e0 <UART_SetConfig+0x334>)
 800202a:	4013      	ands	r3, r2
 800202c:	0019      	movs	r1, r3
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002034:	430a      	orrs	r2, r1
 8002036:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4aa9      	ldr	r2, [pc, #676]	; (80022e4 <UART_SetConfig+0x338>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d136      	bne.n	80020b0 <UART_SetConfig+0x104>
 8002042:	4ba9      	ldr	r3, [pc, #676]	; (80022e8 <UART_SetConfig+0x33c>)
 8002044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002046:	220c      	movs	r2, #12
 8002048:	4013      	ands	r3, r2
 800204a:	2b0c      	cmp	r3, #12
 800204c:	d020      	beq.n	8002090 <UART_SetConfig+0xe4>
 800204e:	d827      	bhi.n	80020a0 <UART_SetConfig+0xf4>
 8002050:	2b08      	cmp	r3, #8
 8002052:	d00d      	beq.n	8002070 <UART_SetConfig+0xc4>
 8002054:	d824      	bhi.n	80020a0 <UART_SetConfig+0xf4>
 8002056:	2b00      	cmp	r3, #0
 8002058:	d002      	beq.n	8002060 <UART_SetConfig+0xb4>
 800205a:	2b04      	cmp	r3, #4
 800205c:	d010      	beq.n	8002080 <UART_SetConfig+0xd4>
 800205e:	e01f      	b.n	80020a0 <UART_SetConfig+0xf4>
 8002060:	231b      	movs	r3, #27
 8002062:	2218      	movs	r2, #24
 8002064:	4694      	mov	ip, r2
 8002066:	44bc      	add	ip, r7
 8002068:	4463      	add	r3, ip
 800206a:	2200      	movs	r2, #0
 800206c:	701a      	strb	r2, [r3, #0]
 800206e:	e06f      	b.n	8002150 <UART_SetConfig+0x1a4>
 8002070:	231b      	movs	r3, #27
 8002072:	2218      	movs	r2, #24
 8002074:	4694      	mov	ip, r2
 8002076:	44bc      	add	ip, r7
 8002078:	4463      	add	r3, ip
 800207a:	2202      	movs	r2, #2
 800207c:	701a      	strb	r2, [r3, #0]
 800207e:	e067      	b.n	8002150 <UART_SetConfig+0x1a4>
 8002080:	231b      	movs	r3, #27
 8002082:	2218      	movs	r2, #24
 8002084:	4694      	mov	ip, r2
 8002086:	44bc      	add	ip, r7
 8002088:	4463      	add	r3, ip
 800208a:	2204      	movs	r2, #4
 800208c:	701a      	strb	r2, [r3, #0]
 800208e:	e05f      	b.n	8002150 <UART_SetConfig+0x1a4>
 8002090:	231b      	movs	r3, #27
 8002092:	2218      	movs	r2, #24
 8002094:	4694      	mov	ip, r2
 8002096:	44bc      	add	ip, r7
 8002098:	4463      	add	r3, ip
 800209a:	2208      	movs	r2, #8
 800209c:	701a      	strb	r2, [r3, #0]
 800209e:	e057      	b.n	8002150 <UART_SetConfig+0x1a4>
 80020a0:	231b      	movs	r3, #27
 80020a2:	2218      	movs	r2, #24
 80020a4:	4694      	mov	ip, r2
 80020a6:	44bc      	add	ip, r7
 80020a8:	4463      	add	r3, ip
 80020aa:	2210      	movs	r2, #16
 80020ac:	701a      	strb	r2, [r3, #0]
 80020ae:	e04f      	b.n	8002150 <UART_SetConfig+0x1a4>
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a89      	ldr	r2, [pc, #548]	; (80022dc <UART_SetConfig+0x330>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d143      	bne.n	8002142 <UART_SetConfig+0x196>
 80020ba:	4b8b      	ldr	r3, [pc, #556]	; (80022e8 <UART_SetConfig+0x33c>)
 80020bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80020be:	23c0      	movs	r3, #192	; 0xc0
 80020c0:	011b      	lsls	r3, r3, #4
 80020c2:	4013      	ands	r3, r2
 80020c4:	22c0      	movs	r2, #192	; 0xc0
 80020c6:	0112      	lsls	r2, r2, #4
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d02a      	beq.n	8002122 <UART_SetConfig+0x176>
 80020cc:	22c0      	movs	r2, #192	; 0xc0
 80020ce:	0112      	lsls	r2, r2, #4
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d82e      	bhi.n	8002132 <UART_SetConfig+0x186>
 80020d4:	2280      	movs	r2, #128	; 0x80
 80020d6:	0112      	lsls	r2, r2, #4
 80020d8:	4293      	cmp	r3, r2
 80020da:	d012      	beq.n	8002102 <UART_SetConfig+0x156>
 80020dc:	2280      	movs	r2, #128	; 0x80
 80020de:	0112      	lsls	r2, r2, #4
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d826      	bhi.n	8002132 <UART_SetConfig+0x186>
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d004      	beq.n	80020f2 <UART_SetConfig+0x146>
 80020e8:	2280      	movs	r2, #128	; 0x80
 80020ea:	00d2      	lsls	r2, r2, #3
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d010      	beq.n	8002112 <UART_SetConfig+0x166>
 80020f0:	e01f      	b.n	8002132 <UART_SetConfig+0x186>
 80020f2:	231b      	movs	r3, #27
 80020f4:	2218      	movs	r2, #24
 80020f6:	4694      	mov	ip, r2
 80020f8:	44bc      	add	ip, r7
 80020fa:	4463      	add	r3, ip
 80020fc:	2200      	movs	r2, #0
 80020fe:	701a      	strb	r2, [r3, #0]
 8002100:	e026      	b.n	8002150 <UART_SetConfig+0x1a4>
 8002102:	231b      	movs	r3, #27
 8002104:	2218      	movs	r2, #24
 8002106:	4694      	mov	ip, r2
 8002108:	44bc      	add	ip, r7
 800210a:	4463      	add	r3, ip
 800210c:	2202      	movs	r2, #2
 800210e:	701a      	strb	r2, [r3, #0]
 8002110:	e01e      	b.n	8002150 <UART_SetConfig+0x1a4>
 8002112:	231b      	movs	r3, #27
 8002114:	2218      	movs	r2, #24
 8002116:	4694      	mov	ip, r2
 8002118:	44bc      	add	ip, r7
 800211a:	4463      	add	r3, ip
 800211c:	2204      	movs	r2, #4
 800211e:	701a      	strb	r2, [r3, #0]
 8002120:	e016      	b.n	8002150 <UART_SetConfig+0x1a4>
 8002122:	231b      	movs	r3, #27
 8002124:	2218      	movs	r2, #24
 8002126:	4694      	mov	ip, r2
 8002128:	44bc      	add	ip, r7
 800212a:	4463      	add	r3, ip
 800212c:	2208      	movs	r2, #8
 800212e:	701a      	strb	r2, [r3, #0]
 8002130:	e00e      	b.n	8002150 <UART_SetConfig+0x1a4>
 8002132:	231b      	movs	r3, #27
 8002134:	2218      	movs	r2, #24
 8002136:	4694      	mov	ip, r2
 8002138:	44bc      	add	ip, r7
 800213a:	4463      	add	r3, ip
 800213c:	2210      	movs	r2, #16
 800213e:	701a      	strb	r2, [r3, #0]
 8002140:	e006      	b.n	8002150 <UART_SetConfig+0x1a4>
 8002142:	231b      	movs	r3, #27
 8002144:	2218      	movs	r2, #24
 8002146:	4694      	mov	ip, r2
 8002148:	44bc      	add	ip, r7
 800214a:	4463      	add	r3, ip
 800214c:	2210      	movs	r2, #16
 800214e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a61      	ldr	r2, [pc, #388]	; (80022dc <UART_SetConfig+0x330>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d000      	beq.n	800215c <UART_SetConfig+0x1b0>
 800215a:	e088      	b.n	800226e <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800215c:	231b      	movs	r3, #27
 800215e:	2218      	movs	r2, #24
 8002160:	4694      	mov	ip, r2
 8002162:	44bc      	add	ip, r7
 8002164:	4463      	add	r3, ip
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b08      	cmp	r3, #8
 800216a:	d01d      	beq.n	80021a8 <UART_SetConfig+0x1fc>
 800216c:	dc20      	bgt.n	80021b0 <UART_SetConfig+0x204>
 800216e:	2b04      	cmp	r3, #4
 8002170:	d015      	beq.n	800219e <UART_SetConfig+0x1f2>
 8002172:	dc1d      	bgt.n	80021b0 <UART_SetConfig+0x204>
 8002174:	2b00      	cmp	r3, #0
 8002176:	d002      	beq.n	800217e <UART_SetConfig+0x1d2>
 8002178:	2b02      	cmp	r3, #2
 800217a:	d005      	beq.n	8002188 <UART_SetConfig+0x1dc>
 800217c:	e018      	b.n	80021b0 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800217e:	f7ff fcc7 	bl	8001b10 <HAL_RCC_GetPCLK1Freq>
 8002182:	0003      	movs	r3, r0
 8002184:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002186:	e01d      	b.n	80021c4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002188:	4b57      	ldr	r3, [pc, #348]	; (80022e8 <UART_SetConfig+0x33c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2210      	movs	r2, #16
 800218e:	4013      	ands	r3, r2
 8002190:	d002      	beq.n	8002198 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002192:	4b56      	ldr	r3, [pc, #344]	; (80022ec <UART_SetConfig+0x340>)
 8002194:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002196:	e015      	b.n	80021c4 <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 8002198:	4b55      	ldr	r3, [pc, #340]	; (80022f0 <UART_SetConfig+0x344>)
 800219a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800219c:	e012      	b.n	80021c4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800219e:	f7ff fc07 	bl	80019b0 <HAL_RCC_GetSysClockFreq>
 80021a2:	0003      	movs	r3, r0
 80021a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80021a6:	e00d      	b.n	80021c4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80021a8:	2380      	movs	r3, #128	; 0x80
 80021aa:	021b      	lsls	r3, r3, #8
 80021ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80021ae:	e009      	b.n	80021c4 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 80021b0:	2300      	movs	r3, #0
 80021b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80021b4:	231a      	movs	r3, #26
 80021b6:	2218      	movs	r2, #24
 80021b8:	4694      	mov	ip, r2
 80021ba:	44bc      	add	ip, r7
 80021bc:	4463      	add	r3, ip
 80021be:	2201      	movs	r2, #1
 80021c0:	701a      	strb	r2, [r3, #0]
        break;
 80021c2:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80021c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d100      	bne.n	80021cc <UART_SetConfig+0x220>
 80021ca:	e139      	b.n	8002440 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	685a      	ldr	r2, [r3, #4]
 80021d0:	0013      	movs	r3, r2
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	189b      	adds	r3, r3, r2
 80021d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021d8:	429a      	cmp	r2, r3
 80021da:	d305      	bcc.n	80021e8 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80021e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d907      	bls.n	80021f8 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 80021e8:	231a      	movs	r3, #26
 80021ea:	2218      	movs	r2, #24
 80021ec:	4694      	mov	ip, r2
 80021ee:	44bc      	add	ip, r7
 80021f0:	4463      	add	r3, ip
 80021f2:	2201      	movs	r2, #1
 80021f4:	701a      	strb	r2, [r3, #0]
 80021f6:	e123      	b.n	8002440 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80021f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021fa:	613b      	str	r3, [r7, #16]
 80021fc:	2300      	movs	r3, #0
 80021fe:	617b      	str	r3, [r7, #20]
 8002200:	6939      	ldr	r1, [r7, #16]
 8002202:	697a      	ldr	r2, [r7, #20]
 8002204:	000b      	movs	r3, r1
 8002206:	0e1b      	lsrs	r3, r3, #24
 8002208:	0010      	movs	r0, r2
 800220a:	0205      	lsls	r5, r0, #8
 800220c:	431d      	orrs	r5, r3
 800220e:	000b      	movs	r3, r1
 8002210:	021c      	lsls	r4, r3, #8
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	085b      	lsrs	r3, r3, #1
 8002218:	60bb      	str	r3, [r7, #8]
 800221a:	2300      	movs	r3, #0
 800221c:	60fb      	str	r3, [r7, #12]
 800221e:	68b8      	ldr	r0, [r7, #8]
 8002220:	68f9      	ldr	r1, [r7, #12]
 8002222:	1900      	adds	r0, r0, r4
 8002224:	4169      	adcs	r1, r5
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	603b      	str	r3, [r7, #0]
 800222c:	2300      	movs	r3, #0
 800222e:	607b      	str	r3, [r7, #4]
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f7fd fffe 	bl	8000234 <__aeabi_uldivmod>
 8002238:	0002      	movs	r2, r0
 800223a:	000b      	movs	r3, r1
 800223c:	0013      	movs	r3, r2
 800223e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002240:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002242:	23c0      	movs	r3, #192	; 0xc0
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	429a      	cmp	r2, r3
 8002248:	d309      	bcc.n	800225e <UART_SetConfig+0x2b2>
 800224a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800224c:	2380      	movs	r3, #128	; 0x80
 800224e:	035b      	lsls	r3, r3, #13
 8002250:	429a      	cmp	r2, r3
 8002252:	d204      	bcs.n	800225e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800225a:	60da      	str	r2, [r3, #12]
 800225c:	e0f0      	b.n	8002440 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800225e:	231a      	movs	r3, #26
 8002260:	2218      	movs	r2, #24
 8002262:	4694      	mov	ip, r2
 8002264:	44bc      	add	ip, r7
 8002266:	4463      	add	r3, ip
 8002268:	2201      	movs	r2, #1
 800226a:	701a      	strb	r2, [r3, #0]
 800226c:	e0e8      	b.n	8002440 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	69da      	ldr	r2, [r3, #28]
 8002272:	2380      	movs	r3, #128	; 0x80
 8002274:	021b      	lsls	r3, r3, #8
 8002276:	429a      	cmp	r2, r3
 8002278:	d000      	beq.n	800227c <UART_SetConfig+0x2d0>
 800227a:	e087      	b.n	800238c <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 800227c:	231b      	movs	r3, #27
 800227e:	2218      	movs	r2, #24
 8002280:	4694      	mov	ip, r2
 8002282:	44bc      	add	ip, r7
 8002284:	4463      	add	r3, ip
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	2b08      	cmp	r3, #8
 800228a:	d835      	bhi.n	80022f8 <UART_SetConfig+0x34c>
 800228c:	009a      	lsls	r2, r3, #2
 800228e:	4b19      	ldr	r3, [pc, #100]	; (80022f4 <UART_SetConfig+0x348>)
 8002290:	18d3      	adds	r3, r2, r3
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002296:	f7ff fc3b 	bl	8001b10 <HAL_RCC_GetPCLK1Freq>
 800229a:	0003      	movs	r3, r0
 800229c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800229e:	e035      	b.n	800230c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80022a0:	f7ff fc4c 	bl	8001b3c <HAL_RCC_GetPCLK2Freq>
 80022a4:	0003      	movs	r3, r0
 80022a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80022a8:	e030      	b.n	800230c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80022aa:	4b0f      	ldr	r3, [pc, #60]	; (80022e8 <UART_SetConfig+0x33c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2210      	movs	r2, #16
 80022b0:	4013      	ands	r3, r2
 80022b2:	d002      	beq.n	80022ba <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80022b4:	4b0d      	ldr	r3, [pc, #52]	; (80022ec <UART_SetConfig+0x340>)
 80022b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80022b8:	e028      	b.n	800230c <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 80022ba:	4b0d      	ldr	r3, [pc, #52]	; (80022f0 <UART_SetConfig+0x344>)
 80022bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80022be:	e025      	b.n	800230c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80022c0:	f7ff fb76 	bl	80019b0 <HAL_RCC_GetSysClockFreq>
 80022c4:	0003      	movs	r3, r0
 80022c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80022c8:	e020      	b.n	800230c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	021b      	lsls	r3, r3, #8
 80022ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80022d0:	e01c      	b.n	800230c <UART_SetConfig+0x360>
 80022d2:	46c0      	nop			; (mov r8, r8)
 80022d4:	efff69f3 	.word	0xefff69f3
 80022d8:	ffffcfff 	.word	0xffffcfff
 80022dc:	40004800 	.word	0x40004800
 80022e0:	fffff4ff 	.word	0xfffff4ff
 80022e4:	40004400 	.word	0x40004400
 80022e8:	40021000 	.word	0x40021000
 80022ec:	003d0900 	.word	0x003d0900
 80022f0:	00f42400 	.word	0x00f42400
 80022f4:	080031c4 	.word	0x080031c4
      default:
        pclk = 0U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80022fc:	231a      	movs	r3, #26
 80022fe:	2218      	movs	r2, #24
 8002300:	4694      	mov	ip, r2
 8002302:	44bc      	add	ip, r7
 8002304:	4463      	add	r3, ip
 8002306:	2201      	movs	r2, #1
 8002308:	701a      	strb	r2, [r3, #0]
        break;
 800230a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800230c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800230e:	2b00      	cmp	r3, #0
 8002310:	d100      	bne.n	8002314 <UART_SetConfig+0x368>
 8002312:	e095      	b.n	8002440 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002316:	005a      	lsls	r2, r3, #1
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	085b      	lsrs	r3, r3, #1
 800231e:	18d2      	adds	r2, r2, r3
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	0019      	movs	r1, r3
 8002326:	0010      	movs	r0, r2
 8002328:	f7fd fef8 	bl	800011c <__udivsi3>
 800232c:	0003      	movs	r3, r0
 800232e:	b29b      	uxth	r3, r3
 8002330:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002334:	2b0f      	cmp	r3, #15
 8002336:	d921      	bls.n	800237c <UART_SetConfig+0x3d0>
 8002338:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800233a:	2380      	movs	r3, #128	; 0x80
 800233c:	025b      	lsls	r3, r3, #9
 800233e:	429a      	cmp	r2, r3
 8002340:	d21c      	bcs.n	800237c <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002344:	b29a      	uxth	r2, r3
 8002346:	200e      	movs	r0, #14
 8002348:	2418      	movs	r4, #24
 800234a:	193b      	adds	r3, r7, r4
 800234c:	181b      	adds	r3, r3, r0
 800234e:	210f      	movs	r1, #15
 8002350:	438a      	bics	r2, r1
 8002352:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002356:	085b      	lsrs	r3, r3, #1
 8002358:	b29b      	uxth	r3, r3
 800235a:	2207      	movs	r2, #7
 800235c:	4013      	ands	r3, r2
 800235e:	b299      	uxth	r1, r3
 8002360:	193b      	adds	r3, r7, r4
 8002362:	181b      	adds	r3, r3, r0
 8002364:	193a      	adds	r2, r7, r4
 8002366:	1812      	adds	r2, r2, r0
 8002368:	8812      	ldrh	r2, [r2, #0]
 800236a:	430a      	orrs	r2, r1
 800236c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	193a      	adds	r2, r7, r4
 8002374:	1812      	adds	r2, r2, r0
 8002376:	8812      	ldrh	r2, [r2, #0]
 8002378:	60da      	str	r2, [r3, #12]
 800237a:	e061      	b.n	8002440 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800237c:	231a      	movs	r3, #26
 800237e:	2218      	movs	r2, #24
 8002380:	4694      	mov	ip, r2
 8002382:	44bc      	add	ip, r7
 8002384:	4463      	add	r3, ip
 8002386:	2201      	movs	r2, #1
 8002388:	701a      	strb	r2, [r3, #0]
 800238a:	e059      	b.n	8002440 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800238c:	231b      	movs	r3, #27
 800238e:	2218      	movs	r2, #24
 8002390:	4694      	mov	ip, r2
 8002392:	44bc      	add	ip, r7
 8002394:	4463      	add	r3, ip
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b08      	cmp	r3, #8
 800239a:	d822      	bhi.n	80023e2 <UART_SetConfig+0x436>
 800239c:	009a      	lsls	r2, r3, #2
 800239e:	4b30      	ldr	r3, [pc, #192]	; (8002460 <UART_SetConfig+0x4b4>)
 80023a0:	18d3      	adds	r3, r2, r3
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80023a6:	f7ff fbb3 	bl	8001b10 <HAL_RCC_GetPCLK1Freq>
 80023aa:	0003      	movs	r3, r0
 80023ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80023ae:	e022      	b.n	80023f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80023b0:	f7ff fbc4 	bl	8001b3c <HAL_RCC_GetPCLK2Freq>
 80023b4:	0003      	movs	r3, r0
 80023b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80023b8:	e01d      	b.n	80023f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023ba:	4b2a      	ldr	r3, [pc, #168]	; (8002464 <UART_SetConfig+0x4b8>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2210      	movs	r2, #16
 80023c0:	4013      	ands	r3, r2
 80023c2:	d002      	beq.n	80023ca <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80023c4:	4b28      	ldr	r3, [pc, #160]	; (8002468 <UART_SetConfig+0x4bc>)
 80023c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80023c8:	e015      	b.n	80023f6 <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 80023ca:	4b28      	ldr	r3, [pc, #160]	; (800246c <UART_SetConfig+0x4c0>)
 80023cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80023ce:	e012      	b.n	80023f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80023d0:	f7ff faee 	bl	80019b0 <HAL_RCC_GetSysClockFreq>
 80023d4:	0003      	movs	r3, r0
 80023d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80023d8:	e00d      	b.n	80023f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80023da:	2380      	movs	r3, #128	; 0x80
 80023dc:	021b      	lsls	r3, r3, #8
 80023de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80023e0:	e009      	b.n	80023f6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80023e2:	2300      	movs	r3, #0
 80023e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80023e6:	231a      	movs	r3, #26
 80023e8:	2218      	movs	r2, #24
 80023ea:	4694      	mov	ip, r2
 80023ec:	44bc      	add	ip, r7
 80023ee:	4463      	add	r3, ip
 80023f0:	2201      	movs	r2, #1
 80023f2:	701a      	strb	r2, [r3, #0]
        break;
 80023f4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80023f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d021      	beq.n	8002440 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	085a      	lsrs	r2, r3, #1
 8002402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002404:	18d2      	adds	r2, r2, r3
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	0019      	movs	r1, r3
 800240c:	0010      	movs	r0, r2
 800240e:	f7fd fe85 	bl	800011c <__udivsi3>
 8002412:	0003      	movs	r3, r0
 8002414:	b29b      	uxth	r3, r3
 8002416:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800241a:	2b0f      	cmp	r3, #15
 800241c:	d909      	bls.n	8002432 <UART_SetConfig+0x486>
 800241e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002420:	2380      	movs	r3, #128	; 0x80
 8002422:	025b      	lsls	r3, r3, #9
 8002424:	429a      	cmp	r2, r3
 8002426:	d204      	bcs.n	8002432 <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800242e:	60da      	str	r2, [r3, #12]
 8002430:	e006      	b.n	8002440 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8002432:	231a      	movs	r3, #26
 8002434:	2218      	movs	r2, #24
 8002436:	4694      	mov	ip, r2
 8002438:	44bc      	add	ip, r7
 800243a:	4463      	add	r3, ip
 800243c:	2201      	movs	r2, #1
 800243e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	2200      	movs	r2, #0
 8002444:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	2200      	movs	r2, #0
 800244a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800244c:	231a      	movs	r3, #26
 800244e:	2218      	movs	r2, #24
 8002450:	4694      	mov	ip, r2
 8002452:	44bc      	add	ip, r7
 8002454:	4463      	add	r3, ip
 8002456:	781b      	ldrb	r3, [r3, #0]
}
 8002458:	0018      	movs	r0, r3
 800245a:	46bd      	mov	sp, r7
 800245c:	b00e      	add	sp, #56	; 0x38
 800245e:	bdb0      	pop	{r4, r5, r7, pc}
 8002460:	080031e8 	.word	0x080031e8
 8002464:	40021000 	.word	0x40021000
 8002468:	003d0900 	.word	0x003d0900
 800246c:	00f42400 	.word	0x00f42400

08002470 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247c:	2201      	movs	r2, #1
 800247e:	4013      	ands	r3, r2
 8002480:	d00b      	beq.n	800249a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	4a4a      	ldr	r2, [pc, #296]	; (80025b4 <UART_AdvFeatureConfig+0x144>)
 800248a:	4013      	ands	r3, r2
 800248c:	0019      	movs	r1, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	430a      	orrs	r2, r1
 8002498:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249e:	2202      	movs	r2, #2
 80024a0:	4013      	ands	r3, r2
 80024a2:	d00b      	beq.n	80024bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	4a43      	ldr	r2, [pc, #268]	; (80025b8 <UART_AdvFeatureConfig+0x148>)
 80024ac:	4013      	ands	r3, r2
 80024ae:	0019      	movs	r1, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c0:	2204      	movs	r2, #4
 80024c2:	4013      	ands	r3, r2
 80024c4:	d00b      	beq.n	80024de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	4a3b      	ldr	r2, [pc, #236]	; (80025bc <UART_AdvFeatureConfig+0x14c>)
 80024ce:	4013      	ands	r3, r2
 80024d0:	0019      	movs	r1, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	430a      	orrs	r2, r1
 80024dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e2:	2208      	movs	r2, #8
 80024e4:	4013      	ands	r3, r2
 80024e6:	d00b      	beq.n	8002500 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	4a34      	ldr	r2, [pc, #208]	; (80025c0 <UART_AdvFeatureConfig+0x150>)
 80024f0:	4013      	ands	r3, r2
 80024f2:	0019      	movs	r1, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	430a      	orrs	r2, r1
 80024fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002504:	2210      	movs	r2, #16
 8002506:	4013      	ands	r3, r2
 8002508:	d00b      	beq.n	8002522 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	4a2c      	ldr	r2, [pc, #176]	; (80025c4 <UART_AdvFeatureConfig+0x154>)
 8002512:	4013      	ands	r3, r2
 8002514:	0019      	movs	r1, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002526:	2220      	movs	r2, #32
 8002528:	4013      	ands	r3, r2
 800252a:	d00b      	beq.n	8002544 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	4a25      	ldr	r2, [pc, #148]	; (80025c8 <UART_AdvFeatureConfig+0x158>)
 8002534:	4013      	ands	r3, r2
 8002536:	0019      	movs	r1, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	430a      	orrs	r2, r1
 8002542:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002548:	2240      	movs	r2, #64	; 0x40
 800254a:	4013      	ands	r3, r2
 800254c:	d01d      	beq.n	800258a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	4a1d      	ldr	r2, [pc, #116]	; (80025cc <UART_AdvFeatureConfig+0x15c>)
 8002556:	4013      	ands	r3, r2
 8002558:	0019      	movs	r1, r3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800256a:	2380      	movs	r3, #128	; 0x80
 800256c:	035b      	lsls	r3, r3, #13
 800256e:	429a      	cmp	r2, r3
 8002570:	d10b      	bne.n	800258a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	4a15      	ldr	r2, [pc, #84]	; (80025d0 <UART_AdvFeatureConfig+0x160>)
 800257a:	4013      	ands	r3, r2
 800257c:	0019      	movs	r1, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	430a      	orrs	r2, r1
 8002588:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258e:	2280      	movs	r2, #128	; 0x80
 8002590:	4013      	ands	r3, r2
 8002592:	d00b      	beq.n	80025ac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	4a0e      	ldr	r2, [pc, #56]	; (80025d4 <UART_AdvFeatureConfig+0x164>)
 800259c:	4013      	ands	r3, r2
 800259e:	0019      	movs	r1, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	430a      	orrs	r2, r1
 80025aa:	605a      	str	r2, [r3, #4]
  }
}
 80025ac:	46c0      	nop			; (mov r8, r8)
 80025ae:	46bd      	mov	sp, r7
 80025b0:	b002      	add	sp, #8
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	fffdffff 	.word	0xfffdffff
 80025b8:	fffeffff 	.word	0xfffeffff
 80025bc:	fffbffff 	.word	0xfffbffff
 80025c0:	ffff7fff 	.word	0xffff7fff
 80025c4:	ffffefff 	.word	0xffffefff
 80025c8:	ffffdfff 	.word	0xffffdfff
 80025cc:	ffefffff 	.word	0xffefffff
 80025d0:	ff9fffff 	.word	0xff9fffff
 80025d4:	fff7ffff 	.word	0xfff7ffff

080025d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b086      	sub	sp, #24
 80025dc:	af02      	add	r7, sp, #8
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2280      	movs	r2, #128	; 0x80
 80025e4:	2100      	movs	r1, #0
 80025e6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80025e8:	f7fe fad4 	bl	8000b94 <HAL_GetTick>
 80025ec:	0003      	movs	r3, r0
 80025ee:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2208      	movs	r2, #8
 80025f8:	4013      	ands	r3, r2
 80025fa:	2b08      	cmp	r3, #8
 80025fc:	d10c      	bne.n	8002618 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2280      	movs	r2, #128	; 0x80
 8002602:	0391      	lsls	r1, r2, #14
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	4a17      	ldr	r2, [pc, #92]	; (8002664 <UART_CheckIdleState+0x8c>)
 8002608:	9200      	str	r2, [sp, #0]
 800260a:	2200      	movs	r2, #0
 800260c:	f000 f82c 	bl	8002668 <UART_WaitOnFlagUntilTimeout>
 8002610:	1e03      	subs	r3, r0, #0
 8002612:	d001      	beq.n	8002618 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e021      	b.n	800265c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2204      	movs	r2, #4
 8002620:	4013      	ands	r3, r2
 8002622:	2b04      	cmp	r3, #4
 8002624:	d10c      	bne.n	8002640 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2280      	movs	r2, #128	; 0x80
 800262a:	03d1      	lsls	r1, r2, #15
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	4a0d      	ldr	r2, [pc, #52]	; (8002664 <UART_CheckIdleState+0x8c>)
 8002630:	9200      	str	r2, [sp, #0]
 8002632:	2200      	movs	r2, #0
 8002634:	f000 f818 	bl	8002668 <UART_WaitOnFlagUntilTimeout>
 8002638:	1e03      	subs	r3, r0, #0
 800263a:	d001      	beq.n	8002640 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e00d      	b.n	800265c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2220      	movs	r2, #32
 8002644:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2220      	movs	r2, #32
 800264a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2200      	movs	r2, #0
 8002650:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2274      	movs	r2, #116	; 0x74
 8002656:	2100      	movs	r1, #0
 8002658:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800265a:	2300      	movs	r3, #0
}
 800265c:	0018      	movs	r0, r3
 800265e:	46bd      	mov	sp, r7
 8002660:	b004      	add	sp, #16
 8002662:	bd80      	pop	{r7, pc}
 8002664:	01ffffff 	.word	0x01ffffff

08002668 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b094      	sub	sp, #80	; 0x50
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	603b      	str	r3, [r7, #0]
 8002674:	1dfb      	adds	r3, r7, #7
 8002676:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002678:	e0a3      	b.n	80027c2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800267a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800267c:	3301      	adds	r3, #1
 800267e:	d100      	bne.n	8002682 <UART_WaitOnFlagUntilTimeout+0x1a>
 8002680:	e09f      	b.n	80027c2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002682:	f7fe fa87 	bl	8000b94 <HAL_GetTick>
 8002686:	0002      	movs	r2, r0
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800268e:	429a      	cmp	r2, r3
 8002690:	d302      	bcc.n	8002698 <UART_WaitOnFlagUntilTimeout+0x30>
 8002692:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002694:	2b00      	cmp	r3, #0
 8002696:	d13d      	bne.n	8002714 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002698:	f3ef 8310 	mrs	r3, PRIMASK
 800269c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800269e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80026a0:	647b      	str	r3, [r7, #68]	; 0x44
 80026a2:	2301      	movs	r3, #1
 80026a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026a8:	f383 8810 	msr	PRIMASK, r3
}
 80026ac:	46c0      	nop			; (mov r8, r8)
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	494c      	ldr	r1, [pc, #304]	; (80027ec <UART_WaitOnFlagUntilTimeout+0x184>)
 80026ba:	400a      	ands	r2, r1
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026c0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026c4:	f383 8810 	msr	PRIMASK, r3
}
 80026c8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026ca:	f3ef 8310 	mrs	r3, PRIMASK
 80026ce:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80026d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026d2:	643b      	str	r3, [r7, #64]	; 0x40
 80026d4:	2301      	movs	r3, #1
 80026d6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026da:	f383 8810 	msr	PRIMASK, r3
}
 80026de:	46c0      	nop			; (mov r8, r8)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2101      	movs	r1, #1
 80026ec:	438a      	bics	r2, r1
 80026ee:	609a      	str	r2, [r3, #8]
 80026f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026f6:	f383 8810 	msr	PRIMASK, r3
}
 80026fa:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2220      	movs	r2, #32
 8002700:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2220      	movs	r2, #32
 8002706:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2274      	movs	r2, #116	; 0x74
 800270c:	2100      	movs	r1, #0
 800270e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e067      	b.n	80027e4 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2204      	movs	r2, #4
 800271c:	4013      	ands	r3, r2
 800271e:	d050      	beq.n	80027c2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	69da      	ldr	r2, [r3, #28]
 8002726:	2380      	movs	r3, #128	; 0x80
 8002728:	011b      	lsls	r3, r3, #4
 800272a:	401a      	ands	r2, r3
 800272c:	2380      	movs	r3, #128	; 0x80
 800272e:	011b      	lsls	r3, r3, #4
 8002730:	429a      	cmp	r2, r3
 8002732:	d146      	bne.n	80027c2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2280      	movs	r2, #128	; 0x80
 800273a:	0112      	lsls	r2, r2, #4
 800273c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800273e:	f3ef 8310 	mrs	r3, PRIMASK
 8002742:	613b      	str	r3, [r7, #16]
  return(result);
 8002744:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002746:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002748:	2301      	movs	r3, #1
 800274a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	f383 8810 	msr	PRIMASK, r3
}
 8002752:	46c0      	nop			; (mov r8, r8)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4923      	ldr	r1, [pc, #140]	; (80027ec <UART_WaitOnFlagUntilTimeout+0x184>)
 8002760:	400a      	ands	r2, r1
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002766:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	f383 8810 	msr	PRIMASK, r3
}
 800276e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002770:	f3ef 8310 	mrs	r3, PRIMASK
 8002774:	61fb      	str	r3, [r7, #28]
  return(result);
 8002776:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002778:	64bb      	str	r3, [r7, #72]	; 0x48
 800277a:	2301      	movs	r3, #1
 800277c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800277e:	6a3b      	ldr	r3, [r7, #32]
 8002780:	f383 8810 	msr	PRIMASK, r3
}
 8002784:	46c0      	nop			; (mov r8, r8)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689a      	ldr	r2, [r3, #8]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2101      	movs	r1, #1
 8002792:	438a      	bics	r2, r1
 8002794:	609a      	str	r2, [r3, #8]
 8002796:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002798:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800279a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279c:	f383 8810 	msr	PRIMASK, r3
}
 80027a0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2220      	movs	r2, #32
 80027a6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2220      	movs	r2, #32
 80027ac:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2280      	movs	r2, #128	; 0x80
 80027b2:	2120      	movs	r1, #32
 80027b4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2274      	movs	r2, #116	; 0x74
 80027ba:	2100      	movs	r1, #0
 80027bc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e010      	b.n	80027e4 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	69db      	ldr	r3, [r3, #28]
 80027c8:	68ba      	ldr	r2, [r7, #8]
 80027ca:	4013      	ands	r3, r2
 80027cc:	68ba      	ldr	r2, [r7, #8]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	425a      	negs	r2, r3
 80027d2:	4153      	adcs	r3, r2
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	001a      	movs	r2, r3
 80027d8:	1dfb      	adds	r3, r7, #7
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d100      	bne.n	80027e2 <UART_WaitOnFlagUntilTimeout+0x17a>
 80027e0:	e74b      	b.n	800267a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	0018      	movs	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	b014      	add	sp, #80	; 0x50
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	fffffe5f 	.word	0xfffffe5f

080027f0 <__errno>:
 80027f0:	4b01      	ldr	r3, [pc, #4]	; (80027f8 <__errno+0x8>)
 80027f2:	6818      	ldr	r0, [r3, #0]
 80027f4:	4770      	bx	lr
 80027f6:	46c0      	nop			; (mov r8, r8)
 80027f8:	200003f4 	.word	0x200003f4

080027fc <__libc_init_array>:
 80027fc:	b570      	push	{r4, r5, r6, lr}
 80027fe:	2600      	movs	r6, #0
 8002800:	4d0c      	ldr	r5, [pc, #48]	; (8002834 <__libc_init_array+0x38>)
 8002802:	4c0d      	ldr	r4, [pc, #52]	; (8002838 <__libc_init_array+0x3c>)
 8002804:	1b64      	subs	r4, r4, r5
 8002806:	10a4      	asrs	r4, r4, #2
 8002808:	42a6      	cmp	r6, r4
 800280a:	d109      	bne.n	8002820 <__libc_init_array+0x24>
 800280c:	2600      	movs	r6, #0
 800280e:	f000 fc47 	bl	80030a0 <_init>
 8002812:	4d0a      	ldr	r5, [pc, #40]	; (800283c <__libc_init_array+0x40>)
 8002814:	4c0a      	ldr	r4, [pc, #40]	; (8002840 <__libc_init_array+0x44>)
 8002816:	1b64      	subs	r4, r4, r5
 8002818:	10a4      	asrs	r4, r4, #2
 800281a:	42a6      	cmp	r6, r4
 800281c:	d105      	bne.n	800282a <__libc_init_array+0x2e>
 800281e:	bd70      	pop	{r4, r5, r6, pc}
 8002820:	00b3      	lsls	r3, r6, #2
 8002822:	58eb      	ldr	r3, [r5, r3]
 8002824:	4798      	blx	r3
 8002826:	3601      	adds	r6, #1
 8002828:	e7ee      	b.n	8002808 <__libc_init_array+0xc>
 800282a:	00b3      	lsls	r3, r6, #2
 800282c:	58eb      	ldr	r3, [r5, r3]
 800282e:	4798      	blx	r3
 8002830:	3601      	adds	r6, #1
 8002832:	e7f2      	b.n	800281a <__libc_init_array+0x1e>
 8002834:	08003248 	.word	0x08003248
 8002838:	08003248 	.word	0x08003248
 800283c:	08003248 	.word	0x08003248
 8002840:	0800324c 	.word	0x0800324c

08002844 <memset>:
 8002844:	0003      	movs	r3, r0
 8002846:	1882      	adds	r2, r0, r2
 8002848:	4293      	cmp	r3, r2
 800284a:	d100      	bne.n	800284e <memset+0xa>
 800284c:	4770      	bx	lr
 800284e:	7019      	strb	r1, [r3, #0]
 8002850:	3301      	adds	r3, #1
 8002852:	e7f9      	b.n	8002848 <memset+0x4>

08002854 <siprintf>:
 8002854:	b40e      	push	{r1, r2, r3}
 8002856:	b500      	push	{lr}
 8002858:	490b      	ldr	r1, [pc, #44]	; (8002888 <siprintf+0x34>)
 800285a:	b09c      	sub	sp, #112	; 0x70
 800285c:	ab1d      	add	r3, sp, #116	; 0x74
 800285e:	9002      	str	r0, [sp, #8]
 8002860:	9006      	str	r0, [sp, #24]
 8002862:	9107      	str	r1, [sp, #28]
 8002864:	9104      	str	r1, [sp, #16]
 8002866:	4809      	ldr	r0, [pc, #36]	; (800288c <siprintf+0x38>)
 8002868:	4909      	ldr	r1, [pc, #36]	; (8002890 <siprintf+0x3c>)
 800286a:	cb04      	ldmia	r3!, {r2}
 800286c:	9105      	str	r1, [sp, #20]
 800286e:	6800      	ldr	r0, [r0, #0]
 8002870:	a902      	add	r1, sp, #8
 8002872:	9301      	str	r3, [sp, #4]
 8002874:	f000 f870 	bl	8002958 <_svfiprintf_r>
 8002878:	2300      	movs	r3, #0
 800287a:	9a02      	ldr	r2, [sp, #8]
 800287c:	7013      	strb	r3, [r2, #0]
 800287e:	b01c      	add	sp, #112	; 0x70
 8002880:	bc08      	pop	{r3}
 8002882:	b003      	add	sp, #12
 8002884:	4718      	bx	r3
 8002886:	46c0      	nop			; (mov r8, r8)
 8002888:	7fffffff 	.word	0x7fffffff
 800288c:	200003f4 	.word	0x200003f4
 8002890:	ffff0208 	.word	0xffff0208

08002894 <__ssputs_r>:
 8002894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002896:	688e      	ldr	r6, [r1, #8]
 8002898:	b085      	sub	sp, #20
 800289a:	0007      	movs	r7, r0
 800289c:	000c      	movs	r4, r1
 800289e:	9203      	str	r2, [sp, #12]
 80028a0:	9301      	str	r3, [sp, #4]
 80028a2:	429e      	cmp	r6, r3
 80028a4:	d83c      	bhi.n	8002920 <__ssputs_r+0x8c>
 80028a6:	2390      	movs	r3, #144	; 0x90
 80028a8:	898a      	ldrh	r2, [r1, #12]
 80028aa:	00db      	lsls	r3, r3, #3
 80028ac:	421a      	tst	r2, r3
 80028ae:	d034      	beq.n	800291a <__ssputs_r+0x86>
 80028b0:	2503      	movs	r5, #3
 80028b2:	6909      	ldr	r1, [r1, #16]
 80028b4:	6823      	ldr	r3, [r4, #0]
 80028b6:	1a5b      	subs	r3, r3, r1
 80028b8:	9302      	str	r3, [sp, #8]
 80028ba:	6963      	ldr	r3, [r4, #20]
 80028bc:	9802      	ldr	r0, [sp, #8]
 80028be:	435d      	muls	r5, r3
 80028c0:	0feb      	lsrs	r3, r5, #31
 80028c2:	195d      	adds	r5, r3, r5
 80028c4:	9b01      	ldr	r3, [sp, #4]
 80028c6:	106d      	asrs	r5, r5, #1
 80028c8:	3301      	adds	r3, #1
 80028ca:	181b      	adds	r3, r3, r0
 80028cc:	42ab      	cmp	r3, r5
 80028ce:	d900      	bls.n	80028d2 <__ssputs_r+0x3e>
 80028d0:	001d      	movs	r5, r3
 80028d2:	0553      	lsls	r3, r2, #21
 80028d4:	d532      	bpl.n	800293c <__ssputs_r+0xa8>
 80028d6:	0029      	movs	r1, r5
 80028d8:	0038      	movs	r0, r7
 80028da:	f000 fb31 	bl	8002f40 <_malloc_r>
 80028de:	1e06      	subs	r6, r0, #0
 80028e0:	d109      	bne.n	80028f6 <__ssputs_r+0x62>
 80028e2:	230c      	movs	r3, #12
 80028e4:	603b      	str	r3, [r7, #0]
 80028e6:	2340      	movs	r3, #64	; 0x40
 80028e8:	2001      	movs	r0, #1
 80028ea:	89a2      	ldrh	r2, [r4, #12]
 80028ec:	4240      	negs	r0, r0
 80028ee:	4313      	orrs	r3, r2
 80028f0:	81a3      	strh	r3, [r4, #12]
 80028f2:	b005      	add	sp, #20
 80028f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028f6:	9a02      	ldr	r2, [sp, #8]
 80028f8:	6921      	ldr	r1, [r4, #16]
 80028fa:	f000 faba 	bl	8002e72 <memcpy>
 80028fe:	89a3      	ldrh	r3, [r4, #12]
 8002900:	4a14      	ldr	r2, [pc, #80]	; (8002954 <__ssputs_r+0xc0>)
 8002902:	401a      	ands	r2, r3
 8002904:	2380      	movs	r3, #128	; 0x80
 8002906:	4313      	orrs	r3, r2
 8002908:	81a3      	strh	r3, [r4, #12]
 800290a:	9b02      	ldr	r3, [sp, #8]
 800290c:	6126      	str	r6, [r4, #16]
 800290e:	18f6      	adds	r6, r6, r3
 8002910:	6026      	str	r6, [r4, #0]
 8002912:	6165      	str	r5, [r4, #20]
 8002914:	9e01      	ldr	r6, [sp, #4]
 8002916:	1aed      	subs	r5, r5, r3
 8002918:	60a5      	str	r5, [r4, #8]
 800291a:	9b01      	ldr	r3, [sp, #4]
 800291c:	429e      	cmp	r6, r3
 800291e:	d900      	bls.n	8002922 <__ssputs_r+0x8e>
 8002920:	9e01      	ldr	r6, [sp, #4]
 8002922:	0032      	movs	r2, r6
 8002924:	9903      	ldr	r1, [sp, #12]
 8002926:	6820      	ldr	r0, [r4, #0]
 8002928:	f000 faac 	bl	8002e84 <memmove>
 800292c:	68a3      	ldr	r3, [r4, #8]
 800292e:	2000      	movs	r0, #0
 8002930:	1b9b      	subs	r3, r3, r6
 8002932:	60a3      	str	r3, [r4, #8]
 8002934:	6823      	ldr	r3, [r4, #0]
 8002936:	199e      	adds	r6, r3, r6
 8002938:	6026      	str	r6, [r4, #0]
 800293a:	e7da      	b.n	80028f2 <__ssputs_r+0x5e>
 800293c:	002a      	movs	r2, r5
 800293e:	0038      	movs	r0, r7
 8002940:	f000 fb5c 	bl	8002ffc <_realloc_r>
 8002944:	1e06      	subs	r6, r0, #0
 8002946:	d1e0      	bne.n	800290a <__ssputs_r+0x76>
 8002948:	0038      	movs	r0, r7
 800294a:	6921      	ldr	r1, [r4, #16]
 800294c:	f000 faae 	bl	8002eac <_free_r>
 8002950:	e7c7      	b.n	80028e2 <__ssputs_r+0x4e>
 8002952:	46c0      	nop			; (mov r8, r8)
 8002954:	fffffb7f 	.word	0xfffffb7f

08002958 <_svfiprintf_r>:
 8002958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800295a:	b0a1      	sub	sp, #132	; 0x84
 800295c:	9003      	str	r0, [sp, #12]
 800295e:	001d      	movs	r5, r3
 8002960:	898b      	ldrh	r3, [r1, #12]
 8002962:	000f      	movs	r7, r1
 8002964:	0016      	movs	r6, r2
 8002966:	061b      	lsls	r3, r3, #24
 8002968:	d511      	bpl.n	800298e <_svfiprintf_r+0x36>
 800296a:	690b      	ldr	r3, [r1, #16]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d10e      	bne.n	800298e <_svfiprintf_r+0x36>
 8002970:	2140      	movs	r1, #64	; 0x40
 8002972:	f000 fae5 	bl	8002f40 <_malloc_r>
 8002976:	6038      	str	r0, [r7, #0]
 8002978:	6138      	str	r0, [r7, #16]
 800297a:	2800      	cmp	r0, #0
 800297c:	d105      	bne.n	800298a <_svfiprintf_r+0x32>
 800297e:	230c      	movs	r3, #12
 8002980:	9a03      	ldr	r2, [sp, #12]
 8002982:	3801      	subs	r0, #1
 8002984:	6013      	str	r3, [r2, #0]
 8002986:	b021      	add	sp, #132	; 0x84
 8002988:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800298a:	2340      	movs	r3, #64	; 0x40
 800298c:	617b      	str	r3, [r7, #20]
 800298e:	2300      	movs	r3, #0
 8002990:	ac08      	add	r4, sp, #32
 8002992:	6163      	str	r3, [r4, #20]
 8002994:	3320      	adds	r3, #32
 8002996:	7663      	strb	r3, [r4, #25]
 8002998:	3310      	adds	r3, #16
 800299a:	76a3      	strb	r3, [r4, #26]
 800299c:	9507      	str	r5, [sp, #28]
 800299e:	0035      	movs	r5, r6
 80029a0:	782b      	ldrb	r3, [r5, #0]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <_svfiprintf_r+0x52>
 80029a6:	2b25      	cmp	r3, #37	; 0x25
 80029a8:	d147      	bne.n	8002a3a <_svfiprintf_r+0xe2>
 80029aa:	1bab      	subs	r3, r5, r6
 80029ac:	9305      	str	r3, [sp, #20]
 80029ae:	42b5      	cmp	r5, r6
 80029b0:	d00c      	beq.n	80029cc <_svfiprintf_r+0x74>
 80029b2:	0032      	movs	r2, r6
 80029b4:	0039      	movs	r1, r7
 80029b6:	9803      	ldr	r0, [sp, #12]
 80029b8:	f7ff ff6c 	bl	8002894 <__ssputs_r>
 80029bc:	1c43      	adds	r3, r0, #1
 80029be:	d100      	bne.n	80029c2 <_svfiprintf_r+0x6a>
 80029c0:	e0ae      	b.n	8002b20 <_svfiprintf_r+0x1c8>
 80029c2:	6962      	ldr	r2, [r4, #20]
 80029c4:	9b05      	ldr	r3, [sp, #20]
 80029c6:	4694      	mov	ip, r2
 80029c8:	4463      	add	r3, ip
 80029ca:	6163      	str	r3, [r4, #20]
 80029cc:	782b      	ldrb	r3, [r5, #0]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d100      	bne.n	80029d4 <_svfiprintf_r+0x7c>
 80029d2:	e0a5      	b.n	8002b20 <_svfiprintf_r+0x1c8>
 80029d4:	2201      	movs	r2, #1
 80029d6:	2300      	movs	r3, #0
 80029d8:	4252      	negs	r2, r2
 80029da:	6062      	str	r2, [r4, #4]
 80029dc:	a904      	add	r1, sp, #16
 80029de:	3254      	adds	r2, #84	; 0x54
 80029e0:	1852      	adds	r2, r2, r1
 80029e2:	1c6e      	adds	r6, r5, #1
 80029e4:	6023      	str	r3, [r4, #0]
 80029e6:	60e3      	str	r3, [r4, #12]
 80029e8:	60a3      	str	r3, [r4, #8]
 80029ea:	7013      	strb	r3, [r2, #0]
 80029ec:	65a3      	str	r3, [r4, #88]	; 0x58
 80029ee:	2205      	movs	r2, #5
 80029f0:	7831      	ldrb	r1, [r6, #0]
 80029f2:	4854      	ldr	r0, [pc, #336]	; (8002b44 <_svfiprintf_r+0x1ec>)
 80029f4:	f000 fa32 	bl	8002e5c <memchr>
 80029f8:	1c75      	adds	r5, r6, #1
 80029fa:	2800      	cmp	r0, #0
 80029fc:	d11f      	bne.n	8002a3e <_svfiprintf_r+0xe6>
 80029fe:	6822      	ldr	r2, [r4, #0]
 8002a00:	06d3      	lsls	r3, r2, #27
 8002a02:	d504      	bpl.n	8002a0e <_svfiprintf_r+0xb6>
 8002a04:	2353      	movs	r3, #83	; 0x53
 8002a06:	a904      	add	r1, sp, #16
 8002a08:	185b      	adds	r3, r3, r1
 8002a0a:	2120      	movs	r1, #32
 8002a0c:	7019      	strb	r1, [r3, #0]
 8002a0e:	0713      	lsls	r3, r2, #28
 8002a10:	d504      	bpl.n	8002a1c <_svfiprintf_r+0xc4>
 8002a12:	2353      	movs	r3, #83	; 0x53
 8002a14:	a904      	add	r1, sp, #16
 8002a16:	185b      	adds	r3, r3, r1
 8002a18:	212b      	movs	r1, #43	; 0x2b
 8002a1a:	7019      	strb	r1, [r3, #0]
 8002a1c:	7833      	ldrb	r3, [r6, #0]
 8002a1e:	2b2a      	cmp	r3, #42	; 0x2a
 8002a20:	d016      	beq.n	8002a50 <_svfiprintf_r+0xf8>
 8002a22:	0035      	movs	r5, r6
 8002a24:	2100      	movs	r1, #0
 8002a26:	200a      	movs	r0, #10
 8002a28:	68e3      	ldr	r3, [r4, #12]
 8002a2a:	782a      	ldrb	r2, [r5, #0]
 8002a2c:	1c6e      	adds	r6, r5, #1
 8002a2e:	3a30      	subs	r2, #48	; 0x30
 8002a30:	2a09      	cmp	r2, #9
 8002a32:	d94e      	bls.n	8002ad2 <_svfiprintf_r+0x17a>
 8002a34:	2900      	cmp	r1, #0
 8002a36:	d111      	bne.n	8002a5c <_svfiprintf_r+0x104>
 8002a38:	e017      	b.n	8002a6a <_svfiprintf_r+0x112>
 8002a3a:	3501      	adds	r5, #1
 8002a3c:	e7b0      	b.n	80029a0 <_svfiprintf_r+0x48>
 8002a3e:	4b41      	ldr	r3, [pc, #260]	; (8002b44 <_svfiprintf_r+0x1ec>)
 8002a40:	6822      	ldr	r2, [r4, #0]
 8002a42:	1ac0      	subs	r0, r0, r3
 8002a44:	2301      	movs	r3, #1
 8002a46:	4083      	lsls	r3, r0
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	002e      	movs	r6, r5
 8002a4c:	6023      	str	r3, [r4, #0]
 8002a4e:	e7ce      	b.n	80029ee <_svfiprintf_r+0x96>
 8002a50:	9b07      	ldr	r3, [sp, #28]
 8002a52:	1d19      	adds	r1, r3, #4
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	9107      	str	r1, [sp, #28]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	db01      	blt.n	8002a60 <_svfiprintf_r+0x108>
 8002a5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8002a5e:	e004      	b.n	8002a6a <_svfiprintf_r+0x112>
 8002a60:	425b      	negs	r3, r3
 8002a62:	60e3      	str	r3, [r4, #12]
 8002a64:	2302      	movs	r3, #2
 8002a66:	4313      	orrs	r3, r2
 8002a68:	6023      	str	r3, [r4, #0]
 8002a6a:	782b      	ldrb	r3, [r5, #0]
 8002a6c:	2b2e      	cmp	r3, #46	; 0x2e
 8002a6e:	d10a      	bne.n	8002a86 <_svfiprintf_r+0x12e>
 8002a70:	786b      	ldrb	r3, [r5, #1]
 8002a72:	2b2a      	cmp	r3, #42	; 0x2a
 8002a74:	d135      	bne.n	8002ae2 <_svfiprintf_r+0x18a>
 8002a76:	9b07      	ldr	r3, [sp, #28]
 8002a78:	3502      	adds	r5, #2
 8002a7a:	1d1a      	adds	r2, r3, #4
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	9207      	str	r2, [sp, #28]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	db2b      	blt.n	8002adc <_svfiprintf_r+0x184>
 8002a84:	9309      	str	r3, [sp, #36]	; 0x24
 8002a86:	4e30      	ldr	r6, [pc, #192]	; (8002b48 <_svfiprintf_r+0x1f0>)
 8002a88:	2203      	movs	r2, #3
 8002a8a:	0030      	movs	r0, r6
 8002a8c:	7829      	ldrb	r1, [r5, #0]
 8002a8e:	f000 f9e5 	bl	8002e5c <memchr>
 8002a92:	2800      	cmp	r0, #0
 8002a94:	d006      	beq.n	8002aa4 <_svfiprintf_r+0x14c>
 8002a96:	2340      	movs	r3, #64	; 0x40
 8002a98:	1b80      	subs	r0, r0, r6
 8002a9a:	4083      	lsls	r3, r0
 8002a9c:	6822      	ldr	r2, [r4, #0]
 8002a9e:	3501      	adds	r5, #1
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	6023      	str	r3, [r4, #0]
 8002aa4:	7829      	ldrb	r1, [r5, #0]
 8002aa6:	2206      	movs	r2, #6
 8002aa8:	4828      	ldr	r0, [pc, #160]	; (8002b4c <_svfiprintf_r+0x1f4>)
 8002aaa:	1c6e      	adds	r6, r5, #1
 8002aac:	7621      	strb	r1, [r4, #24]
 8002aae:	f000 f9d5 	bl	8002e5c <memchr>
 8002ab2:	2800      	cmp	r0, #0
 8002ab4:	d03c      	beq.n	8002b30 <_svfiprintf_r+0x1d8>
 8002ab6:	4b26      	ldr	r3, [pc, #152]	; (8002b50 <_svfiprintf_r+0x1f8>)
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d125      	bne.n	8002b08 <_svfiprintf_r+0x1b0>
 8002abc:	2207      	movs	r2, #7
 8002abe:	9b07      	ldr	r3, [sp, #28]
 8002ac0:	3307      	adds	r3, #7
 8002ac2:	4393      	bics	r3, r2
 8002ac4:	3308      	adds	r3, #8
 8002ac6:	9307      	str	r3, [sp, #28]
 8002ac8:	6963      	ldr	r3, [r4, #20]
 8002aca:	9a04      	ldr	r2, [sp, #16]
 8002acc:	189b      	adds	r3, r3, r2
 8002ace:	6163      	str	r3, [r4, #20]
 8002ad0:	e765      	b.n	800299e <_svfiprintf_r+0x46>
 8002ad2:	4343      	muls	r3, r0
 8002ad4:	0035      	movs	r5, r6
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	189b      	adds	r3, r3, r2
 8002ada:	e7a6      	b.n	8002a2a <_svfiprintf_r+0xd2>
 8002adc:	2301      	movs	r3, #1
 8002ade:	425b      	negs	r3, r3
 8002ae0:	e7d0      	b.n	8002a84 <_svfiprintf_r+0x12c>
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	200a      	movs	r0, #10
 8002ae6:	001a      	movs	r2, r3
 8002ae8:	3501      	adds	r5, #1
 8002aea:	6063      	str	r3, [r4, #4]
 8002aec:	7829      	ldrb	r1, [r5, #0]
 8002aee:	1c6e      	adds	r6, r5, #1
 8002af0:	3930      	subs	r1, #48	; 0x30
 8002af2:	2909      	cmp	r1, #9
 8002af4:	d903      	bls.n	8002afe <_svfiprintf_r+0x1a6>
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d0c5      	beq.n	8002a86 <_svfiprintf_r+0x12e>
 8002afa:	9209      	str	r2, [sp, #36]	; 0x24
 8002afc:	e7c3      	b.n	8002a86 <_svfiprintf_r+0x12e>
 8002afe:	4342      	muls	r2, r0
 8002b00:	0035      	movs	r5, r6
 8002b02:	2301      	movs	r3, #1
 8002b04:	1852      	adds	r2, r2, r1
 8002b06:	e7f1      	b.n	8002aec <_svfiprintf_r+0x194>
 8002b08:	ab07      	add	r3, sp, #28
 8002b0a:	9300      	str	r3, [sp, #0]
 8002b0c:	003a      	movs	r2, r7
 8002b0e:	0021      	movs	r1, r4
 8002b10:	4b10      	ldr	r3, [pc, #64]	; (8002b54 <_svfiprintf_r+0x1fc>)
 8002b12:	9803      	ldr	r0, [sp, #12]
 8002b14:	e000      	b.n	8002b18 <_svfiprintf_r+0x1c0>
 8002b16:	bf00      	nop
 8002b18:	9004      	str	r0, [sp, #16]
 8002b1a:	9b04      	ldr	r3, [sp, #16]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	d1d3      	bne.n	8002ac8 <_svfiprintf_r+0x170>
 8002b20:	89bb      	ldrh	r3, [r7, #12]
 8002b22:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002b24:	065b      	lsls	r3, r3, #25
 8002b26:	d400      	bmi.n	8002b2a <_svfiprintf_r+0x1d2>
 8002b28:	e72d      	b.n	8002986 <_svfiprintf_r+0x2e>
 8002b2a:	2001      	movs	r0, #1
 8002b2c:	4240      	negs	r0, r0
 8002b2e:	e72a      	b.n	8002986 <_svfiprintf_r+0x2e>
 8002b30:	ab07      	add	r3, sp, #28
 8002b32:	9300      	str	r3, [sp, #0]
 8002b34:	003a      	movs	r2, r7
 8002b36:	0021      	movs	r1, r4
 8002b38:	4b06      	ldr	r3, [pc, #24]	; (8002b54 <_svfiprintf_r+0x1fc>)
 8002b3a:	9803      	ldr	r0, [sp, #12]
 8002b3c:	f000 f87c 	bl	8002c38 <_printf_i>
 8002b40:	e7ea      	b.n	8002b18 <_svfiprintf_r+0x1c0>
 8002b42:	46c0      	nop			; (mov r8, r8)
 8002b44:	0800320c 	.word	0x0800320c
 8002b48:	08003212 	.word	0x08003212
 8002b4c:	08003216 	.word	0x08003216
 8002b50:	00000000 	.word	0x00000000
 8002b54:	08002895 	.word	0x08002895

08002b58 <_printf_common>:
 8002b58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b5a:	0015      	movs	r5, r2
 8002b5c:	9301      	str	r3, [sp, #4]
 8002b5e:	688a      	ldr	r2, [r1, #8]
 8002b60:	690b      	ldr	r3, [r1, #16]
 8002b62:	000c      	movs	r4, r1
 8002b64:	9000      	str	r0, [sp, #0]
 8002b66:	4293      	cmp	r3, r2
 8002b68:	da00      	bge.n	8002b6c <_printf_common+0x14>
 8002b6a:	0013      	movs	r3, r2
 8002b6c:	0022      	movs	r2, r4
 8002b6e:	602b      	str	r3, [r5, #0]
 8002b70:	3243      	adds	r2, #67	; 0x43
 8002b72:	7812      	ldrb	r2, [r2, #0]
 8002b74:	2a00      	cmp	r2, #0
 8002b76:	d001      	beq.n	8002b7c <_printf_common+0x24>
 8002b78:	3301      	adds	r3, #1
 8002b7a:	602b      	str	r3, [r5, #0]
 8002b7c:	6823      	ldr	r3, [r4, #0]
 8002b7e:	069b      	lsls	r3, r3, #26
 8002b80:	d502      	bpl.n	8002b88 <_printf_common+0x30>
 8002b82:	682b      	ldr	r3, [r5, #0]
 8002b84:	3302      	adds	r3, #2
 8002b86:	602b      	str	r3, [r5, #0]
 8002b88:	6822      	ldr	r2, [r4, #0]
 8002b8a:	2306      	movs	r3, #6
 8002b8c:	0017      	movs	r7, r2
 8002b8e:	401f      	ands	r7, r3
 8002b90:	421a      	tst	r2, r3
 8002b92:	d027      	beq.n	8002be4 <_printf_common+0x8c>
 8002b94:	0023      	movs	r3, r4
 8002b96:	3343      	adds	r3, #67	; 0x43
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	1e5a      	subs	r2, r3, #1
 8002b9c:	4193      	sbcs	r3, r2
 8002b9e:	6822      	ldr	r2, [r4, #0]
 8002ba0:	0692      	lsls	r2, r2, #26
 8002ba2:	d430      	bmi.n	8002c06 <_printf_common+0xae>
 8002ba4:	0022      	movs	r2, r4
 8002ba6:	9901      	ldr	r1, [sp, #4]
 8002ba8:	9800      	ldr	r0, [sp, #0]
 8002baa:	9e08      	ldr	r6, [sp, #32]
 8002bac:	3243      	adds	r2, #67	; 0x43
 8002bae:	47b0      	blx	r6
 8002bb0:	1c43      	adds	r3, r0, #1
 8002bb2:	d025      	beq.n	8002c00 <_printf_common+0xa8>
 8002bb4:	2306      	movs	r3, #6
 8002bb6:	6820      	ldr	r0, [r4, #0]
 8002bb8:	682a      	ldr	r2, [r5, #0]
 8002bba:	68e1      	ldr	r1, [r4, #12]
 8002bbc:	2500      	movs	r5, #0
 8002bbe:	4003      	ands	r3, r0
 8002bc0:	2b04      	cmp	r3, #4
 8002bc2:	d103      	bne.n	8002bcc <_printf_common+0x74>
 8002bc4:	1a8d      	subs	r5, r1, r2
 8002bc6:	43eb      	mvns	r3, r5
 8002bc8:	17db      	asrs	r3, r3, #31
 8002bca:	401d      	ands	r5, r3
 8002bcc:	68a3      	ldr	r3, [r4, #8]
 8002bce:	6922      	ldr	r2, [r4, #16]
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	dd01      	ble.n	8002bd8 <_printf_common+0x80>
 8002bd4:	1a9b      	subs	r3, r3, r2
 8002bd6:	18ed      	adds	r5, r5, r3
 8002bd8:	2700      	movs	r7, #0
 8002bda:	42bd      	cmp	r5, r7
 8002bdc:	d120      	bne.n	8002c20 <_printf_common+0xc8>
 8002bde:	2000      	movs	r0, #0
 8002be0:	e010      	b.n	8002c04 <_printf_common+0xac>
 8002be2:	3701      	adds	r7, #1
 8002be4:	68e3      	ldr	r3, [r4, #12]
 8002be6:	682a      	ldr	r2, [r5, #0]
 8002be8:	1a9b      	subs	r3, r3, r2
 8002bea:	42bb      	cmp	r3, r7
 8002bec:	ddd2      	ble.n	8002b94 <_printf_common+0x3c>
 8002bee:	0022      	movs	r2, r4
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	9901      	ldr	r1, [sp, #4]
 8002bf4:	9800      	ldr	r0, [sp, #0]
 8002bf6:	9e08      	ldr	r6, [sp, #32]
 8002bf8:	3219      	adds	r2, #25
 8002bfa:	47b0      	blx	r6
 8002bfc:	1c43      	adds	r3, r0, #1
 8002bfe:	d1f0      	bne.n	8002be2 <_printf_common+0x8a>
 8002c00:	2001      	movs	r0, #1
 8002c02:	4240      	negs	r0, r0
 8002c04:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002c06:	2030      	movs	r0, #48	; 0x30
 8002c08:	18e1      	adds	r1, r4, r3
 8002c0a:	3143      	adds	r1, #67	; 0x43
 8002c0c:	7008      	strb	r0, [r1, #0]
 8002c0e:	0021      	movs	r1, r4
 8002c10:	1c5a      	adds	r2, r3, #1
 8002c12:	3145      	adds	r1, #69	; 0x45
 8002c14:	7809      	ldrb	r1, [r1, #0]
 8002c16:	18a2      	adds	r2, r4, r2
 8002c18:	3243      	adds	r2, #67	; 0x43
 8002c1a:	3302      	adds	r3, #2
 8002c1c:	7011      	strb	r1, [r2, #0]
 8002c1e:	e7c1      	b.n	8002ba4 <_printf_common+0x4c>
 8002c20:	0022      	movs	r2, r4
 8002c22:	2301      	movs	r3, #1
 8002c24:	9901      	ldr	r1, [sp, #4]
 8002c26:	9800      	ldr	r0, [sp, #0]
 8002c28:	9e08      	ldr	r6, [sp, #32]
 8002c2a:	321a      	adds	r2, #26
 8002c2c:	47b0      	blx	r6
 8002c2e:	1c43      	adds	r3, r0, #1
 8002c30:	d0e6      	beq.n	8002c00 <_printf_common+0xa8>
 8002c32:	3701      	adds	r7, #1
 8002c34:	e7d1      	b.n	8002bda <_printf_common+0x82>
	...

08002c38 <_printf_i>:
 8002c38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c3a:	b08b      	sub	sp, #44	; 0x2c
 8002c3c:	9206      	str	r2, [sp, #24]
 8002c3e:	000a      	movs	r2, r1
 8002c40:	3243      	adds	r2, #67	; 0x43
 8002c42:	9307      	str	r3, [sp, #28]
 8002c44:	9005      	str	r0, [sp, #20]
 8002c46:	9204      	str	r2, [sp, #16]
 8002c48:	7e0a      	ldrb	r2, [r1, #24]
 8002c4a:	000c      	movs	r4, r1
 8002c4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002c4e:	2a78      	cmp	r2, #120	; 0x78
 8002c50:	d806      	bhi.n	8002c60 <_printf_i+0x28>
 8002c52:	2a62      	cmp	r2, #98	; 0x62
 8002c54:	d808      	bhi.n	8002c68 <_printf_i+0x30>
 8002c56:	2a00      	cmp	r2, #0
 8002c58:	d100      	bne.n	8002c5c <_printf_i+0x24>
 8002c5a:	e0c0      	b.n	8002dde <_printf_i+0x1a6>
 8002c5c:	2a58      	cmp	r2, #88	; 0x58
 8002c5e:	d052      	beq.n	8002d06 <_printf_i+0xce>
 8002c60:	0026      	movs	r6, r4
 8002c62:	3642      	adds	r6, #66	; 0x42
 8002c64:	7032      	strb	r2, [r6, #0]
 8002c66:	e022      	b.n	8002cae <_printf_i+0x76>
 8002c68:	0010      	movs	r0, r2
 8002c6a:	3863      	subs	r0, #99	; 0x63
 8002c6c:	2815      	cmp	r0, #21
 8002c6e:	d8f7      	bhi.n	8002c60 <_printf_i+0x28>
 8002c70:	f7fd fa4a 	bl	8000108 <__gnu_thumb1_case_shi>
 8002c74:	001f0016 	.word	0x001f0016
 8002c78:	fff6fff6 	.word	0xfff6fff6
 8002c7c:	fff6fff6 	.word	0xfff6fff6
 8002c80:	fff6001f 	.word	0xfff6001f
 8002c84:	fff6fff6 	.word	0xfff6fff6
 8002c88:	00a8fff6 	.word	0x00a8fff6
 8002c8c:	009a0036 	.word	0x009a0036
 8002c90:	fff6fff6 	.word	0xfff6fff6
 8002c94:	fff600b9 	.word	0xfff600b9
 8002c98:	fff60036 	.word	0xfff60036
 8002c9c:	009efff6 	.word	0x009efff6
 8002ca0:	0026      	movs	r6, r4
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	3642      	adds	r6, #66	; 0x42
 8002ca6:	1d11      	adds	r1, r2, #4
 8002ca8:	6019      	str	r1, [r3, #0]
 8002caa:	6813      	ldr	r3, [r2, #0]
 8002cac:	7033      	strb	r3, [r6, #0]
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e0a7      	b.n	8002e02 <_printf_i+0x1ca>
 8002cb2:	6808      	ldr	r0, [r1, #0]
 8002cb4:	6819      	ldr	r1, [r3, #0]
 8002cb6:	1d0a      	adds	r2, r1, #4
 8002cb8:	0605      	lsls	r5, r0, #24
 8002cba:	d50b      	bpl.n	8002cd4 <_printf_i+0x9c>
 8002cbc:	680d      	ldr	r5, [r1, #0]
 8002cbe:	601a      	str	r2, [r3, #0]
 8002cc0:	2d00      	cmp	r5, #0
 8002cc2:	da03      	bge.n	8002ccc <_printf_i+0x94>
 8002cc4:	232d      	movs	r3, #45	; 0x2d
 8002cc6:	9a04      	ldr	r2, [sp, #16]
 8002cc8:	426d      	negs	r5, r5
 8002cca:	7013      	strb	r3, [r2, #0]
 8002ccc:	4b61      	ldr	r3, [pc, #388]	; (8002e54 <_printf_i+0x21c>)
 8002cce:	270a      	movs	r7, #10
 8002cd0:	9303      	str	r3, [sp, #12]
 8002cd2:	e032      	b.n	8002d3a <_printf_i+0x102>
 8002cd4:	680d      	ldr	r5, [r1, #0]
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	0641      	lsls	r1, r0, #25
 8002cda:	d5f1      	bpl.n	8002cc0 <_printf_i+0x88>
 8002cdc:	b22d      	sxth	r5, r5
 8002cde:	e7ef      	b.n	8002cc0 <_printf_i+0x88>
 8002ce0:	680d      	ldr	r5, [r1, #0]
 8002ce2:	6819      	ldr	r1, [r3, #0]
 8002ce4:	1d08      	adds	r0, r1, #4
 8002ce6:	6018      	str	r0, [r3, #0]
 8002ce8:	062e      	lsls	r6, r5, #24
 8002cea:	d501      	bpl.n	8002cf0 <_printf_i+0xb8>
 8002cec:	680d      	ldr	r5, [r1, #0]
 8002cee:	e003      	b.n	8002cf8 <_printf_i+0xc0>
 8002cf0:	066d      	lsls	r5, r5, #25
 8002cf2:	d5fb      	bpl.n	8002cec <_printf_i+0xb4>
 8002cf4:	680d      	ldr	r5, [r1, #0]
 8002cf6:	b2ad      	uxth	r5, r5
 8002cf8:	4b56      	ldr	r3, [pc, #344]	; (8002e54 <_printf_i+0x21c>)
 8002cfa:	270a      	movs	r7, #10
 8002cfc:	9303      	str	r3, [sp, #12]
 8002cfe:	2a6f      	cmp	r2, #111	; 0x6f
 8002d00:	d117      	bne.n	8002d32 <_printf_i+0xfa>
 8002d02:	2708      	movs	r7, #8
 8002d04:	e015      	b.n	8002d32 <_printf_i+0xfa>
 8002d06:	3145      	adds	r1, #69	; 0x45
 8002d08:	700a      	strb	r2, [r1, #0]
 8002d0a:	4a52      	ldr	r2, [pc, #328]	; (8002e54 <_printf_i+0x21c>)
 8002d0c:	9203      	str	r2, [sp, #12]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	6821      	ldr	r1, [r4, #0]
 8002d12:	ca20      	ldmia	r2!, {r5}
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	0608      	lsls	r0, r1, #24
 8002d18:	d550      	bpl.n	8002dbc <_printf_i+0x184>
 8002d1a:	07cb      	lsls	r3, r1, #31
 8002d1c:	d502      	bpl.n	8002d24 <_printf_i+0xec>
 8002d1e:	2320      	movs	r3, #32
 8002d20:	4319      	orrs	r1, r3
 8002d22:	6021      	str	r1, [r4, #0]
 8002d24:	2710      	movs	r7, #16
 8002d26:	2d00      	cmp	r5, #0
 8002d28:	d103      	bne.n	8002d32 <_printf_i+0xfa>
 8002d2a:	2320      	movs	r3, #32
 8002d2c:	6822      	ldr	r2, [r4, #0]
 8002d2e:	439a      	bics	r2, r3
 8002d30:	6022      	str	r2, [r4, #0]
 8002d32:	0023      	movs	r3, r4
 8002d34:	2200      	movs	r2, #0
 8002d36:	3343      	adds	r3, #67	; 0x43
 8002d38:	701a      	strb	r2, [r3, #0]
 8002d3a:	6863      	ldr	r3, [r4, #4]
 8002d3c:	60a3      	str	r3, [r4, #8]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	db03      	blt.n	8002d4a <_printf_i+0x112>
 8002d42:	2204      	movs	r2, #4
 8002d44:	6821      	ldr	r1, [r4, #0]
 8002d46:	4391      	bics	r1, r2
 8002d48:	6021      	str	r1, [r4, #0]
 8002d4a:	2d00      	cmp	r5, #0
 8002d4c:	d102      	bne.n	8002d54 <_printf_i+0x11c>
 8002d4e:	9e04      	ldr	r6, [sp, #16]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00c      	beq.n	8002d6e <_printf_i+0x136>
 8002d54:	9e04      	ldr	r6, [sp, #16]
 8002d56:	0028      	movs	r0, r5
 8002d58:	0039      	movs	r1, r7
 8002d5a:	f7fd fa65 	bl	8000228 <__aeabi_uidivmod>
 8002d5e:	9b03      	ldr	r3, [sp, #12]
 8002d60:	3e01      	subs	r6, #1
 8002d62:	5c5b      	ldrb	r3, [r3, r1]
 8002d64:	7033      	strb	r3, [r6, #0]
 8002d66:	002b      	movs	r3, r5
 8002d68:	0005      	movs	r5, r0
 8002d6a:	429f      	cmp	r7, r3
 8002d6c:	d9f3      	bls.n	8002d56 <_printf_i+0x11e>
 8002d6e:	2f08      	cmp	r7, #8
 8002d70:	d109      	bne.n	8002d86 <_printf_i+0x14e>
 8002d72:	6823      	ldr	r3, [r4, #0]
 8002d74:	07db      	lsls	r3, r3, #31
 8002d76:	d506      	bpl.n	8002d86 <_printf_i+0x14e>
 8002d78:	6863      	ldr	r3, [r4, #4]
 8002d7a:	6922      	ldr	r2, [r4, #16]
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	dc02      	bgt.n	8002d86 <_printf_i+0x14e>
 8002d80:	2330      	movs	r3, #48	; 0x30
 8002d82:	3e01      	subs	r6, #1
 8002d84:	7033      	strb	r3, [r6, #0]
 8002d86:	9b04      	ldr	r3, [sp, #16]
 8002d88:	1b9b      	subs	r3, r3, r6
 8002d8a:	6123      	str	r3, [r4, #16]
 8002d8c:	9b07      	ldr	r3, [sp, #28]
 8002d8e:	0021      	movs	r1, r4
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	9805      	ldr	r0, [sp, #20]
 8002d94:	9b06      	ldr	r3, [sp, #24]
 8002d96:	aa09      	add	r2, sp, #36	; 0x24
 8002d98:	f7ff fede 	bl	8002b58 <_printf_common>
 8002d9c:	1c43      	adds	r3, r0, #1
 8002d9e:	d135      	bne.n	8002e0c <_printf_i+0x1d4>
 8002da0:	2001      	movs	r0, #1
 8002da2:	4240      	negs	r0, r0
 8002da4:	b00b      	add	sp, #44	; 0x2c
 8002da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002da8:	2220      	movs	r2, #32
 8002daa:	6809      	ldr	r1, [r1, #0]
 8002dac:	430a      	orrs	r2, r1
 8002dae:	6022      	str	r2, [r4, #0]
 8002db0:	0022      	movs	r2, r4
 8002db2:	2178      	movs	r1, #120	; 0x78
 8002db4:	3245      	adds	r2, #69	; 0x45
 8002db6:	7011      	strb	r1, [r2, #0]
 8002db8:	4a27      	ldr	r2, [pc, #156]	; (8002e58 <_printf_i+0x220>)
 8002dba:	e7a7      	b.n	8002d0c <_printf_i+0xd4>
 8002dbc:	0648      	lsls	r0, r1, #25
 8002dbe:	d5ac      	bpl.n	8002d1a <_printf_i+0xe2>
 8002dc0:	b2ad      	uxth	r5, r5
 8002dc2:	e7aa      	b.n	8002d1a <_printf_i+0xe2>
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	680d      	ldr	r5, [r1, #0]
 8002dc8:	1d10      	adds	r0, r2, #4
 8002dca:	6949      	ldr	r1, [r1, #20]
 8002dcc:	6018      	str	r0, [r3, #0]
 8002dce:	6813      	ldr	r3, [r2, #0]
 8002dd0:	062e      	lsls	r6, r5, #24
 8002dd2:	d501      	bpl.n	8002dd8 <_printf_i+0x1a0>
 8002dd4:	6019      	str	r1, [r3, #0]
 8002dd6:	e002      	b.n	8002dde <_printf_i+0x1a6>
 8002dd8:	066d      	lsls	r5, r5, #25
 8002dda:	d5fb      	bpl.n	8002dd4 <_printf_i+0x19c>
 8002ddc:	8019      	strh	r1, [r3, #0]
 8002dde:	2300      	movs	r3, #0
 8002de0:	9e04      	ldr	r6, [sp, #16]
 8002de2:	6123      	str	r3, [r4, #16]
 8002de4:	e7d2      	b.n	8002d8c <_printf_i+0x154>
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	1d11      	adds	r1, r2, #4
 8002dea:	6019      	str	r1, [r3, #0]
 8002dec:	6816      	ldr	r6, [r2, #0]
 8002dee:	2100      	movs	r1, #0
 8002df0:	0030      	movs	r0, r6
 8002df2:	6862      	ldr	r2, [r4, #4]
 8002df4:	f000 f832 	bl	8002e5c <memchr>
 8002df8:	2800      	cmp	r0, #0
 8002dfa:	d001      	beq.n	8002e00 <_printf_i+0x1c8>
 8002dfc:	1b80      	subs	r0, r0, r6
 8002dfe:	6060      	str	r0, [r4, #4]
 8002e00:	6863      	ldr	r3, [r4, #4]
 8002e02:	6123      	str	r3, [r4, #16]
 8002e04:	2300      	movs	r3, #0
 8002e06:	9a04      	ldr	r2, [sp, #16]
 8002e08:	7013      	strb	r3, [r2, #0]
 8002e0a:	e7bf      	b.n	8002d8c <_printf_i+0x154>
 8002e0c:	6923      	ldr	r3, [r4, #16]
 8002e0e:	0032      	movs	r2, r6
 8002e10:	9906      	ldr	r1, [sp, #24]
 8002e12:	9805      	ldr	r0, [sp, #20]
 8002e14:	9d07      	ldr	r5, [sp, #28]
 8002e16:	47a8      	blx	r5
 8002e18:	1c43      	adds	r3, r0, #1
 8002e1a:	d0c1      	beq.n	8002da0 <_printf_i+0x168>
 8002e1c:	6823      	ldr	r3, [r4, #0]
 8002e1e:	079b      	lsls	r3, r3, #30
 8002e20:	d415      	bmi.n	8002e4e <_printf_i+0x216>
 8002e22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e24:	68e0      	ldr	r0, [r4, #12]
 8002e26:	4298      	cmp	r0, r3
 8002e28:	dabc      	bge.n	8002da4 <_printf_i+0x16c>
 8002e2a:	0018      	movs	r0, r3
 8002e2c:	e7ba      	b.n	8002da4 <_printf_i+0x16c>
 8002e2e:	0022      	movs	r2, r4
 8002e30:	2301      	movs	r3, #1
 8002e32:	9906      	ldr	r1, [sp, #24]
 8002e34:	9805      	ldr	r0, [sp, #20]
 8002e36:	9e07      	ldr	r6, [sp, #28]
 8002e38:	3219      	adds	r2, #25
 8002e3a:	47b0      	blx	r6
 8002e3c:	1c43      	adds	r3, r0, #1
 8002e3e:	d0af      	beq.n	8002da0 <_printf_i+0x168>
 8002e40:	3501      	adds	r5, #1
 8002e42:	68e3      	ldr	r3, [r4, #12]
 8002e44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002e46:	1a9b      	subs	r3, r3, r2
 8002e48:	42ab      	cmp	r3, r5
 8002e4a:	dcf0      	bgt.n	8002e2e <_printf_i+0x1f6>
 8002e4c:	e7e9      	b.n	8002e22 <_printf_i+0x1ea>
 8002e4e:	2500      	movs	r5, #0
 8002e50:	e7f7      	b.n	8002e42 <_printf_i+0x20a>
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	0800321d 	.word	0x0800321d
 8002e58:	0800322e 	.word	0x0800322e

08002e5c <memchr>:
 8002e5c:	b2c9      	uxtb	r1, r1
 8002e5e:	1882      	adds	r2, r0, r2
 8002e60:	4290      	cmp	r0, r2
 8002e62:	d101      	bne.n	8002e68 <memchr+0xc>
 8002e64:	2000      	movs	r0, #0
 8002e66:	4770      	bx	lr
 8002e68:	7803      	ldrb	r3, [r0, #0]
 8002e6a:	428b      	cmp	r3, r1
 8002e6c:	d0fb      	beq.n	8002e66 <memchr+0xa>
 8002e6e:	3001      	adds	r0, #1
 8002e70:	e7f6      	b.n	8002e60 <memchr+0x4>

08002e72 <memcpy>:
 8002e72:	2300      	movs	r3, #0
 8002e74:	b510      	push	{r4, lr}
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d100      	bne.n	8002e7c <memcpy+0xa>
 8002e7a:	bd10      	pop	{r4, pc}
 8002e7c:	5ccc      	ldrb	r4, [r1, r3]
 8002e7e:	54c4      	strb	r4, [r0, r3]
 8002e80:	3301      	adds	r3, #1
 8002e82:	e7f8      	b.n	8002e76 <memcpy+0x4>

08002e84 <memmove>:
 8002e84:	b510      	push	{r4, lr}
 8002e86:	4288      	cmp	r0, r1
 8002e88:	d902      	bls.n	8002e90 <memmove+0xc>
 8002e8a:	188b      	adds	r3, r1, r2
 8002e8c:	4298      	cmp	r0, r3
 8002e8e:	d303      	bcc.n	8002e98 <memmove+0x14>
 8002e90:	2300      	movs	r3, #0
 8002e92:	e007      	b.n	8002ea4 <memmove+0x20>
 8002e94:	5c8b      	ldrb	r3, [r1, r2]
 8002e96:	5483      	strb	r3, [r0, r2]
 8002e98:	3a01      	subs	r2, #1
 8002e9a:	d2fb      	bcs.n	8002e94 <memmove+0x10>
 8002e9c:	bd10      	pop	{r4, pc}
 8002e9e:	5ccc      	ldrb	r4, [r1, r3]
 8002ea0:	54c4      	strb	r4, [r0, r3]
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d1fa      	bne.n	8002e9e <memmove+0x1a>
 8002ea8:	e7f8      	b.n	8002e9c <memmove+0x18>
	...

08002eac <_free_r>:
 8002eac:	b570      	push	{r4, r5, r6, lr}
 8002eae:	0005      	movs	r5, r0
 8002eb0:	2900      	cmp	r1, #0
 8002eb2:	d010      	beq.n	8002ed6 <_free_r+0x2a>
 8002eb4:	1f0c      	subs	r4, r1, #4
 8002eb6:	6823      	ldr	r3, [r4, #0]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	da00      	bge.n	8002ebe <_free_r+0x12>
 8002ebc:	18e4      	adds	r4, r4, r3
 8002ebe:	0028      	movs	r0, r5
 8002ec0:	f000 f8d4 	bl	800306c <__malloc_lock>
 8002ec4:	4a1d      	ldr	r2, [pc, #116]	; (8002f3c <_free_r+0x90>)
 8002ec6:	6813      	ldr	r3, [r2, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d105      	bne.n	8002ed8 <_free_r+0x2c>
 8002ecc:	6063      	str	r3, [r4, #4]
 8002ece:	6014      	str	r4, [r2, #0]
 8002ed0:	0028      	movs	r0, r5
 8002ed2:	f000 f8d3 	bl	800307c <__malloc_unlock>
 8002ed6:	bd70      	pop	{r4, r5, r6, pc}
 8002ed8:	42a3      	cmp	r3, r4
 8002eda:	d908      	bls.n	8002eee <_free_r+0x42>
 8002edc:	6821      	ldr	r1, [r4, #0]
 8002ede:	1860      	adds	r0, r4, r1
 8002ee0:	4283      	cmp	r3, r0
 8002ee2:	d1f3      	bne.n	8002ecc <_free_r+0x20>
 8002ee4:	6818      	ldr	r0, [r3, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	1841      	adds	r1, r0, r1
 8002eea:	6021      	str	r1, [r4, #0]
 8002eec:	e7ee      	b.n	8002ecc <_free_r+0x20>
 8002eee:	001a      	movs	r2, r3
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <_free_r+0x4e>
 8002ef6:	42a3      	cmp	r3, r4
 8002ef8:	d9f9      	bls.n	8002eee <_free_r+0x42>
 8002efa:	6811      	ldr	r1, [r2, #0]
 8002efc:	1850      	adds	r0, r2, r1
 8002efe:	42a0      	cmp	r0, r4
 8002f00:	d10b      	bne.n	8002f1a <_free_r+0x6e>
 8002f02:	6820      	ldr	r0, [r4, #0]
 8002f04:	1809      	adds	r1, r1, r0
 8002f06:	1850      	adds	r0, r2, r1
 8002f08:	6011      	str	r1, [r2, #0]
 8002f0a:	4283      	cmp	r3, r0
 8002f0c:	d1e0      	bne.n	8002ed0 <_free_r+0x24>
 8002f0e:	6818      	ldr	r0, [r3, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	1841      	adds	r1, r0, r1
 8002f14:	6011      	str	r1, [r2, #0]
 8002f16:	6053      	str	r3, [r2, #4]
 8002f18:	e7da      	b.n	8002ed0 <_free_r+0x24>
 8002f1a:	42a0      	cmp	r0, r4
 8002f1c:	d902      	bls.n	8002f24 <_free_r+0x78>
 8002f1e:	230c      	movs	r3, #12
 8002f20:	602b      	str	r3, [r5, #0]
 8002f22:	e7d5      	b.n	8002ed0 <_free_r+0x24>
 8002f24:	6821      	ldr	r1, [r4, #0]
 8002f26:	1860      	adds	r0, r4, r1
 8002f28:	4283      	cmp	r3, r0
 8002f2a:	d103      	bne.n	8002f34 <_free_r+0x88>
 8002f2c:	6818      	ldr	r0, [r3, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	1841      	adds	r1, r0, r1
 8002f32:	6021      	str	r1, [r4, #0]
 8002f34:	6063      	str	r3, [r4, #4]
 8002f36:	6054      	str	r4, [r2, #4]
 8002f38:	e7ca      	b.n	8002ed0 <_free_r+0x24>
 8002f3a:	46c0      	nop			; (mov r8, r8)
 8002f3c:	20000480 	.word	0x20000480

08002f40 <_malloc_r>:
 8002f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f42:	2303      	movs	r3, #3
 8002f44:	1ccd      	adds	r5, r1, #3
 8002f46:	439d      	bics	r5, r3
 8002f48:	3508      	adds	r5, #8
 8002f4a:	0006      	movs	r6, r0
 8002f4c:	2d0c      	cmp	r5, #12
 8002f4e:	d21f      	bcs.n	8002f90 <_malloc_r+0x50>
 8002f50:	250c      	movs	r5, #12
 8002f52:	42a9      	cmp	r1, r5
 8002f54:	d81e      	bhi.n	8002f94 <_malloc_r+0x54>
 8002f56:	0030      	movs	r0, r6
 8002f58:	f000 f888 	bl	800306c <__malloc_lock>
 8002f5c:	4925      	ldr	r1, [pc, #148]	; (8002ff4 <_malloc_r+0xb4>)
 8002f5e:	680a      	ldr	r2, [r1, #0]
 8002f60:	0014      	movs	r4, r2
 8002f62:	2c00      	cmp	r4, #0
 8002f64:	d11a      	bne.n	8002f9c <_malloc_r+0x5c>
 8002f66:	4f24      	ldr	r7, [pc, #144]	; (8002ff8 <_malloc_r+0xb8>)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d104      	bne.n	8002f78 <_malloc_r+0x38>
 8002f6e:	0021      	movs	r1, r4
 8002f70:	0030      	movs	r0, r6
 8002f72:	f000 f869 	bl	8003048 <_sbrk_r>
 8002f76:	6038      	str	r0, [r7, #0]
 8002f78:	0029      	movs	r1, r5
 8002f7a:	0030      	movs	r0, r6
 8002f7c:	f000 f864 	bl	8003048 <_sbrk_r>
 8002f80:	1c43      	adds	r3, r0, #1
 8002f82:	d12b      	bne.n	8002fdc <_malloc_r+0x9c>
 8002f84:	230c      	movs	r3, #12
 8002f86:	0030      	movs	r0, r6
 8002f88:	6033      	str	r3, [r6, #0]
 8002f8a:	f000 f877 	bl	800307c <__malloc_unlock>
 8002f8e:	e003      	b.n	8002f98 <_malloc_r+0x58>
 8002f90:	2d00      	cmp	r5, #0
 8002f92:	dade      	bge.n	8002f52 <_malloc_r+0x12>
 8002f94:	230c      	movs	r3, #12
 8002f96:	6033      	str	r3, [r6, #0]
 8002f98:	2000      	movs	r0, #0
 8002f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f9c:	6823      	ldr	r3, [r4, #0]
 8002f9e:	1b5b      	subs	r3, r3, r5
 8002fa0:	d419      	bmi.n	8002fd6 <_malloc_r+0x96>
 8002fa2:	2b0b      	cmp	r3, #11
 8002fa4:	d903      	bls.n	8002fae <_malloc_r+0x6e>
 8002fa6:	6023      	str	r3, [r4, #0]
 8002fa8:	18e4      	adds	r4, r4, r3
 8002faa:	6025      	str	r5, [r4, #0]
 8002fac:	e003      	b.n	8002fb6 <_malloc_r+0x76>
 8002fae:	6863      	ldr	r3, [r4, #4]
 8002fb0:	42a2      	cmp	r2, r4
 8002fb2:	d10e      	bne.n	8002fd2 <_malloc_r+0x92>
 8002fb4:	600b      	str	r3, [r1, #0]
 8002fb6:	0030      	movs	r0, r6
 8002fb8:	f000 f860 	bl	800307c <__malloc_unlock>
 8002fbc:	0020      	movs	r0, r4
 8002fbe:	2207      	movs	r2, #7
 8002fc0:	300b      	adds	r0, #11
 8002fc2:	1d23      	adds	r3, r4, #4
 8002fc4:	4390      	bics	r0, r2
 8002fc6:	1ac2      	subs	r2, r0, r3
 8002fc8:	4298      	cmp	r0, r3
 8002fca:	d0e6      	beq.n	8002f9a <_malloc_r+0x5a>
 8002fcc:	1a1b      	subs	r3, r3, r0
 8002fce:	50a3      	str	r3, [r4, r2]
 8002fd0:	e7e3      	b.n	8002f9a <_malloc_r+0x5a>
 8002fd2:	6053      	str	r3, [r2, #4]
 8002fd4:	e7ef      	b.n	8002fb6 <_malloc_r+0x76>
 8002fd6:	0022      	movs	r2, r4
 8002fd8:	6864      	ldr	r4, [r4, #4]
 8002fda:	e7c2      	b.n	8002f62 <_malloc_r+0x22>
 8002fdc:	2303      	movs	r3, #3
 8002fde:	1cc4      	adds	r4, r0, #3
 8002fe0:	439c      	bics	r4, r3
 8002fe2:	42a0      	cmp	r0, r4
 8002fe4:	d0e1      	beq.n	8002faa <_malloc_r+0x6a>
 8002fe6:	1a21      	subs	r1, r4, r0
 8002fe8:	0030      	movs	r0, r6
 8002fea:	f000 f82d 	bl	8003048 <_sbrk_r>
 8002fee:	1c43      	adds	r3, r0, #1
 8002ff0:	d1db      	bne.n	8002faa <_malloc_r+0x6a>
 8002ff2:	e7c7      	b.n	8002f84 <_malloc_r+0x44>
 8002ff4:	20000480 	.word	0x20000480
 8002ff8:	20000484 	.word	0x20000484

08002ffc <_realloc_r>:
 8002ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ffe:	0007      	movs	r7, r0
 8003000:	000d      	movs	r5, r1
 8003002:	0016      	movs	r6, r2
 8003004:	2900      	cmp	r1, #0
 8003006:	d105      	bne.n	8003014 <_realloc_r+0x18>
 8003008:	0011      	movs	r1, r2
 800300a:	f7ff ff99 	bl	8002f40 <_malloc_r>
 800300e:	0004      	movs	r4, r0
 8003010:	0020      	movs	r0, r4
 8003012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003014:	2a00      	cmp	r2, #0
 8003016:	d103      	bne.n	8003020 <_realloc_r+0x24>
 8003018:	f7ff ff48 	bl	8002eac <_free_r>
 800301c:	0034      	movs	r4, r6
 800301e:	e7f7      	b.n	8003010 <_realloc_r+0x14>
 8003020:	f000 f834 	bl	800308c <_malloc_usable_size_r>
 8003024:	002c      	movs	r4, r5
 8003026:	42b0      	cmp	r0, r6
 8003028:	d2f2      	bcs.n	8003010 <_realloc_r+0x14>
 800302a:	0031      	movs	r1, r6
 800302c:	0038      	movs	r0, r7
 800302e:	f7ff ff87 	bl	8002f40 <_malloc_r>
 8003032:	1e04      	subs	r4, r0, #0
 8003034:	d0ec      	beq.n	8003010 <_realloc_r+0x14>
 8003036:	0029      	movs	r1, r5
 8003038:	0032      	movs	r2, r6
 800303a:	f7ff ff1a 	bl	8002e72 <memcpy>
 800303e:	0029      	movs	r1, r5
 8003040:	0038      	movs	r0, r7
 8003042:	f7ff ff33 	bl	8002eac <_free_r>
 8003046:	e7e3      	b.n	8003010 <_realloc_r+0x14>

08003048 <_sbrk_r>:
 8003048:	2300      	movs	r3, #0
 800304a:	b570      	push	{r4, r5, r6, lr}
 800304c:	4d06      	ldr	r5, [pc, #24]	; (8003068 <_sbrk_r+0x20>)
 800304e:	0004      	movs	r4, r0
 8003050:	0008      	movs	r0, r1
 8003052:	602b      	str	r3, [r5, #0]
 8003054:	f7fd fcba 	bl	80009cc <_sbrk>
 8003058:	1c43      	adds	r3, r0, #1
 800305a:	d103      	bne.n	8003064 <_sbrk_r+0x1c>
 800305c:	682b      	ldr	r3, [r5, #0]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d000      	beq.n	8003064 <_sbrk_r+0x1c>
 8003062:	6023      	str	r3, [r4, #0]
 8003064:	bd70      	pop	{r4, r5, r6, pc}
 8003066:	46c0      	nop			; (mov r8, r8)
 8003068:	20000620 	.word	0x20000620

0800306c <__malloc_lock>:
 800306c:	b510      	push	{r4, lr}
 800306e:	4802      	ldr	r0, [pc, #8]	; (8003078 <__malloc_lock+0xc>)
 8003070:	f000 f814 	bl	800309c <__retarget_lock_acquire_recursive>
 8003074:	bd10      	pop	{r4, pc}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	20000628 	.word	0x20000628

0800307c <__malloc_unlock>:
 800307c:	b510      	push	{r4, lr}
 800307e:	4802      	ldr	r0, [pc, #8]	; (8003088 <__malloc_unlock+0xc>)
 8003080:	f000 f80d 	bl	800309e <__retarget_lock_release_recursive>
 8003084:	bd10      	pop	{r4, pc}
 8003086:	46c0      	nop			; (mov r8, r8)
 8003088:	20000628 	.word	0x20000628

0800308c <_malloc_usable_size_r>:
 800308c:	1f0b      	subs	r3, r1, #4
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	1f18      	subs	r0, r3, #4
 8003092:	2b00      	cmp	r3, #0
 8003094:	da01      	bge.n	800309a <_malloc_usable_size_r+0xe>
 8003096:	580b      	ldr	r3, [r1, r0]
 8003098:	18c0      	adds	r0, r0, r3
 800309a:	4770      	bx	lr

0800309c <__retarget_lock_acquire_recursive>:
 800309c:	4770      	bx	lr

0800309e <__retarget_lock_release_recursive>:
 800309e:	4770      	bx	lr

080030a0 <_init>:
 80030a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030a2:	46c0      	nop			; (mov r8, r8)
 80030a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030a6:	bc08      	pop	{r3}
 80030a8:	469e      	mov	lr, r3
 80030aa:	4770      	bx	lr

080030ac <_fini>:
 80030ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ae:	46c0      	nop			; (mov r8, r8)
 80030b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030b2:	bc08      	pop	{r3}
 80030b4:	469e      	mov	lr, r3
 80030b6:	4770      	bx	lr
