#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 18 12:43:04 2020
# Process ID: 4108
# Current directory: C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13092 C:\Users\tudor\Tudor\3rdYearCS_I\6_StructureOfComputerSystems\Project\MyCPU_project\MyCPU_project.xpr
# Log file: C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/vivado.log
# Journal file: C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project'
INFO: [Project 1-313] Project file moved from 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/MyCPU_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 841.480 ; gain = 186.004
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_RF'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/xsim.dir/testbench_RF_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 110.277 ; gain = 17.840
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 18 14:40:34 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 902.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 927.305 ; gain = 42.566
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 954.637 ; gain = 7.340
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 954.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 954.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 954.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 955.141 ; gain = 0.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_RF'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.223 ; gain = 0.000
add_bp {C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd} 72
remove_bps -file {C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd} -line 72
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_RF'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_RF'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1040.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1040.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_RF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_RF'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_RF_behav xil_defaultlib.testbench_RF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_rf
Built simulation snapshot testbench_RF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RF_behav -key {Behavioral:sim_1:Functional:testbench_RF} -tclbatch {testbench_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IDU.vhd w ]
add_files -fileset sim_1 C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IDU.vhd
update_compile_order -fileset sim_1
set_property top testbench_IDU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_IDU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_IDU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/IDU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IDU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IDU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_IDU'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IDU_behav xil_defaultlib.testbench_IDU -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IDU_behav xil_defaultlib.testbench_IDU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.IDU [idu_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_idu
Built simulation snapshot testbench_IDU_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/xsim.dir/testbench_IDU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim/xsim.dir/testbench_IDU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 18 15:58:02 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.203 ; gain = 23.813
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 18 15:58:02 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1040.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_IDU_behav -key {Behavioral:sim_1:Functional:testbench_IDU} -tclbatch {testbench_IDU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_IDU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_IDU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1040.223 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1041.516 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1041.516 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_IDU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_IDU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/IDU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IDU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IDU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_IDU'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IDU_behav xil_defaultlib.testbench_IDU -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_IDU_behav xil_defaultlib.testbench_IDU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.IDU [idu_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_idu
Built simulation snapshot testbench_IDU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_IDU_behav -key {Behavioral:sim_1:Functional:testbench_IDU} -tclbatch {testbench_IDU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_IDU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_IDU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1041.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RAM.vhd w ]
add_files -fileset sim_1 C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RAM.vhd
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 18 22:04:56 2020...
