# compile vhdl design source files
vhdl xil_defaultlib  "../../../matmul.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../matmul.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../matmul.srcs/sources_1/ip/fully_connected_coefficients_1/fully_connected_coefficients_1_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../matmul.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../matmul.srcs/sources_1/new/dot_n.vhd"
vhdl xil_defaultlib  "../../../matmul.srcs/sources_1/new/mux_3.vhd"
vhdl xil_defaultlib  "../../../../slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd"
vhdl xil_defaultlib  "../../../matmul.srcs/sources_1/new/matmul.vhd"
vhdl xil_defaultlib  "../../../matmul.srcs/sim_1/new/matmul_tb.vhd"
vhdl xil_defaultlib  "../../../matmul.srcs/sources_1/ip/activation_fifo/activation_fifo_sim_netlist.vhdl"

# Do not sort compile order
nosort
