$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 7 $ start [6:0] $end
  $var wire 7 % inc_step [6:0] $end
  $var wire 1 & trigger $end
  $var wire 7 ' count [6:0] $end
  $scope module main $end
   $var wire 1 # clk $end
   $var wire 7 $ start [6:0] $end
   $var wire 7 % inc_step [6:0] $end
   $var wire 1 & trigger $end
   $var wire 7 ' count [6:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b0000000 $
b0000001 %
0&
b0000000 '
#10
1#
#20
0#
#30
1#
1&
b0000001 '
#40
0#
#50
1#
0&
#60
0#
#70
1#
#80
0#
#90
1#
1&
b0000010 '
#100
0#
#110
1#
0&
#120
0#
#130
1#
#140
0#
#150
1#
1&
b0000011 '
#160
0#
#170
1#
0&
#180
0#
#190
1#
#200
0#
