{
    "DESIGN_NAME": "matrak",
    "VERILOG_FILES": "dir::src/matrak.v",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "CLOCK_PORT": "clk_i",
    "CLOCK_PERIOD": 20,
    "FP_PDN_MULTILAYER": false,
    "FP_PDN_CORE_RING": false,
    "RT_MAX_LAYER": "met4"
}
