INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 8A Reg File Swap/Lab - 8A Reg File Swap.srcs/sources_1/new/reg_file_swap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 8A Reg File Swap/Lab - 8A Reg File Swap.srcs/sim_1/new/swap_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swap_tb
