Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Apr 02 17:39:34 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            9 |
| Yes          | No                    | No                     |              21 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | design_1_i/BinToBCD16_0/U0/index_c[4]_i_1_n_0   |                  |                1 |              5 |
|  clk_IBUF_BUFG | design_1_i/hamming_0/U0/c_s[0]                  | btnC_IBUF        |                4 |             16 |
|  clk_IBUF_BUFG | design_1_i/BinToBCD16_0/U0/int_rg_c[15]_i_1_n_0 |                  |                3 |             16 |
|  clk_IBUF_BUFG |                                                 |                  |                6 |             19 |
|  clk_IBUF_BUFG | design_1_i/BinToBCD16_0/U0/get_outputs          | btnC_IBUF        |                6 |             20 |
|  clk_IBUF_BUFG |                                                 | btnC_IBUF        |                9 |             22 |
|  clk_IBUF_BUFG | design_1_i/hamming_0/U0/idx0                    | btnC_IBUF        |                8 |             32 |
+----------------+-------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


