#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000201d60f5080 .scope module, "tb_MEM" "tb_MEM" 2 3;
 .timescale -9 -12;
v00000201d616aa10_0 .net "alu_ex_mem", 31 0, L_00000201d6101d10;  1 drivers
v00000201d6169b10_0 .var "alu_result_in", 31 0;
v00000201d616a290_0 .net "alu_result_out", 31 0, L_00000201d6101c30;  1 drivers
v00000201d616af10_0 .var "beq_instruction_in", 0 0;
v00000201d616a330_0 .var "clock", 0 0;
v00000201d616b410_0 .net "ex_mem_reg_rd", 4 0, L_00000201d61f81c0;  1 drivers
v00000201d616ab50_0 .net "ex_mem_reg_write", 0 0, L_00000201d61f8b60;  1 drivers
v00000201d61697f0_0 .var "flag_beq_in", 0 0;
v00000201d6169bb0_0 .var "mem_read_in", 0 0;
v00000201d6169cf0_0 .var "mem_to_reg_in", 0 0;
v00000201d616add0_0 .net "mem_to_reg_out", 0 0, L_00000201d61029c0;  1 drivers
v00000201d6169d90_0 .var "mem_write_in", 0 0;
v00000201d616afb0_0 .var "mux2_result_in", 31 0;
v00000201d616b0f0_0 .net "pcSrc", 0 0, L_00000201d616cef0;  1 drivers
v00000201d6169570_0 .net "read_data_out", 31 0, L_00000201d6101bc0;  1 drivers
v00000201d616b190_0 .var "reg_rd_in", 4 0;
v00000201d616d5d0_0 .net "reg_rd_out", 4 0, L_00000201d6101ca0;  1 drivers
v00000201d616e1b0_0 .var "reg_write_in", 0 0;
v00000201d616dcb0_0 .net "reg_write_out", 0 0, L_00000201d616d7b0;  1 drivers
v00000201d616d670_0 .var "reset", 0 0;
S_00000201d610a490 .scope module, "uut" "MEM" 2 30, 3 1 0, S_00000201d60f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_read_in";
    .port_info 5 /INPUT 1 "mem_write_in";
    .port_info 6 /INPUT 1 "beq_instruction_in";
    .port_info 7 /INPUT 32 "alu_result_in";
    .port_info 8 /INPUT 32 "mux2_result_in";
    .port_info 9 /INPUT 1 "flag_beq_in";
    .port_info 10 /INPUT 5 "reg_rd_in";
    .port_info 11 /OUTPUT 1 "mem_to_reg_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "pcSrc";
    .port_info 14 /OUTPUT 32 "read_data_out";
    .port_info 15 /OUTPUT 32 "alu_result_out";
    .port_info 16 /OUTPUT 5 "reg_rd_out";
    .port_info 17 /OUTPUT 5 "ex_mem_reg_rd";
    .port_info 18 /OUTPUT 1 "ex_mem_reg_write";
    .port_info 19 /OUTPUT 32 "alu_ex_mem";
L_00000201d6101f40 .functor AND 1, v00000201d616af10_0, v00000201d61697f0_0, C4<1>, C4<1>;
L_00000201d6101d10 .functor BUFZ 32, v00000201d6169b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000201d61f8b60 .functor BUFZ 1, v00000201d616e1b0_0, C4<0>, C4<0>, C4<0>;
L_00000201d61f81c0 .functor BUFZ 5, v00000201d616b190_0, C4<00000>, C4<00000>, C4<00000>;
v00000201d6169610_0 .net *"_ivl_1", 0 0, L_00000201d6101f40;  1 drivers
L_00000201d61b0118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000201d616a970_0 .net/2u *"_ivl_2", 0 0, L_00000201d61b0118;  1 drivers
L_00000201d61b0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000201d6169930_0 .net/2u *"_ivl_4", 0 0, L_00000201d61b0160;  1 drivers
v00000201d616aab0_0 .net "alu_ex_mem", 31 0, L_00000201d6101d10;  alias, 1 drivers
v00000201d616ae70_0 .net "alu_result_in", 31 0, v00000201d6169b10_0;  1 drivers
v00000201d616b2d0_0 .net "alu_result_out", 31 0, L_00000201d6101c30;  alias, 1 drivers
v00000201d616a3d0_0 .net "beq_instruction_in", 0 0, v00000201d616af10_0;  1 drivers
v00000201d616a470_0 .net "clock", 0 0, v00000201d616a330_0;  1 drivers
v00000201d61699d0_0 .net "data_out", 31 0, L_00000201d616d710;  1 drivers
v00000201d6169c50_0 .net "ex_mem_reg_rd", 4 0, L_00000201d61f81c0;  alias, 1 drivers
v00000201d616a510_0 .net "ex_mem_reg_write", 0 0, L_00000201d61f8b60;  alias, 1 drivers
v00000201d616a0b0_0 .net "flag_beq_in", 0 0, v00000201d61697f0_0;  1 drivers
v00000201d6169a70_0 .net "mem_read_in", 0 0, v00000201d6169bb0_0;  1 drivers
v00000201d616a6f0_0 .net "mem_to_reg_in", 0 0, v00000201d6169cf0_0;  1 drivers
v00000201d616b370_0 .net "mem_to_reg_out", 0 0, L_00000201d61029c0;  alias, 1 drivers
v00000201d616a790_0 .net "mem_write_in", 0 0, v00000201d6169d90_0;  1 drivers
v00000201d616a830_0 .net "mux2_result_in", 31 0, v00000201d616afb0_0;  1 drivers
v00000201d616a010_0 .net "pcSrc", 0 0, L_00000201d616cef0;  alias, 1 drivers
v00000201d6169750_0 .net "read_data_out", 31 0, L_00000201d6101bc0;  alias, 1 drivers
v00000201d616ac90_0 .net "reg_rd_in", 4 0, v00000201d616b190_0;  1 drivers
v00000201d616a8d0_0 .net "reg_rd_out", 4 0, L_00000201d6101ca0;  alias, 1 drivers
v00000201d616a1f0_0 .net "reg_write_in", 0 0, v00000201d616e1b0_0;  1 drivers
v00000201d616b050_0 .net "reg_write_out", 0 0, L_00000201d616d7b0;  alias, 1 drivers
v00000201d616ad30_0 .net "reset", 0 0, v00000201d616d670_0;  1 drivers
L_00000201d616cef0 .functor MUXZ 1, L_00000201d61b0160, L_00000201d61b0118, L_00000201d6101f40, C4<>;
S_00000201d610a770 .scope module, "mem_wb_reg" "mem_wb_register" 3 46, 4 1 0, S_00000201d610a490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 32 "read_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "reg_rd_in";
    .port_info 7 /OUTPUT 1 "mem_to_reg_out";
    .port_info 8 /OUTPUT 1 "reg_write_out";
    .port_info 9 /OUTPUT 32 "read_data_out";
    .port_info 10 /OUTPUT 32 "alu_result_out";
    .port_info 11 /OUTPUT 5 "reg_rd_out";
L_00000201d61029c0 .functor BUFZ 1, v00000201d60ee960_0, C4<0>, C4<0>, C4<0>;
L_00000201d6101bc0 .functor BUFZ 32, v00000201d60eea00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000201d6101c30 .functor BUFZ 32, v00000201d60ee280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000201d6101ca0 .functor BUFZ 5, v00000201d60ee460_0, C4<00000>, C4<00000>, C4<00000>;
v00000201d60ee1e0_0 .net "alu_result_in", 31 0, v00000201d6169b10_0;  alias, 1 drivers
v00000201d60eeb40_0 .net "alu_result_out", 31 0, L_00000201d6101c30;  alias, 1 drivers
v00000201d60ee280_0 .var "alu_result_value", 31 0;
v00000201d60ee640_0 .net "clock", 0 0, v00000201d616a330_0;  alias, 1 drivers
v00000201d60ee500_0 .net "mem_to_reg_in", 0 0, v00000201d6169cf0_0;  alias, 1 drivers
v00000201d60edc40_0 .net "mem_to_reg_out", 0 0, L_00000201d61029c0;  alias, 1 drivers
v00000201d60ee960_0 .var "mem_to_reg_value", 0 0;
v00000201d60ee320_0 .net "read_data_in", 31 0, L_00000201d616d710;  alias, 1 drivers
v00000201d60edec0_0 .net "read_data_out", 31 0, L_00000201d6101bc0;  alias, 1 drivers
v00000201d60eea00_0 .var "read_data_value", 31 0;
v00000201d60ee3c0_0 .net "reg_rd_in", 4 0, v00000201d616b190_0;  alias, 1 drivers
v00000201d60ee820_0 .net "reg_rd_out", 4 0, L_00000201d6101ca0;  alias, 1 drivers
v00000201d60ee460_0 .var "reg_rd_value", 4 0;
v00000201d60ee5a0_0 .net "reg_write_in", 0 0, v00000201d616e1b0_0;  alias, 1 drivers
v00000201d60ee6e0_0 .net "reg_write_out", 0 0, L_00000201d616d7b0;  alias, 1 drivers
v00000201d60edf60_0 .var "reg_write_value", 31 0;
v00000201d60ee000_0 .net "reset", 0 0, v00000201d616d670_0;  alias, 1 drivers
E_00000201d60f0520 .event negedge, v00000201d60ee640_0;
L_00000201d616d7b0 .part v00000201d60edf60_0, 0, 1;
S_00000201d60fce90 .scope module, "memoria_dados" "data_memory" 3 34, 5 1 0, S_00000201d610a490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "re";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
v00000201d60ee780_0 .net *"_ivl_0", 31 0, L_00000201d616dd50;  1 drivers
v00000201d60ee8c0_0 .net *"_ivl_3", 7 0, L_00000201d616e070;  1 drivers
v00000201d60ede20_0 .net *"_ivl_4", 9 0, L_00000201d616ddf0;  1 drivers
L_00000201d61b0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000201d6169e30_0 .net *"_ivl_7", 1 0, L_00000201d61b0088;  1 drivers
L_00000201d61b00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000201d61696b0_0 .net/2u *"_ivl_8", 31 0, L_00000201d61b00d0;  1 drivers
v00000201d6169f70_0 .net "addr", 31 0, v00000201d6169b10_0;  alias, 1 drivers
v00000201d616a5b0_0 .net "clk", 0 0, v00000201d616a330_0;  alias, 1 drivers
v00000201d6169ed0_0 .net "data_in", 31 0, v00000201d616afb0_0;  alias, 1 drivers
v00000201d616b230_0 .net "data_out", 31 0, L_00000201d616d710;  alias, 1 drivers
v00000201d616abf0_0 .var/i "i", 31 0;
v00000201d6169890 .array "memory", 255 0, 31 0;
v00000201d616a150_0 .net "re", 0 0, v00000201d6169bb0_0;  alias, 1 drivers
v00000201d616a650_0 .net "we", 0 0, v00000201d6169d90_0;  alias, 1 drivers
E_00000201d60f03e0 .event posedge, v00000201d60ee640_0;
L_00000201d616dd50 .array/port v00000201d6169890, L_00000201d616ddf0;
L_00000201d616e070 .part v00000201d6169b10_0, 0, 8;
L_00000201d616ddf0 .concat [ 8 2 0 0], L_00000201d616e070, L_00000201d61b0088;
L_00000201d616d710 .functor MUXZ 32, L_00000201d61b00d0, L_00000201d616dd50, v00000201d6169bb0_0, C4<>;
    .scope S_00000201d60fce90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000201d616abf0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000201d616abf0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000201d616abf0_0;
    %store/vec4a v00000201d6169890, 4, 0;
    %load/vec4 v00000201d616abf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000201d616abf0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000201d6169890, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000201d6169890, 4, 0;
    %end;
    .thread T_0;
    .scope S_00000201d60fce90;
T_1 ;
    %wait E_00000201d60f03e0;
    %load/vec4 v00000201d616a650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000201d6169ed0_0;
    %ix/getv 3, v00000201d6169f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000201d6169890, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000201d610a770;
T_2 ;
    %wait E_00000201d60f0520;
    %load/vec4 v00000201d60ee000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201d60ee960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000201d60edf60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000201d60eea00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000201d60ee280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000201d60ee460_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000201d60ee500_0;
    %assign/vec4 v00000201d60ee960_0, 0;
    %load/vec4 v00000201d60ee5a0_0;
    %pad/u 32;
    %assign/vec4 v00000201d60edf60_0, 0;
    %load/vec4 v00000201d60ee320_0;
    %assign/vec4 v00000201d60eea00_0, 0;
    %load/vec4 v00000201d60ee1e0_0;
    %assign/vec4 v00000201d60ee280_0, 0;
    %load/vec4 v00000201d60ee3c0_0;
    %assign/vec4 v00000201d60ee460_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000201d60f5080;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201d616a330_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v00000201d616a330_0;
    %inv;
    %store/vec4 v00000201d616a330_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000201d60f5080;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201d616d670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201d6169cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201d616e1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201d6169bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201d6169d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201d616af10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000201d6169b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000201d616afb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201d61697f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000201d616b190_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201d616d670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201d6169d90_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000201d6169b10_0, 0, 32;
    %pushi/vec4 12345, 0, 32;
    %store/vec4 v00000201d616afb0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201d6169d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201d6169bb0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000201d6169b10_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201d6169bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201d616af10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201d61697f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201d6169bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201d616af10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201d616e1b0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000201d616b190_0, 0, 5;
    %pushi/vec4 56789, 0, 32;
    %store/vec4 v00000201d6169b10_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000201d60f5080;
T_5 ;
    %vpi_call 2 108 "$monitor", "Time=%0t | pcSrc=%b | read_data_out=%d | alu_result_out=%d | reg_rd_out=%d | ex_mem_reg_write=%b | alu_ex_mem=%d", $time, v00000201d616b0f0_0, v00000201d6169750_0, v00000201d616b2d0_0, v00000201d616a8d0_0, v00000201d616a510_0, v00000201d616aab0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "MEM_tb.v";
    "MEM.v";
    "mem_wb_register.v";
    "data_memory.v";
