Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep  1 13:41:44 2022
| Host         : LAPTOP-51RINPU4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.616        0.000                      0                  227        0.187        0.000                      0                  227        4.500        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.616        0.000                      0                  227        0.187        0.000                      0                  227        4.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 Clock_Enable1/Hz4_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Enable1/Hz4_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.828ns (19.019%)  route 3.526ns (80.981%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.727     5.330    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y88         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  Clock_Enable1/Hz4_counter_reg[6]/Q
                         net (fo=2, routed)           1.699     7.485    Clock_Enable1/Hz4_counter[6]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.609 f  Clock_Enable1/Hz4_counter[31]_i_7/O
                         net (fo=1, routed)           0.636     8.245    Clock_Enable1/Hz4_counter[31]_i_7_n_0
    SLICE_X83Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.369 f  Clock_Enable1/Hz4_counter[31]_i_5/O
                         net (fo=33, routed)          1.190     9.559    Clock_Enable1/Hz4_counter[31]_i_5_n_0
    SLICE_X83Y89         LUT4 (Prop_lut4_I3_O)        0.124     9.683 r  Clock_Enable1/Hz4_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.683    Clock_Enable1/Hz4_counter[10]_i_1_n_0
    SLICE_X83Y89         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.608    15.031    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y89         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[10]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X83Y89         FDRE (Setup_fdre_C_D)        0.029    15.299    Clock_Enable1/Hz4_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 Clock_Enable1/Hz4_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Enable1/Hz4_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.856ns (19.536%)  route 3.526ns (80.464%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.727     5.330    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y88         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  Clock_Enable1/Hz4_counter_reg[6]/Q
                         net (fo=2, routed)           1.699     7.485    Clock_Enable1/Hz4_counter[6]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.609 f  Clock_Enable1/Hz4_counter[31]_i_7/O
                         net (fo=1, routed)           0.636     8.245    Clock_Enable1/Hz4_counter[31]_i_7_n_0
    SLICE_X83Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.369 f  Clock_Enable1/Hz4_counter[31]_i_5/O
                         net (fo=33, routed)          1.190     9.559    Clock_Enable1/Hz4_counter[31]_i_5_n_0
    SLICE_X83Y89         LUT4 (Prop_lut4_I3_O)        0.152     9.711 r  Clock_Enable1/Hz4_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.711    Clock_Enable1/Hz4_counter[13]_i_1_n_0
    SLICE_X83Y89         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.608    15.031    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y89         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[13]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X83Y89         FDRE (Setup_fdre_C_D)        0.075    15.345    Clock_Enable1/Hz4_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 Clock_Enable1/Hz4_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Enable1/Hz4_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.828ns (19.651%)  route 3.386ns (80.349%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.727     5.330    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y88         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  Clock_Enable1/Hz4_counter_reg[6]/Q
                         net (fo=2, routed)           1.699     7.485    Clock_Enable1/Hz4_counter[6]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.609 f  Clock_Enable1/Hz4_counter[31]_i_7/O
                         net (fo=1, routed)           0.636     8.245    Clock_Enable1/Hz4_counter[31]_i_7_n_0
    SLICE_X83Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.369 f  Clock_Enable1/Hz4_counter[31]_i_5/O
                         net (fo=33, routed)          1.050     9.419    Clock_Enable1/Hz4_counter[31]_i_5_n_0
    SLICE_X83Y91         LUT4 (Prop_lut4_I3_O)        0.124     9.543 r  Clock_Enable1/Hz4_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.543    Clock_Enable1/Hz4_counter[19]_i_1_n_0
    SLICE_X83Y91         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.609    15.032    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y91         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[19]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X83Y91         FDRE (Setup_fdre_C_D)        0.031    15.302    Clock_Enable1/Hz4_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 Clock_Enable1/Hz4_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Enable1/Hz4_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.858ns (20.219%)  route 3.386ns (79.781%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.727     5.330    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y88         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  Clock_Enable1/Hz4_counter_reg[6]/Q
                         net (fo=2, routed)           1.699     7.485    Clock_Enable1/Hz4_counter[6]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.609 f  Clock_Enable1/Hz4_counter[31]_i_7/O
                         net (fo=1, routed)           0.636     8.245    Clock_Enable1/Hz4_counter[31]_i_7_n_0
    SLICE_X83Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.369 f  Clock_Enable1/Hz4_counter[31]_i_5/O
                         net (fo=33, routed)          1.050     9.419    Clock_Enable1/Hz4_counter[31]_i_5_n_0
    SLICE_X83Y91         LUT4 (Prop_lut4_I3_O)        0.154     9.573 r  Clock_Enable1/Hz4_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.573    Clock_Enable1/Hz4_counter[20]_i_1_n_0
    SLICE_X83Y91         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.609    15.032    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y91         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[20]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X83Y91         FDRE (Setup_fdre_C_D)        0.075    15.346    Clock_Enable1/Hz4_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 Clock_Enable1/Hz4_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Enable1/Hz4_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.828ns (20.202%)  route 3.271ns (79.798%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.727     5.330    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y88         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  Clock_Enable1/Hz4_counter_reg[6]/Q
                         net (fo=2, routed)           1.699     7.485    Clock_Enable1/Hz4_counter[6]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.609 f  Clock_Enable1/Hz4_counter[31]_i_7/O
                         net (fo=1, routed)           0.636     8.245    Clock_Enable1/Hz4_counter[31]_i_7_n_0
    SLICE_X83Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.369 f  Clock_Enable1/Hz4_counter[31]_i_5/O
                         net (fo=33, routed)          0.935     9.304    Clock_Enable1/Hz4_counter[31]_i_5_n_0
    SLICE_X83Y87         LUT4 (Prop_lut4_I3_O)        0.124     9.428 r  Clock_Enable1/Hz4_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.428    Clock_Enable1/Hz4_counter[2]_i_1_n_0
    SLICE_X83Y87         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.606    15.029    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y87         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[2]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X83Y87         FDRE (Setup_fdre_C_D)        0.031    15.299    Clock_Enable1/Hz4_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 Clock_Enable1/Hz4_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Enable1/Hz4_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.828ns (20.221%)  route 3.267ns (79.779%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.727     5.330    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y88         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  Clock_Enable1/Hz4_counter_reg[6]/Q
                         net (fo=2, routed)           1.699     7.485    Clock_Enable1/Hz4_counter[6]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.609 f  Clock_Enable1/Hz4_counter[31]_i_7/O
                         net (fo=1, routed)           0.636     8.245    Clock_Enable1/Hz4_counter[31]_i_7_n_0
    SLICE_X83Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.369 f  Clock_Enable1/Hz4_counter[31]_i_5/O
                         net (fo=33, routed)          0.931     9.300    Clock_Enable1/Hz4_counter[31]_i_5_n_0
    SLICE_X83Y87         LUT4 (Prop_lut4_I3_O)        0.124     9.424 r  Clock_Enable1/Hz4_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.424    Clock_Enable1/Hz4_counter[0]_i_1_n_0
    SLICE_X83Y87         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.606    15.029    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y87         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[0]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X83Y87         FDRE (Setup_fdre_C_D)        0.029    15.297    Clock_Enable1/Hz4_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 Clock_Enable1/Hz1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Enable1/Hz1_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 2.361ns (57.976%)  route 1.711ns (42.024%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.727     5.330    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X85Y88         FDRE                                         r  Clock_Enable1/Hz1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.419     5.749 r  Clock_Enable1/Hz1_counter_reg[1]/Q
                         net (fo=2, routed)           0.610     6.358    Clock_Enable1/Hz1_counter[1]
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.189 r  Clock_Enable1/Hz1_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.189    Clock_Enable1/Hz1_counter1_carry_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  Clock_Enable1/Hz1_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    Clock_Enable1/Hz1_counter1_carry__0_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  Clock_Enable1/Hz1_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.417    Clock_Enable1/Hz1_counter1_carry__1_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  Clock_Enable1/Hz1_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.531    Clock_Enable1/Hz1_counter1_carry__2_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  Clock_Enable1/Hz1_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.645    Clock_Enable1/Hz1_counter1_carry__3_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  Clock_Enable1/Hz1_counter1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.759    Clock_Enable1/Hz1_counter1_carry__4_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.998 r  Clock_Enable1/Hz1_counter1_carry__5/O[2]
                         net (fo=1, routed)           1.102     9.100    Clock_Enable1/Hz1_counter1_carry__5_n_5
    SLICE_X85Y93         LUT4 (Prop_lut4_I0_O)        0.302     9.402 r  Clock_Enable1/Hz1_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.402    Clock_Enable1/Hz1_counter[27]_i_1_n_0
    SLICE_X85Y93         FDRE                                         r  Clock_Enable1/Hz1_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.610    15.033    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X85Y93         FDRE                                         r  Clock_Enable1/Hz1_counter_reg[27]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X85Y93         FDRE (Setup_fdre_C_D)        0.031    15.303    Clock_Enable1/Hz1_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 Clock_Enable1/Hz4_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Enable1/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.160%)  route 3.279ns (79.840%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.727     5.330    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y88         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  Clock_Enable1/Hz4_counter_reg[6]/Q
                         net (fo=2, routed)           1.699     7.485    Clock_Enable1/Hz4_counter[6]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.609 r  Clock_Enable1/Hz4_counter[31]_i_7/O
                         net (fo=1, routed)           0.636     8.245    Clock_Enable1/Hz4_counter[31]_i_7_n_0
    SLICE_X83Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.369 r  Clock_Enable1/Hz4_counter[31]_i_5/O
                         net (fo=33, routed)          0.944     9.313    Clock_Enable1/Hz4_counter[31]_i_5_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.437 r  Clock_Enable1/enable_i_1/O
                         net (fo=1, routed)           0.000     9.437    Clock_Enable1/enable_i_1_n_0
    SLICE_X84Y90         FDRE                                         r  Clock_Enable1/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.608    15.031    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X84Y90         FDRE                                         r  Clock_Enable1/enable_reg/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X84Y90         FDRE (Setup_fdre_C_D)        0.077    15.347    Clock_Enable1/enable_reg
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 Clock_Enable1/Hz4_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Enable1/Hz4_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.823ns (20.104%)  route 3.271ns (79.896%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.727     5.330    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y88         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  Clock_Enable1/Hz4_counter_reg[6]/Q
                         net (fo=2, routed)           1.699     7.485    Clock_Enable1/Hz4_counter[6]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.609 f  Clock_Enable1/Hz4_counter[31]_i_7/O
                         net (fo=1, routed)           0.636     8.245    Clock_Enable1/Hz4_counter[31]_i_7_n_0
    SLICE_X83Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.369 f  Clock_Enable1/Hz4_counter[31]_i_5/O
                         net (fo=33, routed)          0.935     9.304    Clock_Enable1/Hz4_counter[31]_i_5_n_0
    SLICE_X83Y87         LUT4 (Prop_lut4_I3_O)        0.119     9.423 r  Clock_Enable1/Hz4_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.423    Clock_Enable1/Hz4_counter[3]_i_1_n_0
    SLICE_X83Y87         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.606    15.029    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y87         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[3]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X83Y87         FDRE (Setup_fdre_C_D)        0.075    15.343    Clock_Enable1/Hz4_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 Clock_Enable1/Hz4_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Enable1/Hz4_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.822ns (20.104%)  route 3.267ns (79.896%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.727     5.330    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y88         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  Clock_Enable1/Hz4_counter_reg[6]/Q
                         net (fo=2, routed)           1.699     7.485    Clock_Enable1/Hz4_counter[6]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.609 f  Clock_Enable1/Hz4_counter[31]_i_7/O
                         net (fo=1, routed)           0.636     8.245    Clock_Enable1/Hz4_counter[31]_i_7_n_0
    SLICE_X83Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.369 f  Clock_Enable1/Hz4_counter[31]_i_5/O
                         net (fo=33, routed)          0.931     9.300    Clock_Enable1/Hz4_counter[31]_i_5_n_0
    SLICE_X83Y87         LUT4 (Prop_lut4_I3_O)        0.118     9.418 r  Clock_Enable1/Hz4_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.418    Clock_Enable1/Hz4_counter[1]_i_1_n_0
    SLICE_X83Y87         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.606    15.029    Clock_Enable1/clk_IBUF_BUFG
    SLICE_X83Y87         FDRE                                         r  Clock_Enable1/Hz4_counter_reg[1]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X83Y87         FDRE (Setup_fdre_C_D)        0.075    15.343    Clock_Enable1/Hz4_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Get_MEM1/data_toSend_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Control1/led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.604     1.523    Get_MEM1/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  Get_MEM1/data_toSend_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Get_MEM1/data_toSend_reg[10]/Q
                         net (fo=1, routed)           0.082     1.769    LED_Control1/led_reg[15]_0[10]
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.814 r  LED_Control1/led[10]_i_1/O
                         net (fo=1, routed)           0.000     1.814    LED_Control1/led[10]_i_1_n_0
    SLICE_X89Y87         FDRE                                         r  LED_Control1/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.875     2.040    LED_Control1/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  LED_Control1/led_reg[10]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.091     1.627    LED_Control1/led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Get_MEM1/data_toSend_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Control1/led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.190ns (57.190%)  route 0.142ns (42.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.606     1.525    Get_MEM1/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  Get_MEM1/data_toSend_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  Get_MEM1/data_toSend_reg[25]/Q
                         net (fo=1, routed)           0.142     1.809    LED_Control1/led_reg[15]_0[25]
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.049     1.858 r  LED_Control1/led[9]_i_1/O
                         net (fo=1, routed)           0.000     1.858    LED_Control1/led[9]_i_1_n_0
    SLICE_X85Y90         FDRE                                         r  LED_Control1/led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.877     2.042    LED_Control1/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  LED_Control1/led_reg[9]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X85Y90         FDRE (Hold_fdre_C_D)         0.107     1.669    LED_Control1/led_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Get_MEM1/data_toSend_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Control1/led_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.192ns (57.326%)  route 0.143ns (42.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.603     1.522    Get_MEM1/clk_IBUF_BUFG
    SLICE_X85Y87         FDRE                                         r  Get_MEM1/data_toSend_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Get_MEM1/data_toSend_reg[15]/Q
                         net (fo=1, routed)           0.143     1.806    LED_Control1/led_reg[15]_0[15]
    SLICE_X87Y87         LUT3 (Prop_lut3_I2_O)        0.051     1.857 r  LED_Control1/led[15]_i_1/O
                         net (fo=1, routed)           0.000     1.857    LED_Control1/led[15]_i_1_n_0
    SLICE_X87Y87         FDRE                                         r  LED_Control1/led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.875     2.040    LED_Control1/clk_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  LED_Control1/led_reg[15]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.107     1.667    LED_Control1/led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Get_MEM1/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Get_MEM1/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.665%)  route 0.095ns (31.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.605     1.524    Get_MEM1/clk_IBUF_BUFG
    SLICE_X88Y88         FDRE                                         r  Get_MEM1/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Get_MEM1/addr_reg[5]/Q
                         net (fo=32, routed)          0.095     1.784    Get_MEM1/p_0_in[4]
    SLICE_X89Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.829 r  Get_MEM1/addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.829    Get_MEM1/addr_0[5]
    SLICE_X89Y88         FDRE                                         r  Get_MEM1/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.877     2.042    Get_MEM1/clk_IBUF_BUFG
    SLICE_X89Y88         FDRE                                         r  Get_MEM1/addr_reg[6]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X89Y88         FDRE (Hold_fdre_C_D)         0.092     1.629    Get_MEM1/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Get_MEM1/data_toSend_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Control1/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.028%)  route 0.142ns (42.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.606     1.525    Get_MEM1/clk_IBUF_BUFG
    SLICE_X89Y91         FDRE                                         r  Get_MEM1/data_toSend_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  Get_MEM1/data_toSend_reg[17]/Q
                         net (fo=1, routed)           0.142     1.809    LED_Control1/led_reg[15]_0[17]
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.048     1.857 r  LED_Control1/led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    LED_Control1/led[1]_i_1_n_0
    SLICE_X89Y89         FDRE                                         r  LED_Control1/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.877     2.042    LED_Control1/clk_IBUF_BUFG
    SLICE_X89Y89         FDRE                                         r  LED_Control1/led_reg[1]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.107     1.647    LED_Control1/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Get_MEM1/data_toSend_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Control1/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.305%)  route 0.143ns (40.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.605     1.524    Get_MEM1/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  Get_MEM1/data_toSend_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Get_MEM1/data_toSend_reg[18]/Q
                         net (fo=1, routed)           0.143     1.832    LED_Control1/led_reg[15]_0[18]
    SLICE_X89Y87         LUT3 (Prop_lut3_I0_O)        0.045     1.877 r  LED_Control1/led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.877    LED_Control1/led[2]_i_1_n_0
    SLICE_X89Y87         FDRE                                         r  LED_Control1/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.875     2.040    LED_Control1/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  LED_Control1/led_reg[2]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.092     1.630    LED_Control1/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Get_MEM1/data_toSend_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Control1/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.403%)  route 0.183ns (49.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.604     1.523    Get_MEM1/clk_IBUF_BUFG
    SLICE_X86Y87         FDRE                                         r  Get_MEM1/data_toSend_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Get_MEM1/data_toSend_reg[3]/Q
                         net (fo=1, routed)           0.183     1.847    LED_Control1/led_reg[15]_0[3]
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.892 r  LED_Control1/led[3]_i_1/O
                         net (fo=1, routed)           0.000     1.892    LED_Control1/led[3]_i_1_n_0
    SLICE_X89Y87         FDRE                                         r  LED_Control1/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.875     2.040    LED_Control1/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  LED_Control1/led_reg[3]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.107     1.645    LED_Control1/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Get_MEM1/data_toSend_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Control1/led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.311%)  route 0.143ns (40.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.605     1.524    Get_MEM1/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  Get_MEM1/data_toSend_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Get_MEM1/data_toSend_reg[28]/Q
                         net (fo=1, routed)           0.143     1.832    LED_Control1/led_reg[15]_0[28]
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.045     1.877 r  LED_Control1/led[12]_i_1/O
                         net (fo=1, routed)           0.000     1.877    LED_Control1/led[12]_i_1_n_0
    SLICE_X89Y89         FDRE                                         r  LED_Control1/led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.877     2.042    LED_Control1/clk_IBUF_BUFG
    SLICE_X89Y89         FDRE                                         r  LED_Control1/led_reg[12]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.092     1.629    LED_Control1/led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Get_MEM1/data_toSend_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Control1/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.445%)  route 0.190ns (50.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.606     1.525    Get_MEM1/clk_IBUF_BUFG
    SLICE_X89Y90         FDRE                                         r  Get_MEM1/data_toSend_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  Get_MEM1/data_toSend_reg[7]/Q
                         net (fo=1, routed)           0.190     1.857    LED_Control1/led_reg[15]_0[7]
    SLICE_X89Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.902 r  LED_Control1/led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.902    LED_Control1/led[7]_i_1_n_0
    SLICE_X89Y89         FDRE                                         r  LED_Control1/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.877     2.042    LED_Control1/clk_IBUF_BUFG
    SLICE_X89Y89         FDRE                                         r  LED_Control1/led_reg[7]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.107     1.647    LED_Control1/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Get_MEM1/data_toSend_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Control1/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.055%)  route 0.196ns (50.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.606     1.525    Get_MEM1/clk_IBUF_BUFG
    SLICE_X89Y90         FDRE                                         r  Get_MEM1/data_toSend_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  Get_MEM1/data_toSend_reg[21]/Q
                         net (fo=1, routed)           0.196     1.863    LED_Control1/led_reg[15]_0[21]
    SLICE_X89Y93         LUT3 (Prop_lut3_I0_O)        0.048     1.911 r  LED_Control1/led[5]_i_1/O
                         net (fo=1, routed)           0.000     1.911    LED_Control1/led[5]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  LED_Control1/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.879     2.044    LED_Control1/clk_IBUF_BUFG
    SLICE_X89Y93         FDRE                                         r  LED_Control1/led_reg[5]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X89Y93         FDRE (Hold_fdre_C_D)         0.107     1.649    LED_Control1/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y88    Clock_Enable1/Hz1_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y90    Clock_Enable1/Hz1_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y90    Clock_Enable1/Hz1_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y90    Clock_Enable1/Hz1_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y90    Clock_Enable1/Hz1_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y90    Clock_Enable1/Hz1_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y91    Clock_Enable1/Hz1_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y91    Clock_Enable1/Hz1_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y90    Clock_Enable1/Hz1_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    Clock_Enable1/Hz1_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    Clock_Enable1/Hz1_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    Clock_Enable1/Hz1_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    Clock_Enable1/Hz1_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    Clock_Enable1/Hz1_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    Clock_Enable1/Hz4_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    Clock_Enable1/Hz4_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    Clock_Enable1/Hz4_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    Clock_Enable1/Hz4_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    Clock_Enable1/Hz4_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    Clock_Enable1/Hz1_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    Clock_Enable1/Hz1_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y92    Clock_Enable1/Hz4_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y92    Clock_Enable1/Hz4_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    Get_MEM1/data_toSend_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    Get_MEM1/data_toSend_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    Get_MEM1/is_readINSTR_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    Get_MEM1/is_sendMSB_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    LED_Control1/led_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    Clock_Enable1/Hz4_counter_reg[14]/C



