

================================================================
== Vitis HLS Report for 'test_gesummv'
================================================================
* Date:           Fri Sep 20 17:16:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gesummv.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6278|     6278|  20.906 us|  20.906 us|  6279|  6279|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_50_2  |     6276|     6276|        28|          1|          1|  6250|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      431|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|   180|    15372|     9228|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      245|    -|
|Register             |        -|     -|     5837|     1024|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   181|    21209|    10928|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     6|        2|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     2|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ctrl_s_axi_U                        |ctrl_s_axi                      |        0|   0|  112|  168|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U16  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U17  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U18  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U19  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U20  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U21  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U22  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U23  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U24  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U25  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U26  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U27  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U28  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U29  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U30  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U32   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U36   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U37   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U38   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U39   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U40   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U41   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U42   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U43   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U44   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U45   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U46   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U47   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U48   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U49   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U50   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U51   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U52   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U53   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U54   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U55   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U56   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U57   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U58   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U59   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U60   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U61   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U62   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U63   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U64   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U65   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U66   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U67   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U68   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U69   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U70   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 180|15372| 9228|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_8ns_8ns_13_4_1_U71  |mac_muladd_5ns_8ns_8ns_13_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln49_1_fu_1089_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln49_fu_1135_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln50_fu_1116_p2       |         +|   0|  0|  12|           5|           1|
    |cmp30_fu_1161_p2          |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln49_fu_1083_p2      |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln50_fu_1098_p2      |      icmp|   0|  0|  12|           5|           4|
    |select_ln49_1_fu_1141_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln49_fu_1104_p3    |    select|   0|  0|   5|           1|           1|
    |v105_fu_1505_p3           |    select|   0|  0|  32|           1|          32|
    |v117_fu_1515_p3           |    select|   0|  0|  32|           1|          32|
    |v129_fu_1525_p3           |    select|   0|  0|  32|           1|          32|
    |v21_fu_1435_p3            |    select|   0|  0|  32|           1|          32|
    |v33_fu_1445_p3            |    select|   0|  0|  32|           1|          32|
    |v45_fu_1455_p3            |    select|   0|  0|  32|           1|          32|
    |v57_fu_1465_p3            |    select|   0|  0|  32|           1|          32|
    |v69_fu_1475_p3            |    select|   0|  0|  32|           1|          32|
    |v81_1_fu_1485_p3          |    select|   0|  0|  32|           1|          32|
    |v93_1_fu_1495_p3          |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 431|          67|         355|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter27  |   9|          2|    1|          2|
    |indvar_flatten_fu_156     |   9|          2|   13|         26|
    |v4_0_WEN_A                |   9|          2|    4|          8|
    |v4_1_WEN_A                |   9|          2|    4|          8|
    |v4_2_WEN_A                |   9|          2|    4|          8|
    |v4_3_WEN_A                |   9|          2|    4|          8|
    |v4_4_WEN_A                |   9|          2|    4|          8|
    |v4_5_WEN_A                |   9|          2|    4|          8|
    |v4_6_WEN_A                |   9|          2|    4|          8|
    |v4_7_WEN_A                |   9|          2|    4|          8|
    |v4_8_WEN_A                |   9|          2|    4|          8|
    |v4_9_WEN_A                |   9|          2|    4|          8|
    |v6_0_WEN_A                |   9|          2|    4|          8|
    |v6_1_WEN_A                |   9|          2|    4|          8|
    |v6_2_WEN_A                |   9|          2|    4|          8|
    |v6_3_WEN_A                |   9|          2|    4|          8|
    |v6_4_WEN_A                |   9|          2|    4|          8|
    |v6_5_WEN_A                |   9|          2|    4|          8|
    |v6_6_WEN_A                |   9|          2|    4|          8|
    |v6_7_WEN_A                |   9|          2|    4|          8|
    |v6_8_WEN_A                |   9|          2|    4|          8|
    |v6_9_WEN_A                |   9|          2|    4|          8|
    |v7_fu_152                 |   9|          2|    8|         16|
    |v8_fu_148                 |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 245|         54|  109|        220|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |cmp30_reg_1627                    |   1|   0|    1|          0|
    |icmp_ln50_reg_1596                |   1|   0|    1|          0|
    |icmp_ln50_reg_1596_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_156             |  13|   0|   13|          0|
    |select_ln49_1_reg_1611            |   8|   0|    8|          0|
    |select_ln49_reg_1601              |   5|   0|    5|          0|
    |v0_read_reg_1579                  |  32|   0|   32|          0|
    |v101_reg_2492                     |  32|   0|   32|          0|
    |v102_reg_2545                     |  32|   0|   32|          0|
    |v103_reg_2595                     |  32|   0|   32|          0|
    |v104_reg_2645                     |  32|   0|   32|          0|
    |v107_reg_2175                     |  32|   0|   32|          0|
    |v109_reg_2438                     |  32|   0|   32|          0|
    |v111_reg_2180                     |  32|   0|   32|          0|
    |v113_reg_2498                     |  32|   0|   32|          0|
    |v114_reg_2550                     |  32|   0|   32|          0|
    |v115_reg_2600                     |  32|   0|   32|          0|
    |v116_reg_2650                     |  32|   0|   32|          0|
    |v119_reg_2185                     |  32|   0|   32|          0|
    |v11_reg_2090                      |  32|   0|   32|          0|
    |v121_reg_2444                     |  32|   0|   32|          0|
    |v123_reg_2190                     |  32|   0|   32|          0|
    |v125_reg_2504                     |  32|   0|   32|          0|
    |v126_reg_2555                     |  32|   0|   32|          0|
    |v127_reg_2605                     |  32|   0|   32|          0|
    |v128_reg_2655                     |  32|   0|   32|          0|
    |v13_reg_2390                      |  32|   0|   32|          0|
    |v15_reg_2100                      |  32|   0|   32|          0|
    |v17_reg_2450                      |  32|   0|   32|          0|
    |v18_reg_2510                      |  32|   0|   32|          0|
    |v19_reg_2560                      |  32|   0|   32|          0|
    |v1_read_reg_1565                  |  32|   0|   32|          0|
    |v20_reg_2610                      |  32|   0|   32|          0|
    |v23_reg_2105                      |  32|   0|   32|          0|
    |v25_1_reg_2396                    |  32|   0|   32|          0|
    |v27_reg_2110                      |  32|   0|   32|          0|
    |v29_reg_2456                      |  32|   0|   32|          0|
    |v2_0_load_reg_1746                |  32|   0|   32|          0|
    |v2_1_load_reg_1756                |  32|   0|   32|          0|
    |v2_2_load_reg_1766                |  32|   0|   32|          0|
    |v2_3_load_reg_1776                |  32|   0|   32|          0|
    |v2_4_load_reg_1786                |  32|   0|   32|          0|
    |v2_5_load_reg_1796                |  32|   0|   32|          0|
    |v2_6_load_reg_1806                |  32|   0|   32|          0|
    |v2_7_load_reg_1816                |  32|   0|   32|          0|
    |v2_8_load_reg_1826                |  32|   0|   32|          0|
    |v2_9_load_reg_1836                |  32|   0|   32|          0|
    |v30_1_reg_2515                    |  32|   0|   32|          0|
    |v31_reg_2565                      |  32|   0|   32|          0|
    |v32_reg_2615                      |  32|   0|   32|          0|
    |v35_reg_2115                      |  32|   0|   32|          0|
    |v37_1_reg_2402                    |  32|   0|   32|          0|
    |v39_reg_2120                      |  32|   0|   32|          0|
    |v3_0_load_reg_1751                |  32|   0|   32|          0|
    |v3_1_load_reg_1761                |  32|   0|   32|          0|
    |v3_2_load_reg_1771                |  32|   0|   32|          0|
    |v3_3_load_reg_1781                |  32|   0|   32|          0|
    |v3_4_load_reg_1791                |  32|   0|   32|          0|
    |v3_5_load_reg_1801                |  32|   0|   32|          0|
    |v3_6_load_reg_1811                |  32|   0|   32|          0|
    |v3_7_load_reg_1821                |  32|   0|   32|          0|
    |v3_8_load_reg_1831                |  32|   0|   32|          0|
    |v3_9_load_reg_1841                |  32|   0|   32|          0|
    |v41_reg_2462                      |  32|   0|   32|          0|
    |v42_1_reg_2520                    |  32|   0|   32|          0|
    |v43_reg_2570                      |  32|   0|   32|          0|
    |v44_reg_2620                      |  32|   0|   32|          0|
    |v47_reg_2125                      |  32|   0|   32|          0|
    |v49_1_reg_2408                    |  32|   0|   32|          0|
    |v4_0_addr_reg_1970                |   5|   0|    5|          0|
    |v4_0_load_reg_2095                |  32|   0|   32|          0|
    |v4_1_addr_reg_1976                |   5|   0|    5|          0|
    |v4_1_load_reg_2195                |  32|   0|   32|          0|
    |v4_2_addr_reg_1982                |   5|   0|    5|          0|
    |v4_2_load_reg_2200                |  32|   0|   32|          0|
    |v4_3_addr_reg_1988                |   5|   0|    5|          0|
    |v4_3_load_reg_2205                |  32|   0|   32|          0|
    |v4_4_addr_reg_1994                |   5|   0|    5|          0|
    |v4_4_load_reg_2210                |  32|   0|   32|          0|
    |v4_5_addr_reg_2000                |   5|   0|    5|          0|
    |v4_5_load_reg_2215                |  32|   0|   32|          0|
    |v4_6_addr_reg_2006                |   5|   0|    5|          0|
    |v4_6_load_reg_2220                |  32|   0|   32|          0|
    |v4_7_addr_reg_2012                |   5|   0|    5|          0|
    |v4_7_load_reg_2225                |  32|   0|   32|          0|
    |v4_8_addr_reg_2018                |   5|   0|    5|          0|
    |v4_8_load_reg_2230                |  32|   0|   32|          0|
    |v4_9_addr_reg_2024                |   5|   0|    5|          0|
    |v4_9_load_reg_2235                |  32|   0|   32|          0|
    |v51_reg_2130                      |  32|   0|   32|          0|
    |v53_reg_2468                      |  32|   0|   32|          0|
    |v54_1_reg_2525                    |  32|   0|   32|          0|
    |v55_reg_2575                      |  32|   0|   32|          0|
    |v56_reg_2625                      |  32|   0|   32|          0|
    |v59_reg_2135                      |  32|   0|   32|          0|
    |v5_load_reg_1741                  |  32|   0|   32|          0|
    |v61_1_reg_2414                    |  32|   0|   32|          0|
    |v63_reg_2140                      |  32|   0|   32|          0|
    |v65_reg_2474                      |  32|   0|   32|          0|
    |v66_1_reg_2530                    |  32|   0|   32|          0|
    |v67_reg_2580                      |  32|   0|   32|          0|
    |v68_reg_2630                      |  32|   0|   32|          0|
    |v6_0_addr_reg_2030                |   5|   0|    5|          0|
    |v6_0_load_reg_2240                |  32|   0|   32|          0|
    |v6_1_addr_reg_2036                |   5|   0|    5|          0|
    |v6_1_load_reg_2245                |  32|   0|   32|          0|
    |v6_2_addr_reg_2042                |   5|   0|    5|          0|
    |v6_2_load_reg_2250                |  32|   0|   32|          0|
    |v6_3_addr_reg_2048                |   5|   0|    5|          0|
    |v6_3_load_reg_2255                |  32|   0|   32|          0|
    |v6_4_addr_reg_2054                |   5|   0|    5|          0|
    |v6_4_load_reg_2260                |  32|   0|   32|          0|
    |v6_5_addr_reg_2060                |   5|   0|    5|          0|
    |v6_5_load_reg_2265                |  32|   0|   32|          0|
    |v6_6_addr_reg_2066                |   5|   0|    5|          0|
    |v6_6_load_reg_2270                |  32|   0|   32|          0|
    |v6_7_addr_reg_2072                |   5|   0|    5|          0|
    |v6_7_load_reg_2275                |  32|   0|   32|          0|
    |v6_8_addr_reg_2078                |   5|   0|    5|          0|
    |v6_8_load_reg_2280                |  32|   0|   32|          0|
    |v6_9_addr_reg_2084                |   5|   0|    5|          0|
    |v6_9_load_reg_2285                |  32|   0|   32|          0|
    |v71_reg_2145                      |  32|   0|   32|          0|
    |v73_1_reg_2420                    |  32|   0|   32|          0|
    |v75_reg_2150                      |  32|   0|   32|          0|
    |v77_1_reg_2480                    |  32|   0|   32|          0|
    |v78_1_reg_2535                    |  32|   0|   32|          0|
    |v79_1_reg_2585                    |  32|   0|   32|          0|
    |v7_fu_152                         |   8|   0|    8|          0|
    |v80_1_reg_2635                    |  32|   0|   32|          0|
    |v83_reg_2155                      |  32|   0|   32|          0|
    |v85_1_reg_2426                    |  32|   0|   32|          0|
    |v87_reg_2160                      |  32|   0|   32|          0|
    |v89_1_reg_2486                    |  32|   0|   32|          0|
    |v8_fu_148                         |   5|   0|    5|          0|
    |v90_1_reg_2540                    |  32|   0|   32|          0|
    |v91_1_reg_2590                    |  32|   0|   32|          0|
    |v92_1_reg_2640                    |  32|   0|   32|          0|
    |v95_reg_2165                      |  32|   0|   32|          0|
    |v97_reg_2432                      |  32|   0|   32|          0|
    |v99_reg_2170                      |  32|   0|   32|          0|
    |cmp30_reg_1627                    |  64|  32|    1|          0|
    |select_ln49_reg_1601              |  64|  32|    5|          0|
    |v101_reg_2492                     |  64|  32|   32|          0|
    |v113_reg_2498                     |  64|  32|   32|          0|
    |v125_reg_2504                     |  64|  32|   32|          0|
    |v17_reg_2450                      |  64|  32|   32|          0|
    |v29_reg_2456                      |  64|  32|   32|          0|
    |v41_reg_2462                      |  64|  32|   32|          0|
    |v4_0_addr_reg_1970                |  64|  32|    5|          0|
    |v4_1_addr_reg_1976                |  64|  32|    5|          0|
    |v4_2_addr_reg_1982                |  64|  32|    5|          0|
    |v4_3_addr_reg_1988                |  64|  32|    5|          0|
    |v4_4_addr_reg_1994                |  64|  32|    5|          0|
    |v4_5_addr_reg_2000                |  64|  32|    5|          0|
    |v4_6_addr_reg_2006                |  64|  32|    5|          0|
    |v4_7_addr_reg_2012                |  64|  32|    5|          0|
    |v4_8_addr_reg_2018                |  64|  32|    5|          0|
    |v4_9_addr_reg_2024                |  64|  32|    5|          0|
    |v53_reg_2468                      |  64|  32|   32|          0|
    |v65_reg_2474                      |  64|  32|   32|          0|
    |v6_0_addr_reg_2030                |  64|  32|    5|          0|
    |v6_1_addr_reg_2036                |  64|  32|    5|          0|
    |v6_2_addr_reg_2042                |  64|  32|    5|          0|
    |v6_3_addr_reg_2048                |  64|  32|    5|          0|
    |v6_4_addr_reg_2054                |  64|  32|    5|          0|
    |v6_5_addr_reg_2060                |  64|  32|    5|          0|
    |v6_6_addr_reg_2066                |  64|  32|    5|          0|
    |v6_7_addr_reg_2072                |  64|  32|    5|          0|
    |v6_8_addr_reg_2078                |  64|  32|    5|          0|
    |v6_9_addr_reg_2084                |  64|  32|    5|          0|
    |v77_1_reg_2480                    |  64|  32|   32|          0|
    |v89_1_reg_2486                    |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |5837|1024| 4215|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|  test_gesummv|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  test_gesummv|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  test_gesummv|  return value|
|v2_0_Addr_A         |  out|   32|        bram|          v2_0|         array|
|v2_0_EN_A           |  out|    1|        bram|          v2_0|         array|
|v2_0_WEN_A          |  out|    4|        bram|          v2_0|         array|
|v2_0_Din_A          |  out|   32|        bram|          v2_0|         array|
|v2_0_Dout_A         |   in|   32|        bram|          v2_0|         array|
|v2_0_Clk_A          |  out|    1|        bram|          v2_0|         array|
|v2_0_Rst_A          |  out|    1|        bram|          v2_0|         array|
|v2_1_Addr_A         |  out|   32|        bram|          v2_1|         array|
|v2_1_EN_A           |  out|    1|        bram|          v2_1|         array|
|v2_1_WEN_A          |  out|    4|        bram|          v2_1|         array|
|v2_1_Din_A          |  out|   32|        bram|          v2_1|         array|
|v2_1_Dout_A         |   in|   32|        bram|          v2_1|         array|
|v2_1_Clk_A          |  out|    1|        bram|          v2_1|         array|
|v2_1_Rst_A          |  out|    1|        bram|          v2_1|         array|
|v2_2_Addr_A         |  out|   32|        bram|          v2_2|         array|
|v2_2_EN_A           |  out|    1|        bram|          v2_2|         array|
|v2_2_WEN_A          |  out|    4|        bram|          v2_2|         array|
|v2_2_Din_A          |  out|   32|        bram|          v2_2|         array|
|v2_2_Dout_A         |   in|   32|        bram|          v2_2|         array|
|v2_2_Clk_A          |  out|    1|        bram|          v2_2|         array|
|v2_2_Rst_A          |  out|    1|        bram|          v2_2|         array|
|v2_3_Addr_A         |  out|   32|        bram|          v2_3|         array|
|v2_3_EN_A           |  out|    1|        bram|          v2_3|         array|
|v2_3_WEN_A          |  out|    4|        bram|          v2_3|         array|
|v2_3_Din_A          |  out|   32|        bram|          v2_3|         array|
|v2_3_Dout_A         |   in|   32|        bram|          v2_3|         array|
|v2_3_Clk_A          |  out|    1|        bram|          v2_3|         array|
|v2_3_Rst_A          |  out|    1|        bram|          v2_3|         array|
|v2_4_Addr_A         |  out|   32|        bram|          v2_4|         array|
|v2_4_EN_A           |  out|    1|        bram|          v2_4|         array|
|v2_4_WEN_A          |  out|    4|        bram|          v2_4|         array|
|v2_4_Din_A          |  out|   32|        bram|          v2_4|         array|
|v2_4_Dout_A         |   in|   32|        bram|          v2_4|         array|
|v2_4_Clk_A          |  out|    1|        bram|          v2_4|         array|
|v2_4_Rst_A          |  out|    1|        bram|          v2_4|         array|
|v2_5_Addr_A         |  out|   32|        bram|          v2_5|         array|
|v2_5_EN_A           |  out|    1|        bram|          v2_5|         array|
|v2_5_WEN_A          |  out|    4|        bram|          v2_5|         array|
|v2_5_Din_A          |  out|   32|        bram|          v2_5|         array|
|v2_5_Dout_A         |   in|   32|        bram|          v2_5|         array|
|v2_5_Clk_A          |  out|    1|        bram|          v2_5|         array|
|v2_5_Rst_A          |  out|    1|        bram|          v2_5|         array|
|v2_6_Addr_A         |  out|   32|        bram|          v2_6|         array|
|v2_6_EN_A           |  out|    1|        bram|          v2_6|         array|
|v2_6_WEN_A          |  out|    4|        bram|          v2_6|         array|
|v2_6_Din_A          |  out|   32|        bram|          v2_6|         array|
|v2_6_Dout_A         |   in|   32|        bram|          v2_6|         array|
|v2_6_Clk_A          |  out|    1|        bram|          v2_6|         array|
|v2_6_Rst_A          |  out|    1|        bram|          v2_6|         array|
|v2_7_Addr_A         |  out|   32|        bram|          v2_7|         array|
|v2_7_EN_A           |  out|    1|        bram|          v2_7|         array|
|v2_7_WEN_A          |  out|    4|        bram|          v2_7|         array|
|v2_7_Din_A          |  out|   32|        bram|          v2_7|         array|
|v2_7_Dout_A         |   in|   32|        bram|          v2_7|         array|
|v2_7_Clk_A          |  out|    1|        bram|          v2_7|         array|
|v2_7_Rst_A          |  out|    1|        bram|          v2_7|         array|
|v2_8_Addr_A         |  out|   32|        bram|          v2_8|         array|
|v2_8_EN_A           |  out|    1|        bram|          v2_8|         array|
|v2_8_WEN_A          |  out|    4|        bram|          v2_8|         array|
|v2_8_Din_A          |  out|   32|        bram|          v2_8|         array|
|v2_8_Dout_A         |   in|   32|        bram|          v2_8|         array|
|v2_8_Clk_A          |  out|    1|        bram|          v2_8|         array|
|v2_8_Rst_A          |  out|    1|        bram|          v2_8|         array|
|v2_9_Addr_A         |  out|   32|        bram|          v2_9|         array|
|v2_9_EN_A           |  out|    1|        bram|          v2_9|         array|
|v2_9_WEN_A          |  out|    4|        bram|          v2_9|         array|
|v2_9_Din_A          |  out|   32|        bram|          v2_9|         array|
|v2_9_Dout_A         |   in|   32|        bram|          v2_9|         array|
|v2_9_Clk_A          |  out|    1|        bram|          v2_9|         array|
|v2_9_Rst_A          |  out|    1|        bram|          v2_9|         array|
|v3_0_Addr_A         |  out|   32|        bram|          v3_0|         array|
|v3_0_EN_A           |  out|    1|        bram|          v3_0|         array|
|v3_0_WEN_A          |  out|    4|        bram|          v3_0|         array|
|v3_0_Din_A          |  out|   32|        bram|          v3_0|         array|
|v3_0_Dout_A         |   in|   32|        bram|          v3_0|         array|
|v3_0_Clk_A          |  out|    1|        bram|          v3_0|         array|
|v3_0_Rst_A          |  out|    1|        bram|          v3_0|         array|
|v3_1_Addr_A         |  out|   32|        bram|          v3_1|         array|
|v3_1_EN_A           |  out|    1|        bram|          v3_1|         array|
|v3_1_WEN_A          |  out|    4|        bram|          v3_1|         array|
|v3_1_Din_A          |  out|   32|        bram|          v3_1|         array|
|v3_1_Dout_A         |   in|   32|        bram|          v3_1|         array|
|v3_1_Clk_A          |  out|    1|        bram|          v3_1|         array|
|v3_1_Rst_A          |  out|    1|        bram|          v3_1|         array|
|v3_2_Addr_A         |  out|   32|        bram|          v3_2|         array|
|v3_2_EN_A           |  out|    1|        bram|          v3_2|         array|
|v3_2_WEN_A          |  out|    4|        bram|          v3_2|         array|
|v3_2_Din_A          |  out|   32|        bram|          v3_2|         array|
|v3_2_Dout_A         |   in|   32|        bram|          v3_2|         array|
|v3_2_Clk_A          |  out|    1|        bram|          v3_2|         array|
|v3_2_Rst_A          |  out|    1|        bram|          v3_2|         array|
|v3_3_Addr_A         |  out|   32|        bram|          v3_3|         array|
|v3_3_EN_A           |  out|    1|        bram|          v3_3|         array|
|v3_3_WEN_A          |  out|    4|        bram|          v3_3|         array|
|v3_3_Din_A          |  out|   32|        bram|          v3_3|         array|
|v3_3_Dout_A         |   in|   32|        bram|          v3_3|         array|
|v3_3_Clk_A          |  out|    1|        bram|          v3_3|         array|
|v3_3_Rst_A          |  out|    1|        bram|          v3_3|         array|
|v3_4_Addr_A         |  out|   32|        bram|          v3_4|         array|
|v3_4_EN_A           |  out|    1|        bram|          v3_4|         array|
|v3_4_WEN_A          |  out|    4|        bram|          v3_4|         array|
|v3_4_Din_A          |  out|   32|        bram|          v3_4|         array|
|v3_4_Dout_A         |   in|   32|        bram|          v3_4|         array|
|v3_4_Clk_A          |  out|    1|        bram|          v3_4|         array|
|v3_4_Rst_A          |  out|    1|        bram|          v3_4|         array|
|v3_5_Addr_A         |  out|   32|        bram|          v3_5|         array|
|v3_5_EN_A           |  out|    1|        bram|          v3_5|         array|
|v3_5_WEN_A          |  out|    4|        bram|          v3_5|         array|
|v3_5_Din_A          |  out|   32|        bram|          v3_5|         array|
|v3_5_Dout_A         |   in|   32|        bram|          v3_5|         array|
|v3_5_Clk_A          |  out|    1|        bram|          v3_5|         array|
|v3_5_Rst_A          |  out|    1|        bram|          v3_5|         array|
|v3_6_Addr_A         |  out|   32|        bram|          v3_6|         array|
|v3_6_EN_A           |  out|    1|        bram|          v3_6|         array|
|v3_6_WEN_A          |  out|    4|        bram|          v3_6|         array|
|v3_6_Din_A          |  out|   32|        bram|          v3_6|         array|
|v3_6_Dout_A         |   in|   32|        bram|          v3_6|         array|
|v3_6_Clk_A          |  out|    1|        bram|          v3_6|         array|
|v3_6_Rst_A          |  out|    1|        bram|          v3_6|         array|
|v3_7_Addr_A         |  out|   32|        bram|          v3_7|         array|
|v3_7_EN_A           |  out|    1|        bram|          v3_7|         array|
|v3_7_WEN_A          |  out|    4|        bram|          v3_7|         array|
|v3_7_Din_A          |  out|   32|        bram|          v3_7|         array|
|v3_7_Dout_A         |   in|   32|        bram|          v3_7|         array|
|v3_7_Clk_A          |  out|    1|        bram|          v3_7|         array|
|v3_7_Rst_A          |  out|    1|        bram|          v3_7|         array|
|v3_8_Addr_A         |  out|   32|        bram|          v3_8|         array|
|v3_8_EN_A           |  out|    1|        bram|          v3_8|         array|
|v3_8_WEN_A          |  out|    4|        bram|          v3_8|         array|
|v3_8_Din_A          |  out|   32|        bram|          v3_8|         array|
|v3_8_Dout_A         |   in|   32|        bram|          v3_8|         array|
|v3_8_Clk_A          |  out|    1|        bram|          v3_8|         array|
|v3_8_Rst_A          |  out|    1|        bram|          v3_8|         array|
|v3_9_Addr_A         |  out|   32|        bram|          v3_9|         array|
|v3_9_EN_A           |  out|    1|        bram|          v3_9|         array|
|v3_9_WEN_A          |  out|    4|        bram|          v3_9|         array|
|v3_9_Din_A          |  out|   32|        bram|          v3_9|         array|
|v3_9_Dout_A         |   in|   32|        bram|          v3_9|         array|
|v3_9_Clk_A          |  out|    1|        bram|          v3_9|         array|
|v3_9_Rst_A          |  out|    1|        bram|          v3_9|         array|
|v4_0_Addr_A         |  out|   32|        bram|          v4_0|         array|
|v4_0_EN_A           |  out|    1|        bram|          v4_0|         array|
|v4_0_WEN_A          |  out|    4|        bram|          v4_0|         array|
|v4_0_Din_A          |  out|   32|        bram|          v4_0|         array|
|v4_0_Dout_A         |   in|   32|        bram|          v4_0|         array|
|v4_0_Clk_A          |  out|    1|        bram|          v4_0|         array|
|v4_0_Rst_A          |  out|    1|        bram|          v4_0|         array|
|v4_0_Addr_B         |  out|   32|        bram|          v4_0|         array|
|v4_0_EN_B           |  out|    1|        bram|          v4_0|         array|
|v4_0_WEN_B          |  out|    4|        bram|          v4_0|         array|
|v4_0_Din_B          |  out|   32|        bram|          v4_0|         array|
|v4_0_Dout_B         |   in|   32|        bram|          v4_0|         array|
|v4_0_Clk_B          |  out|    1|        bram|          v4_0|         array|
|v4_0_Rst_B          |  out|    1|        bram|          v4_0|         array|
|v4_1_Addr_A         |  out|   32|        bram|          v4_1|         array|
|v4_1_EN_A           |  out|    1|        bram|          v4_1|         array|
|v4_1_WEN_A          |  out|    4|        bram|          v4_1|         array|
|v4_1_Din_A          |  out|   32|        bram|          v4_1|         array|
|v4_1_Dout_A         |   in|   32|        bram|          v4_1|         array|
|v4_1_Clk_A          |  out|    1|        bram|          v4_1|         array|
|v4_1_Rst_A          |  out|    1|        bram|          v4_1|         array|
|v4_1_Addr_B         |  out|   32|        bram|          v4_1|         array|
|v4_1_EN_B           |  out|    1|        bram|          v4_1|         array|
|v4_1_WEN_B          |  out|    4|        bram|          v4_1|         array|
|v4_1_Din_B          |  out|   32|        bram|          v4_1|         array|
|v4_1_Dout_B         |   in|   32|        bram|          v4_1|         array|
|v4_1_Clk_B          |  out|    1|        bram|          v4_1|         array|
|v4_1_Rst_B          |  out|    1|        bram|          v4_1|         array|
|v4_2_Addr_A         |  out|   32|        bram|          v4_2|         array|
|v4_2_EN_A           |  out|    1|        bram|          v4_2|         array|
|v4_2_WEN_A          |  out|    4|        bram|          v4_2|         array|
|v4_2_Din_A          |  out|   32|        bram|          v4_2|         array|
|v4_2_Dout_A         |   in|   32|        bram|          v4_2|         array|
|v4_2_Clk_A          |  out|    1|        bram|          v4_2|         array|
|v4_2_Rst_A          |  out|    1|        bram|          v4_2|         array|
|v4_2_Addr_B         |  out|   32|        bram|          v4_2|         array|
|v4_2_EN_B           |  out|    1|        bram|          v4_2|         array|
|v4_2_WEN_B          |  out|    4|        bram|          v4_2|         array|
|v4_2_Din_B          |  out|   32|        bram|          v4_2|         array|
|v4_2_Dout_B         |   in|   32|        bram|          v4_2|         array|
|v4_2_Clk_B          |  out|    1|        bram|          v4_2|         array|
|v4_2_Rst_B          |  out|    1|        bram|          v4_2|         array|
|v4_3_Addr_A         |  out|   32|        bram|          v4_3|         array|
|v4_3_EN_A           |  out|    1|        bram|          v4_3|         array|
|v4_3_WEN_A          |  out|    4|        bram|          v4_3|         array|
|v4_3_Din_A          |  out|   32|        bram|          v4_3|         array|
|v4_3_Dout_A         |   in|   32|        bram|          v4_3|         array|
|v4_3_Clk_A          |  out|    1|        bram|          v4_3|         array|
|v4_3_Rst_A          |  out|    1|        bram|          v4_3|         array|
|v4_3_Addr_B         |  out|   32|        bram|          v4_3|         array|
|v4_3_EN_B           |  out|    1|        bram|          v4_3|         array|
|v4_3_WEN_B          |  out|    4|        bram|          v4_3|         array|
|v4_3_Din_B          |  out|   32|        bram|          v4_3|         array|
|v4_3_Dout_B         |   in|   32|        bram|          v4_3|         array|
|v4_3_Clk_B          |  out|    1|        bram|          v4_3|         array|
|v4_3_Rst_B          |  out|    1|        bram|          v4_3|         array|
|v4_4_Addr_A         |  out|   32|        bram|          v4_4|         array|
|v4_4_EN_A           |  out|    1|        bram|          v4_4|         array|
|v4_4_WEN_A          |  out|    4|        bram|          v4_4|         array|
|v4_4_Din_A          |  out|   32|        bram|          v4_4|         array|
|v4_4_Dout_A         |   in|   32|        bram|          v4_4|         array|
|v4_4_Clk_A          |  out|    1|        bram|          v4_4|         array|
|v4_4_Rst_A          |  out|    1|        bram|          v4_4|         array|
|v4_4_Addr_B         |  out|   32|        bram|          v4_4|         array|
|v4_4_EN_B           |  out|    1|        bram|          v4_4|         array|
|v4_4_WEN_B          |  out|    4|        bram|          v4_4|         array|
|v4_4_Din_B          |  out|   32|        bram|          v4_4|         array|
|v4_4_Dout_B         |   in|   32|        bram|          v4_4|         array|
|v4_4_Clk_B          |  out|    1|        bram|          v4_4|         array|
|v4_4_Rst_B          |  out|    1|        bram|          v4_4|         array|
|v4_5_Addr_A         |  out|   32|        bram|          v4_5|         array|
|v4_5_EN_A           |  out|    1|        bram|          v4_5|         array|
|v4_5_WEN_A          |  out|    4|        bram|          v4_5|         array|
|v4_5_Din_A          |  out|   32|        bram|          v4_5|         array|
|v4_5_Dout_A         |   in|   32|        bram|          v4_5|         array|
|v4_5_Clk_A          |  out|    1|        bram|          v4_5|         array|
|v4_5_Rst_A          |  out|    1|        bram|          v4_5|         array|
|v4_5_Addr_B         |  out|   32|        bram|          v4_5|         array|
|v4_5_EN_B           |  out|    1|        bram|          v4_5|         array|
|v4_5_WEN_B          |  out|    4|        bram|          v4_5|         array|
|v4_5_Din_B          |  out|   32|        bram|          v4_5|         array|
|v4_5_Dout_B         |   in|   32|        bram|          v4_5|         array|
|v4_5_Clk_B          |  out|    1|        bram|          v4_5|         array|
|v4_5_Rst_B          |  out|    1|        bram|          v4_5|         array|
|v4_6_Addr_A         |  out|   32|        bram|          v4_6|         array|
|v4_6_EN_A           |  out|    1|        bram|          v4_6|         array|
|v4_6_WEN_A          |  out|    4|        bram|          v4_6|         array|
|v4_6_Din_A          |  out|   32|        bram|          v4_6|         array|
|v4_6_Dout_A         |   in|   32|        bram|          v4_6|         array|
|v4_6_Clk_A          |  out|    1|        bram|          v4_6|         array|
|v4_6_Rst_A          |  out|    1|        bram|          v4_6|         array|
|v4_6_Addr_B         |  out|   32|        bram|          v4_6|         array|
|v4_6_EN_B           |  out|    1|        bram|          v4_6|         array|
|v4_6_WEN_B          |  out|    4|        bram|          v4_6|         array|
|v4_6_Din_B          |  out|   32|        bram|          v4_6|         array|
|v4_6_Dout_B         |   in|   32|        bram|          v4_6|         array|
|v4_6_Clk_B          |  out|    1|        bram|          v4_6|         array|
|v4_6_Rst_B          |  out|    1|        bram|          v4_6|         array|
|v4_7_Addr_A         |  out|   32|        bram|          v4_7|         array|
|v4_7_EN_A           |  out|    1|        bram|          v4_7|         array|
|v4_7_WEN_A          |  out|    4|        bram|          v4_7|         array|
|v4_7_Din_A          |  out|   32|        bram|          v4_7|         array|
|v4_7_Dout_A         |   in|   32|        bram|          v4_7|         array|
|v4_7_Clk_A          |  out|    1|        bram|          v4_7|         array|
|v4_7_Rst_A          |  out|    1|        bram|          v4_7|         array|
|v4_7_Addr_B         |  out|   32|        bram|          v4_7|         array|
|v4_7_EN_B           |  out|    1|        bram|          v4_7|         array|
|v4_7_WEN_B          |  out|    4|        bram|          v4_7|         array|
|v4_7_Din_B          |  out|   32|        bram|          v4_7|         array|
|v4_7_Dout_B         |   in|   32|        bram|          v4_7|         array|
|v4_7_Clk_B          |  out|    1|        bram|          v4_7|         array|
|v4_7_Rst_B          |  out|    1|        bram|          v4_7|         array|
|v4_8_Addr_A         |  out|   32|        bram|          v4_8|         array|
|v4_8_EN_A           |  out|    1|        bram|          v4_8|         array|
|v4_8_WEN_A          |  out|    4|        bram|          v4_8|         array|
|v4_8_Din_A          |  out|   32|        bram|          v4_8|         array|
|v4_8_Dout_A         |   in|   32|        bram|          v4_8|         array|
|v4_8_Clk_A          |  out|    1|        bram|          v4_8|         array|
|v4_8_Rst_A          |  out|    1|        bram|          v4_8|         array|
|v4_8_Addr_B         |  out|   32|        bram|          v4_8|         array|
|v4_8_EN_B           |  out|    1|        bram|          v4_8|         array|
|v4_8_WEN_B          |  out|    4|        bram|          v4_8|         array|
|v4_8_Din_B          |  out|   32|        bram|          v4_8|         array|
|v4_8_Dout_B         |   in|   32|        bram|          v4_8|         array|
|v4_8_Clk_B          |  out|    1|        bram|          v4_8|         array|
|v4_8_Rst_B          |  out|    1|        bram|          v4_8|         array|
|v4_9_Addr_A         |  out|   32|        bram|          v4_9|         array|
|v4_9_EN_A           |  out|    1|        bram|          v4_9|         array|
|v4_9_WEN_A          |  out|    4|        bram|          v4_9|         array|
|v4_9_Din_A          |  out|   32|        bram|          v4_9|         array|
|v4_9_Dout_A         |   in|   32|        bram|          v4_9|         array|
|v4_9_Clk_A          |  out|    1|        bram|          v4_9|         array|
|v4_9_Rst_A          |  out|    1|        bram|          v4_9|         array|
|v4_9_Addr_B         |  out|   32|        bram|          v4_9|         array|
|v4_9_EN_B           |  out|    1|        bram|          v4_9|         array|
|v4_9_WEN_B          |  out|    4|        bram|          v4_9|         array|
|v4_9_Din_B          |  out|   32|        bram|          v4_9|         array|
|v4_9_Dout_B         |   in|   32|        bram|          v4_9|         array|
|v4_9_Clk_B          |  out|    1|        bram|          v4_9|         array|
|v4_9_Rst_B          |  out|    1|        bram|          v4_9|         array|
|v5_Addr_A           |  out|   32|        bram|            v5|         array|
|v5_EN_A             |  out|    1|        bram|            v5|         array|
|v5_WEN_A            |  out|    4|        bram|            v5|         array|
|v5_Din_A            |  out|   32|        bram|            v5|         array|
|v5_Dout_A           |   in|   32|        bram|            v5|         array|
|v5_Clk_A            |  out|    1|        bram|            v5|         array|
|v5_Rst_A            |  out|    1|        bram|            v5|         array|
|v6_0_Addr_A         |  out|   32|        bram|          v6_0|         array|
|v6_0_EN_A           |  out|    1|        bram|          v6_0|         array|
|v6_0_WEN_A          |  out|    4|        bram|          v6_0|         array|
|v6_0_Din_A          |  out|   32|        bram|          v6_0|         array|
|v6_0_Dout_A         |   in|   32|        bram|          v6_0|         array|
|v6_0_Clk_A          |  out|    1|        bram|          v6_0|         array|
|v6_0_Rst_A          |  out|    1|        bram|          v6_0|         array|
|v6_0_Addr_B         |  out|   32|        bram|          v6_0|         array|
|v6_0_EN_B           |  out|    1|        bram|          v6_0|         array|
|v6_0_WEN_B          |  out|    4|        bram|          v6_0|         array|
|v6_0_Din_B          |  out|   32|        bram|          v6_0|         array|
|v6_0_Dout_B         |   in|   32|        bram|          v6_0|         array|
|v6_0_Clk_B          |  out|    1|        bram|          v6_0|         array|
|v6_0_Rst_B          |  out|    1|        bram|          v6_0|         array|
|v6_1_Addr_A         |  out|   32|        bram|          v6_1|         array|
|v6_1_EN_A           |  out|    1|        bram|          v6_1|         array|
|v6_1_WEN_A          |  out|    4|        bram|          v6_1|         array|
|v6_1_Din_A          |  out|   32|        bram|          v6_1|         array|
|v6_1_Dout_A         |   in|   32|        bram|          v6_1|         array|
|v6_1_Clk_A          |  out|    1|        bram|          v6_1|         array|
|v6_1_Rst_A          |  out|    1|        bram|          v6_1|         array|
|v6_1_Addr_B         |  out|   32|        bram|          v6_1|         array|
|v6_1_EN_B           |  out|    1|        bram|          v6_1|         array|
|v6_1_WEN_B          |  out|    4|        bram|          v6_1|         array|
|v6_1_Din_B          |  out|   32|        bram|          v6_1|         array|
|v6_1_Dout_B         |   in|   32|        bram|          v6_1|         array|
|v6_1_Clk_B          |  out|    1|        bram|          v6_1|         array|
|v6_1_Rst_B          |  out|    1|        bram|          v6_1|         array|
|v6_2_Addr_A         |  out|   32|        bram|          v6_2|         array|
|v6_2_EN_A           |  out|    1|        bram|          v6_2|         array|
|v6_2_WEN_A          |  out|    4|        bram|          v6_2|         array|
|v6_2_Din_A          |  out|   32|        bram|          v6_2|         array|
|v6_2_Dout_A         |   in|   32|        bram|          v6_2|         array|
|v6_2_Clk_A          |  out|    1|        bram|          v6_2|         array|
|v6_2_Rst_A          |  out|    1|        bram|          v6_2|         array|
|v6_2_Addr_B         |  out|   32|        bram|          v6_2|         array|
|v6_2_EN_B           |  out|    1|        bram|          v6_2|         array|
|v6_2_WEN_B          |  out|    4|        bram|          v6_2|         array|
|v6_2_Din_B          |  out|   32|        bram|          v6_2|         array|
|v6_2_Dout_B         |   in|   32|        bram|          v6_2|         array|
|v6_2_Clk_B          |  out|    1|        bram|          v6_2|         array|
|v6_2_Rst_B          |  out|    1|        bram|          v6_2|         array|
|v6_3_Addr_A         |  out|   32|        bram|          v6_3|         array|
|v6_3_EN_A           |  out|    1|        bram|          v6_3|         array|
|v6_3_WEN_A          |  out|    4|        bram|          v6_3|         array|
|v6_3_Din_A          |  out|   32|        bram|          v6_3|         array|
|v6_3_Dout_A         |   in|   32|        bram|          v6_3|         array|
|v6_3_Clk_A          |  out|    1|        bram|          v6_3|         array|
|v6_3_Rst_A          |  out|    1|        bram|          v6_3|         array|
|v6_3_Addr_B         |  out|   32|        bram|          v6_3|         array|
|v6_3_EN_B           |  out|    1|        bram|          v6_3|         array|
|v6_3_WEN_B          |  out|    4|        bram|          v6_3|         array|
|v6_3_Din_B          |  out|   32|        bram|          v6_3|         array|
|v6_3_Dout_B         |   in|   32|        bram|          v6_3|         array|
|v6_3_Clk_B          |  out|    1|        bram|          v6_3|         array|
|v6_3_Rst_B          |  out|    1|        bram|          v6_3|         array|
|v6_4_Addr_A         |  out|   32|        bram|          v6_4|         array|
|v6_4_EN_A           |  out|    1|        bram|          v6_4|         array|
|v6_4_WEN_A          |  out|    4|        bram|          v6_4|         array|
|v6_4_Din_A          |  out|   32|        bram|          v6_4|         array|
|v6_4_Dout_A         |   in|   32|        bram|          v6_4|         array|
|v6_4_Clk_A          |  out|    1|        bram|          v6_4|         array|
|v6_4_Rst_A          |  out|    1|        bram|          v6_4|         array|
|v6_4_Addr_B         |  out|   32|        bram|          v6_4|         array|
|v6_4_EN_B           |  out|    1|        bram|          v6_4|         array|
|v6_4_WEN_B          |  out|    4|        bram|          v6_4|         array|
|v6_4_Din_B          |  out|   32|        bram|          v6_4|         array|
|v6_4_Dout_B         |   in|   32|        bram|          v6_4|         array|
|v6_4_Clk_B          |  out|    1|        bram|          v6_4|         array|
|v6_4_Rst_B          |  out|    1|        bram|          v6_4|         array|
|v6_5_Addr_A         |  out|   32|        bram|          v6_5|         array|
|v6_5_EN_A           |  out|    1|        bram|          v6_5|         array|
|v6_5_WEN_A          |  out|    4|        bram|          v6_5|         array|
|v6_5_Din_A          |  out|   32|        bram|          v6_5|         array|
|v6_5_Dout_A         |   in|   32|        bram|          v6_5|         array|
|v6_5_Clk_A          |  out|    1|        bram|          v6_5|         array|
|v6_5_Rst_A          |  out|    1|        bram|          v6_5|         array|
|v6_5_Addr_B         |  out|   32|        bram|          v6_5|         array|
|v6_5_EN_B           |  out|    1|        bram|          v6_5|         array|
|v6_5_WEN_B          |  out|    4|        bram|          v6_5|         array|
|v6_5_Din_B          |  out|   32|        bram|          v6_5|         array|
|v6_5_Dout_B         |   in|   32|        bram|          v6_5|         array|
|v6_5_Clk_B          |  out|    1|        bram|          v6_5|         array|
|v6_5_Rst_B          |  out|    1|        bram|          v6_5|         array|
|v6_6_Addr_A         |  out|   32|        bram|          v6_6|         array|
|v6_6_EN_A           |  out|    1|        bram|          v6_6|         array|
|v6_6_WEN_A          |  out|    4|        bram|          v6_6|         array|
|v6_6_Din_A          |  out|   32|        bram|          v6_6|         array|
|v6_6_Dout_A         |   in|   32|        bram|          v6_6|         array|
|v6_6_Clk_A          |  out|    1|        bram|          v6_6|         array|
|v6_6_Rst_A          |  out|    1|        bram|          v6_6|         array|
|v6_6_Addr_B         |  out|   32|        bram|          v6_6|         array|
|v6_6_EN_B           |  out|    1|        bram|          v6_6|         array|
|v6_6_WEN_B          |  out|    4|        bram|          v6_6|         array|
|v6_6_Din_B          |  out|   32|        bram|          v6_6|         array|
|v6_6_Dout_B         |   in|   32|        bram|          v6_6|         array|
|v6_6_Clk_B          |  out|    1|        bram|          v6_6|         array|
|v6_6_Rst_B          |  out|    1|        bram|          v6_6|         array|
|v6_7_Addr_A         |  out|   32|        bram|          v6_7|         array|
|v6_7_EN_A           |  out|    1|        bram|          v6_7|         array|
|v6_7_WEN_A          |  out|    4|        bram|          v6_7|         array|
|v6_7_Din_A          |  out|   32|        bram|          v6_7|         array|
|v6_7_Dout_A         |   in|   32|        bram|          v6_7|         array|
|v6_7_Clk_A          |  out|    1|        bram|          v6_7|         array|
|v6_7_Rst_A          |  out|    1|        bram|          v6_7|         array|
|v6_7_Addr_B         |  out|   32|        bram|          v6_7|         array|
|v6_7_EN_B           |  out|    1|        bram|          v6_7|         array|
|v6_7_WEN_B          |  out|    4|        bram|          v6_7|         array|
|v6_7_Din_B          |  out|   32|        bram|          v6_7|         array|
|v6_7_Dout_B         |   in|   32|        bram|          v6_7|         array|
|v6_7_Clk_B          |  out|    1|        bram|          v6_7|         array|
|v6_7_Rst_B          |  out|    1|        bram|          v6_7|         array|
|v6_8_Addr_A         |  out|   32|        bram|          v6_8|         array|
|v6_8_EN_A           |  out|    1|        bram|          v6_8|         array|
|v6_8_WEN_A          |  out|    4|        bram|          v6_8|         array|
|v6_8_Din_A          |  out|   32|        bram|          v6_8|         array|
|v6_8_Dout_A         |   in|   32|        bram|          v6_8|         array|
|v6_8_Clk_A          |  out|    1|        bram|          v6_8|         array|
|v6_8_Rst_A          |  out|    1|        bram|          v6_8|         array|
|v6_8_Addr_B         |  out|   32|        bram|          v6_8|         array|
|v6_8_EN_B           |  out|    1|        bram|          v6_8|         array|
|v6_8_WEN_B          |  out|    4|        bram|          v6_8|         array|
|v6_8_Din_B          |  out|   32|        bram|          v6_8|         array|
|v6_8_Dout_B         |   in|   32|        bram|          v6_8|         array|
|v6_8_Clk_B          |  out|    1|        bram|          v6_8|         array|
|v6_8_Rst_B          |  out|    1|        bram|          v6_8|         array|
|v6_9_Addr_A         |  out|   32|        bram|          v6_9|         array|
|v6_9_EN_A           |  out|    1|        bram|          v6_9|         array|
|v6_9_WEN_A          |  out|    4|        bram|          v6_9|         array|
|v6_9_Din_A          |  out|   32|        bram|          v6_9|         array|
|v6_9_Dout_A         |   in|   32|        bram|          v6_9|         array|
|v6_9_Clk_A          |  out|    1|        bram|          v6_9|         array|
|v6_9_Rst_A          |  out|    1|        bram|          v6_9|         array|
|v6_9_Addr_B         |  out|   32|        bram|          v6_9|         array|
|v6_9_EN_B           |  out|    1|        bram|          v6_9|         array|
|v6_9_WEN_B          |  out|    4|        bram|          v6_9|         array|
|v6_9_Din_B          |  out|   32|        bram|          v6_9|         array|
|v6_9_Dout_B         |   in|   32|        bram|          v6_9|         array|
|v6_9_Clk_B          |  out|    1|        bram|          v6_9|         array|
|v6_9_Rst_B          |  out|    1|        bram|          v6_9|         array|
+--------------------+-----+-----+------------+--------------+--------------+

