 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: RIPPLE                              Date:  9-25-2023,  6:48PM
Device Used: XC9572XL-10-VQ64
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
35 /72  ( 49%) 156 /360  ( 43%) 113/216 ( 52%)   23 /72  ( 32%) 44 /52  ( 85%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           0/18        0/54        0/90      10/13
FB2          14/18       43/54       54/90      12/13
FB3           6/18       27/54       22/90      13/14
FB4          15/18       43/54       80/90       9/12
             -----       -----       -----      -----    
             35/72      113/216     156/360     44/52 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   29          29    |  I/O              :    39      46
Output        :   12          12    |  GCK/IO           :     2       3
Bidirectional :    3           3    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     44          44

** Power Data **

There are 35 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RIPPLE.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'ADDR<12>' based upon the LOC
   constraint 'P16'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ADDR<13>' based upon the LOC
   constraint 'P15'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ADDR<11>' based upon the LOC
   constraint 'P17'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<10>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<11>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<9>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CDAC'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'LDS_n'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'ADDR_13_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'ADDR_12_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 15 Outputs **

Signal                      Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                        Pts   Inps          No.  Type    Use     Mode Rate State
DBUS<15>                    8     29    FB2_3   58   I/O     I/O     STD  SLOW RESET
IDEBUF_OE                   10    19    FB2_4   59   I/O     O       STD  SLOW 
DTACK_n                     0     0     FB2_10  1    I/O     O       STD  SLOW 
OVR_n_1                     0     0     FB3_6   34   I/O     O       STD  SLOW 
IDE_ROMEN                   15    17    FB3_11  33   I/O     O       STD  SLOW 
OVR_n_2                     0     0     FB3_14  35   I/O     O       STD  SLOW 
CFGOUT_n                    3     10    FB3_16  42   I/O     O       STD  SLOW SET
SLAVE_n                     9     15    FB4_2   43   I/O     O       STD  SLOW 
IOR_n                       1     3     FB4_5   44   I/O     O       STD  SLOW 
IDECS2_n                    8     18    FB4_6   49   I/O     O       STD  SLOW 
IOW_n                       1     4     FB4_8   45   I/O     O       STD  SLOW 
DBUS<12>                    8     30    FB4_12  52   I/O     O       STD  SLOW RESET
IDECS1_n                    8     18    FB4_14  50   I/O     O       STD  SLOW 
DBUS<13>                    7     29    FB4_15  56   I/O     I/O     STD  SLOW RESET
DBUS<14>                    8     29    FB4_17  57   I/O     I/O     STD  SLOW RESET

** 20 Buried Nodes **

Signal                      Total Total Loc     Pwr  Reg Init
Name                        Pts   Inps          Mode State
ide_enable                  3     9     FB2_1   STD  RESET
RESET_CNTR<2>               3     6     FB2_5   STD  RESET
RESET_CNTR<1>               3     5     FB2_6   STD  RESET
RESET_CNTR<0>               3     4     FB2_7   STD  RESET
IDE/as_delay<1>             3     10    FB2_8   STD  RESET
IDE/S3_n                    3     9     FB2_9   STD  RESET
AUTOCONFIG/shutup           3     31    FB2_11  STD  RESET
AUTOCONFIG/ide_base<2>      4     32    FB2_12  STD  RESET
AUTOCONFIG/ide_base<1>      4     32    FB2_13  STD  RESET
AUTOCONFIG/ide_base<0>      4     32    FB2_14  STD  RESET
RESET_CNTR<3>               3     7     FB2_18  STD  RESET
ide_enable/ide_enable_CLKF  2     2     FB3_17  STD  
IDE/S3_n/IDE/S3_n_CLKF      2     2     FB3_18  STD  
IDE/ide_enabled             10    24    FB4_1   STD  RESET
RESET_CNTR<6>               3     9     FB4_4   STD  RESET
RESET_CNTR<5>               3     9     FB4_7   STD  RESET
AS_n_S4                     3     10    FB4_9   STD  RESET
AUTOCONFIG/dtack            5     22    FB4_10  STD  RESET
RESET_CNTR<4>               3     8     FB4_16  STD  RESET
AUTOCONFIG/ide_configured   3     31    FB4_18  STD  RESET

** 29 Inputs **

Signal                      Loc     Pin  Pin     Pin     
Name                                No.  Type    Use     
ADDR<18>                    FB1_2   8    I/O     I
ADDR<15>                    FB1_3   12   I/O     I
ADDR<14>                    FB1_4   13   I/O     I
ADDR<17>                    FB1_5   9    I/O     I
ADDR<16>                    FB1_6   10   I/O     I
BERR_n                      FB1_8   11   I/O     I
ADDR<13>                    FB1_9   15   GCK/I/O I
ADDR<12>                    FB1_11  16   GCK/I/O I
ADDR<2>                     FB1_12  23   I/O     I
ADDR<1>                     FB1_17  20   I/O     I
AS_n                        FB2_2   60   I/O     I
UDS_n                       FB2_5   61   I/O     I
RW                          FB2_8   63   I/O     I
RESET_n                     FB2_9   64   GSR/I/O I
ADDR<23>                    FB2_11  2    GTS/I/O I
ADDR<21>                    FB2_12  4    I/O     I
ADDR<22>                    FB2_14  5    GTS/I/O I
ADDR<20>                    FB2_15  6    I/O     I
ADDR<19>                    FB2_17  7    I/O     I
ADDR<8>                     FB3_2   22   I/O     I
ADDR<4>                     FB3_3   31   I/O     I
ADDR<5>                     FB3_4   32   I/O     I
ADDR<7>                     FB3_5   24   I/O     I
ADDR<3>                     FB3_8   25   I/O     I
ADDR<6>                     FB3_9   27   I/O     I
C3n                         FB3_10  39   I/O     I
CFGIN_n                     FB3_12  40   I/O     I
C1n                         FB3_17  38   I/O     I
IDE_OFF_n                   FB4_10  51   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   8     I/O     I
(unused)              0       0     0   5     FB1_3   12    I/O     I
(unused)              0       0     0   5     FB1_4   13    I/O     I
(unused)              0       0     0   5     FB1_5   9     I/O     I
(unused)              0       0     0   5     FB1_6   10    I/O     I
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   11    I/O     I
(unused)              0       0     0   5     FB1_9   15    GCK/I/O I
(unused)              0       0     0   5     FB1_10  18    I/O     
(unused)              0       0     0   5     FB1_11  16    GCK/I/O I
(unused)              0       0     0   5     FB1_12  23    I/O     I
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  17    GCK/I/O 
(unused)              0       0     0   5     FB1_15  19    I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  20    I/O     I
(unused)              0       0     0   5     FB1_18        (b)     
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               43/11
Number of signals used by logic mapping into function block:  43
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
ide_enable            3       0     0   2     FB2_1         (b)     (b)
(unused)              0       0   \/4   1     FB2_2   60    I/O     I
DBUS<15>              8       4<- \/1   0     FB2_3   58    I/O     I/O
IDEBUF_OE            10       5<-   0   0     FB2_4   59    I/O     O
RESET_CNTR<2>         3       2<- /\4   0     FB2_5   61    I/O     I
RESET_CNTR<1>         3       0   /\2   0     FB2_6   62    I/O     (b)
RESET_CNTR<0>         3       0     0   2     FB2_7         (b)     (b)
IDE/as_delay<1>       3       0     0   2     FB2_8   63    I/O     I
IDE/S3_n              3       0     0   2     FB2_9   64    GSR/I/O I
DTACK_n               0       0     0   5     FB2_10  1     I/O     O
AUTOCONFIG/shutup     3       0     0   2     FB2_11  2     GTS/I/O I
AUTOCONFIG/ide_base<2>
                      4       0     0   1     FB2_12  4     I/O     I
AUTOCONFIG/ide_base<1>
                      4       0     0   1     FB2_13        (b)     (b)
AUTOCONFIG/ide_base<0>
                      4       0     0   1     FB2_14  5     GTS/I/O I
(unused)              0       0     0   5     FB2_15  6     I/O     I
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  7     I/O     I
RESET_CNTR<3>         3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>          16: ADDR<8>                    30: DBUS<15>.PIN 
  2: ADDR<17>          17: AS_n                       31: DBUS<14>.PIN 
  3: ADDR<18>          18: AS_n_S4                    32: DBUS<13>.PIN 
  4: ADDR<19>          19: AUTOCONFIG/dtack           33: RESET_CNTR<0> 
  5: ADDR<1>           20: AUTOCONFIG/ide_base<0>     34: RESET_CNTR<1> 
  6: ADDR<20>          21: AUTOCONFIG/ide_base<1>     35: RESET_CNTR<2> 
  7: ADDR<21>          22: AUTOCONFIG/ide_base<2>     36: RESET_CNTR<3> 
  8: ADDR<22>          23: AUTOCONFIG/ide_configured  37: RESET_CNTR<4> 
  9: ADDR<23>          24: AUTOCONFIG/shutup          38: RESET_CNTR<5> 
 10: ADDR<2>           25: BERR_n                     39: RESET_CNTR<6> 
 11: ADDR<3>           26: CFGIN_n                    40: RESET_n 
 12: ADDR<4>           27: CFGOUT_n                   41: RW 
 13: ADDR<5>           28: IDE/S3_n/IDE/S3_n_CLKF     42: UDS_n 
 14: ADDR<6>           29: IDE_OFF_n                  43: ide_enable/ide_enable_CLKF 
 15: ADDR<7>          

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
ide_enable           ............................X...XXXXXXX...X....... 9
DBUS<15>             XXXXXXXXXXXXXXXXX........XX.....XXXXXXXXX.X....... 29
IDEBUF_OE            XXXX.XXXX.......XX.XXXX.XXX............XX......... 19
RESET_CNTR<2>        ................................XXX...XX..X....... 6
RESET_CNTR<1>        ................................XX....XX..X....... 5
RESET_CNTR<0>        ................................X.....XX..X....... 4
IDE/as_delay<1>      ................XX..............XXXXXXX...X....... 10
IDE/S3_n             ................X..........X....XXXXXXX........... 9
DTACK_n              .................................................. 0
AUTOCONFIG/shutup    XXXXXXXXXXXXXXXXX.X....X.XX.....XXXXXXX.XXX....... 31
AUTOCONFIG/ide_base<2> 
                     XXXXXXXXXXXXXXXXX.X...X..XX..X..XXXXXXX.XXX....... 32
AUTOCONFIG/ide_base<1> 
                     XXXXXXXXXXXXXXXXX.X...X..XX...X.XXXXXXX.XXX....... 32
AUTOCONFIG/ide_base<0> 
                     XXXXXXXXXXXXXXXXX.X...X..XX....XXXXXXXX.XXX....... 32
RESET_CNTR<3>        ................................XXXX..XX..X....... 7
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               27/27
Number of signals used by logic mapping into function block:  27
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   22    I/O     I
(unused)              0       0     0   5     FB3_3   31    I/O     I
(unused)              0       0     0   5     FB3_4   32    I/O     I
(unused)              0       0     0   5     FB3_5   24    I/O     I
OVR_n_1               0       0     0   5     FB3_6   34    I/O     O
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   25    I/O     I
(unused)              0       0     0   5     FB3_9   27    I/O     I
(unused)              0       0   \/5   0     FB3_10  39    I/O     I
IDE_ROMEN            15      10<-   0   0     FB3_11  33    I/O     O
(unused)              0       0   /\5   0     FB3_12  40    I/O     I
(unused)              0       0     0   5     FB3_13        (b)     
OVR_n_2               0       0     0   5     FB3_14  35    I/O     O
(unused)              0       0     0   5     FB3_15  36    I/O     
CFGOUT_n              3       0     0   2     FB3_16  42    I/O     O
ide_enable/ide_enable_CLKF
                      2       0     0   3     FB3_17  38    I/O     I
IDE/S3_n/IDE/S3_n_CLKF
                      2       0     0   3     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<12>          10: ADDR<23>                   19: CFGOUT_n 
  2: ADDR<13>          11: AS_n                       20: IDE/ide_enabled 
  3: ADDR<16>          12: AUTOCONFIG/ide_base<0>     21: RESET_CNTR<0> 
  4: ADDR<17>          13: AUTOCONFIG/ide_base<1>     22: RESET_CNTR<1> 
  5: ADDR<18>          14: AUTOCONFIG/ide_base<2>     23: RESET_CNTR<2> 
  6: ADDR<19>          15: AUTOCONFIG/ide_configured  24: RESET_CNTR<3> 
  7: ADDR<20>          16: AUTOCONFIG/shutup          25: RESET_CNTR<4> 
  8: ADDR<21>          17: C1n                        26: RESET_CNTR<5> 
  9: ADDR<22>          18: C3n                        27: RESET_CNTR<6> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
OVR_n_1              ........................................ 0
IDE_ROMEN            XXXXXXXXXXXXXXX...XX.................... 17
OVR_n_2              ........................................ 0
CFGOUT_n             ..........X...XX....XXXXXXX............. 10
ide_enable/ide_enable_CLKF 
                     ................XX...................... 2
IDE/S3_n/IDE/S3_n_CLKF 
                     ................XX...................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               43/11
Number of signals used by logic mapping into function block:  43
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IDE/ide_enabled      10       5<-   0   0     FB4_1         (b)     (b)
SLAVE_n               9       7<- /\3   0     FB4_2   43    I/O     O
(unused)              0       0   /\5   0     FB4_3   46    I/O     (b)
RESET_CNTR<6>         3       0   /\2   0     FB4_4   47    I/O     (b)
IOR_n                 1       0   \/1   3     FB4_5   44    I/O     O
IDECS2_n              8       3<-   0   0     FB4_6   49    I/O     O
RESET_CNTR<5>         3       0   /\2   0     FB4_7         (b)     (b)
IOW_n                 1       0     0   4     FB4_8   45    I/O     O
AS_n_S4               3       0     0   2     FB4_9         (b)     (b)
AUTOCONFIG/dtack      5       0     0   0     FB4_10  51    I/O     I
(unused)              0       0   \/4   1     FB4_11  48    I/O     (b)
DBUS<12>              8       4<- \/1   0     FB4_12  52    I/O     O
(unused)              0       0   \/5   0     FB4_13        (b)     (b)
IDECS1_n              8       6<- \/3   0     FB4_14  50    I/O     O
DBUS<13>              7       3<- \/1   0     FB4_15  56    I/O     I/O
RESET_CNTR<4>         3       1<- \/3   0     FB4_16        (b)     (b)
DBUS<14>              8       3<-   0   0     FB4_17  57    I/O     I/O
AUTOCONFIG/ide_configured
                      3       0   \/2   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<12>          16: ADDR<4>                    30: IDE/as_delay<1> 
  2: ADDR<13>          17: ADDR<5>                    31: IDE/ide_enabled 
  3: ADDR<14>          18: ADDR<6>                    32: RESET_CNTR<0> 
  4: ADDR<15>          19: ADDR<7>                    33: RESET_CNTR<1> 
  5: ADDR<16>          20: ADDR<8>                    34: RESET_CNTR<2> 
  6: ADDR<17>          21: AS_n                       35: RESET_CNTR<3> 
  7: ADDR<18>          22: AUTOCONFIG/dtack           36: RESET_CNTR<4> 
  8: ADDR<19>          23: AUTOCONFIG/ide_base<0>     37: RESET_CNTR<5> 
  9: ADDR<1>           24: AUTOCONFIG/ide_base<1>     38: RESET_CNTR<6> 
 10: ADDR<20>          25: AUTOCONFIG/ide_base<2>     39: RESET_n 
 11: ADDR<21>          26: AUTOCONFIG/ide_configured  40: RW 
 12: ADDR<22>          27: CFGIN_n                    41: UDS_n 
 13: ADDR<23>          28: CFGOUT_n                   42: ide_enable 
 14: ADDR<2>           29: IDE/S3_n                   43: ide_enable/ide_enable_CLKF 
 15: ADDR<3>          

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
IDE/ide_enabled      .....XXX.XXXX.........XXXX.XX.XXXXXXXX.XX.X....... 24
SLAVE_n              ....XXXX.XXXX.......X.XXXXXX...................... 15
RESET_CNTR<6>        ...............................XXXXXXXX...X....... 9
IOR_n                ....................X.......X..........X.......... 3
IDECS2_n             XXXXXXXX.XXXX.........XXXX.X..X................... 18
RESET_CNTR<5>        ...............................XXXXXXXX...X....... 9
IOW_n                ....................X.......XX.........X.......... 4
AS_n_S4              ....................X.......X..XXXXXXX....X....... 10
AUTOCONFIG/dtack     ....XXXX.XXXX.......XX....XX...XXXXXXX.XX.X....... 22
DBUS<12>             ....XXXXXXXXXXXXXXXXX.....XX...XXXXXXXXX.XX....... 30
IDECS1_n             XXXXXXXX.XXXX.........XXXX.X..X................... 18
DBUS<13>             ....XXXXXXXXXXXXXXXXX.....XX...XXXXXXXXX..X....... 29
RESET_CNTR<4>        ...............................XXXXX.XX...X....... 8
DBUS<14>             ....XXXXXXXXXXXXXXXXX.....XX...XXXXXXXXX..X....... 29
AUTOCONFIG/ide_configured 
                     ....XXXXXXXXXXXXXXXXXX...XXX...XXXXXXX.XX.X....... 31
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

!AS_n_S4.D = !AS_n & !IDE/S3_n;
   AS_n_S4.CLK = ide_enable/ide_enable_CLKF;
   AS_n_S4.AP = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;    

AUTOCONFIG/dtack.D = AUTOCONFIG/dtack & !AS_n
	# !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & ADDR<23> & ADDR<22> & ADDR<21> & 
	ADDR<19> & !AS_n & CFGOUT_n
	# !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	!AS_n & CFGOUT_n;
   AUTOCONFIG/dtack.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/dtack.AR = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;    

AUTOCONFIG/ide_base<0>.D = DBUS<13>.PIN;
   AUTOCONFIG/ide_base<0>.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/ide_base<0>.AR = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;
   AUTOCONFIG/ide_base<0>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/ide_configured & CFGOUT_n;    

AUTOCONFIG/ide_base<1>.D = DBUS<14>.PIN;
   AUTOCONFIG/ide_base<1>.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/ide_base<1>.AR = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;
   AUTOCONFIG/ide_base<1>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/ide_configured & CFGOUT_n;    

AUTOCONFIG/ide_base<2>.D = DBUS<15>.PIN;
   AUTOCONFIG/ide_base<2>.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/ide_base<2>.AR = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;
   AUTOCONFIG/ide_base<2>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/ide_configured & CFGOUT_n;    

AUTOCONFIG/ide_configured.D = Vcc;
   AUTOCONFIG/ide_configured.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/ide_configured.AR = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;
   AUTOCONFIG/ide_configured.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & !ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/ide_configured & CFGOUT_n;    

AUTOCONFIG/shutup.D = Vcc;
   AUTOCONFIG/shutup.CLK = ide_enable/ide_enable_CLKF;
   AUTOCONFIG/shutup.AR = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;
   AUTOCONFIG/shutup.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & !UDS_n & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<2> & !ADDR<1> & !AUTOCONFIG/dtack & ADDR<23> & 
	ADDR<22> & ADDR<21> & ADDR<19> & !RW & !AS_n & ADDR<6> & 
	ADDR<3> & !AUTOCONFIG/shutup & CFGOUT_n;    

CFGOUT_n.D = !AUTOCONFIG/ide_configured & !AUTOCONFIG/shutup;
   CFGOUT_n.CLK = AS_n;
   CFGOUT_n.AP = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;    

!DBUS<12>.D = ;Imported pterms FB4_11
	  !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<6> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & !ADDR<3> & !ide_enable
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<1> & !ADDR<6> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	!ADDR<2> & !ADDR<1> & !ADDR<6> & !ADDR<3>;
   DBUS<12>.CLK = ide_enable/ide_enable_CLKF;
   DBUS<12>.AR = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;
   DBUS<12>.OE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	RESET_n & CFGOUT_n;
   DBUS<12>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	!AS_n & CFGOUT_n;    

!DBUS<13>.D = ;Imported pterms FB4_14
	  !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & !ADDR<1> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<6> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	ADDR<2> & ADDR<1> & !ADDR<6> & !ADDR<3>;
   DBUS<13>.CLK = ide_enable/ide_enable_CLKF;
   DBUS<13>.AR = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;
   DBUS<13>.OE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	RESET_n & CFGOUT_n;
   DBUS<13>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	!AS_n & CFGOUT_n;    

!DBUS<14>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<2> & 
	ADDR<1> & !ADDR<6> & !ADDR<3>
;Imported pterms FB4_16
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<6> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<1> & !ADDR<6> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	ADDR<2> & !ADDR<1> & !ADDR<6> & !ADDR<3>;
   DBUS<14>.CLK = ide_enable/ide_enable_CLKF;
   DBUS<14>.AR = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;
   DBUS<14>.OE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	RESET_n & CFGOUT_n;
   DBUS<14>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	!AS_n & CFGOUT_n;    

!DBUS<15>.D = ;Imported pterms FB2_2
	  !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<1> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<2> & ADDR<6> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & ADDR<5> & !ADDR<4> & 
	ADDR<2> & ADDR<1> & !ADDR<6> & ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	ADDR<2> & ADDR<1> & !ADDR<6> & !ADDR<3>;
   DBUS<15>.CLK = ide_enable/ide_enable_CLKF;
   DBUS<15>.AR = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;
   DBUS<15>.OE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	RESET_n & CFGOUT_n;
   DBUS<15>.CE = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & RW & 
	!AS_n & CFGOUT_n;    

DTACK_n = Gnd;
   DTACK_n.OE = Gnd;    

IDE/S3_n.D = AS_n;
   IDE/S3_n.CLK = IDE/S3_n/IDE/S3_n_CLKF;
   IDE/S3_n.AP = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;    

IDE/S3_n/IDE/S3_n_CLKF = C1n
	$ C3n;    

!IDE/as_delay<1>.D = !AS_n & !AS_n_S4;
   IDE/as_delay<1>.CLK = ide_enable/ide_enable_CLKF;
   IDE/as_delay<1>.AP = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;    

IDE/ide_enabled.T = !ADDR<20> & ADDR<18> & ADDR<17> & !UDS_n & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/S3_n & !IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & ADDR<18> & !ADDR<17> & !UDS_n & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/S3_n & !IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & ADDR<17> & !UDS_n & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/S3_n & !IDE/ide_enabled & !CFGOUT_n
;Imported pterms FB4_2
	# !ADDR<20> & ADDR<18> & !ADDR<17> & !UDS_n & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<19> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/S3_n & !IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & ADDR<17> & !UDS_n & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<19> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/S3_n & !IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & !ADDR<17> & !UDS_n & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<19> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/S3_n & !IDE/ide_enabled & !CFGOUT_n
;Imported pterms FB4_18
	# !ADDR<20> & ADDR<18> & ADDR<17> & !UDS_n & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<19> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/S3_n & !IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & !ADDR<17> & !UDS_n & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/S3_n & !IDE/ide_enabled & !CFGOUT_n;
   IDE/ide_enabled.CLK = ide_enable/ide_enable_CLKF;
   IDE/ide_enabled.AR = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;    

!IDEBUF_OE = !RW
	# !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & 
	!AS_n & RESET_n & !AS_n_S4 & BERR_n & CFGOUT_n
	# !ADDR<20> & ADDR<18> & ADDR<17> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & RESET_n & !AS_n_S4 & BERR_n & !CFGOUT_n
	# !ADDR<20> & ADDR<18> & !ADDR<17> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & RESET_n & !AS_n_S4 & BERR_n & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & ADDR<17> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & RESET_n & !AS_n_S4 & BERR_n & !CFGOUT_n
;Imported pterms FB2_3
	# !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & RESET_n & !AS_n_S4 & BERR_n & !CFGOUT_n
;Imported pterms FB2_5
	# !ADDR<20> & ADDR<18> & ADDR<17> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & RESET_n & !AS_n_S4 & BERR_n & !CFGOUT_n
	# !ADDR<20> & ADDR<18> & !ADDR<17> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & RESET_n & !AS_n_S4 & BERR_n & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & ADDR<17> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & RESET_n & !AS_n_S4 & BERR_n & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & RESET_n & !AS_n_S4 & BERR_n & !CFGOUT_n;    

!IDECS1_n = !ADDR<20> & ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & !ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & ADDR<19> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & !ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & ADDR<19> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
;Imported pterms FB4_13
	# !ADDR<20> & ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & !ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & !ADDR<19> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & !ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & ADDR<19> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & !ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & !ADDR<19> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & !ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & !ADDR<19> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & !ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & ADDR<19> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
;Imported pterms FB4_12
	# !ADDR<20> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & !ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & !ADDR<19> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n;    

!IDECS2_n = !ADDR<20> & ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & ADDR<19> & !ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & !ADDR<19> & !ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & ADDR<19> & !ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & ADDR<19> & !ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & ADDR<19> & !ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
;Imported pterms FB4_5
	# !ADDR<20> & !ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & !ADDR<19> & !ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
;Imported pterms FB4_7
	# !ADDR<20> & ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & !ADDR<19> & !ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<15> & !ADDR<14> & ADDR<13> & ADDR<23> & ADDR<22> & 
	ADDR<21> & !ADDR<19> & !ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !CFGOUT_n;    

IDE_ROMEN = ADDR<20>
	# !ADDR<23>
	# !ADDR<22>
	# !AUTOCONFIG/ide_configured
	# CFGOUT_n
;Imported pterms FB3_10
	# !ADDR<21>
	# AS_n
	# ADDR<18> & !AUTOCONFIG/ide_base<1>
	# !ADDR<18> & AUTOCONFIG/ide_base<1>
	# ADDR<17> & !AUTOCONFIG/ide_base<0>
;Imported pterms FB3_12
	# !ADDR<17> & AUTOCONFIG/ide_base<0>
	# AUTOCONFIG/ide_base<2> & !ADDR<19>
	# !AUTOCONFIG/ide_base<2> & ADDR<19>
	# !ADDR<16> & ADDR<13> & !ADDR<12> & 
	IDE/ide_enabled
	# !ADDR<16> & !ADDR<13> & ADDR<12> & 
	IDE/ide_enabled;    

!IOR_n = RW & !AS_n & !IDE/S3_n;    

!IOW_n = !RW & !AS_n & !IDE/S3_n & IDE/as_delay<1>;    

OVR_n_1 = Gnd;
   OVR_n_1.OE = Gnd;    

OVR_n_2 = Gnd;
   OVR_n_2.OE = Gnd;    

RESET_CNTR<0>.D = RESET_CNTR<0> & !RESET_n & RESET_CNTR<6>
	# !RESET_CNTR<0> & !RESET_n & !RESET_CNTR<6>;
   RESET_CNTR<0>.CLK = ide_enable/ide_enable_CLKF;    

RESET_CNTR<1>.T = RESET_n & RESET_CNTR<1>
	# RESET_CNTR<0> & !RESET_n & !RESET_CNTR<6>;
   RESET_CNTR<1>.CLK = ide_enable/ide_enable_CLKF;    

RESET_CNTR<2>.T = ;Imported pterms FB2_6
	  RESET_n & RESET_CNTR<2>
	# RESET_CNTR<0> & !RESET_n & RESET_CNTR<1> & 
	!RESET_CNTR<6>;
   RESET_CNTR<2>.CLK = ide_enable/ide_enable_CLKF;    

RESET_CNTR<3>.T = RESET_n & RESET_CNTR<3>
	# RESET_CNTR<0> & !RESET_n & RESET_CNTR<1> & 
	RESET_CNTR<2> & !RESET_CNTR<6>;
   RESET_CNTR<3>.CLK = ide_enable/ide_enable_CLKF;    

RESET_CNTR<4>.T = RESET_CNTR<0> & !RESET_n & RESET_CNTR<1> & 
	RESET_CNTR<2> & RESET_CNTR<3> & !RESET_CNTR<6>
;Imported pterms FB4_15
	# RESET_n & RESET_CNTR<4>;
   RESET_CNTR<4>.CLK = ide_enable/ide_enable_CLKF;    

RESET_CNTR<5>.T = RESET_n & RESET_CNTR<5>
	# RESET_CNTR<0> & !RESET_n & RESET_CNTR<1> & 
	RESET_CNTR<2> & RESET_CNTR<3> & RESET_CNTR<4> & !RESET_CNTR<6>;
   RESET_CNTR<5>.CLK = ide_enable/ide_enable_CLKF;    

RESET_CNTR<6>.D = !RESET_n & RESET_CNTR<6>
	# RESET_CNTR<0> & !RESET_n & RESET_CNTR<1> & 
	RESET_CNTR<2> & RESET_CNTR<3> & RESET_CNTR<4> & RESET_CNTR<5>;
   RESET_CNTR<6>.CLK = ide_enable/ide_enable_CLKF;    

!SLAVE_n = !CFGIN_n & !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & 
	!AS_n & CFGOUT_n
	# !ADDR<20> & ADDR<18> & ADDR<17> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & !CFGOUT_n
;Imported pterms FB4_3
	# !ADDR<20> & ADDR<18> & ADDR<17> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & !CFGOUT_n
	# !ADDR<20> & ADDR<18> & !ADDR<17> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & ADDR<17> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & ADDR<17> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & !CFGOUT_n
;Imported pterms FB4_4
	# !ADDR<20> & ADDR<18> & !ADDR<17> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & !CFGOUT_n
	# !ADDR<20> & !ADDR<18> & !ADDR<17> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<19> & !AS_n & 
	AUTOCONFIG/ide_configured & !CFGOUT_n;    

ide_enable.D = IDE_OFF_n;
   ide_enable.CLK = ide_enable/ide_enable_CLKF;
   ide_enable.CE = !RESET_CNTR<0> & !RESET_CNTR<1> & !RESET_CNTR<2> & 
	!RESET_CNTR<3> & !RESET_CNTR<4> & !RESET_CNTR<5> & RESET_CNTR<6>;    

!ide_enable/ide_enable_CLKF = C1n
	$ C3n;    

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ64


   -----------------------------------------------  
  /48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 \
 | 49                                           32 | 
 | 50                                           31 | 
 | 51                                           30 | 
 | 52                                           29 | 
 | 53                                           28 | 
 | 54                                           27 | 
 | 55                                           26 | 
 | 56              XC9572XL-10-VQ64             25 | 
 | 57                                           24 | 
 | 58                                           23 | 
 | 59                                           22 | 
 | 60                                           21 | 
 | 61                                           20 | 
 | 62                                           19 | 
 | 63                                           18 | 
 | 64                                           17 | 
 \ 1  2  3  4  5  6  7  8  9  10 11 12 13 14 15 16 /
   -----------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 DTACK_n                          33 IDE_ROMEN                     
  2 ADDR<23>                         34 OVR_n_1                       
  3 VCC                              35 OVR_n_2                       
  4 ADDR<21>                         36 KPR                           
  5 ADDR<22>                         37 VCC                           
  6 ADDR<20>                         38 C1n                           
  7 ADDR<19>                         39 C3n                           
  8 ADDR<18>                         40 CFGIN_n                       
  9 ADDR<17>                         41 GND                           
 10 ADDR<16>                         42 CFGOUT_n                      
 11 BERR_n                           43 SLAVE_n                       
 12 ADDR<15>                         44 IOR_n                         
 13 ADDR<14>                         45 IOW_n                         
 14 GND                              46 KPR                           
 15 ADDR<13>                         47 KPR                           
 16 ADDR<12>                         48 KPR                           
 17 KPR                              49 IDECS2_n                      
 18 KPR                              50 IDECS1_n                      
 19 KPR                              51 IDE_OFF_n                     
 20 ADDR<1>                          52 DBUS<12>                      
 21 GND                              53 TDO                           
 22 ADDR<8>                          54 GND                           
 23 ADDR<2>                          55 VCC                           
 24 ADDR<7>                          56 DBUS<13>                      
 25 ADDR<3>                          57 DBUS<14>                      
 26 VCC                              58 DBUS<15>                      
 27 ADDR<6>                          59 IDEBUF_OE                     
 28 TDI                              60 AS_n                          
 29 TMS                              61 UDS_n                         
 30 TCK                              62 KPR                           
 31 ADDR<4>                          63 RW                            
 32 ADDR<5>                          64 RESET_n                       


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC9572XL-10-VQ64
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : SLOW
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
