<DOC>
<DOCNO>
EP-0002364
</DOCNO>
<TEXT>
<DATE>
19790613
</DATE>
<IPC-CLASSIFICATIONS>
G11C-11/40 H01L-27/04 H01L-21/822 H01L-21/8244 H01L-27/06 H01L-27/11 H01L-23/52 G11C-11/412 H01L-21/02 <main>H01L-27/10</main> H01L-21/3205 H01L-21/70 
</IPC-CLASSIFICATIONS>
<TITLE>
integrated semiconductor device and process for producing it.
</TITLE>
<APPLICANT>
fujitsu ltdjp<sep>fujitsu limited<sep>fujitsu limited1015, kamikodanaka, nakahara-kukawasaki-shi, kanagawa 211jp<sep>fujitsu limited<sep>
</APPLICANT>
<INVENTOR>
shirai kazunari<sep>tanaka izumi<sep>shirai, kazunari<sep>tanaka, izumi<sep>shirai, kazunari32 tsukimidai hodogaya-kuyokohama-shi kanagawa-kenjp<sep>tanaka, izumi2-11 fujizuka 2-chome kohoku-kuyokohama-shi kanagawajp<sep>shirai, kazunari<sep>tanaka, izumi<sep>shirai, kazunari32 tsukimidai hodogaya-kuyokohama-shi kanagawa-kenjp<sep>tanaka, izumi2-11 fujizuka 2-chome kohoku-kuyokohama-shi kanagawajp<sep>
</INVENTOR>
<ABSTRACT>
in a semiconductor device, a polycrystalline semiconductor  layer (e. g.  silicon) is used for a resistor element of the  device instead of a conventional, diffused resistor or a  channel resistor, in which the channel resistance of an mos  transistor is utilised as the resistor.  the length of the  polycrystalline silicon layer (21c) used for the  resistor element (r1) is predetermined by the other polycrystalline  silicon layer (24), formed above the resistor element.   the structure of the semiconductor device according to the  present invention is suited for a high density integrated  circuit.  
</ABSTRACT>
</TEXT>
</DOC>
