$date
	Fri Sep 20 15:55:37 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module count_testbench $end
$var wire 16 ! out [15:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ reset $end
$var reg 1 % up $end
$scope module tu $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 16 & out_data [15:0] $end
$var wire 1 $ reset $end
$var wire 1 % up $end
$var reg 16 ' out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
0%
0$
0#
0"
b0 !
$end
#10
1"
#11
1$
#20
0"
#30
1"
#31
0$
1%
1#
#40
0"
#50
b1 !
b1 &
b1 '
1"
#60
0"
#70
b10 !
b10 &
b10 '
1"
#80
0"
#90
b11 !
b11 &
b11 '
1"
#100
0"
#110
b100 !
b100 &
b100 '
1"
#120
0"
#130
b101 !
b101 &
b101 '
1"
#140
0"
#150
b110 !
b110 &
b110 '
1"
#160
0"
#170
b111 !
b111 &
b111 '
1"
#180
0"
#190
b1000 !
b1000 &
b1000 '
1"
#200
0"
#210
b1001 !
b1001 &
b1001 '
1"
#220
0"
#230
b1010 !
b1010 &
b1010 '
1"
#240
0"
#250
b1011 !
b1011 &
b1011 '
1"
#260
0"
#270
b1100 !
b1100 &
b1100 '
1"
#280
0"
#290
b1101 !
b1101 &
b1101 '
1"
#300
0"
#310
b1110 !
b1110 &
b1110 '
1"
#320
0"
#330
b1111 !
b1111 &
b1111 '
1"
#340
0"
#350
b10000 !
b10000 &
b10000 '
1"
#360
0"
#370
b10001 !
b10001 &
b10001 '
1"
#380
0"
#390
b10010 !
b10010 &
b10010 '
1"
#400
0"
#410
b10011 !
b10011 &
b10011 '
1"
#420
0"
#430
b10100 !
b10100 &
b10100 '
1"
#440
0"
#450
b10101 !
b10101 &
b10101 '
1"
#460
0"
#470
b10110 !
b10110 &
b10110 '
1"
#480
0"
#490
b10111 !
b10111 &
b10111 '
1"
#500
0"
#510
b11000 !
b11000 &
b11000 '
1"
#520
0"
#530
b11001 !
b11001 &
b11001 '
1"
#540
0"
#550
b11010 !
b11010 &
b11010 '
1"
#560
0"
#570
b11011 !
b11011 &
b11011 '
1"
#580
0"
#590
b11100 !
b11100 &
b11100 '
1"
#600
0"
#610
b11101 !
b11101 &
b11101 '
1"
#620
0"
#630
b11110 !
b11110 &
b11110 '
1"
#640
0"
#650
b11111 !
b11111 &
b11111 '
1"
#660
0"
#670
b100000 !
b100000 &
b100000 '
1"
#680
0"
#690
b100001 !
b100001 &
b100001 '
1"
#700
0"
#710
b100010 !
b100010 &
b100010 '
1"
#720
0"
#730
b100011 !
b100011 &
b100011 '
1"
#740
0"
#750
b100100 !
b100100 &
b100100 '
1"
#760
0"
#770
b100101 !
b100101 &
b100101 '
1"
#780
0"
#790
b100110 !
b100110 &
b100110 '
1"
#800
0"
#810
b100111 !
b100111 &
b100111 '
1"
#820
0"
#830
b101000 !
b101000 &
b101000 '
1"
#840
0"
#850
b101001 !
b101001 &
b101001 '
1"
#860
0"
#870
b101010 !
b101010 &
b101010 '
1"
#880
0"
#890
b101011 !
b101011 &
b101011 '
1"
#900
0"
#910
b101100 !
b101100 &
b101100 '
1"
#920
0"
#930
b101101 !
b101101 &
b101101 '
1"
#940
0"
#950
b101110 !
b101110 &
b101110 '
1"
#960
0"
#970
b101111 !
b101111 &
b101111 '
1"
#980
0"
#990
b110000 !
b110000 &
b110000 '
1"
#1000
0"
#1010
b110001 !
b110001 &
b110001 '
1"
#1020
0"
#1030
b110010 !
b110010 &
b110010 '
1"
#1040
0"
#1050
b110011 !
b110011 &
b110011 '
1"
#1051
0%
#1060
0"
#1070
b110010 !
b110010 &
b110010 '
1"
#1080
0"
#1090
b110001 !
b110001 &
b110001 '
1"
#1100
0"
#1110
b110000 !
b110000 &
b110000 '
1"
#1120
0"
#1130
b101111 !
b101111 &
b101111 '
1"
#1140
0"
#1150
b101110 !
b101110 &
b101110 '
1"
#1160
0"
#1170
b101101 !
b101101 &
b101101 '
1"
#1180
0"
#1190
b101100 !
b101100 &
b101100 '
1"
#1200
0"
#1210
b101011 !
b101011 &
b101011 '
1"
#1220
0"
#1230
b101010 !
b101010 &
b101010 '
1"
#1240
0"
#1250
b101001 !
b101001 &
b101001 '
1"
#1260
0"
#1270
b101000 !
b101000 &
b101000 '
1"
#1280
0"
#1290
b100111 !
b100111 &
b100111 '
1"
#1300
0"
#1310
b100110 !
b100110 &
b100110 '
1"
#1320
0"
#1330
b100101 !
b100101 &
b100101 '
1"
#1340
0"
#1350
b100100 !
b100100 &
b100100 '
1"
#1360
0"
#1370
b100011 !
b100011 &
b100011 '
1"
#1380
0"
#1390
b100010 !
b100010 &
b100010 '
1"
#1400
0"
#1410
b100001 !
b100001 &
b100001 '
1"
#1420
0"
#1430
b100000 !
b100000 &
b100000 '
1"
#1440
0"
#1450
b11111 !
b11111 &
b11111 '
1"
#1460
0"
#1470
b11110 !
b11110 &
b11110 '
1"
#1480
0"
#1490
b11101 !
b11101 &
b11101 '
1"
#1500
0"
#1510
b11100 !
b11100 &
b11100 '
1"
#1520
0"
#1530
b11011 !
b11011 &
b11011 '
1"
#1540
0"
#1550
b11010 !
b11010 &
b11010 '
1"
#1560
0"
#1570
b11001 !
b11001 &
b11001 '
1"
#1571
