<root><simulation><result_generated_time />2023-05-12 16:40:05<layer><layer_spec />{'B': 1, 'K': 64, 'C': 192, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2408448<total_data_size_element />{'W': 12288, 'I': 37632, 'O': 12544}<total_data_reuse />{'W': 196, 'I': 64.0, 'O': 192}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/50</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [672, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('C', 3)], [('C', 32)]], [], []]<I />[[], [[('OY', 7), ('C', 3)], [('C', 32)]], [], []]<O />[[[('C', 3)], [('C', 32)]], [[('OY', 7)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 16), ('OY', 2), ('C', 2), ('OX', 2), ('OX', 7)], [('K', 2)], []]<I />[[('K', 2), ('K', 16), ('OY', 2), ('C', 2), ('OX', 2), ('OX', 7), ('K', 2)], [], []]<O />[[('K', 2), ('K', 16), ('OY', 2), ('C', 2)], [('OX', 2), ('OX', 7), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [7.0, 28, 1, 1], 'I': [1.0, 64.0, 1.0, 1.0], 'O': [96.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 98304, 98304], 'I': [448, 301056, 301056], 'O': [512, 100352, 100352], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 100352]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [0.88, 0.01, 0.0], 'O': [1.0, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.01, 0.0], 'I': [0.88, 0.01, 0.0], 'O': [1.0, 0.01, 0.0]}<effective_mem_size_bit />{'W': [512, 49152, 98304], 'I': [448, 301056, 301056], 'O': [512, 50176, 100352], 'O_partial': [512, 0, 0], 'O_final': [0, 50176, 100352]}<total_unit_count />{'W': [672, 96, 1, 1], 'I': [672, 672, 1, 1], 'O': [672, 7, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [672, 672, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [96.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[344064, 12288], [12288, 12288], [12288, 0]]<I />[[75264, 37632], [37632, 37632], [37632, 0]]<O />[[(12544, 25088), (12544, 0)], [(0, 12544), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(12544, 25088), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (12544, 0)], [(0, 12544), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[43008, 1536], [192, 192], [48, 0]]<I />[[9408, 4704], [588, 588], [147, 0]]<O />[[(1568, 3136), (1568, 0)], [(0, 196), (196, 0)], [(0, 49), (0, 0)]]<O_partial />[([1568, 3136], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [1568, 0]), ([0, 196], [196, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />2408448<idle />1261568</mac_count></basic_info><energy><total_energy />5328486.2<mem_energy_breakdown><W />[15.0, 38.1, 63.9]<I />[4.9, 116.5, 195.8]<O />[2.2, 38.8, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />5264867.3<idle_MAC />63078.4<total />5327945.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5272<utilization_without_data_loading />0.6562<utilization_spatial />0.6562<utilization_temporal_with_data_loading />0.8034<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />4461<latency_cycle_without_data_loading />3584<ideal_computing_cycle />3584<data_loading><load_cycle_total />877<load_cycle_individual />{'W': [96, 192, 0], 'I': [588, 588, 0]}<load_cycle_combined />{'W': 192, 'I': 589}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-3583], [-120, -32], [-3584, -3584]], 'I': [[-3583], [-1792, -3584], [-3584, -3584]], 'O': [[-3584], [-1568, -1596], [-3388, -3535]]}<mem_stall_cycle_shared />{'W': [[-3583], [-120, 0], [0, 0]], 'I': [[-3583], [-1792, 0], [0, 0]], 'O': [[-3584], [-1568, -1596], [-3388, -3535]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 98304, 98304], 'I': [448, 301056, 301056], 'O': [512, 100352, 100352], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 100352]}<data_size_each_level_total />{'W': [49152, 98304, 98304], 'I': [301056, 301056, 301056], 'O': [3584, 100352, 100352]}<loop_cycles_each_level />{'W': [1792, 3584, 3584], 'I': [3584, 3584, 3584], 'O': [128, 3584, 3584]}<top_ir_loop_size />{'W': [14, 1, 1], 'I': [2, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [27.4, 27.4], [27.4, 27.4]], 'I': [[8.0, 0.1], [84.0, 84.0], [84.0, 84.0]], 'O': [[8.0, 4.0], [28.0, 28.0], [28.0, 28.0]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [384.0, 27.4], [27.4, 27.4]], 'I': [[8.0, 0.2], [168.0, 84.0], [84.0, 84.0]], 'O': [[8.0, 8.0], [56.0, 28.0], [28.0, 28.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [384.0, 27.4], [27.4, 0]], 'I': [[8.0, 0.2], [168.0, 84.0], [84.0, 0]], 'O': [[8.0, 8.0], [56.0, 28.0], [28.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [580.0, 167.4], [111.4, 28.0]], 'I': [[8.0, 0.2], [580.0, 167.4], [111.4, 28.0]], 'O': [[8.0, 8.0], [580.0, 167.4], [111.4, 28.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 3584], [128, 1792, 2], [3584, 3584, 1]], 'I': [[1, 1, 3584], [1792, 3584, 1], [3584, 3584, 1]], 'O': [[1, 1, 3584], [64, 128, 28], [3584, 3584, 1]]}<trans_time_real />{'W': [[0, 1, 3584], [[8, 1792, 2], [96, 1792, 2]], [[192, 3584, 1], [48, 3584, 1]]], 'I': [[0, 1, 3584], [[7, 3584, 1], [588, 3584, 1]], [[588, 3584, 1], [147, 3584, 1]]], 'O': [[0, 1, 3584], [[8, 128, 28], [7, 128, 28]], [[196, 3584, 1], [49, 3584, 1]]]}<single_stall_cycle />{'W': [[-1], [-120, -32], [-3392, -3536]], 'I': [[-1], [-1785, -1204], [-2996, -3437]], 'O': [[-1], [-56, -57], [-3388, -3535]]}<single_stall_count />{'W': [3583, 1, 0], 'I': [3583, 0, 0], 'O': [3584, 28, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [96, 0], 'I': [0, 0], 'O': [224, 196]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3488, -3584], [-3360, -3388]], 1: [[-3584, -3584], [-3388, -3584]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.8<mem_area_percentage />99.8 %</area></results><elapsed_time_second />1</simulation></root>