// Seed: 3426151015
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri1 id_5,
    input wor id_6,
    id_25,
    output tri0 id_7,
    input wor id_8,
    input tri0 id_9,
    input wire id_10,
    output supply0 id_11,
    output tri id_12,
    input tri1 id_13,
    output uwire id_14,
    input wire id_15,
    input wand id_16,
    input tri0 id_17,
    input wire id_18,
    input wand id_19,
    input tri0 id_20,
    output supply0 id_21,
    output supply1 id_22,
    input tri1 id_23
);
  always
  `define pp_26 0
  assign id_1 = 'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    output uwire id_7
);
  reg id_9 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_3,
      id_0,
      id_0,
      id_6,
      id_0,
      id_3,
      id_4,
      id_4,
      id_0,
      id_7,
      id_1,
      id_7,
      id_1,
      id_6,
      id_4,
      id_1,
      id_5,
      id_4,
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_22 = 0;
  wire id_10, id_11;
  always id_9 <= 1;
  parameter id_12 = !id_12;
  assign id_0 = -1;
endmodule
