Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4e9acdf076462499034d92d25bcb4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AXI_IF_tb_behav xil_defaultlib.AXI_IF_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.AXI_IF [\AXI_IF(0,11)(0,11)\]
Compiling architecture behave of entity xil_defaultlib.axi_if_tb
Built simulation snapshot AXI_IF_tb_behav
