{
  "design": {
    "design_info": {
      "boundary_crc": "0xB7FD9D367717C17",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Lab1_b.gen/sources_1/bd/adder_bd",
      "name": "adder_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "c_addsub_0": "",
      "clk_wiz": "",
      "xlslice_0": "",
      "lab1_axi_interface_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "adder_bd_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "led": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "ip_revision": "16",
        "xci_name": "adder_bd_c_addsub_0_0",
        "xci_path": "ip\\adder_bd_c_addsub_0_0\\adder_bd_c_addsub_0_0.xci",
        "inst_hier_path": "c_addsub_0",
        "parameters": {
          "A_Width": {
            "value": "32"
          },
          "B_Value": {
            "value": "00000000000000000000000000000000"
          },
          "B_Width": {
            "value": "32"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "32"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "adder_bd_clk_wiz_0",
        "xci_path": "ip\\adder_bd_clk_wiz_0\\adder_bd_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "adder_bd_xlslice_0_1",
        "xci_path": "ip\\adder_bd_xlslice_0_1\\adder_bd_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          }
        }
      },
      "lab1_axi_interface_0": {
        "vlnv": "xilinx.com:user:lab1_axi_interface:1.0",
        "ip_revision": "11",
        "xci_name": "adder_bd_lab1_axi_interface_0_0",
        "xci_path": "ip\\adder_bd_lab1_axi_interface_0_0\\adder_bd_lab1_axi_interface_0_0.xci",
        "inst_hier_path": "lab1_axi_interface_0"
      }
    },
    "nets": {
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "xlslice_0/Din",
          "lab1_axi_interface_0/R_ADDR_SUM"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "c_addsub_0/CLK",
          "lab1_axi_interface_0/s00_axi_aclk"
        ]
      },
      "lab1_axi_interface_0_R_ADDR_1": {
        "ports": [
          "lab1_axi_interface_0/R_ADDR_1",
          "c_addsub_0/A"
        ]
      },
      "lab1_axi_interface_0_R_ADDR_2": {
        "ports": [
          "lab1_axi_interface_0/R_ADDR_2",
          "c_addsub_0/B"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "led"
        ]
      }
    }
  }
}