Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May 12 18:52:11 2024
| Host         : billionaire-he-will-be running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.381      -18.738                    136                 7980        0.010        0.000                      0                 7980        3.500        0.000                       0                  3216  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.381      -18.738                    136                 7980        0.010        0.000                      0                 7980        3.500        0.000                       0                  3216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          136  Failing Endpoints,  Worst Slack       -0.381ns,  Total Violation      -18.738ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.381ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[394]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 4.942ns (59.440%)  route 3.372ns (40.560%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.652     5.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     6.182 f  design_1_i/uart_top_0/inst/rB_reg[0]/Q
                         net (fo=3, routed)           0.475     6.657    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[0]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.781 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[4]_i_3/O
                         net (fo=1, routed)           0.471     7.252    design_1_i/uart_top_0/inst/MP_ADDER_INST/p_0_in[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.832 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.060    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.174    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.402    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.516 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.630 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.744 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.314    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.428    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.542    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.656    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.770    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.112    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.463    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=131, routed)         1.061    12.436    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.560 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_replica/O
                         net (fo=42, routed)          1.356    13.916    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_n_0_repN
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124    14.040 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[394]_i_1/O
                         net (fo=1, routed)           0.000    14.040    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[394]
    SLICE_X45Y60         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[394]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.476    13.240    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X45Y60         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[394]/C
                         clock pessimism              0.423    13.664    
                         clock uncertainty           -0.035    13.628    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)        0.031    13.659    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[394]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                 -0.381    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[397]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 4.942ns (59.447%)  route 3.371ns (40.553%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.652     5.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     6.182 f  design_1_i/uart_top_0/inst/rB_reg[0]/Q
                         net (fo=3, routed)           0.475     6.657    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[0]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.781 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[4]_i_3/O
                         net (fo=1, routed)           0.471     7.252    design_1_i/uart_top_0/inst/MP_ADDER_INST/p_0_in[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.832 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.060    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.174    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.402    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.516 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.630 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.744 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.314    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.428    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.542    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.656    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.770    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.112    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.463    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=131, routed)         1.061    12.436    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.560 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_replica/O
                         net (fo=42, routed)          1.355    13.915    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_n_0_repN
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124    14.039 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[397]_i_1/O
                         net (fo=1, routed)           0.000    14.039    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[397]
    SLICE_X45Y60         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[397]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.476    13.240    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X45Y60         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[397]/C
                         clock pessimism              0.423    13.664    
                         clock uncertainty           -0.035    13.628    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)        0.032    13.660    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[397]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.339ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 4.942ns (59.728%)  route 3.332ns (40.271%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.652     5.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     6.182 f  design_1_i/uart_top_0/inst/rB_reg[0]/Q
                         net (fo=3, routed)           0.475     6.657    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[0]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.781 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[4]_i_3/O
                         net (fo=1, routed)           0.471     7.252    design_1_i/uart_top_0/inst/MP_ADDER_INST/p_0_in[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.832 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.060    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.174    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.402    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.516 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.630 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.744 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.314    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.428    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.542    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.656    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.770    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.112    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.463    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=131, routed)         1.061    12.436    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.560 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_replica/O
                         net (fo=42, routed)          1.316    13.876    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_n_0_repN
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.000 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[403]_i_1/O
                         net (fo=1, routed)           0.000    14.000    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[403]
    SLICE_X44Y59         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.476    13.240    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X44Y59         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[403]/C
                         clock pessimism              0.423    13.664    
                         clock uncertainty           -0.035    13.628    
    SLICE_X44Y59         FDRE (Setup_fdre_C_D)        0.032    13.660    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[403]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                 -0.339    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[273]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 4.942ns (59.751%)  route 3.329ns (40.249%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.652     5.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     6.182 f  design_1_i/uart_top_0/inst/rB_reg[0]/Q
                         net (fo=3, routed)           0.475     6.657    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[0]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.781 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[4]_i_3/O
                         net (fo=1, routed)           0.471     7.252    design_1_i/uart_top_0/inst/MP_ADDER_INST/p_0_in[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.832 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.060    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.174    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.402    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.516 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.630 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.744 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.314    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.428    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.542    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.656    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.770    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.112    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.463    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=131, routed)         1.061    12.436    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.560 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_replica/O
                         net (fo=42, routed)          1.313    13.873    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_n_0_repN
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.997 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[273]_i_1/O
                         net (fo=1, routed)           0.000    13.997    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[273]
    SLICE_X44Y59         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[273]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.476    13.240    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X44Y59         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[273]/C
                         clock pessimism              0.423    13.664    
                         clock uncertainty           -0.035    13.628    
    SLICE_X44Y59         FDRE (Setup_fdre_C_D)        0.031    13.659    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[273]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[259]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 4.942ns (59.775%)  route 3.326ns (40.225%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.652     5.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     6.182 f  design_1_i/uart_top_0/inst/rB_reg[0]/Q
                         net (fo=3, routed)           0.475     6.657    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[0]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.781 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[4]_i_3/O
                         net (fo=1, routed)           0.471     7.252    design_1_i/uart_top_0/inst/MP_ADDER_INST/p_0_in[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.832 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.060    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.174    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.402    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.516 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.630 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.744 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.314    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.428    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.542    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.656    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.770    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.112    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.463    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=131, routed)         1.061    12.436    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.560 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_replica/O
                         net (fo=42, routed)          1.309    13.869    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_n_0_repN
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.993 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[259]_i_1/O
                         net (fo=1, routed)           0.000    13.993    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[259]
    SLICE_X44Y59         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[259]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.476    13.240    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X44Y59         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[259]/C
                         clock pessimism              0.423    13.664    
                         clock uncertainty           -0.035    13.628    
    SLICE_X44Y59         FDRE (Setup_fdre_C_D)        0.029    13.657    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[259]
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[267]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 4.942ns (59.796%)  route 3.323ns (40.204%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.652     5.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     6.182 f  design_1_i/uart_top_0/inst/rB_reg[0]/Q
                         net (fo=3, routed)           0.475     6.657    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[0]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.781 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[4]_i_3/O
                         net (fo=1, routed)           0.471     7.252    design_1_i/uart_top_0/inst/MP_ADDER_INST/p_0_in[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.832 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.060    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.174    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.402    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.516 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.630 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.744 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.314    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.428    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.542    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.656    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.770    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.112    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.463    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=131, routed)         1.061    12.436    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.560 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_replica/O
                         net (fo=42, routed)          1.306    13.866    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_n_0_repN
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.990 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[267]_i_1/O
                         net (fo=1, routed)           0.000    13.990    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[267]
    SLICE_X44Y59         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[267]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.476    13.240    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X44Y59         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[267]/C
                         clock pessimism              0.423    13.664    
                         clock uncertainty           -0.035    13.628    
    SLICE_X44Y59         FDRE (Setup_fdre_C_D)        0.031    13.659    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[267]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[384]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 4.942ns (59.891%)  route 3.310ns (40.109%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 13.238 - 8.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.652     5.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     6.182 f  design_1_i/uart_top_0/inst/rB_reg[0]/Q
                         net (fo=3, routed)           0.475     6.657    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[0]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.781 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[4]_i_3/O
                         net (fo=1, routed)           0.471     7.252    design_1_i/uart_top_0/inst/MP_ADDER_INST/p_0_in[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.832 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.060    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.174    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.402    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.516 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.630 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.744 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.314    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.428    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.542    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.656    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.770    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.112    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.463    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=131, routed)         1.061    12.436    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.560 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_replica/O
                         net (fo=42, routed)          1.293    13.853    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_n_0_repN
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.977 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[384]_i_1/O
                         net (fo=1, routed)           0.000    13.977    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[384]
    SLICE_X44Y62         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[384]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.474    13.238    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X44Y62         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[384]/C
                         clock pessimism              0.423    13.662    
                         clock uncertainty           -0.035    13.626    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.031    13.657    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[384]
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[268]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 4.942ns (59.941%)  route 3.303ns (40.059%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.652     5.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     6.182 f  design_1_i/uart_top_0/inst/rB_reg[0]/Q
                         net (fo=3, routed)           0.475     6.657    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[0]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.781 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[4]_i_3/O
                         net (fo=1, routed)           0.471     7.252    design_1_i/uart_top_0/inst/MP_ADDER_INST/p_0_in[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.832 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.060    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.174    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.402    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.516 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.630 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.744 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.314    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.428    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.542    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.656    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.770    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.112    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.463    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=131, routed)         1.061    12.436    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.560 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_replica/O
                         net (fo=42, routed)          1.286    13.846    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_n_0_repN
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.970 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[268]_i_1/O
                         net (fo=1, routed)           0.000    13.970    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[268]
    SLICE_X43Y59         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[268]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.477    13.241    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X43Y59         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[268]/C
                         clock pessimism              0.423    13.665    
                         clock uncertainty           -0.035    13.629    
    SLICE_X43Y59         FDRE (Setup_fdre_C_D)        0.032    13.661    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[268]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.970    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[266]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.240ns  (logic 4.942ns (59.978%)  route 3.298ns (40.022%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.652     5.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     6.182 f  design_1_i/uart_top_0/inst/rB_reg[0]/Q
                         net (fo=3, routed)           0.475     6.657    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[0]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.781 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[4]_i_3/O
                         net (fo=1, routed)           0.471     7.252    design_1_i/uart_top_0/inst/MP_ADDER_INST/p_0_in[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.832 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.060    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.174    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.402    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.516 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.630 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.744 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.314    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.428    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.542    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.656    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.770    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.112    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.463    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=131, routed)         1.061    12.436    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.560 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_replica/O
                         net (fo=42, routed)          1.281    13.841    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_n_0_repN
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.965 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[266]_i_1/O
                         net (fo=1, routed)           0.000    13.965    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[266]
    SLICE_X43Y59         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[266]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.477    13.241    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X43Y59         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[266]/C
                         clock pessimism              0.423    13.665    
                         clock uncertainty           -0.035    13.629    
    SLICE_X43Y59         FDRE (Setup_fdre_C_D)        0.031    13.660    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[266]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                         -13.965    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[263]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.225ns  (logic 4.942ns (60.085%)  route 3.283ns (39.915%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.652     5.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     6.182 f  design_1_i/uart_top_0/inst/rB_reg[0]/Q
                         net (fo=3, routed)           0.475     6.657    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[0]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.781 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[4]_i_3/O
                         net (fo=1, routed)           0.471     7.252    design_1_i/uart_top_0/inst/MP_ADDER_INST/p_0_in[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.832 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[4]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]_i_2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.060    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[12]_i_2_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.174    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[16]_i_2_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[20]_i_2_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.402    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[24]_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.516 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[28]_i_2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.630 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[32]_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.744 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[36]_i_2_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[40]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[44]_i_2_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[48]_i_2_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[52]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.314    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[56]_i_2_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.428    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.542    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[64]_i_2_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.656    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[68]_i_2_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.770    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[72]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[76]_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[80]_i_2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.112    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[84]_i_2_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[88]_i_2_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[92]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.463    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[96]_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[100]_i_2_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[104]_i_2_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[108]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[112]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[116]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[120]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[124]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=131, routed)         1.061    12.436    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.560 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_replica/O
                         net (fo=42, routed)          1.267    13.827    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[511]_i_2_n_0_repN
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    13.951 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[263]_i_1/O
                         net (fo=1, routed)           0.000    13.951    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[263]
    SLICE_X45Y58         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[263]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.477    13.241    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X45Y58         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[263]/C
                         clock pessimism              0.423    13.665    
                         clock uncertainty           -0.035    13.629    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.029    13.658    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[263]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                 -0.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rResult_reg[488]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[496]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.643%)  route 0.196ns (48.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.557     1.643    design_1_i/uart_top_0/inst/iClk
    SLICE_X36Y52         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[488]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  design_1_i/uart_top_0/inst/rResult_reg[488]/Q
                         net (fo=1, routed)           0.196     2.003    design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult_reg[511][488]
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.045     2.048 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[496]_i_1/O
                         net (fo=1, routed)           0.000     2.048    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_29
    SLICE_X36Y49         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[496]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.830     2.172    design_1_i/uart_top_0/inst/iClk
    SLICE_X36Y49         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[496]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.121     2.037    design_1_i/uart_top_0/inst/rResult_reg[496]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.226ns (57.153%)  route 0.169ns (42.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.577     1.663    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X29Y50         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.791 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[225]/Q
                         net (fo=2, routed)           0.169     1.961    design_1_i/uart_top_0/inst/MP_ADDER_INST/wResult[225]
    SLICE_X28Y48         LUT4 (Prop_lut4_I1_O)        0.098     2.059 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[225]_i_1/O
                         net (fo=1, routed)           0.000     2.059    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_300
    SLICE_X28Y48         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.859     2.201    design_1_i/uart_top_0/inst/iClk
    SLICE_X28Y48         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[225]/C
                         clock pessimism             -0.256     1.945    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.092     2.037    design_1_i/uart_top_0/inst/rResult_reg[225]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rResult_reg[300]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[308]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.786%)  route 0.203ns (49.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.565     1.651    design_1_i/uart_top_0/inst/iClk
    SLICE_X34Y49         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[300]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.815 r  design_1_i/uart_top_0/inst/rResult_reg[300]/Q
                         net (fo=1, routed)           0.203     2.018    design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult_reg[511][300]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.045     2.063 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[308]_i_1/O
                         net (fo=1, routed)           0.000     2.063    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_217
    SLICE_X34Y52         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[308]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.826     2.168    design_1_i/uart_top_0/inst/iClk
    SLICE_X34Y52         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[308]/C
                         clock pessimism             -0.256     1.912    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.120     2.032    design_1_i/uart_top_0/inst/rResult_reg[308]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[201]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.132%)  route 0.162ns (55.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.551     1.637    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y63         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[201]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.128     1.765 r  design_1_i/uart_top_0/inst/rA_reg[201]/Q
                         net (fo=2, routed)           0.162     1.927    design_1_i/uart_top_0/inst/rA_reg_n_0_[201]
    SLICE_X51Y64         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.815     2.157    design_1_i/uart_top_0/inst/iClk
    SLICE_X51Y64         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[209]/C
                         clock pessimism             -0.261     1.896    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)        -0.006     1.890    design_1_i/uart_top_0/inst/rA_reg[209]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rResult_reg[516]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rTxByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.366%)  route 0.224ns (54.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.557     1.643    design_1_i/uart_top_0/inst/iClk
    SLICE_X40Y50         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[516]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  design_1_i/uart_top_0/inst/rResult_reg[516]/Q
                         net (fo=1, routed)           0.224     2.008    design_1_i/uart_top_0/inst/UART_TX_INST/Q[4]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.053 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.053    design_1_i/uart_top_0/inst/p_0_in[4]
    SLICE_X40Y49         FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.830     2.172    design_1_i/uart_top_0/inst/iClk
    SLICE_X40Y49         FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.092     2.008    design_1_i/uart_top_0/inst/rTxByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[320]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.657%)  route 0.196ns (48.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.548     1.634    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y63         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[320]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[320]/Q
                         net (fo=1, routed)           0.196     1.994    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[320]
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.045     2.039 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[192]_i_1/O
                         net (fo=1, routed)           0.000     2.039    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[192]
    SLICE_X48Y63         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.819     2.161    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X48Y63         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[192]/C
                         clock pessimism             -0.261     1.900    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.092     1.992    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[192]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[450]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[322]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.559%)  route 0.196ns (48.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.548     1.634    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y65         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[450]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[450]/Q
                         net (fo=1, routed)           0.196     1.995    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[450]
    SLICE_X48Y64         LUT3 (Prop_lut3_I0_O)        0.045     2.040 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[322]_i_1/O
                         net (fo=1, routed)           0.000     2.040    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[322]
    SLICE_X48Y64         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[322]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.819     2.161    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X48Y64         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[322]/C
                         clock pessimism             -0.261     1.900    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.092     1.992    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[322]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[318]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.496%)  route 0.213ns (56.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.555     1.641    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X46Y57         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[318]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[318]/Q
                         net (fo=2, routed)           0.213     2.018    design_1_i/uart_top_0/inst/MP_ADDER_INST/wResult[318]
    SLICE_X51Y55         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.820     2.162    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X51Y55         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[190]/C
                         clock pessimism             -0.261     1.901    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.066     1.967    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[190]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[350]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[222]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.942%)  route 0.201ns (49.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.547     1.633    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y66         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[350]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[350]/Q
                         net (fo=1, routed)           0.201     1.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[350]
    SLICE_X48Y66         LUT3 (Prop_lut3_I0_O)        0.045     2.043 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[222]_i_1/O
                         net (fo=1, routed)           0.000     2.043    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[222]
    SLICE_X48Y66         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.817     2.159    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X48Y66         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[222]/C
                         clock pessimism             -0.261     1.898    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.092     1.990    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[222]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[305]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[177]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.547%)  route 0.245ns (63.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.576     1.662    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X29Y54         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[305]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[305]/Q
                         net (fo=2, routed)           0.245     2.048    design_1_i/uart_top_0/inst/MP_ADDER_INST/wResult[305]
    SLICE_X27Y49         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[177]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.860     2.202    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X27Y49         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[177]/C
                         clock pessimism             -0.256     1.946    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.047     1.993    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[177]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X28Y70    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[173]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y73    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[180]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y73    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[181]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[476]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[477]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[478]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[479]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X44Y67    design_1_i/uart_top_0/inst/rA_reg[278]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X44Y67    design_1_i/uart_top_0/inst/rA_reg[286]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y71    design_1_i/uart_top_0/inst/rA_reg[293]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y72    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[204]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



