library verilog;
use verilog.vl_types.all;
entity conflict_detect is
    port(
        in_sig          : in     vl_logic_vector(4 downto 0);
        conflict        : out    vl_logic
    );
end conflict_detect;
