0.6
2019.2
Nov  6 2019
21:57:16
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.sim/sim_1/synth/func/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.sim/sim_1/synth/func/xsim/timing_signal_generator_tb_func_synth.vhd,1678028959,vhdl,,,,top_module;vga_clock_generator;vga_clock_generator_vga_clock_generator_clk_wiz,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sim_1/new/timing_signal_generator_tb.vhd,1678027526,vhdl,,,,timing_signal_generator_tb,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sources_1/new/timing_signal_generator.vhd,1678027140,vhdl,,,,timing_signal_generator,,,,,,,,
