Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 25 10:49:09 2017
| Host         : charlton running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mp3player_control_sets_placed.rpt
| Design       : mp3player
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+------------------------------+------------------+------------------+----------------+
|  CLOCK_IBUF_BUFG | Icpt_1_9/compteur[3]_i_1_n_0 | RESET_IBUF       |                1 |              4 |
|  CLOCK_IBUF_BUFG |                              |                  |                4 |              5 |
|  CLOCK_IBUF_BUFG | Ifsm_mp3/E[0]                | Ifsm_mp3/SR[0]   |                5 |             10 |
|  CLOCK_IBUF_BUFG |                              | RESET_IBUF       |               15 |             48 |
+------------------+------------------------------+------------------+------------------+----------------+


