<stg><name>write_output_stream</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:0 %bit_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="bit_count"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:1 %size = alloca i32 1

]]></Node>
<StgValue><ssdm name="size"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed_size_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_hw_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %codeword_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %store_ln208 = store i32 0, i32 %size

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %store_ln208 = store i32 0, i32 %bit_count

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln208 = br void

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:0 %bit_buffer = phi i19 0, void, i19 %trunc_ln, void %._crit_edge

]]></Node>
<StgValue><ssdm name="bit_buffer"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1 %size_2 = load i32 %size

]]></Node>
<StgValue><ssdm name="size_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:2 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %codeword_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln208 = br i1 %tmp, void, void

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %bit_count_load_1 = load i32 %bit_count

]]></Node>
<StgValue><ssdm name="bit_count_load_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:2 %tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %codeword_stream

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="16">
<![CDATA[
:3 %code_1 = trunc i16 %tmp_V

]]></Node>
<StgValue><ssdm name="code_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
:4 %bit_buffer_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %bit_buffer, i13 %code_1

]]></Node>
<StgValue><ssdm name="bit_buffer_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="19">
<![CDATA[
:5 %trunc_ln204 = trunc i19 %bit_buffer

]]></Node>
<StgValue><ssdm name="trunc_ln204"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="19" op_0_bw="19" op_1_bw="6" op_2_bw="13">
<![CDATA[
:6 %trunc_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i6.i13, i6 %trunc_ln204, i13 %code_1

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %bit_count_1 = add i32 %bit_count_load_1, i32 13

]]></Node>
<StgValue><ssdm name="bit_count_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %tmp_1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %bit_count_1, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
:9 %icmp_ln214 = icmp_sgt  i29 %tmp_1, i29 0

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln214 = br i1 %icmp_ln214, void %.._crit_edge_crit_edge, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.._crit_edge_crit_edge:0 %store_ln214 = store i32 %bit_count_1, i32 %bit_count

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge_crit_edge:1 %br_ln214 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %bit_count_load11 = load i32 %bit_count

]]></Node>
<StgValue><ssdm name="bit_count_load11"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="19">
<![CDATA[
:1 %zext_ln206 = zext i19 %bit_buffer

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln222 = icmp_sgt  i32 %bit_count_load11, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln222 = br i1 %icmp_ln222, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %sub_ln223 = sub i32 8, i32 %bit_count_load11

]]></Node>
<StgValue><ssdm name="sub_ln223"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %shl_ln223 = shl i32 %zext_ln206, i32 %sub_ln223

]]></Node>
<StgValue><ssdm name="shl_ln223"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32">
<![CDATA[
:2 %byte = trunc i32 %shl_ln223

]]></Node>
<StgValue><ssdm name="byte"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %output_hw_stream, i8 %byte

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %size_3 = add i32 %size_2, i32 1

]]></Node>
<StgValue><ssdm name="size_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln226 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph:0 %bit_count_2 = phi i32 %bit_count_3, void %.split, i32 %bit_count_1, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="bit_count_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2 %tmp_2 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %bit_count_2, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.lr.ph:3 %icmp_ln214_1 = icmp_sgt  i29 %tmp_2, i29 0

]]></Node>
<StgValue><ssdm name="icmp_ln214_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:4 %br_ln214 = br i1 %icmp_ln214_1, void %._crit_edge.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:1 %bit_count_3 = add i32 %bit_count_2, i32 4294967288

]]></Node>
<StgValue><ssdm name="bit_count_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln205"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:2 %lshr_ln215 = lshr i32 %bit_buffer_1, i32 %bit_count_3

]]></Node>
<StgValue><ssdm name="lshr_ln215"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
.split:3 %byte_1 = trunc i32 %lshr_ln215

]]></Node>
<StgValue><ssdm name="byte_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %output_hw_stream, i8 %byte_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %bit_count_load = load i32 %bit_count

]]></Node>
<StgValue><ssdm name="bit_count_load"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:1 %trunc_ln214 = trunc i32 %bit_count_load

]]></Node>
<StgValue><ssdm name="trunc_ln214"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:2 %add_ln214 = add i32 %bit_count_load, i32 5

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:3 %add_ln214_1 = add i3 %trunc_ln214, i3 5

]]></Node>
<StgValue><ssdm name="add_ln214_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:4 %trunc_ln1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln214, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="29">
<![CDATA[
._crit_edge.loopexit:5 %zext_ln214_1 = zext i29 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln214_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge.loopexit:6 %zext_ln214 = zext i3 %add_ln214_1

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:7 %add_ln214_3 = add i30 %zext_ln214_1, i30 1

]]></Node>
<StgValue><ssdm name="add_ln214_3"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge.loopexit:8 %zext_ln214_2 = zext i30 %add_ln214_3

]]></Node>
<StgValue><ssdm name="zext_ln214_2"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:9 %add_ln214_2 = add i32 %zext_ln214_2, i32 %size_2

]]></Node>
<StgValue><ssdm name="add_ln214_2"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:10 %store_ln208 = store i32 %add_ln214_2, i32 %size

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge.loopexit:11 %store_ln208 = store i32 %zext_ln214, i32 %bit_count

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:12 %br_ln208 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln208 = br void

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge1:0 %size_4 = phi i32 %size_3, void, i32 %size_2, void

]]></Node>
<StgValue><ssdm name="size_4"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressed_size_stream, i32 %size_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
._crit_edge1:2 %ret_ln229 = ret

]]></Node>
<StgValue><ssdm name="ret_ln229"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="85" name="codeword_stream" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="codeword_stream"/></StgValue>
</port>
<port id="86" name="output_hw_stream" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="output_hw_stream"/></StgValue>
</port>
<port id="87" name="compressed_size_stream" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="compressed_size_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="89" from="StgValue_88" to="bit_count" fromId="88" toId="7">
</dataflow>
<dataflow id="90" from="StgValue_88" to="size" fromId="88" toId="8">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="93" from="compressed_size_stream" to="specinterface_ln0" fromId="87" toId="9">
</dataflow>
<dataflow id="95" from="empty_23" to="specinterface_ln0" fromId="94" toId="9">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="100" from="empty_19" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="103" from="empty_19" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="104" from="empty_19" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="105" from="empty_19" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="108" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="109" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="110" from="empty_19" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="111" from="empty_19" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="91" toId="10">
</dataflow>
<dataflow id="113" from="output_hw_stream" to="specinterface_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="114" from="empty_23" to="specinterface_ln0" fromId="94" toId="10">
</dataflow>
<dataflow id="115" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="116" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="117" from="empty_19" to="specinterface_ln0" fromId="99" toId="10">
</dataflow>
<dataflow id="118" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="119" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="120" from="empty_19" to="specinterface_ln0" fromId="99" toId="10">
</dataflow>
<dataflow id="121" from="empty_19" to="specinterface_ln0" fromId="99" toId="10">
</dataflow>
<dataflow id="122" from="empty_19" to="specinterface_ln0" fromId="99" toId="10">
</dataflow>
<dataflow id="123" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="124" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="125" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="126" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="127" from="empty_19" to="specinterface_ln0" fromId="99" toId="10">
</dataflow>
<dataflow id="128" from="empty_19" to="specinterface_ln0" fromId="99" toId="10">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="130" from="codeword_stream" to="specinterface_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="131" from="empty_23" to="specinterface_ln0" fromId="94" toId="11">
</dataflow>
<dataflow id="132" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="11">
</dataflow>
<dataflow id="133" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="11">
</dataflow>
<dataflow id="134" from="empty_19" to="specinterface_ln0" fromId="99" toId="11">
</dataflow>
<dataflow id="135" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="11">
</dataflow>
<dataflow id="136" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="11">
</dataflow>
<dataflow id="137" from="empty_19" to="specinterface_ln0" fromId="99" toId="11">
</dataflow>
<dataflow id="138" from="empty_19" to="specinterface_ln0" fromId="99" toId="11">
</dataflow>
<dataflow id="139" from="empty_19" to="specinterface_ln0" fromId="99" toId="11">
</dataflow>
<dataflow id="140" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="11">
</dataflow>
<dataflow id="141" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="11">
</dataflow>
<dataflow id="142" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="11">
</dataflow>
<dataflow id="143" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="11">
</dataflow>
<dataflow id="144" from="empty_19" to="specinterface_ln0" fromId="99" toId="11">
</dataflow>
<dataflow id="145" from="empty_19" to="specinterface_ln0" fromId="99" toId="11">
</dataflow>
<dataflow id="146" from="StgValue_96" to="store_ln208" fromId="96" toId="12">
</dataflow>
<dataflow id="147" from="size" to="store_ln208" fromId="8" toId="12">
</dataflow>
<dataflow id="148" from="StgValue_96" to="store_ln208" fromId="96" toId="13">
</dataflow>
<dataflow id="149" from="bit_count" to="store_ln208" fromId="7" toId="13">
</dataflow>
<dataflow id="151" from="StgValue_150" to="bit_buffer" fromId="150" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="br_ln208" to="bit_buffer" fromId="14" toId="15">
</dataflow>
<dataflow id="153" from="trunc_ln" to="bit_buffer" fromId="25" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="br_ln208" to="bit_buffer" fromId="67" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="155" from="size" to="size_2" fromId="8" toId="16">
</dataflow>
<dataflow id="157" from="_ssdm_op_NbReadReq.ap_fifo.i16P0A" to="tmp" fromId="156" toId="17">
</dataflow>
<dataflow id="158" from="codeword_stream" to="tmp" fromId="85" toId="17">
</dataflow>
<dataflow id="159" from="StgValue_88" to="tmp" fromId="88" toId="17">
</dataflow>
<dataflow id="160" from="tmp" to="br_ln208" fromId="17" toId="18">
</dataflow>
<dataflow id="161" from="bit_count" to="bit_count_load_1" fromId="7" toId="19">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="162" toId="20">
</dataflow>
<dataflow id="165" from="empty_11" to="specloopname_ln0" fromId="164" toId="20">
</dataflow>
<dataflow id="167" from="_ssdm_op_Read.ap_fifo.volatile.i16P0A" to="tmp_V" fromId="166" toId="21">
</dataflow>
<dataflow id="168" from="codeword_stream" to="tmp_V" fromId="85" toId="21">
</dataflow>
<dataflow id="169" from="tmp_V" to="code_1" fromId="21" toId="22">
</dataflow>
<dataflow id="171" from="_ssdm_op_BitConcatenate.i32.i19.i13" to="bit_buffer_1" fromId="170" toId="23">
</dataflow>
<dataflow id="172" from="bit_buffer" to="bit_buffer_1" fromId="15" toId="23">
</dataflow>
<dataflow id="173" from="code_1" to="bit_buffer_1" fromId="22" toId="23">
</dataflow>
<dataflow id="174" from="bit_buffer" to="trunc_ln204" fromId="15" toId="24">
</dataflow>
<dataflow id="176" from="_ssdm_op_BitConcatenate.i19.i6.i13" to="trunc_ln" fromId="175" toId="25">
</dataflow>
<dataflow id="177" from="trunc_ln204" to="trunc_ln" fromId="24" toId="25">
</dataflow>
<dataflow id="178" from="code_1" to="trunc_ln" fromId="22" toId="25">
</dataflow>
<dataflow id="179" from="bit_count_load_1" to="bit_count_1" fromId="19" toId="26">
</dataflow>
<dataflow id="181" from="StgValue_180" to="bit_count_1" fromId="180" toId="26">
</dataflow>
<dataflow id="183" from="_ssdm_op_PartSelect.i29.i32.i32.i32" to="tmp_1" fromId="182" toId="27">
</dataflow>
<dataflow id="184" from="bit_count_1" to="tmp_1" fromId="26" toId="27">
</dataflow>
<dataflow id="186" from="StgValue_185" to="tmp_1" fromId="185" toId="27">
</dataflow>
<dataflow id="188" from="StgValue_187" to="tmp_1" fromId="187" toId="27">
</dataflow>
<dataflow id="189" from="tmp_1" to="icmp_ln214" fromId="27" toId="28">
</dataflow>
<dataflow id="191" from="StgValue_190" to="icmp_ln214" fromId="190" toId="28">
</dataflow>
<dataflow id="192" from="icmp_ln214" to="br_ln214" fromId="28" toId="29">
</dataflow>
<dataflow id="193" from="bit_count_1" to="store_ln214" fromId="26" toId="30">
</dataflow>
<dataflow id="194" from="bit_count" to="store_ln214" fromId="7" toId="30">
</dataflow>
<dataflow id="195" from="bit_count" to="bit_count_load11" fromId="7" toId="33">
</dataflow>
<dataflow id="196" from="bit_buffer" to="zext_ln206" fromId="15" toId="34">
</dataflow>
<dataflow id="197" from="bit_count_load11" to="icmp_ln222" fromId="33" toId="35">
</dataflow>
<dataflow id="198" from="StgValue_96" to="icmp_ln222" fromId="96" toId="35">
</dataflow>
<dataflow id="199" from="icmp_ln222" to="br_ln222" fromId="35" toId="36">
</dataflow>
<dataflow id="201" from="StgValue_200" to="sub_ln223" fromId="200" toId="37">
</dataflow>
<dataflow id="202" from="bit_count_load11" to="sub_ln223" fromId="33" toId="37">
</dataflow>
<dataflow id="203" from="zext_ln206" to="shl_ln223" fromId="34" toId="38">
</dataflow>
<dataflow id="204" from="sub_ln223" to="shl_ln223" fromId="37" toId="38">
</dataflow>
<dataflow id="205" from="shl_ln223" to="byte" fromId="38" toId="39">
</dataflow>
<dataflow id="207" from="_ssdm_op_Write.ap_fifo.volatile.i8P0A" to="write_ln174" fromId="206" toId="40">
</dataflow>
<dataflow id="208" from="output_hw_stream" to="write_ln174" fromId="86" toId="40">
</dataflow>
<dataflow id="209" from="byte" to="write_ln174" fromId="39" toId="40">
</dataflow>
<dataflow id="210" from="size_2" to="size_3" fromId="16" toId="41">
</dataflow>
<dataflow id="211" from="StgValue_88" to="size_3" fromId="88" toId="41">
</dataflow>
<dataflow id="212" from="bit_count_3" to="bit_count_2" fromId="48" toId="43">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="213" from="br_ln0" to="bit_count_2" fromId="53" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="214" from="bit_count_1" to="bit_count_2" fromId="26" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="215" from="br_ln0" to="bit_count_2" fromId="32" toId="43">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="216" toId="44">
</dataflow>
<dataflow id="219" from="StgValue_218" to="specpipeline_ln0" fromId="218" toId="44">
</dataflow>
<dataflow id="220" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="44">
</dataflow>
<dataflow id="221" from="StgValue_88" to="specpipeline_ln0" fromId="88" toId="44">
</dataflow>
<dataflow id="222" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="44">
</dataflow>
<dataflow id="224" from="p_str" to="specpipeline_ln0" fromId="223" toId="44">
</dataflow>
<dataflow id="225" from="_ssdm_op_PartSelect.i29.i32.i32.i32" to="tmp_2" fromId="182" toId="45">
</dataflow>
<dataflow id="226" from="bit_count_2" to="tmp_2" fromId="43" toId="45">
</dataflow>
<dataflow id="227" from="StgValue_185" to="tmp_2" fromId="185" toId="45">
</dataflow>
<dataflow id="228" from="StgValue_187" to="tmp_2" fromId="187" toId="45">
</dataflow>
<dataflow id="229" from="tmp_2" to="icmp_ln214_1" fromId="45" toId="46">
</dataflow>
<dataflow id="230" from="StgValue_190" to="icmp_ln214_1" fromId="190" toId="46">
</dataflow>
<dataflow id="231" from="icmp_ln214_1" to="br_ln214" fromId="46" toId="47">
</dataflow>
<dataflow id="232" from="bit_count_2" to="bit_count_3" fromId="43" toId="48">
</dataflow>
<dataflow id="234" from="StgValue_233" to="bit_count_3" fromId="233" toId="48">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecLoopName" to="specloopname_ln205" fromId="162" toId="49">
</dataflow>
<dataflow id="237" from="empty_13" to="specloopname_ln205" fromId="236" toId="49">
</dataflow>
<dataflow id="238" from="bit_buffer_1" to="lshr_ln215" fromId="23" toId="50">
</dataflow>
<dataflow id="239" from="bit_count_3" to="lshr_ln215" fromId="48" toId="50">
</dataflow>
<dataflow id="240" from="lshr_ln215" to="byte_1" fromId="50" toId="51">
</dataflow>
<dataflow id="241" from="_ssdm_op_Write.ap_fifo.volatile.i8P0A" to="write_ln174" fromId="206" toId="52">
</dataflow>
<dataflow id="242" from="output_hw_stream" to="write_ln174" fromId="86" toId="52">
</dataflow>
<dataflow id="243" from="byte_1" to="write_ln174" fromId="51" toId="52">
</dataflow>
<dataflow id="244" from="bit_count" to="bit_count_load" fromId="7" toId="54">
</dataflow>
<dataflow id="245" from="bit_count_load" to="trunc_ln214" fromId="54" toId="55">
</dataflow>
<dataflow id="246" from="bit_count_load" to="add_ln214" fromId="54" toId="56">
</dataflow>
<dataflow id="248" from="StgValue_247" to="add_ln214" fromId="247" toId="56">
</dataflow>
<dataflow id="249" from="trunc_ln214" to="add_ln214_1" fromId="55" toId="57">
</dataflow>
<dataflow id="251" from="StgValue_250" to="add_ln214_1" fromId="250" toId="57">
</dataflow>
<dataflow id="252" from="_ssdm_op_PartSelect.i29.i32.i32.i32" to="trunc_ln1" fromId="182" toId="58">
</dataflow>
<dataflow id="253" from="add_ln214" to="trunc_ln1" fromId="56" toId="58">
</dataflow>
<dataflow id="254" from="StgValue_185" to="trunc_ln1" fromId="185" toId="58">
</dataflow>
<dataflow id="255" from="StgValue_187" to="trunc_ln1" fromId="187" toId="58">
</dataflow>
<dataflow id="256" from="trunc_ln1" to="zext_ln214_1" fromId="58" toId="59">
</dataflow>
<dataflow id="257" from="add_ln214_1" to="zext_ln214" fromId="57" toId="60">
</dataflow>
<dataflow id="258" from="zext_ln214_1" to="add_ln214_3" fromId="59" toId="61">
</dataflow>
<dataflow id="260" from="StgValue_259" to="add_ln214_3" fromId="259" toId="61">
</dataflow>
<dataflow id="261" from="add_ln214_3" to="zext_ln214_2" fromId="61" toId="62">
</dataflow>
<dataflow id="262" from="zext_ln214_2" to="add_ln214_2" fromId="62" toId="63">
</dataflow>
<dataflow id="263" from="size_2" to="add_ln214_2" fromId="16" toId="63">
</dataflow>
<dataflow id="264" from="add_ln214_2" to="store_ln208" fromId="63" toId="64">
</dataflow>
<dataflow id="265" from="size" to="store_ln208" fromId="8" toId="64">
</dataflow>
<dataflow id="266" from="zext_ln214" to="store_ln208" fromId="60" toId="65">
</dataflow>
<dataflow id="267" from="bit_count" to="store_ln208" fromId="7" toId="65">
</dataflow>
<dataflow id="268" from="size_3" to="size_4" fromId="41" toId="68">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="269" from="br_ln226" to="size_4" fromId="42" toId="68">
</dataflow>
<dataflow id="270" from="size_2" to="size_4" fromId="16" toId="68">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="271" from="br_ln222" to="size_4" fromId="36" toId="68">
</dataflow>
<dataflow id="273" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln174" fromId="272" toId="69">
</dataflow>
<dataflow id="274" from="compressed_size_stream" to="write_ln174" fromId="87" toId="69">
</dataflow>
<dataflow id="275" from="size_4" to="write_ln174" fromId="68" toId="69">
</dataflow>
<dataflow id="276" from="tmp" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="277" from="icmp_ln214" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="278" from="icmp_ln222" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="279" from="icmp_ln214_1" to="StgValue_3" fromId="46" toId="3">
</dataflow>
<dataflow id="280" from="icmp_ln214_1" to="StgValue_4" fromId="46" toId="4">
</dataflow>
<dataflow id="281" from="icmp_ln214" to="StgValue_5" fromId="28" toId="5">
</dataflow>
<dataflow id="282" from="tmp" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="283" from="icmp_ln214" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="284" from="tmp" to="StgValue_4" fromId="17" toId="4">
</dataflow>
<dataflow id="285" from="icmp_ln214" to="StgValue_4" fromId="28" toId="4">
</dataflow>
</dataflows>


</stg>
