

================================================================
== Vitis HLS Report for 'conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5'
================================================================
* Date:           Fri Oct 31 14:36:49 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.278 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3213|     3213|  32.130 us|  32.130 us|  3213|  3213|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_4_VITIS_LOOP_28_5  |     3211|     3211|        32|         20|          1|   160|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 20, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.27>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%convolution = alloca i32 1"   --->   Operation 35 'alloca' 'convolution' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_x = alloca i32 1"   --->   Operation 36 'alloca' 'kernel_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_feat = alloca i32 1"   --->   Operation 37 'alloca' 'in_feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 38 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%select_ln13_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln13_1"   --->   Operation 39 'read' 'select_ln13_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bitcast_ln13"   --->   Operation 40 'read' 'bitcast_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln13_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln13_1"   --->   Operation 41 'read' 'zext_ln13_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln26_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln26"   --->   Operation 42 'read' 'zext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln13_1_cast = zext i8 %zext_ln13_1_read"   --->   Operation 43 'zext' 'zext_ln13_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln26_cast = zext i8 %zext_ln26_read"   --->   Operation 44 'zext' 'zext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %in_feat"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kernel_x"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %convolution"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_30_6"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [src/conv3.cpp:26]   --->   Operation 51 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.76ns)   --->   "%icmp_ln26 = icmp_eq  i8 %indvar_flatten_load, i8 160" [src/conv3.cpp:26]   --->   Operation 53 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.76ns)   --->   "%add_ln26_1 = add i8 %indvar_flatten_load, i8 1" [src/conv3.cpp:26]   --->   Operation 54 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc45, void %for.inc55_ifconv.exitStub" [src/conv3.cpp:26]   --->   Operation 55 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_x_load = load i3 %kernel_x" [src/conv3.cpp:28]   --->   Operation 56 'load' 'kernel_x_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%in_feat_load = load i6 %in_feat" [src/conv3.cpp:26]   --->   Operation 57 'load' 'in_feat_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln26 = add i6 %in_feat_load, i6 1" [src/conv3.cpp:26]   --->   Operation 58 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.67ns)   --->   "%icmp_ln28 = icmp_eq  i3 %kernel_x_load, i3 5" [src/conv3.cpp:28]   --->   Operation 59 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.20ns)   --->   "%select_ln26 = select i1 %icmp_ln28, i3 0, i3 %kernel_x_load" [src/conv3.cpp:26]   --->   Operation 60 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%select_ln26_1 = select i1 %icmp_ln28, i6 %add_ln26, i6 %in_feat_load" [src/conv3.cpp:26]   --->   Operation 61 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %select_ln26_1" [src/conv3.cpp:33]   --->   Operation 62 'zext' 'zext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%mul_ln33 = mul i10 %zext_ln33, i10 25" [src/conv3.cpp:33]   --->   Operation 63 'mul' 'mul_ln33' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33 = add i10 %mul_ln33, i10 5" [src/conv3.cpp:33]   --->   Operation 64 'add' 'add_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i3 %select_ln26" [src/conv3.cpp:33]   --->   Operation 65 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln33_4 = add i10 %mul_ln33, i10 %zext_ln33_3" [src/conv3.cpp:33]   --->   Operation 66 'add' 'add_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i10 %add_ln33_4" [src/conv3.cpp:33]   --->   Operation 67 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_4" [src/conv3.cpp:33]   --->   Operation 68 'getelementptr' 'conv3_weights_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln33_5 = add i10 %add_ln33, i10 %zext_ln33_3" [src/conv3.cpp:33]   --->   Operation 69 'add' 'add_ln33_5' <Predicate = (!icmp_ln26)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i10 %add_ln33_5" [src/conv3.cpp:33]   --->   Operation 70 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv3_weights_addr_1 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_5" [src/conv3.cpp:33]   --->   Operation 71 'getelementptr' 'conv3_weights_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.76ns)   --->   "%add_ln1432_5 = add i9 %zext_ln26_cast, i9 510" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 72 'add' 'add_ln1432_5' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1432 = sext i9 %add_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 73 'sext' 'sext_ln1432' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.77ns)   --->   "%add_ln1432 = add i10 %sext_ln1432, i10 %zext_ln33_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 74 'add' 'add_ln1432' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1432_1 = sext i10 %add_ln1432" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 75 'sext' 'sext_ln1432_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : [1/1] (0.72ns)   --->   Input mux for Operation 76 '%x_assign = sitodp i32 %sext_ln1432_1'
ST_1 : Operation 76 [4/4] (4.90ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 76 'sitodp' 'x_assign' <Predicate = (!icmp_ln26)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 77 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:33]   --->   Operation 77 'load' 'conv3_weights_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_1 : Operation 78 [2/2] (1.23ns)   --->   "%conv3_weights_load_1 = load i10 %conv3_weights_addr_1" [src/conv3.cpp:33]   --->   Operation 78 'load' 'conv3_weights_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node data_15)   --->   "%x_fp_sign_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln13_read, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 79 'bitselect' 'x_fp_sign_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%x_fp_exp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_read, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 80 'partselect' 'x_fp_exp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%x_fp_sig_6 = trunc i64 %bitcast_ln13_read" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 81 'trunc' 'x_fp_sig_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.79ns)   --->   "%icmp_ln25_7 = icmp_eq  i11 %x_fp_exp_6, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 82 'icmp' 'icmp_ln25_7' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.10ns)   --->   "%icmp_ln25_8 = icmp_eq  i52 %x_fp_sig_6, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 83 'icmp' 'icmp_ln25_8' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node data_15)   --->   "%and_ln25_3 = and i1 %icmp_ln25_7, i1 %icmp_ln25_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 84 'and' 'and_ln25_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.79ns)   --->   "%icmp_ln18_10 = icmp_eq  i11 %x_fp_exp_6, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 85 'icmp' 'icmp_ln18_10' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node data_15)   --->   "%xor_ln18_3 = xor i1 %icmp_ln25_8, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 86 'xor' 'xor_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node data_15)   --->   "%and_ln18_6 = and i1 %icmp_ln18_10, i1 %xor_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 87 'and' 'and_ln18_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node data_15)   --->   "%or_ln18_7 = or i1 %and_ln25_3, i1 %and_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 88 'or' 'or_ln18_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node data_15)   --->   "%or_ln18_8 = or i1 %or_ln18_7, i1 %x_fp_sign_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 89 'or' 'or_ln18_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_15 = select i1 %or_ln18_8, i64 0, i64 %bitcast_ln13_read" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 90 'select' 'data_15' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%x_fp_exp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_15, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 91 'partselect' 'x_fp_exp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%x_fp_sig_7 = trunc i64 %data_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 92 'trunc' 'x_fp_sig_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.79ns)   --->   "%icmp_ln18_11 = icmp_eq  i11 %x_fp_exp_7, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 93 'icmp' 'icmp_ln18_11' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.10ns)   --->   "%icmp_ln18_12 = icmp_ne  i52 %x_fp_sig_7, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 94 'icmp' 'icmp_ln18_12' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_7)   --->   "%and_ln18_7 = and i1 %icmp_ln18_11, i1 %icmp_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 95 'and' 'and_ln18_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.08ns)   --->   "%ymaggreater_7 = icmp_slt  i64 %data_15, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 96 'icmp' 'ymaggreater_7' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_7)   --->   "%select_ln488_6 = select i1 %ymaggreater_7, i64 %data_15, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 97 'select' 'select_ln488_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln488_7 = select i1 %and_ln18_7, i64 4643140847074803712, i64 %select_ln488_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 98 'select' 'select_ln488_7' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%xs_exp_1_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_7, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 99 'partselect' 'xs_exp_1_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln534_3 = trunc i64 %select_ln488_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 100 'trunc' 'trunc_ln534_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln515_5_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_3, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 101 'bitconcatenate' 'zext_ln515_5_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln515_5 = zext i54 %zext_ln515_5_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 102 'zext' 'zext_ln515_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln515_6 = zext i11 %xs_exp_1_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 103 'zext' 'zext_ln515_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.79ns)   --->   "%add_ln515_3 = add i12 %zext_ln515_6, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 104 'add' 'add_ln515_3' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_3, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 105 'bitselect' 'tmp_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.79ns)   --->   "%sub_ln18_3 = sub i11 1023, i11 %xs_exp_1_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 106 'sub' 'sub_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln18_6 = sext i11 %sub_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 107 'sext' 'sext_ln18_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.37ns)   --->   "%select_ln18_6 = select i1 %tmp_19, i12 %sext_ln18_6, i12 %add_ln515_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 108 'select' 'select_ln18_6' <Predicate = (!icmp_ln26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln18_7 = sext i12 %select_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 109 'sext' 'sext_ln18_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i32 %sext_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 110 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.50ns)   --->   "%lshr_ln18_3 = lshr i137 %zext_ln515_5, i137 %zext_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 111 'lshr' 'lshr_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_3, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 112 'bitselect' 'tmp_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln28 = store i8 %add_ln26_1, i8 %indvar_flatten" [src/conv3.cpp:28]   --->   Operation 113 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln28 = store i6 %select_ln26_1, i6 %in_feat" [src/conv3.cpp:28]   --->   Operation 114 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i6 %select_ln26_1" [src/conv3.cpp:33]   --->   Operation 115 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln26_1, i8 0" [src/conv3.cpp:33]   --->   Operation 116 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i14 %tmp_2" [src/conv3.cpp:33]   --->   Operation 117 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.83ns)   --->   "%sub_ln33 = sub i15 %zext_ln33_2, i15 %zext_ln33_1" [src/conv3.cpp:33]   --->   Operation 118 'sub' 'sub_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i15 %sub_ln33" [src/conv3.cpp:33]   --->   Operation 119 'sext' 'sext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_1 = add i10 %mul_ln33, i10 10" [src/conv3.cpp:33]   --->   Operation 120 'add' 'add_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i10 %mul_ln33, i10 15" [src/conv3.cpp:33]   --->   Operation 121 'add' 'add_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_3 = add i10 %mul_ln33, i10 20" [src/conv3.cpp:33]   --->   Operation 122 'add' 'add_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln33_6 = add i10 %add_ln33_1, i10 %zext_ln33_3" [src/conv3.cpp:33]   --->   Operation 123 'add' 'add_ln33_6' <Predicate = (!icmp_ln26)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln33_6 = zext i10 %add_ln33_6" [src/conv3.cpp:33]   --->   Operation 124 'zext' 'zext_ln33_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%conv3_weights_addr_2 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_6" [src/conv3.cpp:33]   --->   Operation 125 'getelementptr' 'conv3_weights_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln33_7 = add i10 %add_ln33_2, i10 %zext_ln33_3" [src/conv3.cpp:33]   --->   Operation 126 'add' 'add_ln33_7' <Predicate = (!icmp_ln26)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln33_7 = zext i10 %add_ln33_7" [src/conv3.cpp:33]   --->   Operation 127 'zext' 'zext_ln33_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%conv3_weights_addr_3 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_7" [src/conv3.cpp:33]   --->   Operation 128 'getelementptr' 'conv3_weights_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln33_8 = add i10 %add_ln33_3, i10 %zext_ln33_3" [src/conv3.cpp:33]   --->   Operation 129 'add' 'add_ln33_8' <Predicate = (!icmp_ln26)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 130 [3/4] (5.62ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 130 'sitodp' 'x_assign' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.76ns)   --->   "%add_ln1432_1 = add i9 %zext_ln13_1_cast, i9 510" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 131 'add' 'add_ln1432_1' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1432_2 = sext i9 %add_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 132 'sext' 'sext_ln1432_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : [1/1] (0.72ns)   --->   Input mux for Operation 133 '%x_assign_3 = sitodp i32 %sext_ln1432_2'
ST_2 : Operation 133 [4/4] (4.90ns)   --->   "%x_assign_3 = sitodp i32 %sext_ln1432_2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 133 'sitodp' 'x_assign_3' <Predicate = (!icmp_ln26)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 134 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:33]   --->   Operation 134 'load' 'conv3_weights_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%conv3_weights_load_1 = load i10 %conv3_weights_addr_1" [src/conv3.cpp:33]   --->   Operation 135 'load' 'conv3_weights_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_13)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_7, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 136 'bitselect' 'tmp_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.50ns)   --->   "%shl_ln18_3 = shl i137 %zext_ln515_5, i137 %zext_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 137 'shl' 'shl_ln18_3' <Predicate = (!icmp_ln26 & !tmp_19)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i1 %tmp_20" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 138 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln26 & tmp_19)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_s = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_3, i32 53, i32 65" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 139 'partselect' 'tmp_s' <Predicate = (!icmp_ln26 & !tmp_19)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.30ns)   --->   "%select_ln18_7 = select i1 %tmp_19, i13 %zext_ln21_3, i13 %tmp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 140 'select' 'select_ln18_7' <Predicate = (!icmp_ln26)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.82ns)   --->   "%sub_ln59_2 = sub i13 0, i13 %select_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 141 'sub' 'sub_ln59_2' <Predicate = (!icmp_ln26)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_13)   --->   "%select_ln59_2 = select i1 %tmp_17, i13 %sub_ln59_2, i13 %select_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 142 'select' 'select_ln59_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [2/2] (1.23ns)   --->   "%conv3_weights_load_2 = load i10 %conv3_weights_addr_2" [src/conv3.cpp:33]   --->   Operation 143 'load' 'conv3_weights_load_2' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_13)   --->   "%zext_ln33_13 = zext i13 %select_ln59_2" [src/conv3.cpp:33]   --->   Operation 144 'zext' 'zext_ln33_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln33_13 = add i16 %sext_ln33, i16 %zext_ln33_13" [src/conv3.cpp:33]   --->   Operation 145 'add' 'add_ln33_13' <Predicate = (!icmp_ln26)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = trunc i16 %add_ln33_13" [src/conv3.cpp:33]   --->   Operation 146 'trunc' 'trunc_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (1.23ns)   --->   "%conv3_weights_load_3 = load i10 %conv3_weights_addr_3" [src/conv3.cpp:33]   --->   Operation 147 'load' 'conv3_weights_load_3' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln33_8 = zext i10 %add_ln33_8" [src/conv3.cpp:33]   --->   Operation 148 'zext' 'zext_ln33_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%conv3_weights_addr_4 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_8" [src/conv3.cpp:33]   --->   Operation 149 'getelementptr' 'conv3_weights_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 150 [2/4] (5.62ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 150 'sitodp' 'x_assign' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 151 [3/4] (5.62ns)   --->   "%x_assign_3 = sitodp i32 %sext_ln1432_2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 151 'sitodp' 'x_assign_3' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.76ns)   --->   "%add_ln1432_2 = add i9 %zext_ln13_1_cast, i9 511" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 152 'add' 'add_ln1432_2' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1432_3 = sext i9 %add_ln1432_2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 153 'sext' 'sext_ln1432_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : [1/1] (0.72ns)   --->   Input mux for Operation 154 '%x_assign_3_1 = sitodp i32 %sext_ln1432_3'
ST_3 : Operation 154 [4/4] (4.90ns)   --->   "%x_assign_3_1 = sitodp i32 %sext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 154 'sitodp' 'x_assign_3_1' <Predicate = (!icmp_ln26)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 155 [1/2] (1.23ns)   --->   "%conv3_weights_load_2 = load i10 %conv3_weights_addr_2" [src/conv3.cpp:33]   --->   Operation 155 'load' 'conv3_weights_load_2' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 156 [1/2] (1.23ns)   --->   "%conv3_weights_load_3 = load i10 %conv3_weights_addr_3" [src/conv3.cpp:33]   --->   Operation 156 'load' 'conv3_weights_load_3' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 157 [2/2] (1.23ns)   --->   "%conv3_weights_load_4 = load i10 %conv3_weights_addr_4" [src/conv3.cpp:33]   --->   Operation 157 'load' 'conv3_weights_load_4' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 158 [1/4] (5.62ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 158 'sitodp' 'x_assign' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 159 [2/4] (5.62ns)   --->   "%x_assign_3 = sitodp i32 %sext_ln1432_2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 159 'sitodp' 'x_assign_3' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 160 [3/4] (5.62ns)   --->   "%x_assign_3_1 = sitodp i32 %sext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 160 'sitodp' 'x_assign_3_1' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.76ns)   --->   "%add_ln1432_3 = add i8 %select_ln13_1_read, i8 1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 161 'add' 'add_ln1432_3' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1432 = zext i8 %add_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 162 'zext' 'zext_ln1432' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : [1/1] (0.72ns)   --->   Input mux for Operation 163 '%x_assign_3_3 = sitodp i32 %zext_ln1432'
ST_4 : Operation 163 [4/4] (4.89ns)   --->   "%x_assign_3_3 = sitodp i32 %zext_ln1432" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 163 'sitodp' 'x_assign_3_3' <Predicate = (!icmp_ln26)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 164 [1/2] (1.23ns)   --->   "%conv3_weights_load_4 = load i10 %conv3_weights_addr_4" [src/conv3.cpp:33]   --->   Operation 164 'load' 'conv3_weights_load_4' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 165 'bitcast' 'data_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node data_12)   --->   "%x_fp_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 166 'bitselect' 'x_fp_sign' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%x_fp_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 167 'partselect' 'x_fp_exp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%x_fp_sig = trunc i64 %data_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 168 'trunc' 'x_fp_sig' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.79ns)   --->   "%icmp_ln25 = icmp_eq  i11 %x_fp_exp, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 169 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.10ns)   --->   "%icmp_ln25_2 = icmp_eq  i52 %x_fp_sig, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 170 'icmp' 'icmp_ln25_2' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node data_12)   --->   "%and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 171 'and' 'and_ln25' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.79ns)   --->   "%icmp_ln18 = icmp_eq  i11 %x_fp_exp, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 172 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node data_12)   --->   "%xor_ln18 = xor i1 %icmp_ln25_2, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 173 'xor' 'xor_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node data_12)   --->   "%and_ln18 = and i1 %icmp_ln18, i1 %xor_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 174 'and' 'and_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node data_12)   --->   "%or_ln18 = or i1 %and_ln25, i1 %and_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 175 'or' 'or_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node data_12)   --->   "%or_ln18_2 = or i1 %or_ln18, i1 %x_fp_sign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 176 'or' 'or_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_12 = select i1 %or_ln18_2, i64 0, i64 %data_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 177 'select' 'data_12' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%x_fp_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_12, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 178 'partselect' 'x_fp_exp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%x_fp_sig_1 = trunc i64 %data_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 179 'trunc' 'x_fp_sig_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.79ns)   --->   "%icmp_ln18_2 = icmp_eq  i11 %x_fp_exp_1, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 180 'icmp' 'icmp_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (1.10ns)   --->   "%icmp_ln18_3 = icmp_ne  i52 %x_fp_sig_1, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 181 'icmp' 'icmp_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node data)   --->   "%and_ln18_1 = and i1 %icmp_ln18_2, i1 %icmp_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 182 'and' 'and_ln18_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (1.08ns)   --->   "%ymaggreater_1 = icmp_slt  i64 %data_12, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 183 'icmp' 'ymaggreater_1' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node data)   --->   "%select_ln488 = select i1 %ymaggreater_1, i64 %data_12, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 184 'select' 'select_ln488' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.42ns) (out node of the LUT)   --->   "%data = select i1 %and_ln18_1, i64 4643140847074803712, i64 %select_ln488" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 185 'select' 'data' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 186 'bitselect' 'xs_sign' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 187 'partselect' 'xs_exp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln534 = trunc i64 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 188 'trunc' 'trunc_ln534' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 189 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 190 'zext' 'zext_ln15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 191 'zext' 'zext_ln515' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.79ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 192 'add' 'add_ln515' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 193 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.79ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 194 'sub' 'sub_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 195 'sext' 'sext_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.37ns)   --->   "%select_ln18 = select i1 %tmp, i12 %sext_ln18, i12 %add_ln515" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 196 'select' 'select_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i12 %select_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 197 'sext' 'sext_ln18_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 198 'zext' 'zext_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (1.50ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 199 'lshr' 'lshr_ln18' <Predicate = (!icmp_ln26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 200 'bitselect' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 201 [1/4] (5.62ns)   --->   "%x_assign_3 = sitodp i32 %sext_ln1432_2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 201 'sitodp' 'x_assign_3' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 202 [2/4] (5.62ns)   --->   "%x_assign_3_1 = sitodp i32 %sext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 202 'sitodp' 'x_assign_3_1' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 203 [3/4] (5.62ns)   --->   "%x_assign_3_3 = sitodp i32 %zext_ln1432" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 203 'sitodp' 'x_assign_3_3' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.76ns)   --->   "%add_ln1432_4 = add i9 %zext_ln13_1_cast, i9 2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 204 'add' 'add_ln1432_4' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1432_1 = zext i9 %add_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 205 'zext' 'zext_ln1432_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : [1/1] (0.72ns)   --->   Input mux for Operation 206 '%x_assign_3_4 = sitodp i32 %zext_ln1432_1'
ST_5 : Operation 206 [4/4] (4.89ns)   --->   "%x_assign_3_4 = sitodp i32 %zext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 206 'sitodp' 'x_assign_3_4' <Predicate = (!icmp_ln26)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.62>
ST_6 : Operation 207 [1/1] (1.50ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 207 'shl' 'shl_ln18' <Predicate = (!icmp_ln26 & !tmp)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %tmp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 208 'zext' 'zext_ln21' <Predicate = (!icmp_ln26 & tmp)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i21 @_ssdm_op_PartSelect.i21.i137.i32.i32, i137 %shl_ln18, i32 53, i32 73" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 209 'partselect' 'tmp_4' <Predicate = (!icmp_ln26 & !tmp)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.35ns)   --->   "%val = select i1 %tmp, i21 %zext_ln21, i21 %tmp_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 210 'select' 'val' <Predicate = (!icmp_ln26)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.90ns)   --->   "%result_2 = sub i21 0, i21 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 211 'sub' 'result_2' <Predicate = (!icmp_ln26 & xs_sign)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.35ns)   --->   "%result = select i1 %xs_sign, i21 %result_2, i21 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 212 'select' 'result' <Predicate = (!icmp_ln26)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/4] (5.62ns)   --->   "%x_assign_3_1 = sitodp i32 %sext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 213 'sitodp' 'x_assign_3_1' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln33_3 = sext i16 %add_ln33_13" [src/conv3.cpp:33]   --->   Operation 214 'sext' 'sext_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33_2, i8 0" [src/conv3.cpp:33]   --->   Operation 215 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_3 = sub i21 %p_shl3, i21 %sext_ln33_3" [src/conv3.cpp:33]   --->   Operation 216 'sub' 'sub_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_14 = add i21 %sub_ln33_3, i21 %result" [src/conv3.cpp:33]   --->   Operation 217 'add' 'add_ln33_14' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln33_14 = zext i21 %add_ln33_14" [src/conv3.cpp:33]   --->   Operation 218 'zext' 'zext_ln33_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%layer2_output_addr_2 = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_14" [src/conv3.cpp:33]   --->   Operation 219 'getelementptr' 'layer2_output_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 220 [2/2] (1.23ns)   --->   "%layer2_output_load_2 = load i21 %layer2_output_addr_2" [src/conv3.cpp:33]   --->   Operation 220 'load' 'layer2_output_load_2' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_6 : Operation 221 [2/4] (5.62ns)   --->   "%x_assign_3_3 = sitodp i32 %zext_ln1432" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 221 'sitodp' 'x_assign_3_3' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 222 [3/4] (5.62ns)   --->   "%x_assign_3_4 = sitodp i32 %zext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 222 'sitodp' 'x_assign_3_4' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.72>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%data_3 = bitcast i64 %x_assign_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 223 'bitcast' 'data_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node data_13)   --->   "%x_fp_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_3, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 224 'bitselect' 'x_fp_sign_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%x_fp_exp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_3, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 225 'partselect' 'x_fp_exp_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%x_fp_sig_2 = trunc i64 %data_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 226 'trunc' 'x_fp_sig_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.79ns)   --->   "%icmp_ln25_3 = icmp_eq  i11 %x_fp_exp_2, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 227 'icmp' 'icmp_ln25_3' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (1.10ns)   --->   "%icmp_ln25_4 = icmp_eq  i52 %x_fp_sig_2, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 228 'icmp' 'icmp_ln25_4' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node data_13)   --->   "%and_ln25_1 = and i1 %icmp_ln25_3, i1 %icmp_ln25_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 229 'and' 'and_ln25_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.79ns)   --->   "%icmp_ln18_4 = icmp_eq  i11 %x_fp_exp_2, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 230 'icmp' 'icmp_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node data_13)   --->   "%xor_ln18_1 = xor i1 %icmp_ln25_4, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 231 'xor' 'xor_ln18_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node data_13)   --->   "%and_ln18_2 = and i1 %icmp_ln18_4, i1 %xor_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 232 'and' 'and_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node data_13)   --->   "%or_ln18_3 = or i1 %and_ln25_1, i1 %and_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 233 'or' 'or_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node data_13)   --->   "%or_ln18_4 = or i1 %or_ln18_3, i1 %x_fp_sign_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 234 'or' 'or_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_13 = select i1 %or_ln18_4, i64 0, i64 %data_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 235 'select' 'data_13' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%x_fp_exp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_13, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 236 'partselect' 'x_fp_exp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%x_fp_sig_3 = trunc i64 %data_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 237 'trunc' 'x_fp_sig_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.79ns)   --->   "%icmp_ln18_5 = icmp_eq  i11 %x_fp_exp_3, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 238 'icmp' 'icmp_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (1.10ns)   --->   "%icmp_ln18_6 = icmp_ne  i52 %x_fp_sig_3, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 239 'icmp' 'icmp_ln18_6' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_3)   --->   "%and_ln18_3 = and i1 %icmp_ln18_5, i1 %icmp_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 240 'and' 'and_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (1.08ns)   --->   "%ymaggreater_3 = icmp_slt  i64 %data_13, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 241 'icmp' 'ymaggreater_3' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_3)   --->   "%select_ln488_2 = select i1 %ymaggreater_3, i64 %data_13, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 242 'select' 'select_ln488_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln488_3 = select i1 %and_ln18_3, i64 4643140847074803712, i64 %select_ln488_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 243 'select' 'select_ln488_3' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%xs_exp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_3, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 244 'partselect' 'xs_exp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln534_1 = trunc i64 %select_ln488_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 245 'trunc' 'trunc_ln534_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln515_1_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_1, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 246 'bitconcatenate' 'zext_ln515_1_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln515_1 = zext i54 %zext_ln515_1_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 247 'zext' 'zext_ln515_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln515_2 = zext i11 %xs_exp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 248 'zext' 'zext_ln515_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.79ns)   --->   "%add_ln515_1 = add i12 %zext_ln515_2, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 249 'add' 'add_ln515_1' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_1, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 250 'bitselect' 'tmp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.79ns)   --->   "%sub_ln18_1 = sub i11 1023, i11 %xs_exp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 251 'sub' 'sub_ln18_1' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i11 %sub_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 252 'sext' 'sext_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.37ns)   --->   "%select_ln18_2 = select i1 %tmp_7, i12 %sext_ln18_2, i12 %add_ln515_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 253 'select' 'select_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i12 %select_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 254 'sext' 'sext_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i32 %sext_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 255 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (1.50ns)   --->   "%lshr_ln18_1 = lshr i137 %zext_ln515_1, i137 %zext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 256 'lshr' 'lshr_ln18_1' <Predicate = (!icmp_ln26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_1, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 257 'bitselect' 'tmp_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 258 [1/2] (1.23ns)   --->   "%layer2_output_load_2 = load i21 %layer2_output_addr_2" [src/conv3.cpp:33]   --->   Operation 258 'load' 'layer2_output_load_2' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_7 : Operation 259 [1/4] (5.62ns)   --->   "%x_assign_3_3 = sitodp i32 %zext_ln1432" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 259 'sitodp' 'x_assign_3_3' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 260 [2/4] (5.62ns)   --->   "%x_assign_3_4 = sitodp i32 %zext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 260 'sitodp' 'x_assign_3_4' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_9)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_3, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 261 'bitselect' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (1.50ns)   --->   "%shl_ln18_1 = shl i137 %zext_ln515_1, i137 %zext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 262 'shl' 'shl_ln18_1' <Predicate = (!icmp_ln26 & !tmp_7)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i1 %tmp_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 263 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln26 & tmp_7)> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_1, i32 53, i32 65" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 264 'partselect' 'tmp_6' <Predicate = (!icmp_ln26 & !tmp_7)> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.30ns)   --->   "%select_ln18_3 = select i1 %tmp_7, i13 %zext_ln21_1, i13 %tmp_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 265 'select' 'select_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.82ns)   --->   "%sub_ln59 = sub i13 0, i13 %select_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 266 'sub' 'sub_ln59' <Predicate = (!icmp_ln26)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_9)   --->   "%select_ln59 = select i1 %tmp_5, i13 %sub_ln59, i13 %select_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 267 'select' 'select_ln59' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_9)   --->   "%zext_ln33_9 = zext i13 %select_ln59" [src/conv3.cpp:33]   --->   Operation 268 'zext' 'zext_ln33_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln33_9 = add i16 %sext_ln33, i16 %zext_ln33_9" [src/conv3.cpp:33]   --->   Operation 269 'add' 'add_ln33_9' <Predicate = (!icmp_ln26)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i16 %add_ln33_9" [src/conv3.cpp:33]   --->   Operation 270 'sext' 'sext_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i16 %add_ln33_9" [src/conv3.cpp:33]   --->   Operation 271 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33, i8 0" [src/conv3.cpp:33]   --->   Operation 272 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_1 = sub i21 %p_shl5, i21 %sext_ln33_1" [src/conv3.cpp:33]   --->   Operation 273 'sub' 'sub_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 274 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_10 = add i21 %sub_ln33_1, i21 %result" [src/conv3.cpp:33]   --->   Operation 274 'add' 'add_ln33_10' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln33_10 = zext i21 %add_ln33_10" [src/conv3.cpp:33]   --->   Operation 275 'zext' 'zext_ln33_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%layer2_output_addr = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_10" [src/conv3.cpp:33]   --->   Operation 276 'getelementptr' 'layer2_output_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 277 [2/2] (1.23ns)   --->   "%layer2_output_load = load i21 %layer2_output_addr" [src/conv3.cpp:33]   --->   Operation 277 'load' 'layer2_output_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln33_2 = bitcast i32 %conv3_weights_load_2" [src/conv3.cpp:33]   --->   Operation 278 'bitcast' 'bitcast_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : [1/1] (1.27ns)   --->   Input mux for Operation 279 '%mul_2 = fmul i32 %bitcast_ln33_2, i32 %layer2_output_load_2'
ST_8 : Operation 279 [3/3] (5.73ns)   --->   "%mul_2 = fmul i32 %bitcast_ln33_2, i32 %layer2_output_load_2" [src/conv3.cpp:33]   --->   Operation 279 'fmul' 'mul_2' <Predicate = (!icmp_ln26)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/4] (5.62ns)   --->   "%x_assign_3_4 = sitodp i32 %zext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 280 'sitodp' 'x_assign_3_4' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 281 [1/2] (1.23ns)   --->   "%layer2_output_load = load i21 %layer2_output_addr" [src/conv3.cpp:33]   --->   Operation 281 'load' 'layer2_output_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%data_5 = bitcast i64 %x_assign_3_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 282 'bitcast' 'data_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node data_14)   --->   "%x_fp_sign_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_5, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 283 'bitselect' 'x_fp_sign_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%x_fp_exp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_5, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 284 'partselect' 'x_fp_exp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%x_fp_sig_4 = trunc i64 %data_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 285 'trunc' 'x_fp_sig_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.79ns)   --->   "%icmp_ln25_5 = icmp_eq  i11 %x_fp_exp_4, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 286 'icmp' 'icmp_ln25_5' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/1] (1.10ns)   --->   "%icmp_ln25_6 = icmp_eq  i52 %x_fp_sig_4, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 287 'icmp' 'icmp_ln25_6' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node data_14)   --->   "%and_ln25_2 = and i1 %icmp_ln25_5, i1 %icmp_ln25_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 288 'and' 'and_ln25_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/1] (0.79ns)   --->   "%icmp_ln18_7 = icmp_eq  i11 %x_fp_exp_4, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 289 'icmp' 'icmp_ln18_7' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node data_14)   --->   "%xor_ln18_2 = xor i1 %icmp_ln25_6, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 290 'xor' 'xor_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node data_14)   --->   "%and_ln18_4 = and i1 %icmp_ln18_7, i1 %xor_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 291 'and' 'and_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node data_14)   --->   "%or_ln18_5 = or i1 %and_ln25_2, i1 %and_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 292 'or' 'or_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node data_14)   --->   "%or_ln18_6 = or i1 %or_ln18_5, i1 %x_fp_sign_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 293 'or' 'or_ln18_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_14 = select i1 %or_ln18_6, i64 0, i64 %data_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 294 'select' 'data_14' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%x_fp_exp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_14, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 295 'partselect' 'x_fp_exp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%x_fp_sig_5 = trunc i64 %data_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 296 'trunc' 'x_fp_sig_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.79ns)   --->   "%icmp_ln18_8 = icmp_eq  i11 %x_fp_exp_5, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 297 'icmp' 'icmp_ln18_8' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (1.10ns)   --->   "%icmp_ln18_9 = icmp_ne  i52 %x_fp_sig_5, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 298 'icmp' 'icmp_ln18_9' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_5)   --->   "%and_ln18_5 = and i1 %icmp_ln18_8, i1 %icmp_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 299 'and' 'and_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (1.08ns)   --->   "%ymaggreater_5 = icmp_slt  i64 %data_14, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 300 'icmp' 'ymaggreater_5' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_5)   --->   "%select_ln488_4 = select i1 %ymaggreater_5, i64 %data_14, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 301 'select' 'select_ln488_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln488_5 = select i1 %and_ln18_5, i64 4643140847074803712, i64 %select_ln488_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 302 'select' 'select_ln488_5' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%xs_exp_1_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_5, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 303 'partselect' 'xs_exp_1_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln534_2 = trunc i64 %select_ln488_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 304 'trunc' 'trunc_ln534_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln515_3_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_2, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 305 'bitconcatenate' 'zext_ln515_3_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln515_3 = zext i54 %zext_ln515_3_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 306 'zext' 'zext_ln515_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln515_4 = zext i11 %xs_exp_1_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 307 'zext' 'zext_ln515_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.79ns)   --->   "%add_ln515_2 = add i12 %zext_ln515_4, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 308 'add' 'add_ln515_2' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_2, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 309 'bitselect' 'tmp_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.79ns)   --->   "%sub_ln18_2 = sub i11 1023, i11 %xs_exp_1_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 310 'sub' 'sub_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i11 %sub_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 311 'sext' 'sext_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.37ns)   --->   "%select_ln18_4 = select i1 %tmp_13, i12 %sext_ln18_4, i12 %add_ln515_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 312 'select' 'select_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i12 %select_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 313 'sext' 'sext_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i32 %sext_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 314 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (1.50ns)   --->   "%lshr_ln18_2 = lshr i137 %zext_ln515_3, i137 %zext_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 315 'lshr' 'lshr_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_2, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 316 'bitselect' 'tmp_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 317 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln33_2, i32 %layer2_output_load_2" [src/conv3.cpp:33]   --->   Operation 317 'fmul' 'mul_2' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %conv3_weights_load" [src/conv3.cpp:33]   --->   Operation 318 'bitcast' 'bitcast_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : [1/1] (1.27ns)   --->   Input mux for Operation 319 '%mul = fmul i32 %bitcast_ln33, i32 %layer2_output_load'
ST_10 : Operation 319 [3/3] (5.73ns)   --->   "%mul = fmul i32 %bitcast_ln33, i32 %layer2_output_load" [src/conv3.cpp:33]   --->   Operation 319 'fmul' 'mul' <Predicate = (!icmp_ln26)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_11)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_5, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 320 'bitselect' 'tmp_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (1.50ns)   --->   "%shl_ln18_2 = shl i137 %zext_ln515_3, i137 %zext_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 321 'shl' 'shl_ln18_2' <Predicate = (!icmp_ln26 & !tmp_13)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i1 %tmp_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 322 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln26 & tmp_13)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_2, i32 53, i32 65" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 323 'partselect' 'tmp_9' <Predicate = (!icmp_ln26 & !tmp_13)> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.30ns)   --->   "%select_ln18_5 = select i1 %tmp_13, i13 %zext_ln21_2, i13 %tmp_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 324 'select' 'select_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 325 [1/1] (0.82ns)   --->   "%sub_ln59_1 = sub i13 0, i13 %select_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 325 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln26)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_11)   --->   "%select_ln59_1 = select i1 %tmp_11, i13 %sub_ln59_1, i13 %select_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 326 'select' 'select_ln59_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_11)   --->   "%zext_ln33_11 = zext i13 %select_ln59_1" [src/conv3.cpp:33]   --->   Operation 327 'zext' 'zext_ln33_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln33_11 = add i16 %sext_ln33, i16 %zext_ln33_11" [src/conv3.cpp:33]   --->   Operation 328 'add' 'add_ln33_11' <Predicate = (!icmp_ln26)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln33_2 = sext i16 %add_ln33_11" [src/conv3.cpp:33]   --->   Operation 329 'sext' 'sext_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i16 %add_ln33_11" [src/conv3.cpp:33]   --->   Operation 330 'trunc' 'trunc_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33_1, i8 0" [src/conv3.cpp:33]   --->   Operation 331 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_2 = sub i21 %p_shl4, i21 %sext_ln33_2" [src/conv3.cpp:33]   --->   Operation 332 'sub' 'sub_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 333 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_12 = add i21 %sub_ln33_2, i21 %result" [src/conv3.cpp:33]   --->   Operation 333 'add' 'add_ln33_12' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln33_12 = zext i21 %add_ln33_12" [src/conv3.cpp:33]   --->   Operation 334 'zext' 'zext_ln33_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%layer2_output_addr_1 = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_12" [src/conv3.cpp:33]   --->   Operation 335 'getelementptr' 'layer2_output_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 336 [2/2] (1.23ns)   --->   "%layer2_output_load_1 = load i21 %layer2_output_addr_1" [src/conv3.cpp:33]   --->   Operation 336 'load' 'layer2_output_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_10 : Operation 337 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln33_2, i32 %layer2_output_load_2" [src/conv3.cpp:33]   --->   Operation 337 'fmul' 'mul_2' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 338 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln33, i32 %layer2_output_load" [src/conv3.cpp:33]   --->   Operation 338 'fmul' 'mul' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 339 [1/2] (1.23ns)   --->   "%layer2_output_load_1 = load i21 %layer2_output_addr_1" [src/conv3.cpp:33]   --->   Operation 339 'load' 'layer2_output_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%data_8 = bitcast i64 %x_assign_3_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 340 'bitcast' 'data_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node data_16)   --->   "%x_fp_sign_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_8, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 341 'bitselect' 'x_fp_sign_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%x_fp_exp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_8, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 342 'partselect' 'x_fp_exp_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%x_fp_sig_8 = trunc i64 %data_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 343 'trunc' 'x_fp_sig_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.79ns)   --->   "%icmp_ln25_9 = icmp_eq  i11 %x_fp_exp_8, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 344 'icmp' 'icmp_ln25_9' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 345 [1/1] (1.10ns)   --->   "%icmp_ln25_10 = icmp_eq  i52 %x_fp_sig_8, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 345 'icmp' 'icmp_ln25_10' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node data_16)   --->   "%and_ln25_4 = and i1 %icmp_ln25_9, i1 %icmp_ln25_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 346 'and' 'and_ln25_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 347 [1/1] (0.79ns)   --->   "%icmp_ln18_13 = icmp_eq  i11 %x_fp_exp_8, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 347 'icmp' 'icmp_ln18_13' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node data_16)   --->   "%xor_ln18_4 = xor i1 %icmp_ln25_10, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 348 'xor' 'xor_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node data_16)   --->   "%and_ln18_8 = and i1 %icmp_ln18_13, i1 %xor_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 349 'and' 'and_ln18_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node data_16)   --->   "%or_ln18_9 = or i1 %and_ln25_4, i1 %and_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 350 'or' 'or_ln18_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node data_16)   --->   "%or_ln18_10 = or i1 %or_ln18_9, i1 %x_fp_sign_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 351 'or' 'or_ln18_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 352 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_16 = select i1 %or_ln18_10, i64 0, i64 %data_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 352 'select' 'data_16' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%x_fp_exp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_16, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 353 'partselect' 'x_fp_exp_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns)   --->   "%x_fp_sig_9 = trunc i64 %data_16" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 354 'trunc' 'x_fp_sig_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (0.79ns)   --->   "%icmp_ln18_14 = icmp_eq  i11 %x_fp_exp_9, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 355 'icmp' 'icmp_ln18_14' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 356 [1/1] (1.10ns)   --->   "%icmp_ln18_15 = icmp_ne  i52 %x_fp_sig_9, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 356 'icmp' 'icmp_ln18_15' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_9)   --->   "%and_ln18_9 = and i1 %icmp_ln18_14, i1 %icmp_ln18_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 357 'and' 'and_ln18_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 358 [1/1] (1.08ns)   --->   "%ymaggreater_9 = icmp_slt  i64 %data_16, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 358 'icmp' 'ymaggreater_9' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_9)   --->   "%select_ln488_8 = select i1 %ymaggreater_9, i64 %data_16, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 359 'select' 'select_ln488_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 360 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln488_9 = select i1 %and_ln18_9, i64 4643140847074803712, i64 %select_ln488_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 360 'select' 'select_ln488_9' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%xs_exp_1_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_9, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 361 'partselect' 'xs_exp_1_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln534_4 = trunc i64 %select_ln488_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 362 'trunc' 'trunc_ln534_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln515_7_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_4, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 363 'bitconcatenate' 'zext_ln515_7_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln515_7 = zext i54 %zext_ln515_7_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 364 'zext' 'zext_ln515_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln515_8 = zext i11 %xs_exp_1_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 365 'zext' 'zext_ln515_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (0.79ns)   --->   "%add_ln515_4 = add i12 %zext_ln515_8, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 366 'add' 'add_ln515_4' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_4, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 367 'bitselect' 'tmp_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.79ns)   --->   "%sub_ln18_4 = sub i11 1023, i11 %xs_exp_1_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 368 'sub' 'sub_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln18_8 = sext i11 %sub_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 369 'sext' 'sext_ln18_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 370 [1/1] (0.37ns)   --->   "%select_ln18_8 = select i1 %tmp_23, i12 %sext_ln18_8, i12 %add_ln515_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 370 'select' 'select_ln18_8' <Predicate = (!icmp_ln26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln18_9 = sext i12 %select_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 371 'sext' 'sext_ln18_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i32 %sext_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 372 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 373 [1/1] (1.50ns)   --->   "%lshr_ln18_4 = lshr i137 %zext_ln515_7, i137 %zext_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 373 'lshr' 'lshr_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_4, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 374 'bitselect' 'tmp_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 375 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln33, i32 %layer2_output_load" [src/conv3.cpp:33]   --->   Operation 375 'fmul' 'mul' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast i32 %conv3_weights_load_1" [src/conv3.cpp:33]   --->   Operation 376 'bitcast' 'bitcast_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : [1/1] (1.27ns)   --->   Input mux for Operation 377 '%mul_1 = fmul i32 %bitcast_ln33_1, i32 %layer2_output_load_1'
ST_12 : Operation 377 [3/3] (5.73ns)   --->   "%mul_1 = fmul i32 %bitcast_ln33_1, i32 %layer2_output_load_1" [src/conv3.cpp:33]   --->   Operation 377 'fmul' 'mul_1' <Predicate = (!icmp_ln26)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_15)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_9, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 378 'bitselect' 'tmp_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (1.50ns)   --->   "%shl_ln18_4 = shl i137 %zext_ln515_7, i137 %zext_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 379 'shl' 'shl_ln18_4' <Predicate = (!icmp_ln26 & !tmp_23)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i1 %tmp_24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 380 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln26 & tmp_23)> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_4, i32 53, i32 65" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 381 'partselect' 'tmp_3' <Predicate = (!icmp_ln26 & !tmp_23)> <Delay = 0.00>
ST_12 : Operation 382 [1/1] (0.30ns)   --->   "%select_ln18_9 = select i1 %tmp_23, i13 %zext_ln21_4, i13 %tmp_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 382 'select' 'select_ln18_9' <Predicate = (!icmp_ln26)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 383 [1/1] (0.82ns)   --->   "%sub_ln59_3 = sub i13 0, i13 %select_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 383 'sub' 'sub_ln59_3' <Predicate = (!icmp_ln26)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_15)   --->   "%select_ln59_3 = select i1 %tmp_22, i13 %sub_ln59_3, i13 %select_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 384 'select' 'select_ln59_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_15)   --->   "%zext_ln33_15 = zext i13 %select_ln59_3" [src/conv3.cpp:33]   --->   Operation 385 'zext' 'zext_ln33_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln33_15 = add i16 %sext_ln33, i16 %zext_ln33_15" [src/conv3.cpp:33]   --->   Operation 386 'add' 'add_ln33_15' <Predicate = (!icmp_ln26)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln33_4 = sext i16 %add_ln33_15" [src/conv3.cpp:33]   --->   Operation 387 'sext' 'sext_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = trunc i16 %add_ln33_15" [src/conv3.cpp:33]   --->   Operation 388 'trunc' 'trunc_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33_3, i8 0" [src/conv3.cpp:33]   --->   Operation 389 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_4 = sub i21 %p_shl2, i21 %sext_ln33_4" [src/conv3.cpp:33]   --->   Operation 390 'sub' 'sub_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 391 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_16 = add i21 %sub_ln33_4, i21 %result" [src/conv3.cpp:33]   --->   Operation 391 'add' 'add_ln33_16' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln33_16 = zext i21 %add_ln33_16" [src/conv3.cpp:33]   --->   Operation 392 'zext' 'zext_ln33_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 393 [1/1] (0.00ns)   --->   "%layer2_output_addr_3 = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_16" [src/conv3.cpp:33]   --->   Operation 393 'getelementptr' 'layer2_output_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 394 [2/2] (1.23ns)   --->   "%layer2_output_load_3 = load i21 %layer2_output_addr_3" [src/conv3.cpp:33]   --->   Operation 394 'load' 'layer2_output_load_3' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_12 : Operation 488 [1/1] (0.00ns)   --->   "%convolution_load_1 = load i32 %convolution"   --->   Operation 488 'load' 'convolution_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 489 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %convolution_out, i32 %convolution_load_1"   --->   Operation 489 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 490 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 490 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 395 [1/1] (0.00ns)   --->   "%convolution_load = load i32 %convolution" [src/conv3.cpp:33]   --->   Operation 395 'load' 'convolution_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : [1/1] (1.30ns)   --->   Input mux for Operation 396 '%convolution_s = fadd i32 %convolution_load, i32 %mul'
ST_13 : Operation 396 [4/4] (5.13ns)   --->   "%convolution_s = fadd i32 %convolution_load, i32 %mul" [src/conv3.cpp:33]   --->   Operation 396 'fadd' 'convolution_s' <Predicate = (!icmp_ln26)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln33_1, i32 %layer2_output_load_1" [src/conv3.cpp:33]   --->   Operation 397 'fmul' 'mul_1' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 398 [1/2] (1.23ns)   --->   "%layer2_output_load_3 = load i21 %layer2_output_addr_3" [src/conv3.cpp:33]   --->   Operation 398 'load' 'layer2_output_load_3' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_13 : Operation 399 [1/1] (0.00ns)   --->   "%data_10 = bitcast i64 %x_assign_3_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 399 'bitcast' 'data_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node data_17)   --->   "%x_fp_sign_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_10, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 400 'bitselect' 'x_fp_sign_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%x_fp_exp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_10, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 401 'partselect' 'x_fp_exp_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 402 [1/1] (0.00ns)   --->   "%x_fp_sig_10 = trunc i64 %data_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 402 'trunc' 'x_fp_sig_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 403 [1/1] (0.79ns)   --->   "%icmp_ln25_11 = icmp_eq  i11 %x_fp_exp_10, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 403 'icmp' 'icmp_ln25_11' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [1/1] (1.10ns)   --->   "%icmp_ln25_12 = icmp_eq  i52 %x_fp_sig_10, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 404 'icmp' 'icmp_ln25_12' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node data_17)   --->   "%and_ln25_5 = and i1 %icmp_ln25_11, i1 %icmp_ln25_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 405 'and' 'and_ln25_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 406 [1/1] (0.79ns)   --->   "%icmp_ln18_16 = icmp_eq  i11 %x_fp_exp_10, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 406 'icmp' 'icmp_ln18_16' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node data_17)   --->   "%xor_ln18_5 = xor i1 %icmp_ln25_12, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 407 'xor' 'xor_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node data_17)   --->   "%and_ln18_10 = and i1 %icmp_ln18_16, i1 %xor_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 408 'and' 'and_ln18_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node data_17)   --->   "%or_ln18_11 = or i1 %and_ln25_5, i1 %and_ln18_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 409 'or' 'or_ln18_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node data_17)   --->   "%or_ln18_12 = or i1 %or_ln18_11, i1 %x_fp_sign_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 410 'or' 'or_ln18_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 411 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_17 = select i1 %or_ln18_12, i64 0, i64 %data_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 411 'select' 'data_17' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%x_fp_exp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_17, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 412 'partselect' 'x_fp_exp_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%x_fp_sig_11 = trunc i64 %data_17" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 413 'trunc' 'x_fp_sig_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.79ns)   --->   "%icmp_ln18_17 = icmp_eq  i11 %x_fp_exp_11, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 414 'icmp' 'icmp_ln18_17' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 415 [1/1] (1.10ns)   --->   "%icmp_ln18_18 = icmp_ne  i52 %x_fp_sig_11, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 415 'icmp' 'icmp_ln18_18' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_11)   --->   "%and_ln18_11 = and i1 %icmp_ln18_17, i1 %icmp_ln18_18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 416 'and' 'and_ln18_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 417 [1/1] (1.08ns)   --->   "%ymaggreater_11 = icmp_slt  i64 %data_17, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 417 'icmp' 'ymaggreater_11' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_11)   --->   "%select_ln488_10 = select i1 %ymaggreater_11, i64 %data_17, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 418 'select' 'select_ln488_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 419 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln488_11 = select i1 %and_ln18_11, i64 4643140847074803712, i64 %select_ln488_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 419 'select' 'select_ln488_11' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%xs_exp_1_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_11, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 420 'partselect' 'xs_exp_1_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln534_5 = trunc i64 %select_ln488_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 421 'trunc' 'trunc_ln534_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln515_9_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_5, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 422 'bitconcatenate' 'zext_ln515_9_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln515_9 = zext i54 %zext_ln515_9_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 423 'zext' 'zext_ln515_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln515_10 = zext i11 %xs_exp_1_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 424 'zext' 'zext_ln515_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 425 [1/1] (0.79ns)   --->   "%add_ln515_5 = add i12 %zext_ln515_10, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 425 'add' 'add_ln515_5' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_5, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 426 'bitselect' 'tmp_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 427 [1/1] (0.79ns)   --->   "%sub_ln18_5 = sub i11 1023, i11 %xs_exp_1_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 427 'sub' 'sub_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln18_10 = sext i11 %sub_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 428 'sext' 'sext_ln18_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 429 [1/1] (0.37ns)   --->   "%select_ln18_10 = select i1 %tmp_27, i12 %sext_ln18_10, i12 %add_ln515_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 429 'select' 'select_ln18_10' <Predicate = (!icmp_ln26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln18_11 = sext i12 %select_ln18_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 430 'sext' 'sext_ln18_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i32 %sext_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 431 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 432 [1/1] (1.50ns)   --->   "%lshr_ln18_5 = lshr i137 %zext_ln515_9, i137 %zext_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 432 'lshr' 'lshr_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_5, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 433 'bitselect' 'tmp_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 434 [3/4] (6.43ns)   --->   "%convolution_s = fadd i32 %convolution_load, i32 %mul" [src/conv3.cpp:33]   --->   Operation 434 'fadd' 'convolution_s' <Predicate = (!icmp_ln26)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 435 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln33_1, i32 %layer2_output_load_1" [src/conv3.cpp:33]   --->   Operation 435 'fmul' 'mul_1' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%bitcast_ln33_3 = bitcast i32 %conv3_weights_load_3" [src/conv3.cpp:33]   --->   Operation 436 'bitcast' 'bitcast_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : [1/1] (1.27ns)   --->   Input mux for Operation 437 '%mul_3 = fmul i32 %bitcast_ln33_3, i32 %layer2_output_load_3'
ST_14 : Operation 437 [3/3] (5.73ns)   --->   "%mul_3 = fmul i32 %bitcast_ln33_3, i32 %layer2_output_load_3" [src/conv3.cpp:33]   --->   Operation 437 'fmul' 'mul_3' <Predicate = (!icmp_ln26)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_17)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_11, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 438 'bitselect' 'tmp_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (1.50ns)   --->   "%shl_ln18_5 = shl i137 %zext_ln515_9, i137 %zext_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 439 'shl' 'shl_ln18_5' <Predicate = (!icmp_ln26 & !tmp_27)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i1 %tmp_28" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 440 'zext' 'zext_ln21_5' <Predicate = (!icmp_ln26 & tmp_27)> <Delay = 0.00>
ST_14 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_5, i32 53, i32 65" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 441 'partselect' 'tmp_10' <Predicate = (!icmp_ln26 & !tmp_27)> <Delay = 0.00>
ST_14 : Operation 442 [1/1] (0.30ns)   --->   "%select_ln18_11 = select i1 %tmp_27, i13 %zext_ln21_5, i13 %tmp_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 442 'select' 'select_ln18_11' <Predicate = (!icmp_ln26)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 443 [1/1] (0.82ns)   --->   "%sub_ln59_4 = sub i13 0, i13 %select_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 443 'sub' 'sub_ln59_4' <Predicate = (!icmp_ln26)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_17)   --->   "%select_ln59_4 = select i1 %tmp_26, i13 %sub_ln59_4, i13 %select_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 444 'select' 'select_ln59_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_17)   --->   "%zext_ln33_17 = zext i13 %select_ln59_4" [src/conv3.cpp:33]   --->   Operation 445 'zext' 'zext_ln33_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 446 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln33_17 = add i16 %sext_ln33, i16 %zext_ln33_17" [src/conv3.cpp:33]   --->   Operation 446 'add' 'add_ln33_17' <Predicate = (!icmp_ln26)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln33_5 = sext i16 %add_ln33_17" [src/conv3.cpp:33]   --->   Operation 447 'sext' 'sext_ln33_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln33_4 = trunc i16 %add_ln33_17" [src/conv3.cpp:33]   --->   Operation 448 'trunc' 'trunc_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 449 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33_4, i8 0" [src/conv3.cpp:33]   --->   Operation 449 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_5 = sub i21 %p_shl1, i21 %sext_ln33_5" [src/conv3.cpp:33]   --->   Operation 450 'sub' 'sub_ln33_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 451 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_18 = add i21 %sub_ln33_5, i21 %result" [src/conv3.cpp:33]   --->   Operation 451 'add' 'add_ln33_18' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln33_18 = zext i21 %add_ln33_18" [src/conv3.cpp:33]   --->   Operation 452 'zext' 'zext_ln33_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%layer2_output_addr_4 = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_18" [src/conv3.cpp:33]   --->   Operation 453 'getelementptr' 'layer2_output_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 454 [2/2] (1.23ns)   --->   "%layer2_output_load_4 = load i21 %layer2_output_addr_4" [src/conv3.cpp:33]   --->   Operation 454 'load' 'layer2_output_load_4' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 455 [2/4] (6.43ns)   --->   "%convolution_s = fadd i32 %convolution_load, i32 %mul" [src/conv3.cpp:33]   --->   Operation 455 'fadd' 'convolution_s' <Predicate = (!icmp_ln26)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 456 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln33_3, i32 %layer2_output_load_3" [src/conv3.cpp:33]   --->   Operation 456 'fmul' 'mul_3' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 457 [1/2] (1.23ns)   --->   "%layer2_output_load_4 = load i21 %layer2_output_addr_4" [src/conv3.cpp:33]   --->   Operation 457 'load' 'layer2_output_load_4' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 458 [1/4] (6.43ns)   --->   "%convolution_s = fadd i32 %convolution_load, i32 %mul" [src/conv3.cpp:33]   --->   Operation 458 'fadd' 'convolution_s' <Predicate = (!icmp_ln26)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 459 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln33_3, i32 %layer2_output_load_3" [src/conv3.cpp:33]   --->   Operation 459 'fmul' 'mul_3' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln33_4 = bitcast i32 %conv3_weights_load_4" [src/conv3.cpp:33]   --->   Operation 460 'bitcast' 'bitcast_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : [1/1] (1.27ns)   --->   Input mux for Operation 461 '%mul_4 = fmul i32 %bitcast_ln33_4, i32 %layer2_output_load_4'
ST_16 : Operation 461 [3/3] (5.73ns)   --->   "%mul_4 = fmul i32 %bitcast_ln33_4, i32 %layer2_output_load_4" [src/conv3.cpp:33]   --->   Operation 461 'fmul' 'mul_4' <Predicate = (!icmp_ln26)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : [1/1] (1.30ns)   --->   Input mux for Operation 462 '%convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1'
ST_17 : Operation 462 [4/4] (5.13ns)   --->   "%convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1" [src/conv3.cpp:33]   --->   Operation 462 'fadd' 'convolution_1_1' <Predicate = (!icmp_ln26)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 463 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln33_4, i32 %layer2_output_load_4" [src/conv3.cpp:33]   --->   Operation 463 'fmul' 'mul_4' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 464 [3/4] (6.43ns)   --->   "%convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1" [src/conv3.cpp:33]   --->   Operation 464 'fadd' 'convolution_1_1' <Predicate = (!icmp_ln26)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 465 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln33_4, i32 %layer2_output_load_4" [src/conv3.cpp:33]   --->   Operation 465 'fmul' 'mul_4' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 466 [2/4] (6.43ns)   --->   "%convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1" [src/conv3.cpp:33]   --->   Operation 466 'fadd' 'convolution_1_1' <Predicate = (!icmp_ln26)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 467 [1/4] (6.43ns)   --->   "%convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1" [src/conv3.cpp:33]   --->   Operation 467 'fadd' 'convolution_1_1' <Predicate = (!icmp_ln26)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 468 [1/1] (0.67ns)   --->   "%add_ln28 = add i3 %select_ln26, i3 1" [src/conv3.cpp:28]   --->   Operation 468 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 469 [1/1] (0.42ns)   --->   "%store_ln28 = store i3 %add_ln28, i3 %kernel_x" [src/conv3.cpp:28]   --->   Operation 469 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : [1/1] (1.30ns)   --->   Input mux for Operation 470 '%convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2'
ST_21 : Operation 470 [4/4] (5.13ns)   --->   "%convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2" [src/conv3.cpp:33]   --->   Operation 470 'fadd' 'convolution_1_2' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 471 [3/4] (6.43ns)   --->   "%convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2" [src/conv3.cpp:33]   --->   Operation 471 'fadd' 'convolution_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 472 [2/4] (6.43ns)   --->   "%convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2" [src/conv3.cpp:33]   --->   Operation 472 'fadd' 'convolution_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 473 [1/4] (6.43ns)   --->   "%convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2" [src/conv3.cpp:33]   --->   Operation 473 'fadd' 'convolution_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : [1/1] (1.30ns)   --->   Input mux for Operation 474 '%convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3'
ST_25 : Operation 474 [4/4] (5.13ns)   --->   "%convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3" [src/conv3.cpp:33]   --->   Operation 474 'fadd' 'convolution_1_3' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 475 [3/4] (6.43ns)   --->   "%convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3" [src/conv3.cpp:33]   --->   Operation 475 'fadd' 'convolution_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 476 [2/4] (6.43ns)   --->   "%convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3" [src/conv3.cpp:33]   --->   Operation 476 'fadd' 'convolution_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 477 [1/4] (6.43ns)   --->   "%convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3" [src/conv3.cpp:33]   --->   Operation 477 'fadd' 'convolution_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : [1/1] (1.30ns)   --->   Input mux for Operation 478 '%convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4'
ST_29 : Operation 478 [4/4] (5.13ns)   --->   "%convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4" [src/conv3.cpp:33]   --->   Operation 478 'fadd' 'convolution_1_4' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 479 [3/4] (6.43ns)   --->   "%convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4" [src/conv3.cpp:33]   --->   Operation 479 'fadd' 'convolution_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 480 [2/4] (6.43ns)   --->   "%convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4" [src/conv3.cpp:33]   --->   Operation 480 'fadd' 'convolution_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.86>
ST_32 : Operation 481 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_4_VITIS_LOOP_28_5_str"   --->   Operation 481 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 482 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 482 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 483 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 483 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 484 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv3.cpp:28]   --->   Operation 484 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 485 [1/4] (6.43ns)   --->   "%convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4" [src/conv3.cpp:33]   --->   Operation 485 'fadd' 'convolution_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 486 [1/1] (0.42ns)   --->   "%store_ln28 = store i32 %convolution_1_4, i32 %convolution" [src/conv3.cpp:28]   --->   Operation 486 'store' 'store_ln28' <Predicate = true> <Delay = 0.42>
ST_32 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_30_6" [src/conv3.cpp:28]   --->   Operation 487 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.278ns
The critical path consists of the following:
	'alloca' operation ('kernel_x') [9]  (0.000 ns)
	'load' operation ('kernel_x_load', src/conv3.cpp:28) on local variable 'kernel_x' [32]  (0.000 ns)
	'icmp' operation ('icmp_ln28', src/conv3.cpp:28) [37]  (0.673 ns)
	'select' operation ('select_ln26', src/conv3.cpp:26) [38]  (0.208 ns)
	'add' operation ('add_ln1432', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32) [71]  (0.776 ns)
	multiplexor before operation 'sitodp' with delay (0.721 ns)
'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32) [73]  (4.900 ns)

 <State 2>: 6.386ns
The critical path consists of the following:
	'add' operation ('add_ln1432_1', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [116]  (0.765 ns)
	multiplexor before operation 'sitodp' with delay (0.721 ns)
'sitodp' operation ('x_assign_3', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [118]  (4.900 ns)

 <State 3>: 6.386ns
The critical path consists of the following:
	'add' operation ('add_ln1432_2', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [175]  (0.765 ns)
	multiplexor before operation 'sitodp' with delay (0.721 ns)
'sitodp' operation ('x_assign_3_1', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [177]  (4.900 ns)

 <State 4>: 6.386ns
The critical path consists of the following:
	'add' operation ('add_ln1432_3', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [289]  (0.765 ns)
	multiplexor before operation 'sitodp' with delay (0.723 ns)
'sitodp' operation ('x_assign_3_3', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [291]  (4.898 ns)

 <State 5>: 6.386ns
The critical path consists of the following:
	'add' operation ('add_ln1432_4', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [348]  (0.765 ns)
	multiplexor before operation 'sitodp' with delay (0.723 ns)
'sitodp' operation ('x_assign_3_4', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [350]  (4.898 ns)

 <State 6>: 5.621ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_3_1', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [177]  (5.621 ns)

 <State 7>: 5.729ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_4', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [124]  (1.101 ns)
	'and' operation ('and_ln25_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [125]  (0.000 ns)
	'or' operation ('or_ln18_3', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [129]  (0.000 ns)
	'or' operation ('or_ln18_4', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31) [130]  (0.000 ns)
	'select' operation ('data', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31) [131]  (0.424 ns)
	'icmp' operation ('icmp_ln18_6', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31) [135]  (1.101 ns)
	'and' operation ('and_ln18_3', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31) [136]  (0.000 ns)
	'select' operation ('select_ln488_3', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31) [139]  (0.424 ns)
	'add' operation ('add_ln515_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31) [146]  (0.798 ns)
	'select' operation ('select_ln18_2', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31) [150]  (0.375 ns)
	'lshr' operation ('lshr_ln18_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31) [153]  (1.506 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.278 ns)
'fmul' operation ('mul_2', src/conv3.cpp:33) [287]  (5.738 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', src/conv3.cpp:33) [287]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.278 ns)
'fmul' operation ('mul', src/conv3.cpp:33) [173]  (5.738 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:33) [173]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:33) [173]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv3.cpp:33) [232]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv3.cpp:33) [232]  (7.016 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', src/conv3.cpp:33) [346]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', src/conv3.cpp:33) [346]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4', src/conv3.cpp:33) [405]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4', src/conv3.cpp:33) [405]  (7.016 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_1_1', src/conv3.cpp:33) [233]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_1_1', src/conv3.cpp:33) [233]  (6.437 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_1_2', src/conv3.cpp:33) [288]  (5.134 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_1_2', src/conv3.cpp:33) [288]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_1_2', src/conv3.cpp:33) [288]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_1_2', src/conv3.cpp:33) [288]  (6.437 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_1_3', src/conv3.cpp:33) [347]  (5.134 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_1_3', src/conv3.cpp:33) [347]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_1_3', src/conv3.cpp:33) [347]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_1_3', src/conv3.cpp:33) [347]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_1_4', src/conv3.cpp:33) [406]  (5.134 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_1_4', src/conv3.cpp:33) [406]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_1_4', src/conv3.cpp:33) [406]  (6.437 ns)

 <State 32>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('convolution_1_4', src/conv3.cpp:33) [406]  (6.437 ns)
	'store' operation ('store_ln28', src/conv3.cpp:28) of variable 'convolution_1_4', src/conv3.cpp:33 on local variable 'convolution' [411]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
