TimeQuest Timing Analyzer report for tft_colorbar
Fri Dec 02 15:19:20 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Propagation Delay
 54. Minimum Propagation Delay
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; tft_colorbar                                        ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; sys_clk                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 101.27 MHz ; 101.27 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 101.236 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.934  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.276 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 101.236 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.786      ;
; 101.242 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.780      ;
; 101.311 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.711      ;
; 101.396 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.631      ;
; 101.397 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.630      ;
; 101.505 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.517      ;
; 101.510 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.512      ;
; 101.578 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.444      ;
; 101.605 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.417      ;
; 101.618 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.404      ;
; 101.624 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.398      ;
; 101.679 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.343      ;
; 101.684 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.338      ;
; 101.690 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.337      ;
; 101.691 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.336      ;
; 101.693 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.329      ;
; 101.778 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.249      ;
; 101.778 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.244      ;
; 101.779 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.248      ;
; 101.783 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.239      ;
; 101.801 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.221      ;
; 101.863 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.159      ;
; 101.877 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.145      ;
; 101.878 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.144      ;
; 101.882 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.140      ;
; 101.886 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.141      ;
; 101.887 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.140      ;
; 101.960 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.062      ;
; 101.963 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.064      ;
; 101.964 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.063      ;
; 102.012 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.010      ;
; 102.017 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 9.005      ;
; 102.027 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.995      ;
; 102.032 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.990      ;
; 102.037 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.985      ;
; 102.038 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.984      ;
; 102.045 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.977      ;
; 102.050 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.972      ;
; 102.086 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.936      ;
; 102.092 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.930      ;
; 102.107 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.915      ;
; 102.112 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.915      ;
; 102.113 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.914      ;
; 102.124 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.898      ;
; 102.136 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.886      ;
; 102.161 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.861      ;
; 102.171 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.851      ;
; 102.192 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.835      ;
; 102.193 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.834      ;
; 102.206 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.821      ;
; 102.209 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.818      ;
; 102.210 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.817      ;
; 102.235 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.787      ;
; 102.246 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.781      ;
; 102.247 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.780      ;
; 102.256 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.771      ;
; 102.257 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.770      ;
; 102.259 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.768      ;
; 102.270 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.753      ;
; 102.275 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.748      ;
; 102.364 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.659      ;
; 102.370 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.653      ;
; 102.370 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.652      ;
; 102.374 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.648      ;
; 102.391 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.631      ;
; 102.394 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.629      ;
; 102.425 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.598      ;
; 102.428 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.594      ;
; 102.430 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.593      ;
; 102.439 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.584      ;
; 102.479 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 8.549      ;
; 102.480 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 8.548      ;
; 102.500 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.527      ;
; 102.524 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 8.504      ;
; 102.525 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 8.503      ;
; 102.549 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.474      ;
; 102.553 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.474      ;
; 102.555 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.468      ;
; 102.588 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.439      ;
; 102.588 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.435      ;
; 102.624 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.399      ;
; 102.628 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.395      ;
; 102.641 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.386      ;
; 102.672 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.351      ;
; 102.673 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 8.355      ;
; 102.674 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 8.354      ;
; 102.678 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.345      ;
; 102.696 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.331      ;
; 102.706 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.317      ;
; 102.709 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 8.319      ;
; 102.710 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 8.318      ;
; 102.733 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.289      ;
; 102.738 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 8.284      ;
; 102.747 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.276      ;
; 102.749 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.278      ;
; 102.755 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.268      ;
; 102.760 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.263      ;
; 102.773 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.254      ;
; 102.783 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 8.240      ;
; 102.826 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.201      ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.770 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.773 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.789 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.081      ;
; 0.789 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.081      ;
; 1.125 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.134 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.143 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.435      ;
; 1.143 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.435      ;
; 1.150 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.442      ;
; 1.159 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.451      ;
; 1.179 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.471      ;
; 1.236 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.528      ;
; 1.246 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.538      ;
; 1.256 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.548      ;
; 1.265 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.274 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.566      ;
; 1.283 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.575      ;
; 1.450 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.742      ;
; 1.550 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.843      ;
; 1.590 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.882      ;
; 1.644 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.936      ;
; 1.701 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.994      ;
; 1.711 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.004      ;
; 1.729 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.022      ;
; 1.750 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.043      ;
; 1.779 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.072      ;
; 1.782 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.074      ;
; 1.784 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.076      ;
; 1.793 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.085      ;
; 1.793 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.085      ;
; 1.799 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.091      ;
; 1.830 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.123      ;
; 1.841 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.134      ;
; 1.851 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.144      ;
; 1.860 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.153      ;
; 1.869 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.162      ;
; 1.890 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.183      ;
; 1.894 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.187      ;
; 1.907 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.198      ;
; 1.908 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.199      ;
; 1.913 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.204      ;
; 1.915 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.206      ;
; 1.915 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.208      ;
; 1.916 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.207      ;
; 1.917 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.208      ;
; 1.918 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.209      ;
; 1.919 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.212      ;
; 1.924 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.216      ;
; 1.927 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.220      ;
; 1.927 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.220      ;
; 1.930 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.223      ;
; 1.930 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.223      ;
; 1.931 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.224      ;
; 1.931 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.224      ;
; 1.933 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.225      ;
; 1.933 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.225      ;
; 1.939 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.231      ;
; 1.959 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.251      ;
; 1.959 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.251      ;
; 1.960 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.252      ;
; 1.970 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.263      ;
; 1.981 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.274      ;
; 1.987 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.279      ;
; 1.987 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.279      ;
; 1.991 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.284      ;
; 1.995 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.288      ;
; 1.998 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.291      ;
; 1.999 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.292      ;
; 2.000 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.293      ;
; 2.001 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.294      ;
; 2.001 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.294      ;
; 2.040 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.334      ;
; 2.047 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.338      ;
; 2.048 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.339      ;
; 2.049 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.342      ;
; 2.053 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.344      ;
; 2.055 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.346      ;
; 2.056 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.347      ;
; 2.056 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.349      ;
; 2.057 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.348      ;
; 2.058 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.349      ;
; 2.059 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.352      ;
; 2.064 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.356      ;
; 2.066 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.359      ;
; 2.066 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.359      ;
; 2.069 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.362      ;
; 2.069 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.362      ;
; 2.070 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.363      ;
; 2.071 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.364      ;
; 2.084 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.376      ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[0]                                               ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[13]                                              ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[15]                                              ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[4]                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[10]                                              ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[6]                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[8]                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[9]                                               ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                ;
; 55.423 ; 55.611       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 55.423 ; 55.611       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
; 55.423 ; 55.611       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                ;
; 55.424 ; 55.612       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[0]                                               ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[10]                                              ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[13]                                              ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[15]                                              ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[4]                                               ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[6]                                               ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[8]                                               ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[9]                                               ;
; 55.522 ; 55.522       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.522 ; 55.522       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[0]|clk                                                   ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[13]|clk                                                  ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[15]|clk                                                  ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[4]|clk                                                   ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[0]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[2]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[3]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[2]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[3]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[4]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[5]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[6]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[7]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[8]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[10]|clk                                                  ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[6]|clk                                                   ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[8]|clk                                                   ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[9]|clk                                                   ;
; 55.547 ; 55.547       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[1]|clk                                                     ;
; 55.547 ; 55.547       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[4]|clk                                                     ;
; 55.547 ; 55.547       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[5]|clk                                                     ;
; 55.547 ; 55.547       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[6]|clk                                                     ;
; 55.547 ; 55.547       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[7]|clk                                                     ;
; 55.547 ; 55.547       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[8]|clk                                                     ;
; 55.547 ; 55.547       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[9]|clk                                                     ;
; 55.547 ; 55.547       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[0]|clk                                                     ;
; 55.547 ; 55.547       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[1]|clk                                                     ;
; 55.547 ; 55.547       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[9]|clk                                                     ;
; 55.563 ; 55.563       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[0]|clk                                                     ;
; 55.563 ; 55.563       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[1]|clk                                                     ;
; 55.563 ; 55.563       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[9]|clk                                                     ;
; 55.564 ; 55.564       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[0]|clk                                                     ;
; 55.564 ; 55.564       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[1]|clk                                                     ;
; 55.564 ; 55.564       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[2]|clk                                                     ;
; 55.564 ; 55.564       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[3]|clk                                                     ;
; 55.564 ; 55.564       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[4]|clk                                                     ;
; 55.564 ; 55.564       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[5]|clk                                                     ;
; 55.564 ; 55.564       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[6]|clk                                                     ;
; 55.564 ; 55.564       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[7]|clk                                                     ;
; 55.564 ; 55.564       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[8]|clk                                                     ;
; 55.564 ; 55.564       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[9]|clk                                                     ;
; 55.564 ; 55.564       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[2]|clk                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 8.653  ; 8.501  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 13.866 ; 13.280 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 13.866 ; 13.247 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 11.336 ; 10.965 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 13.378 ; 12.783 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 11.770 ; 11.370 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.818 ; 11.442 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 13.250 ; 12.668 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 12.870 ; 12.343 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 12.092 ; 11.714 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 13.170 ; 12.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 11.723 ; 11.316 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 11.252 ; 10.827 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 12.265 ; 11.835 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 12.421 ; 11.917 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 13.606 ; 13.280 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 11.930 ; 11.434 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 12.806 ; 12.256 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.223  ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 11.415 ; 10.977 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 9.486  ; 9.153  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 3.179  ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.896 ; 6.729 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.897 ; 5.801 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 7.151 ; 6.896 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 5.897 ; 5.801 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 6.678 ; 6.446 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 6.315 ; 6.191 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 6.364 ; 6.263 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 6.650 ; 6.452 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 7.550 ; 7.230 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 7.126 ; 6.940 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 6.570 ; 6.356 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 6.769 ; 6.554 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 6.318 ; 6.086 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 6.797 ; 6.654 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 6.848 ; 6.638 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 8.138 ; 8.099 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 6.372 ; 6.170 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 7.217 ; 6.965 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.726 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 8.581 ; 8.305 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.592 ; 7.345 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 2.683 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.321 ;    ;    ; 7.492 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.133 ;    ;    ; 7.302 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 107.46 MHz ; 107.46 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 101.805 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.943  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.273 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 101.805 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.223      ;
; 101.887 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.141      ;
; 101.893 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 9.135      ;
; 101.902 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 9.132      ;
; 101.902 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 9.132      ;
; 102.061 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.967      ;
; 102.105 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.923      ;
; 102.111 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.917      ;
; 102.124 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.904      ;
; 102.158 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.876      ;
; 102.158 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.876      ;
; 102.198 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.830      ;
; 102.206 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.822      ;
; 102.212 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.816      ;
; 102.221 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.813      ;
; 102.221 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.813      ;
; 102.305 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.723      ;
; 102.323 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 8.707      ;
; 102.367 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 8.663      ;
; 102.373 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 8.657      ;
; 102.382 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.646      ;
; 102.388 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.640      ;
; 102.402 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.632      ;
; 102.402 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.632      ;
; 102.420 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 8.616      ;
; 102.420 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 8.616      ;
; 102.437 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.591      ;
; 102.517 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.511      ;
; 102.518 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.510      ;
; 102.548 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.480      ;
; 102.548 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.480      ;
; 102.554 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.474      ;
; 102.614 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 8.416      ;
; 102.615 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.419      ;
; 102.615 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.419      ;
; 102.630 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.398      ;
; 102.636 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.392      ;
; 102.645 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.389      ;
; 102.645 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.389      ;
; 102.654 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.374      ;
; 102.658 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 8.372      ;
; 102.664 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 8.366      ;
; 102.672 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.356      ;
; 102.676 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 8.354      ;
; 102.678 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.350      ;
; 102.698 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.330      ;
; 102.699 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 8.331      ;
; 102.703 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.331      ;
; 102.703 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.331      ;
; 102.711 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 8.325      ;
; 102.711 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 8.325      ;
; 102.720 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 8.310      ;
; 102.726 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 8.304      ;
; 102.751 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.283      ;
; 102.751 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.283      ;
; 102.773 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 8.263      ;
; 102.773 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 8.263      ;
; 102.868 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 8.163      ;
; 102.880 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.148      ;
; 102.918 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 8.113      ;
; 102.924 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 8.107      ;
; 102.941 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.087      ;
; 102.959 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.075      ;
; 102.959 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.075      ;
; 102.965 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 8.072      ;
; 102.965 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 8.072      ;
; 102.976 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 8.055      ;
; 102.980 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 8.051      ;
; 102.986 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 8.045      ;
; 102.990 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 8.040      ;
; 103.004 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 8.024      ;
; 103.022 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.012      ;
; 103.022 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 8.012      ;
; 103.051 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 7.980      ;
; 103.052 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 7.978      ;
; 103.057 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 7.974      ;
; 103.070 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 7.961      ;
; 103.073 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.964      ;
; 103.073 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.964      ;
; 103.136 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 7.895      ;
; 103.167 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.870      ;
; 103.167 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.870      ;
; 103.203 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 7.831      ;
; 103.203 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 7.831      ;
; 103.217 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 7.814      ;
; 103.221 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 7.815      ;
; 103.221 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 7.815      ;
; 103.223 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 7.808      ;
; 103.233 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.804      ;
; 103.233 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.804      ;
; 103.240 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 7.791      ;
; 103.250 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 7.781      ;
; 103.283 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 7.745      ;
; 103.289 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 7.739      ;
; 103.312 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 7.719      ;
; 103.322 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 7.709      ;
; 103.328 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 7.703      ;
; 103.330 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 7.698      ;
; 103.337 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.700      ;
; 103.337 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.700      ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.711 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.718 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.728 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.732 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 1.033 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.037 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.047 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.052 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.320      ;
; 1.056 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.324      ;
; 1.062 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.330      ;
; 1.074 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.342      ;
; 1.094 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.362      ;
; 1.101 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.369      ;
; 1.129 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.155 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.159 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.427      ;
; 1.174 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.442      ;
; 1.327 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.595      ;
; 1.375 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.644      ;
; 1.456 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.724      ;
; 1.506 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.774      ;
; 1.529 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.798      ;
; 1.537 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.806      ;
; 1.544 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.813      ;
; 1.552 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.821      ;
; 1.583 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.851      ;
; 1.598 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.866      ;
; 1.604 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.873      ;
; 1.618 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.886      ;
; 1.618 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.886      ;
; 1.619 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.888      ;
; 1.636 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.904      ;
; 1.651 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.920      ;
; 1.659 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.928      ;
; 1.663 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.932      ;
; 1.666 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.935      ;
; 1.674 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.943      ;
; 1.700 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.969      ;
; 1.705 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.973      ;
; 1.720 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.988      ;
; 1.725 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.990      ;
; 1.726 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.995      ;
; 1.727 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.992      ;
; 1.729 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.997      ;
; 1.732 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.997      ;
; 1.733 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.998      ;
; 1.735 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.000      ;
; 1.736 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.001      ;
; 1.737 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.002      ;
; 1.741 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.010      ;
; 1.747 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.015      ;
; 1.747 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.015      ;
; 1.773 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.042      ;
; 1.777 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.043      ;
; 1.777 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.043      ;
; 1.779 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.045      ;
; 1.781 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.050      ;
; 1.797 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.065      ;
; 1.797 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.065      ;
; 1.798 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.065      ;
; 1.801 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.068      ;
; 1.802 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.069      ;
; 1.803 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.070      ;
; 1.803 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.070      ;
; 1.804 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.071      ;
; 1.806 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.073      ;
; 1.807 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.074      ;
; 1.809 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.076      ;
; 1.810 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.077      ;
; 1.811 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.078      ;
; 1.811 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.078      ;
; 1.823 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.093      ;
; 1.827 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.095      ;
; 1.845 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.113      ;
; 1.848 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.117      ;
; 1.854 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.119      ;
; 1.854 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.122      ;
; 1.856 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.121      ;
; 1.861 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.126      ;
; 1.862 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.127      ;
; 1.864 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.129      ;
; 1.865 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.130      ;
; 1.866 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.131      ;
; 1.874 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.142      ;
; 1.904 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.169      ;
; 1.906 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.171      ;
; 1.906 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.172      ;
; 1.906 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.172      ;
; 1.908 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.174      ;
; 1.909 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.179      ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[0]                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[10]                                              ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[13]                                              ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[15]                                              ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[4]                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[6]                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[8]                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[9]                                               ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[0]                                               ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[10]                                              ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[13]                                              ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[15]                                              ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[4]                                               ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[6]                                               ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[8]                                               ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[9]                                               ;
; 55.520 ; 55.520       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.520 ; 55.520       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[0]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[10]|clk                                                  ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[13]|clk                                                  ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[15]|clk                                                  ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[4]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[6]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[8]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[9]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[0]|clk                                                     ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[1]|clk                                                     ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[2]|clk                                                     ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[3]|clk                                                     ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[4]|clk                                                     ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[5]|clk                                                     ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[6]|clk                                                     ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[7]|clk                                                     ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[8]|clk                                                     ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[9]|clk                                                     ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[1]|clk                                                     ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[4]|clk                                                     ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[5]|clk                                                     ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[6]|clk                                                     ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[7]|clk                                                     ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[8]|clk                                                     ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[9]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[0]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[2]|clk                                                     ;
; 55.546 ; 55.546       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[3]|clk                                                     ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[0]|clk                                                     ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[1]|clk                                                     ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[2]|clk                                                     ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[3]|clk                                                     ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[4]|clk                                                     ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[5]|clk                                                     ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[6]|clk                                                     ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[7]|clk                                                     ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[8]|clk                                                     ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[9]|clk                                                     ;
; 55.566 ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[0]|clk                                                     ;
; 55.566 ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[1]|clk                                                     ;
; 55.566 ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[9]|clk                                                     ;
; 55.567 ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[2]|clk                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 8.133  ; 7.807  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 13.220 ; 11.996 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 13.220 ; 11.996 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 10.750 ; 9.948  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 12.717 ; 11.589 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 11.168 ; 10.315 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.229 ; 10.371 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 12.632 ; 11.472 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 12.257 ; 11.181 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 11.515 ; 10.612 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 12.539 ; 11.396 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 11.132 ; 10.270 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 10.692 ; 9.832  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 11.660 ; 10.719 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 11.817 ; 10.802 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 12.804 ; 11.961 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 11.333 ; 10.372 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 12.194 ; 11.104 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.995  ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 10.852 ; 9.965  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 8.948  ; 8.362  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 2.916  ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.483 ; 6.168 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.558 ; 5.281 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 6.823 ; 6.244 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 5.558 ; 5.281 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 6.335 ; 5.849 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 5.960 ; 5.634 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 6.023 ; 5.691 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 6.325 ; 5.845 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 7.192 ; 6.547 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 6.784 ; 6.294 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 6.232 ; 5.769 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 6.413 ; 5.963 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 5.991 ; 5.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 6.437 ; 6.036 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 6.499 ; 6.038 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 7.582 ; 7.277 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 6.029 ; 5.622 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 6.861 ; 6.328 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.537 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 8.158 ; 7.529 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.144 ; 6.745 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 2.461 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 6.550 ;    ;    ; 6.810 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 6.363 ;    ;    ; 6.615 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 106.742 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.353 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 106.742 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.309      ;
; 106.772 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.279      ;
; 106.777 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.274      ;
; 106.820 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 4.236      ;
; 106.820 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 4.236      ;
; 106.862 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.189      ;
; 106.874 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.177      ;
; 106.878 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.173      ;
; 106.884 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.167      ;
; 106.904 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.147      ;
; 106.909 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.142      ;
; 106.925 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.126      ;
; 106.940 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 4.116      ;
; 106.940 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 4.116      ;
; 106.941 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.110      ;
; 106.952 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 4.104      ;
; 106.952 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 4.104      ;
; 106.971 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.080      ;
; 106.976 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.075      ;
; 107.009 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.042      ;
; 107.019 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 4.037      ;
; 107.019 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 4.037      ;
; 107.024 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.027      ;
; 107.025 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.026      ;
; 107.030 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.021      ;
; 107.031 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.020      ;
; 107.035 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 4.016      ;
; 107.057 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.994      ;
; 107.060 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.991      ;
; 107.065 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.986      ;
; 107.065 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.986      ;
; 107.070 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.981      ;
; 107.084 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.967      ;
; 107.087 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.964      ;
; 107.087 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.969      ;
; 107.087 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.969      ;
; 107.100 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.951      ;
; 107.100 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.951      ;
; 107.106 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.945      ;
; 107.108 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.948      ;
; 107.108 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.948      ;
; 107.113 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.943      ;
; 107.113 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.943      ;
; 107.116 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.935      ;
; 107.117 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.934      ;
; 107.122 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.929      ;
; 107.122 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.929      ;
; 107.124 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.927      ;
; 107.162 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.894      ;
; 107.162 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.894      ;
; 107.162 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.894      ;
; 107.162 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.894      ;
; 107.165 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.891      ;
; 107.165 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.891      ;
; 107.171 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.880      ;
; 107.178 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.878      ;
; 107.178 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.878      ;
; 107.204 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.849      ;
; 107.213 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.838      ;
; 107.218 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.833      ;
; 107.234 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.819      ;
; 107.239 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.814      ;
; 107.246 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.805      ;
; 107.258 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.795      ;
; 107.262 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.789      ;
; 107.264 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.789      ;
; 107.270 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.781      ;
; 107.282 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.776      ;
; 107.282 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.776      ;
; 107.282 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.774      ;
; 107.282 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.774      ;
; 107.283 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.770      ;
; 107.294 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.762      ;
; 107.294 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.762      ;
; 107.313 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.740      ;
; 107.318 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.735      ;
; 107.327 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.726      ;
; 107.345 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.708      ;
; 107.351 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.702      ;
; 107.361 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.695      ;
; 107.361 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.695      ;
; 107.361 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.697      ;
; 107.361 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.697      ;
; 107.378 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.675      ;
; 107.387 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.666      ;
; 107.404 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.649      ;
; 107.405 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.653      ;
; 107.405 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.653      ;
; 107.410 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.641      ;
; 107.412 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.641      ;
; 107.416 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.635      ;
; 107.418 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.635      ;
; 107.428 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.625      ;
; 107.429 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.627      ;
; 107.429 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.627      ;
; 107.444 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.607      ;
; 107.450 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.606      ;
; 107.450 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.606      ;
; 107.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.601      ;
; 107.455 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.042     ; 3.601      ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.309 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.318 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.458 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.469 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.476 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.479 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.483 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.603      ;
; 0.483 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.603      ;
; 0.521 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.524 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.535 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.607 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.644 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.765      ;
; 0.661 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.781      ;
; 0.668 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.789      ;
; 0.670 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.684 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.698 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.818      ;
; 0.713 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.834      ;
; 0.729 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.850      ;
; 0.731 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.733 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.854      ;
; 0.734 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.855      ;
; 0.736 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.857      ;
; 0.739 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.743 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.864      ;
; 0.761 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.881      ;
; 0.764 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.884      ;
; 0.776 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.897      ;
; 0.778 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.898      ;
; 0.778 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.898      ;
; 0.779 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.900      ;
; 0.783 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.903      ;
; 0.783 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.903      ;
; 0.784 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.905      ;
; 0.785 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.905      ;
; 0.786 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.906      ;
; 0.788 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.908      ;
; 0.788 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.908      ;
; 0.797 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.918      ;
; 0.799 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.920      ;
; 0.800 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.921      ;
; 0.802 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.923      ;
; 0.825 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.945      ;
; 0.827 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.947      ;
; 0.827 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.947      ;
; 0.827 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.947      ;
; 0.827 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.947      ;
; 0.828 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.829 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.947      ;
; 0.830 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.948      ;
; 0.830 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.950      ;
; 0.830 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.950      ;
; 0.830 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.950      ;
; 0.831 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.951      ;
; 0.834 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.952      ;
; 0.836 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.954      ;
; 0.838 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.839 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.957      ;
; 0.841 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.961      ;
; 0.841 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.961      ;
; 0.842 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.964      ;
; 0.842 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.963      ;
; 0.843 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.963      ;
; 0.844 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.964      ;
; 0.845 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.966      ;
; 0.846 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.966      ;
; 0.847 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.967      ;
; 0.849 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.969      ;
; 0.849 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.969      ;
; 0.855 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.975      ;
; 0.856 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.976      ;
; 0.858 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.978      ;
; 0.873 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.994      ;
; 0.874 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.995      ;
; 0.878 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.996      ;
; 0.879 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.997      ;
; 0.880 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.001      ;
; 0.880 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.001      ;
; 0.880 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.001      ;
; 0.883 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.001      ;
; 0.885 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.003      ;
; 0.887 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.005      ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[10]                                              ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[6]                                               ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[8]                                               ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[9]                                               ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[0]                                               ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[0]                                               ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[13]                                              ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[13]                                              ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[15]                                              ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[15]                                              ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[4]                                               ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[4]                                               ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[10]                                              ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[6]                                               ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[8]                                               ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[9]                                               ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[1]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[4]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[5]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[6]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[7]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[8]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[9]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[2]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[3]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[4]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[5]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[6]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[7]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[8]|clk                                                     ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[0]|clk                                                   ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[13]|clk                                                  ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[15]|clk                                                  ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[4]|clk                                                   ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[0]|clk                                                     ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[2]|clk                                                     ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[3]|clk                                                     ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[0]|clk                                                     ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[1]|clk                                                     ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[9]|clk                                                     ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[10]|clk                                                  ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[6]|clk                                                   ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[8]|clk                                                   ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[9]|clk                                                   ;
; 55.554 ; 55.554       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.554 ; 55.554       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.557 ; 55.557       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.557 ; 55.557       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.575 ; 55.575       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[1]|clk                                                     ;
; 55.575 ; 55.575       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[4]|clk                                                     ;
; 55.575 ; 55.575       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[5]|clk                                                     ;
; 55.575 ; 55.575       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[6]|clk                                                     ;
; 55.575 ; 55.575       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[7]|clk                                                     ;
; 55.575 ; 55.575       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[8]|clk                                                     ;
; 55.575 ; 55.575       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[9]|clk                                                     ;
; 55.575 ; 55.575       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[10]|clk                                                  ;
; 55.575 ; 55.575       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[6]|clk                                                   ;
; 55.575 ; 55.575       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[8]|clk                                                   ;
; 55.575 ; 55.575       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[9]|clk                                                   ;
; 55.576 ; 55.576       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[0]|clk                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.838 ; 3.982 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 6.073 ; 6.526 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 5.857 ; 6.331 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 4.808 ; 5.148 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 5.617 ; 6.054 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 4.997 ; 5.364 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 5.040 ; 5.421 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.568 ; 6.013 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.430 ; 5.850 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 5.112 ; 5.524 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 5.524 ; 5.949 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 4.945 ; 5.315 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 4.736 ; 5.067 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 5.210 ; 5.621 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.278 ; 5.681 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 6.073 ; 6.526 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 5.044 ; 5.402 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 5.438 ; 5.858 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.521 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 4.877 ; 5.224 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 4.145 ; 4.362 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.588 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.102 ; 3.212 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.574 ; 2.738 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 3.074 ; 3.318 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.574 ; 2.738 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.840 ; 3.048 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.756 ; 2.946 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.799 ; 3.004 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.867 ; 3.089 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 3.223 ; 3.488 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 3.084 ; 3.336 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 2.823 ; 3.025 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 2.922 ; 3.133 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 2.721 ; 2.895 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 2.966 ; 3.205 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.988 ; 3.213 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 3.829 ; 4.110 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.760 ; 2.942 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 3.142 ; 3.384 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.290 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 3.709 ; 4.007 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.388 ; 3.516 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.355 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 3.837 ;    ;    ; 4.151 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 3.754 ;    ;    ; 4.073 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 101.236 ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 101.236 ; 0.186 ; N/A      ; N/A     ; 55.273              ;
;  sys_clk                                                  ; N/A     ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                           ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 8.653  ; 8.501  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 13.866 ; 13.280 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 13.866 ; 13.247 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 11.336 ; 10.965 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 13.378 ; 12.783 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 11.770 ; 11.370 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.818 ; 11.442 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 13.250 ; 12.668 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 12.870 ; 12.343 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 12.092 ; 11.714 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 13.170 ; 12.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 11.723 ; 11.316 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 11.252 ; 10.827 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 12.265 ; 11.835 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 12.421 ; 11.917 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 13.606 ; 13.280 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 11.930 ; 11.434 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 12.806 ; 12.256 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.223  ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 11.415 ; 10.977 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 9.486  ; 9.153  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 3.179  ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.102 ; 3.212 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.574 ; 2.738 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 3.074 ; 3.318 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.574 ; 2.738 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.840 ; 3.048 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.756 ; 2.946 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.799 ; 3.004 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.867 ; 3.089 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 3.223 ; 3.488 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 3.084 ; 3.336 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 2.823 ; 3.025 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 2.922 ; 3.133 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 2.721 ; 2.895 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 2.966 ; 3.205 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.988 ; 3.213 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 3.829 ; 4.110 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.760 ; 2.942 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 3.142 ; 3.384 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.290 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 3.709 ; 4.007 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.388 ; 3.516 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.355 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.321 ;    ;    ; 7.492 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 3.754 ;    ;    ; 4.073 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_bl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 4346     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 4346     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 30    ; 30   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 343   ; 343  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Dec 02 15:19:17 2022
Info: Command: quartus_sta tft_colorbar -c tft_colorbar
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tft_colorbar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 101.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   101.236               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    55.276               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 101.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   101.805               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    55.273               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 106.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   106.742               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    55.353               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4659 megabytes
    Info: Processing ended: Fri Dec 02 15:19:20 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


