
/* Keystone3 Quality of service endpoint definitions
 * Auto generated by K3 Resource Partitioning Tool
 */

#define QOS_0	(0 << 0)
#define QOS_1	(1 << 0)
#define QOS_2	(2 << 0)
#define QOS_3	(3 << 0)
#define QOS_4	(4 << 0)
#define QOS_5	(5 << 0)
#define QOS_6	(6 << 0)
#define QOS_7	(7 << 0)

#define ORDERID_0	(0 << 4)
#define ORDERID_1	(1 << 4)
#define ORDERID_2	(2 << 4)
#define ORDERID_3	(3 << 4)
#define ORDERID_4	(4 << 4)
#define ORDERID_5	(5 << 4)
#define ORDERID_6	(6 << 4)
#define ORDERID_7	(7 << 4)
#define ORDERID_8	(8 << 4)
#define ORDERID_9	(9 << 4)
#define ORDERID_10	(10 << 4)
#define ORDERID_11	(11 << 4)
#define ORDERID_12	(12 << 4)
#define ORDERID_13	(13 << 4)
#define ORDERID_14	(14 << 4)
#define ORDERID_15	(15 << 4)

#define ASEL_0	(0 << 8)
#define ASEL_1	(1 << 8)
#define ASEL_2	(2 << 8)
#define ASEL_3	(3 << 8)
#define ASEL_4	(4 << 8)
#define ASEL_5	(5 << 8)
#define ASEL_6	(6 << 8)
#define ASEL_7	(7 << 8)
#define ASEL_8	(8 << 8)
#define ASEL_9	(9 << 8)
#define ASEL_10	(10 << 8)
#define ASEL_11	(11 << 8)
#define ASEL_12	(12 << 8)
#define ASEL_13	(13 << 8)
#define ASEL_14	(14 << 8)
#define ASEL_15	(15 << 8)

#define EPRIORITY_0	(0 << 12)
#define EPRIORITY_1	(1 << 12)
#define EPRIORITY_2	(2 << 12)
#define EPRIORITY_3	(3 << 12)
#define EPRIORITY_4	(4 << 12)
#define EPRIORITY_5	(5 << 12)
#define EPRIORITY_6	(6 << 12)
#define EPRIORITY_7	(7 << 12)

#define VIRTID_0	(0 << 16)
#define VIRTID_1	(1 << 16)
#define VIRTID_2	(2 << 16)
#define VIRTID_3	(3 << 16)
#define VIRTID_4	(4 << 16)
#define VIRTID_5	(5 << 16)
#define VIRTID_6	(6 << 16)
#define VIRTID_7	(7 << 16)
#define VIRTID_8	(8 << 16)
#define VIRTID_9	(9 << 16)
#define VIRTID_10	(10 << 16)
#define VIRTID_11	(11 << 16)
#define VIRTID_12	(12 << 16)
#define VIRTID_13	(13 << 16)
#define VIRTID_14	(14 << 16)
#define VIRTID_15	(15 << 16)

#define ATYPE_0	(0 << 28)
#define ATYPE_1	(1 << 28)
#define ATYPE_2	(2 << 28)
#define ATYPE_3	(3 << 28)

#define NAVSS256L_MAIN_0_PROXY_0_DST	0x45D40000
#define NAVSS256L_MAIN_0_SEC_PROXY_0_DST	0x45D40400
#define NAVSS256L_MAIN_0_PVU_0_DST	0x45D40800
#define NAVSS256L_MAIN_0_PVU_0_DST	0x45D44800
#define NAVSS256L_MAIN_0_RINGACC_0_RINGACC0_DST	0x45D40C00
#define NAVSS256L_MAIN_0_UDMAP_0_UDMAP0_MEM0	0x45D41400
#define NAVSS256L_MAIN_0_UDMAP_0_UDMAP0_MEM1	0x45D41800
#define NAVSS256L_MAIN_0_UDMAP_0_UDMAP0_UMEMW	0x45D41C00
#define NAVSS256L_MAIN_0_UDMAP_0_UDMAP0_UMEMR	0x45D42000
#define NAVSS_MCU_MCU_0_PROXY_0_DST	0x45D20000
#define NAVSS_MCU_MCU_0_SEC_PROXY_0_DST	0x45D20400
#define NAVSS_MCU_MCU_0_RINGACC_0_RINGACC0_DST	0x45D20C00
#define NAVSS_MCU_MCU_0_UDMAP_0_UDMAP0_MEM0	0x45D21400
#define NAVSS_MCU_MCU_0_UDMAP_0_UDMAP0_MEM1	0x45D21800
#define NAVSS_MCU_MCU_0_UDMAP_0_UDMAP0_UMEMW	0x45D21C00
#define NAVSS_MCU_MCU_0_UDMAP_0_UDMAP0_UMEMR	0x45D22000
#define PULSAR_SL_MCU_0_CPU0_PMST	0x45D10800
#define PULSAR_SL_MCU_0_CPU1_PMST	0x45D11800
#define PULSAR_SL_MCU_0_MEMBDG_RMST1	0x45D11000
#define PULSAR_SL_MCU_0_MEMBDG_RMST0	0x45D10000
#define PULSAR_SL_MCU_0_MEMBDG_WMST1	0x45D11400
#define PULSAR_SL_MCU_0_MEMBDG_WMST0	0x45D10400
#define EMMC4SD3SS_GS80_MAIN_0_EMMCSDSS_WR	0x45D80000
#define EMMC4SD3SS_GS80_MAIN_0_EMMCSDSS_RD	0x45D80400
#define GIC500SS_MAIN_0_MEM_WR_VBUSM	0x45D8BC00
#define GIC500SS_MAIN_0_MEM_RD_VBUSM	0x45D8B800
#define EMMC2SD3SS_GS80_MAIN_0_EMMCSDSS_WR	0x45D80C00
#define EMMC2SD3SS_GS80_MAIN_0_EMMCSDSS_RD	0x45D80800
#define SA2_UL_MAIN_0_CTXCACH_EXT_DMA	0x45D90000
#define CAL_MAIN_0_M	0x45D8A000
#define K3_DSS_UL_MAIN_0_VBUSM_DMA	0x45D92800
#define USB3SS2P0_GS80_MAIN_1_MSTR0	0x45D8CC00
#define USB3SS2P0_GS80_MAIN_1_MSTW0	0x45D8C800
#define USB3SS2P0_GS80_MAIN_0_MSTR0	0x45D8C400
#define USB3SS2P0_GS80_MAIN_0_MSTW0	0x45D8C000
#define PCIE_G3X2_MAIN_0_PCIE_MST_RD_LP	0x45D98800
#define PCIE_G3X2_MAIN_0_PCIE_MST_WR_LP	0x45D98C00
#define PCIE_G3X2_MAIN_1_PCIE_MST_RD_LP	0x45D99800
#define PCIE_G3X2_MAIN_1_PCIE_MST_WR_LP	0x45D99C00
#define ICSS_G_MAIN_2_PR1_EXT_VBUSM	0x45D84800
#define ICSS_G_MAIN_0_PR1_EXT_VBUSM	0x45D84000
#define ICSS_G_MAIN_1_PR1_EXT_VBUSM	0x45D84400
#define K3_BOLTV2_MAIN_0_VMINIT0	0x45D9C000
#define K3_BOLTV2_MAIN_0_VMINIT1	0x45D9C400
#define PCIE_G3X2_MAIN_0_PCIE_MST_RD_HP	0x45D98000
#define PCIE_G3X2_MAIN_0_PCIE_MST_WR_HP	0x45D98400
#define PCIE_G3X2_MAIN_1_PCIE_MST_RD_HP	0x45D99000
#define PCIE_G3X2_MAIN_1_PCIE_MST_WR_HP	0x45D99400
#define DEBUGSS_K3_WRAP_CV0_MAIN_0_VBUSMR	0x45D97800
#define DEBUGSS_K3_WRAP_CV0_MAIN_0_VBUSMW	0x45D97C00
