read_verilog ../top_fsm.v
write_ilang ilang.ilang
proc
dump -o file.il
write_ilang result.out
dump -n -o file1.il
design -reset
read_ilang result.out
