m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE
Priscv_core_config_bench
w1512483973
R0
8/media/data/Projects/RISC-V-Core-32-bits/CORE/bench/RISCV_CORE_CONFIG_BENCH.vhd
F/media/data/Projects/RISC-V-Core-32-bits/CORE/bench/RISCV_CORE_CONFIG_BENCH.vhd
l0
L1
VX2oVlgj:LM8_Qjm<i<lBT3
!s100 WRk^Q:<M;833J8=:b@cPV2
OV;C;10.5c;63
33
!s110 1512544434
!i10b 1
!s108 1512544434.000000
!s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/CORE/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!i113 1
Z1 o-quiet -2008 -work LIB_CORE_BENCH
Z2 tExplicit 1 CvgOpt 0
Etb_alu
Z3 w1512497707
Z4 D^#x9 vunit_lib 13 vunit_context 0 22 A1MU5C4TX7dH]K[HOQTSn1
Z5 DPx9 vunit_lib 7 run_pkg 0 22 :>o4znSG5`<A<F;hHMKhH1
Z6 DPx9 vunit_lib 12 run_base_pkg 0 22 KULGL@1dU0BHc9b;g7igZ0
Z7 DPx9 vunit_lib 21 run_special_types_pkg 0 22 XN>`bQV`R61M<DU>4G8]g3
Z8 DPx9 vunit_lib 13 run_types_pkg 0 22 gnB71ZYIDP@G^<`Dze<Ol0
Z9 DPx9 vunit_lib 4 path 0 22 Nc7]mO6O0HNNXT_k^Qgoe1
Z10 DPx9 vunit_lib 14 check_base_pkg 0 22 6khlF7jlG3XP5Bc9=lSF=3
Z11 DPx9 vunit_lib 23 check_special_types_pkg 0 22 >]VMHj]2_dakO@]Sz1fG81
Z12 DPx9 vunit_lib 12 log_base_pkg 0 22 egmiOA0jOkn22SNYghHMm3
Z13 DPx9 vunit_lib 7 log_pkg 0 22 J_?2_QhlQe2KAS=2e8Pa`0
Z14 DPx9 vunit_lib 18 log_formatting_pkg 0 22 d75lM?2@3AXKRIPYgPWH<2
Z15 DPx9 vunit_lib 21 log_special_types_pkg 0 22 n@GoB6`YUERo9zKGHQ[gh3
Z16 DPx9 vunit_lib 15 check_types_pkg 0 22 b]H]`_JWR;NHO0NZ^?z_>2
Z17 DPx9 vunit_lib 9 check_pkg 0 22 zYkYR9M:QdZ]9l[8]3dW]3
Z18 DPx9 vunit_lib 13 log_types_pkg 0 22 IbPmRVYKU2TLnChTMB`EL2
Z19 DPx9 vunit_lib 10 dictionary 0 22 T[>mL5_]X3QImm^UB7Y=53
Z20 DPx9 vunit_lib 10 string_ops 0 22 >6lVd?dSYVCeeU;1?_=bg2
Z21 DPx9 vunit_lib 4 lang 0 22 ;:Mg0N:Ff<C2R`d>MPj;Q2
Z22 DPx14 lib_core_bench 23 riscv_core_config_bench 0 22 X2oVlgj:LM8_Qjm<i<lBT3
Z23 DPx8 lib_core 17 riscv_core_config 0 22 V7H]3YooTK[4CaahBK?Ph1
Z24 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z25 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z26 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z27 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z28 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z29 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/alu_bench.vhd
Z30 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/alu_bench.vhd
l0
L16
Ve3;7CZTJgh8Y3L[I[oWlN3
!s100 G[G;ke^VBDjC38PX?ZVi:0
Z31 OV;C;10.5b;63
33
Z32 !s110 1512901786
!i10b 1
Z33 !s108 1512901786.000000
Z34 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/alu_bench.vhd|
Z35 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/alu_bench.vhd|
!i113 1
R1
R2
Abench_arch
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
DEx4 work 6 tb_alu 0 22 e3;7CZTJgh8Y3L[I[oWlN3
l36
L20
V]RS=7UcgPX@4;THeNn5_:0
!s100 dJEQI1GYVELe2D:[Ma27j3
R31
33
R32
!i10b 1
R33
R34
R35
!i113 1
R1
R2
Etb_decode
Z36 w1512905065
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R0
Z37 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/decode_bench.vhd
Z38 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/decode_bench.vhd
l0
L16
V`V9cgAP>f7:eQ;P39M1^a2
!s100 hED33jojO][GaB3>nd7Y_1
R31
33
Z39 !s110 1512905996
!i10b 1
Z40 !s108 1512905995.000000
Z41 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/decode_bench.vhd|
Z42 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/decode_bench.vhd|
!i113 1
R1
R2
Abench_arch
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
DEx4 work 9 tb_decode 0 22 `V9cgAP>f7:eQ;P39M1^a2
l74
L20
VRA89IRkKHeM`JAJ`FhPHi1
!s100 lcz?lR]J`]8h[^^7bRmdB0
R31
33
R39
!i10b 1
R40
R41
R42
!i113 1
R1
R2
Etb_execute
Z43 w1512939392
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R0
Z44 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/execute_bench.vhd
Z45 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/execute_bench.vhd
l0
L16
VLEISH7e<;n6`6mI]1l_nC3
!s100 3gDNi6:SjaNCcd18hVFPC1
R31
33
Z46 !s110 1512940023
!i10b 1
Z47 !s108 1512940023.000000
Z48 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/execute_bench.vhd|
Z49 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/execute_bench.vhd|
!i113 1
R1
R2
Abench_arch
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
DEx4 work 10 tb_execute 0 22 LEISH7e<;n6`6mI]1l_nC3
l59
L20
VzdJKJ1U]?m2]B7`O5[2i41
!s100 jm@K8@VinX`ajVWdIdW>=3
R31
33
R46
!i10b 1
R47
R48
R49
!i113 1
R1
R2
Etb_memory_access
Z50 w1512943883
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
Z51 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R24
R25
R26
R27
R28
R0
Z52 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/memory_access_bench.vhd
Z53 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/memory_access_bench.vhd
l0
L18
VobeVF[ZWI49NOM8Q2AF^?3
!s100 BNfTHi^<Ijc`j9KF99Zb<3
R31
33
Z54 !s110 1512943886
!i10b 1
Z55 !s108 1512943886.000000
Z56 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/memory_access_bench.vhd|
Z57 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/memory_access_bench.vhd|
!i113 1
R1
R2
Abench_arch
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R51
R24
R25
R26
R27
R28
Z58 DEx4 work 16 tb_memory_access 0 22 obeVF[ZWI49NOM8Q2AF^?3
l62
L22
VzSLK0a5H?AG12k_C_h=oM3
!s100 0=Z:@<4WE6mN5[[he[ZLb2
R31
33
R54
!i10b 1
R55
R56
R57
!i113 1
R1
R2
Etb_registerfile
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R0
Z59 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/registerfile_bench.vhd
Z60 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/registerfile_bench.vhd
l0
L16
VV:Yc4lCHY`M<dE1@Zg]Hj0
!s100 Mm03?IiHI@]iJG^3`XdB[3
R31
33
Z61 !s110 1512901785
!i10b 1
Z62 !s108 1512901785.000000
Z63 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/registerfile_bench.vhd|
Z64 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/registerfile_bench.vhd|
!i113 1
R1
R2
Abench_arch
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
DEx4 work 15 tb_registerfile 0 22 V:Yc4lCHY`M<dE1@Zg]Hj0
l42
L20
VDOC3`[hX8eDEbUR;G9Q]G3
!s100 4FaHc1=3@ZPJHeIW:ZSLY1
R31
33
R61
!i10b 1
R62
R63
R64
!i113 1
R1
R2
Etb_top
Z65 w1512939886
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R51
R24
R25
R26
R27
R28
R0
Z66 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/top_bench.vhd
Z67 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/top_bench.vhd
l0
L18
VH60g4oe_GnWbN6PINnFVi1
!s100 i^:k0B;Ge]IHl4G8efZj?0
R31
33
Z68 !s110 1512939888
!i10b 1
Z69 !s108 1512939888.000000
Z70 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/top_bench.vhd|
Z71 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/top_bench.vhd|
!i113 1
R1
R2
Abench_arch
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R51
R24
R25
R26
R27
R28
DEx4 work 6 tb_top 0 22 H60g4oe_GnWbN6PINnFVi1
l164
L22
Vi1_FaB>VWiJzEb>3<Az6X3
!s100 PgPB0[fUBiKiV^`h@jbIK3
R31
33
R68
!i10b 1
R69
R70
R71
!i113 1
R1
R2
Etb_writeback
Z72 w1512908375
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R0
Z73 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/writeback_bench.vhd
Z74 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/writeback_bench.vhd
l0
L16
VUOW^[5`<7ZZAVkl9QJ6fe1
!s100 <Md?kzbTR:^d8D>8N;P2@3
R31
33
Z75 !s110 1512937774
!i10b 1
Z76 !s108 1512937774.000000
Z77 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/writeback_bench.vhd|
Z78 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/writeback_bench.vhd|
!i113 1
R1
R2
Abench_arch
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
DEx4 work 12 tb_writeback 0 22 UOW^[5`<7ZZAVkl9QJ6fe1
l64
L20
V;eTBk3nVg1jF4E]02@iOD1
!s100 0iGk5<N64YRD9z1G[g5;h0
R31
33
R75
!i10b 1
R76
R77
R78
!i113 1
R1
R2
