LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY latch1 IS
	PORT(A: IN STD_LOGIC_VECTOR(7 DOWNTO 0);--8 bit A input
			Resetn, Clock: IN STD_LOGIC;--1 bit clock input and 1 bit rest input
			Q: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));--8 bit output
END latch1;
ARCHITECTURE Behaviour OF latch1 IS
BEGIN
	PROCESS(Resetn, Clock)--process takes reset and clock as inputs
	BEGIN
		IF Resetn='0'THEN--when reset input  is '0' the latch does not operate
			Q <= "00000000";
		ELSE IF
			Q<= A;
		END IF;
	END PROCESS;
END Behaviour;