<html><body><samp><pre>
<!@TC:1744044098>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Mon Apr 07 18:36:51 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 85.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.227ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[14]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)
                   FF                        delay_counter[5]

   Delay:              11.264ns  (34.8% logic, 65.2% route), 8 logic levels.

 Constraint Details:

     11.264ns physical path delay SLICE_30 to SLICE_5 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.227ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C12B.CLK to     R19C12B.Q0 SLICE_30 (from clk_c)
ROUTE         5     1.042     R19C12B.Q0 to     R19C13B.B0 present_state[14]
CTOF_DEL    ---     0.495     R19C13B.B0 to     R19C13B.F0 SLICE_76
ROUTE         1     0.958     R19C13B.F0 to     R19C11B.D1 delay_cycles_14_5_.un35_i_a4_3_0[1]
CTOF_DEL    ---     0.495     R19C11B.D1 to     R19C11B.F1 SLICE_47
ROUTE         5     0.461     R19C11B.F1 to     R19C11C.C0 un35_li_3[1]
CTOF_DEL    ---     0.495     R19C11C.C0 to     R19C11C.F0 SLICE_44
ROUTE         3     1.202     R19C11C.F0 to     R20C12C.C0 un35_li[1]
CTOF_DEL    ---     0.495     R20C12C.C0 to     R20C12C.F0 SLICE_61
ROUTE         8     0.753     R20C12C.F0 to     R20C13C.C1 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C13C.C1 to     R20C13C.F1 SLICE_38
ROUTE         2     0.445     R20C13C.F1 to     R20C13C.C0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C13C.C0 to     R20C13C.F0 SLICE_38
ROUTE        11     1.408     R20C13C.F0 to     R18C16A.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R18C16A.D0 to     R18C16A.F0 SLICE_70
ROUTE         3     1.078     R18C16A.F0 to    R18C17D.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.264   (34.8% logic, 65.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R19C12B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R18C17D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[24]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)
                   FF                        delay_counter[5]

   Delay:              11.201ns  (35.0% logic, 65.0% route), 8 logic levels.

 Constraint Details:

     11.201ns physical path delay SLICE_35 to SLICE_5 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.290ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C15C.CLK to     R20C15C.Q1 SLICE_35 (from clk_c)
ROUTE         7     0.979     R20C15C.Q1 to     R19C13B.D0 present_state[24]
CTOF_DEL    ---     0.495     R19C13B.D0 to     R19C13B.F0 SLICE_76
ROUTE         1     0.958     R19C13B.F0 to     R19C11B.D1 delay_cycles_14_5_.un35_i_a4_3_0[1]
CTOF_DEL    ---     0.495     R19C11B.D1 to     R19C11B.F1 SLICE_47
ROUTE         5     0.461     R19C11B.F1 to     R19C11C.C0 un35_li_3[1]
CTOF_DEL    ---     0.495     R19C11C.C0 to     R19C11C.F0 SLICE_44
ROUTE         3     1.202     R19C11C.F0 to     R20C12C.C0 un35_li[1]
CTOF_DEL    ---     0.495     R20C12C.C0 to     R20C12C.F0 SLICE_61
ROUTE         8     0.753     R20C12C.F0 to     R20C13C.C1 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C13C.C1 to     R20C13C.F1 SLICE_38
ROUTE         2     0.445     R20C13C.F1 to     R20C13C.C0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C13C.C0 to     R20C13C.F0 SLICE_38
ROUTE        11     1.408     R20C13C.F0 to     R18C16A.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R18C16A.D0 to     R18C16A.F0 SLICE_70
ROUTE         3     1.078     R18C16A.F0 to    R18C17D.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.201   (35.0% logic, 65.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R20C15C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R18C17D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[15]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)
                   FF                        delay_counter[5]

   Delay:              11.199ns  (35.0% logic, 65.0% route), 8 logic levels.

 Constraint Details:

     11.199ns physical path delay SLICE_30 to SLICE_5 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.292ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C12B.CLK to     R19C12B.Q1 SLICE_30 (from clk_c)
ROUTE         4     0.977     R19C12B.Q1 to     R19C13B.A0 present_state[15]
CTOF_DEL    ---     0.495     R19C13B.A0 to     R19C13B.F0 SLICE_76
ROUTE         1     0.958     R19C13B.F0 to     R19C11B.D1 delay_cycles_14_5_.un35_i_a4_3_0[1]
CTOF_DEL    ---     0.495     R19C11B.D1 to     R19C11B.F1 SLICE_47
ROUTE         5     0.461     R19C11B.F1 to     R19C11C.C0 un35_li_3[1]
CTOF_DEL    ---     0.495     R19C11C.C0 to     R19C11C.F0 SLICE_44
ROUTE         3     1.202     R19C11C.F0 to     R20C12C.C0 un35_li[1]
CTOF_DEL    ---     0.495     R20C12C.C0 to     R20C12C.F0 SLICE_61
ROUTE         8     0.753     R20C12C.F0 to     R20C13C.C1 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C13C.C1 to     R20C13C.F1 SLICE_38
ROUTE         2     0.445     R20C13C.F1 to     R20C13C.C0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C13C.C0 to     R20C13C.F0 SLICE_38
ROUTE        11     1.408     R20C13C.F0 to     R18C16A.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R18C16A.D0 to     R18C16A.F0 SLICE_70
ROUTE         3     1.078     R18C16A.F0 to    R18C17D.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.199   (35.0% logic, 65.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R19C12B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R18C17D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[14]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)
                   FF                        delay_counter[5]

   Delay:              11.190ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     11.190ns physical path delay SLICE_30 to SLICE_5 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C12B.CLK to     R19C12B.Q0 SLICE_30 (from clk_c)
ROUTE         5     1.042     R19C12B.Q0 to     R19C13B.B0 present_state[14]
CTOF_DEL    ---     0.495     R19C13B.B0 to     R19C13B.F0 SLICE_76
ROUTE         1     0.958     R19C13B.F0 to     R19C11B.D1 delay_cycles_14_5_.un35_i_a4_3_0[1]
CTOF_DEL    ---     0.495     R19C11B.D1 to     R19C11B.F1 SLICE_47
ROUTE         5     0.461     R19C11B.F1 to     R19C11C.C0 un35_li_3[1]
CTOF_DEL    ---     0.495     R19C11C.C0 to     R19C11C.F0 SLICE_44
ROUTE         3     1.835     R19C11C.F0 to     R20C12C.D1 un35_li[1]
CTOF_DEL    ---     0.495     R20C12C.D1 to     R20C12C.F1 SLICE_61
ROUTE         1     0.986     R20C12C.F1 to     R20C13C.A0 N_178
CTOF_DEL    ---     0.495     R20C13C.A0 to     R20C13C.F0 SLICE_38
ROUTE        11     1.408     R20C13C.F0 to     R18C16A.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R18C16A.D0 to     R18C16A.F0 SLICE_70
ROUTE         3     1.078     R18C16A.F0 to    R18C17D.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.190   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R19C12B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R18C17D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[14]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)
                   FF                        delay_counter[11]

   Delay:              11.187ns  (35.0% logic, 65.0% route), 8 logic levels.

 Constraint Details:

     11.187ns physical path delay SLICE_30 to SLICE_2 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C12B.CLK to     R19C12B.Q0 SLICE_30 (from clk_c)
ROUTE         5     1.042     R19C12B.Q0 to     R19C13B.B0 present_state[14]
CTOF_DEL    ---     0.495     R19C13B.B0 to     R19C13B.F0 SLICE_76
ROUTE         1     0.958     R19C13B.F0 to     R19C11B.D1 delay_cycles_14_5_.un35_i_a4_3_0[1]
CTOF_DEL    ---     0.495     R19C11B.D1 to     R19C11B.F1 SLICE_47
ROUTE         5     0.461     R19C11B.F1 to     R19C11C.C0 un35_li_3[1]
CTOF_DEL    ---     0.495     R19C11C.C0 to     R19C11C.F0 SLICE_44
ROUTE         3     1.202     R19C11C.F0 to     R20C12C.C0 un35_li[1]
CTOF_DEL    ---     0.495     R20C12C.C0 to     R20C12C.F0 SLICE_61
ROUTE         8     0.753     R20C12C.F0 to     R20C13C.C1 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C13C.C1 to     R20C13C.F1 SLICE_38
ROUTE         2     0.445     R20C13C.F1 to     R20C13C.C0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C13C.C0 to     R20C13C.F0 SLICE_38
ROUTE        11     1.408     R20C13C.F0 to     R18C16A.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R18C16A.D0 to     R18C16A.F0 SLICE_70
ROUTE         3     1.001     R18C16A.F0 to    R18C18C.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.187   (35.0% logic, 65.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R19C12B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R18C18C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[14]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[10]  (to clk_c +)

   Delay:              11.187ns  (35.0% logic, 65.0% route), 8 logic levels.

 Constraint Details:

     11.187ns physical path delay SLICE_30 to SLICE_3 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C12B.CLK to     R19C12B.Q0 SLICE_30 (from clk_c)
ROUTE         5     1.042     R19C12B.Q0 to     R19C13B.B0 present_state[14]
CTOF_DEL    ---     0.495     R19C13B.B0 to     R19C13B.F0 SLICE_76
ROUTE         1     0.958     R19C13B.F0 to     R19C11B.D1 delay_cycles_14_5_.un35_i_a4_3_0[1]
CTOF_DEL    ---     0.495     R19C11B.D1 to     R19C11B.F1 SLICE_47
ROUTE         5     0.461     R19C11B.F1 to     R19C11C.C0 un35_li_3[1]
CTOF_DEL    ---     0.495     R19C11C.C0 to     R19C11C.F0 SLICE_44
ROUTE         3     1.202     R19C11C.F0 to     R20C12C.C0 un35_li[1]
CTOF_DEL    ---     0.495     R20C12C.C0 to     R20C12C.F0 SLICE_61
ROUTE         8     0.753     R20C12C.F0 to     R20C13C.C1 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C13C.C1 to     R20C13C.F1 SLICE_38
ROUTE         2     0.445     R20C13C.F1 to     R20C13C.C0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C13C.C0 to     R20C13C.F0 SLICE_38
ROUTE        11     1.408     R20C13C.F0 to     R18C16A.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R18C16A.D0 to     R18C16A.F0 SLICE_70
ROUTE         3     1.001     R18C16A.F0 to    R18C18B.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.187   (35.0% logic, 65.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R19C12B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R18C18B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.364ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[24]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)
                   FF                        delay_counter[5]

   Delay:              11.127ns  (30.8% logic, 69.2% route), 7 logic levels.

 Constraint Details:

     11.127ns physical path delay SLICE_35 to SLICE_5 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.364ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C15C.CLK to     R20C15C.Q1 SLICE_35 (from clk_c)
ROUTE         7     0.979     R20C15C.Q1 to     R19C13B.D0 present_state[24]
CTOF_DEL    ---     0.495     R19C13B.D0 to     R19C13B.F0 SLICE_76
ROUTE         1     0.958     R19C13B.F0 to     R19C11B.D1 delay_cycles_14_5_.un35_i_a4_3_0[1]
CTOF_DEL    ---     0.495     R19C11B.D1 to     R19C11B.F1 SLICE_47
ROUTE         5     0.461     R19C11B.F1 to     R19C11C.C0 un35_li_3[1]
CTOF_DEL    ---     0.495     R19C11C.C0 to     R19C11C.F0 SLICE_44
ROUTE         3     1.835     R19C11C.F0 to     R20C12C.D1 un35_li[1]
CTOF_DEL    ---     0.495     R20C12C.D1 to     R20C12C.F1 SLICE_61
ROUTE         1     0.986     R20C12C.F1 to     R20C13C.A0 N_178
CTOF_DEL    ---     0.495     R20C13C.A0 to     R20C13C.F0 SLICE_38
ROUTE        11     1.408     R20C13C.F0 to     R18C16A.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R18C16A.D0 to     R18C16A.F0 SLICE_70
ROUTE         3     1.078     R18C16A.F0 to    R18C17D.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.127   (30.8% logic, 69.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R20C15C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R18C17D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.366ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[15]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)
                   FF                        delay_counter[5]

   Delay:              11.125ns  (30.8% logic, 69.2% route), 7 logic levels.

 Constraint Details:

     11.125ns physical path delay SLICE_30 to SLICE_5 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.366ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C12B.CLK to     R19C12B.Q1 SLICE_30 (from clk_c)
ROUTE         4     0.977     R19C12B.Q1 to     R19C13B.A0 present_state[15]
CTOF_DEL    ---     0.495     R19C13B.A0 to     R19C13B.F0 SLICE_76
ROUTE         1     0.958     R19C13B.F0 to     R19C11B.D1 delay_cycles_14_5_.un35_i_a4_3_0[1]
CTOF_DEL    ---     0.495     R19C11B.D1 to     R19C11B.F1 SLICE_47
ROUTE         5     0.461     R19C11B.F1 to     R19C11C.C0 un35_li_3[1]
CTOF_DEL    ---     0.495     R19C11C.C0 to     R19C11C.F0 SLICE_44
ROUTE         3     1.835     R19C11C.F0 to     R20C12C.D1 un35_li[1]
CTOF_DEL    ---     0.495     R20C12C.D1 to     R20C12C.F1 SLICE_61
ROUTE         1     0.986     R20C12C.F1 to     R20C13C.A0 N_178
CTOF_DEL    ---     0.495     R20C13C.A0 to     R20C13C.F0 SLICE_38
ROUTE        11     1.408     R20C13C.F0 to     R18C16A.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R18C16A.D0 to     R18C16A.F0 SLICE_70
ROUTE         3     1.078     R18C16A.F0 to    R18C17D.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.125   (30.8% logic, 69.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R19C12B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R18C17D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.367ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[24]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)
                   FF                        delay_counter[11]

   Delay:              11.124ns  (35.2% logic, 64.8% route), 8 logic levels.

 Constraint Details:

     11.124ns physical path delay SLICE_35 to SLICE_2 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.367ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C15C.CLK to     R20C15C.Q1 SLICE_35 (from clk_c)
ROUTE         7     0.979     R20C15C.Q1 to     R19C13B.D0 present_state[24]
CTOF_DEL    ---     0.495     R19C13B.D0 to     R19C13B.F0 SLICE_76
ROUTE         1     0.958     R19C13B.F0 to     R19C11B.D1 delay_cycles_14_5_.un35_i_a4_3_0[1]
CTOF_DEL    ---     0.495     R19C11B.D1 to     R19C11B.F1 SLICE_47
ROUTE         5     0.461     R19C11B.F1 to     R19C11C.C0 un35_li_3[1]
CTOF_DEL    ---     0.495     R19C11C.C0 to     R19C11C.F0 SLICE_44
ROUTE         3     1.202     R19C11C.F0 to     R20C12C.C0 un35_li[1]
CTOF_DEL    ---     0.495     R20C12C.C0 to     R20C12C.F0 SLICE_61
ROUTE         8     0.753     R20C12C.F0 to     R20C13C.C1 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C13C.C1 to     R20C13C.F1 SLICE_38
ROUTE         2     0.445     R20C13C.F1 to     R20C13C.C0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C13C.C0 to     R20C13C.F0 SLICE_38
ROUTE        11     1.408     R20C13C.F0 to     R18C16A.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R18C16A.D0 to     R18C16A.F0 SLICE_70
ROUTE         3     1.001     R18C16A.F0 to    R18C18C.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.124   (35.2% logic, 64.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R20C15C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R18C18C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.367ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[24]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[10]  (to clk_c +)

   Delay:              11.124ns  (35.2% logic, 64.8% route), 8 logic levels.

 Constraint Details:

     11.124ns physical path delay SLICE_35 to SLICE_3 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.367ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C15C.CLK to     R20C15C.Q1 SLICE_35 (from clk_c)
ROUTE         7     0.979     R20C15C.Q1 to     R19C13B.D0 present_state[24]
CTOF_DEL    ---     0.495     R19C13B.D0 to     R19C13B.F0 SLICE_76
ROUTE         1     0.958     R19C13B.F0 to     R19C11B.D1 delay_cycles_14_5_.un35_i_a4_3_0[1]
CTOF_DEL    ---     0.495     R19C11B.D1 to     R19C11B.F1 SLICE_47
ROUTE         5     0.461     R19C11B.F1 to     R19C11C.C0 un35_li_3[1]
CTOF_DEL    ---     0.495     R19C11C.C0 to     R19C11C.F0 SLICE_44
ROUTE         3     1.202     R19C11C.F0 to     R20C12C.C0 un35_li[1]
CTOF_DEL    ---     0.495     R20C12C.C0 to     R20C12C.F0 SLICE_61
ROUTE         8     0.753     R20C12C.F0 to     R20C13C.C1 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C13C.C1 to     R20C13C.F1 SLICE_38
ROUTE         2     0.445     R20C13C.F1 to     R20C13C.C0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C13C.C0 to     R20C13C.F0 SLICE_38
ROUTE        11     1.408     R20C13C.F0 to     R18C16A.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R18C16A.D0 to     R18C16A.F0 SLICE_70
ROUTE         3     1.001     R18C16A.F0 to    R18C18B.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.124   (35.2% logic, 64.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R20C15C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     2.433       B9.PADDI to    R18C18B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

Report:   86.670MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 85.000000 MHz ;    |   85.000 MHz|   86.670 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 99
   Covered under: FREQUENCY PORT "clk" 85.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5890 paths, 1 nets, and 561 connections (56.21% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Mon Apr 07 18:36:51 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 85.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C8D.CLK to       R9C8D.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132       R9C8D.Q1 to       R9C8D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101       R9C8D.A1 to       R9C8D.F1 SLICE_10
ROUTE         1     0.000       R9C8D.F1 to      R9C8D.DI1 un2_refresh_counter[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C8D.CLK to       R9C8D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132       R9C8D.Q0 to       R9C8D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101       R9C8D.A0 to       R9C8D.F0 SLICE_10
ROUTE         1     0.000       R9C8D.F0 to      R9C8D.DI0 un2_refresh_counter[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C8C.CLK to       R9C8C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132       R9C8C.Q0 to       R9C8C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101       R9C8C.A0 to       R9C8C.F0 SLICE_11
ROUTE         1     0.000       R9C8C.F0 to      R9C8C.DI0 un2_refresh_counter[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C8C.CLK to       R9C8C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132       R9C8C.Q1 to       R9C8C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101       R9C8C.A1 to       R9C8C.F1 SLICE_11
ROUTE         1     0.000       R9C8C.F1 to      R9C8C.DI1 un2_refresh_counter[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C8B.CLK to       R9C8B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132       R9C8B.Q1 to       R9C8B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101       R9C8B.A1 to       R9C8B.F1 SLICE_12
ROUTE         1     0.000       R9C8B.F1 to      R9C8B.DI1 un2_refresh_counter[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C8B.CLK to       R9C8B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132       R9C8B.Q0 to       R9C8B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101       R9C8B.A0 to       R9C8B.F0 SLICE_12
ROUTE         1     0.000       R9C8B.F0 to      R9C8B.DI0 un2_refresh_counter[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C8A.CLK to       R9C8A.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132       R9C8A.Q0 to       R9C8A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101       R9C8A.A0 to       R9C8A.F0 SLICE_13
ROUTE         1     0.000       R9C8A.F0 to      R9C8A.DI0 un2_refresh_counter[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C8A.CLK to       R9C8A.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132       R9C8A.Q1 to       R9C8A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101       R9C8A.A1 to       R9C8A.F1 SLICE_13
ROUTE         1     0.000       R9C8A.F1 to      R9C8A.DI1 un2_refresh_counter[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C8A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C7D.CLK to       R9C7D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132       R9C7D.Q1 to       R9C7D.A1 refresh_counter[6]
CTOF_DEL    ---     0.101       R9C7D.A1 to       R9C7D.F1 SLICE_14
ROUTE         1     0.000       R9C7D.F1 to      R9C7D.DI1 un2_refresh_counter[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C7D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C7D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C7D.CLK to       R9C7D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132       R9C7D.Q0 to       R9C7D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101       R9C7D.A0 to       R9C7D.F0 SLICE_14
ROUTE         1     0.000       R9C7D.F0 to      R9C7D.DI0 un2_refresh_counter[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C7D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.881       B9.PADDI to      R9C7D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 85.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 99
   Covered under: FREQUENCY PORT "clk" 85.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5890 paths, 1 nets, and 561 connections (56.21% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


</pre></samp></body></html>
