// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1941\sampleModel1941_5_sub\Mysubsystem_21.v
// Created: 2024-07-02 15:45:44
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_21
// Source Path: sampleModel1941_5_sub/Subsystem/Mysubsystem_21
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_21
          (In1,
           In2,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8
  output  [15:0] Out2;  // uint16


  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk114_out1;  // uint8
  wire [7:0] dtc_out_1;  // ufix8
  wire [7:0] cfblk51_out1;  // uint8
  wire [15:0] cfblk8_out1;  // uint16


  assign dtc_out = In1;



  assign cfblk114_out1 = dtc_out;



  assign Out1 = cfblk114_out1;

  assign dtc_out_1 = In2;



  assign cfblk51_out1 = dtc_out_1;



  DotProduct u_cfblk8_inst (.in1(cfblk51_out1),  // uint8
                            .in2(cfblk114_out1),  // uint8
                            .out1(cfblk8_out1)  // uint16
                            );

  assign Out2 = cfblk8_out1;

endmodule  // Mysubsystem_21

