# Load canceled
# Compile of processor.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 04:22:42 on Dec 28,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
quit -sim
# End time: 04:23:57 on Dec 28,2022, Elapsed time: 0:01:15
# Errors: 0, Warnings: 2
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 04:24:10 on Dec 28,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 04:25:29 on Dec 28,2022, Elapsed time: 0:01:19
# Errors: 0, Warnings: 2
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 04:25:55 on Dec 28,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 04:26:39 on Dec 28,2022, Elapsed time: 0:00:44
# Errors: 0, Warnings: 2
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 04:28:43 on Dec 28,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  39] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  39] =     0
# reg[0] =    39,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    39,reg[1] =    39,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    39,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    39,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  11] =     0
# reg[0] =    39,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    39,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =    11,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 04:30:25 on Dec 28,2022, Elapsed time: 0:01:42
# Errors: 0, Warnings: 1
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 04:33:14 on Dec 28,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  38] =     0
# reg[0] =    38,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    38,reg[1] =    38,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    38,reg[1] =    38,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  11] =     0
# reg[0] =    38,reg[1] =    38,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    38,reg[1] =    38,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =    11,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 04:35:58 on Dec 28,2022, Elapsed time: 0:02:44
# Errors: 0, Warnings: 1
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 04:39:54 on Dec 28,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  11] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =    11,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 04:40:59 on Dec 28,2022, Elapsed time: 0:01:05
# Errors: 0, Warnings: 2
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 04:41:40 on Dec 28,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  20] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    20,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  11] =     0
# reg[0] =    40,reg[1] =    20,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    20,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =    11,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 04:43:26 on Dec 28,2022, Elapsed time: 0:01:46
# Errors: 0, Warnings: 2
# Compile of controllerTB.v was successful.
# Compile of processor.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 04:46:44 on Dec 28,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 04:48:41 on Dec 28,2022, Elapsed time: 0:01:57
# Errors: 0, Warnings: 3
# Compile of controllerTB.v was successful.
# Compile of pc.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 04:49:31 on Dec 28,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   x] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 04:50:44 on Dec 28,2022, Elapsed time: 0:01:13
# Errors: 0, Warnings: 3
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 04:51:41 on Dec 28,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 04:54:05 on Dec 28,2022, Elapsed time: 0:02:24
# Errors: 0, Warnings: 2
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 04:54:17 on Dec 28,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] = 24576,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 04:56:50 on Dec 28,2022, Elapsed time: 0:02:33
# Errors: 0, Warnings: 2
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 04:57:24 on Dec 28,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.FDBuffer
# Loading work.hazardDetectionUnit
# Loading work.regfile
# Loading work.ControlUnit
# Loading work.DEBuffer
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.EMBuffer
# Loading work.stackPointer
# Loading work.MWBuffer
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =    40,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[   0] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  40] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  80] =     0
# reg[0] =    40,reg[1] =    40,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# Memo[  80] =     0
# reg[0] =    40,reg[1] =    80,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 04:58:31 on Dec 28,2022, Elapsed time: 0:01:07
# Errors: 0, Warnings: 2
