<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14531 SDK6: E:/SDKCITA/workspace/Release_Build_MANUAL/SDK_585/sdk/platform/driver/spi/spi_531.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14531 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_5d450721f7eb23fcd7fddd0151f70c39.html">platform</a></li><li class="navelem"><a class="el" href="dir_0fc1f2cc8a716113b0e8264ff4dfe179.html">driver</a></li><li class="navelem"><a class="el" href="dir_4a3f43c839d30a4863a3f5f60e4e3af2.html">spi</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spi_531.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spi__531_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if defined (__DA14531__)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef SPI_531_H_</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SPI_531_H_</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * INCLUDE FILES</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span>       <span class="comment">// integer definition</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span>      <span class="comment">// boolean definition</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;datasheet.h&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gpio_8h.html">gpio.h</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="dma_8h.html">dma.h</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Define supported features/operations</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifdef CFG_SPI_SLAVE</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">    #define SPI_SLAVE_SUPPORT           1</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga42d8434ef730dc96d434a601fe322fb0">   61</a></span>&#160;<span class="preprocessor">    #define SPI_SLAVE_SUPPORT           0</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * DEFINITIONS</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *****************************************************************************************</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaf590e992935fe364ac0f3134a141bde6">   70</a></span>&#160;<span class="preprocessor">#define SPI_STATUS_ERR_OK           (0)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SPI_STATUS_CFG_ERR          (-1)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SPI_STATUS_OVFL_ERR         (-2)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structspi__t.html">   78</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;{</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">   81</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    uint16_t  RESERVED;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structspi__t.html#a1c00c9b28c4db0922f684ce41394c134">   84</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#a1c00c9b28c4db0922f684ce41394c134">SPI_CONFIG_REGF</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    uint16_t  RESERVED1;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structspi__t.html#a15a40d70ea3c4775964fdbc82f7ef441">   87</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#a15a40d70ea3c4775964fdbc82f7ef441">SPI_CLOCK_REGF</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    uint16_t  RESERVED2;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structspi__t.html#af9bb08a6ca1742238bc7a10cf77e4c6e">   90</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#af9bb08a6ca1742238bc7a10cf77e4c6e">SPI_FIFO_CONFIG_REGF</a>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    uint16_t  RESERVED3;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structspi__t.html#a51824c823035735fac509fa91b488a38">   93</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#a51824c823035735fac509fa91b488a38">SPI_IRQ_MASK_REGF</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    uint16_t  RESERVED4;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structspi__t.html#a6ad4460d1ae1ed4e25419904ea22d35c">   96</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#a6ad4460d1ae1ed4e25419904ea22d35c">SPI_STATUS_REGF</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    uint16_t  RESERVED5;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structspi__t.html#aff0af4249702ca441342a99496401b4c">   99</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#aff0af4249702ca441342a99496401b4c">SPI_FIFO_STATUS_REGF</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    uint16_t  RESERVED6;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structspi__t.html#ac32aada2914125d3c98a98d94aeb19b9">  102</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#ac32aada2914125d3c98a98d94aeb19b9">SPI_FIFO_READ_REGF</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    uint16_t  RESERVED7;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structspi__t.html#adfc266bf4dd8183796b2b3c7c441eb54">  105</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#adfc266bf4dd8183796b2b3c7c441eb54">SPI_FIFO_WRITE_REGF</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    uint16_t  RESERVED8;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structspi__t.html#a721072c614273f6b3f73c807182b1fe8">  108</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#a721072c614273f6b3f73c807182b1fe8">SPI_CS_CONFIG_REGF</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    uint16_t  RESERVED9;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structspi__t.html#a40688452ae9f71dee6ab25bf9c1f5538">  111</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#a40688452ae9f71dee6ab25bf9c1f5538">SPI_FIFO_HIGH_REGF</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    uint16_t  RESERVED10;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structspi__t.html#aa50507176c8835eafbafd52d51f03e3c">  114</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#aa50507176c8835eafbafd52d51f03e3c">SPI_TXBUFFER_FORCE_L_REGF</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    uint16_t  RESERVED11;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structspi__t.html#a258e9dd6ec90effc5c80664fcd871574">  117</a></span>&#160;    <span class="keyword">volatile</span> uint16_t <a class="code" href="structspi__t.html#a258e9dd6ec90effc5c80664fcd871574">SPI_TXBUFFER_FORCE_H_REGF</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;} <a class="code" href="structspi__t.html">spi_t</a>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keyword">static</span> <a class="code" href="structspi__t.html">spi_t</a> * <span class="keyword">const</span> spi = (<a class="code" href="structspi__t.html">spi_t</a> *) (SPI_CTRL_REG);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> * ENUMERATION DEFINITIONS</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> *****************************************************************************************</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">  129</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggae6f8300f728cccb03fc8b51c34adeab6adead9f73b4468b3c07215ff14a80516f">  131</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggae6f8300f728cccb03fc8b51c34adeab6adead9f73b4468b3c07215ff14a80516f">SPI_BIT_DIS</a>     = 0,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggae6f8300f728cccb03fc8b51c34adeab6a92988806974bafd861d118969b3ca564">  134</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggae6f8300f728cccb03fc8b51c34adeab6a92988806974bafd861d118969b3ca564">SPI_BIT_EN</a>      = 1,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;} <a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">  138</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga8c3425d5d53dc492a5d64d83c4d6129dac04da049495276a0a484316d783c4099">  140</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga8c3425d5d53dc492a5d64d83c4d6129dac04da049495276a0a484316d783c4099">SPI_MS_MODE_MASTER</a>  = 0,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#if (SPI_SLAVE_SUPPORT)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    SPI_MS_MODE_SLAVE   = 1,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;} <a class="code" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">  149</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594aa8006e3d5851e076636f308102d48fa1">  151</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594aa8006e3d5851e076636f308102d48fa1">SPI_CP_MODE_0</a>   = 0,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a6878d9b39c99a9b063fa684571d4961f">  154</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a6878d9b39c99a9b063fa684571d4961f">SPI_CP_MODE_1</a>   = 1,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a544d7b71ff750944b6b3e9ee72acb3f3">  157</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a544d7b71ff750944b6b3e9ee72acb3f3">SPI_CP_MODE_2</a>   = 2,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a672fb52e2d6a5f276935d408773fffec">  160</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a672fb52e2d6a5f276935d408773fffec">SPI_CP_MODE_3</a>   = 3,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;} <a class="code" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad7fdfe076b269a68e5b6903980627b14">  164</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14ae42208094790b69e31b0b51de35e297e">  166</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14ae42208094790b69e31b0b51de35e297e">SPI_SPEED_MODE_2MHz</a>     = 2000,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14ac240a377d063d2ca15bb83b7791ffc3a">  169</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14ac240a377d063d2ca15bb83b7791ffc3a">SPI_SPEED_MODE_4MHz</a>     = 4000,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14a8159ce690d130bc2918137fb152be953">  172</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14a8159ce690d130bc2918137fb152be953">SPI_SPEED_MODE_8MHz</a>     = 8000,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14a52bf30ae73f613aea246833a1b515348">  175</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14a52bf30ae73f613aea246833a1b515348">SPI_SPEED_MODE_16MHz</a>    = 16000,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14aa3ce10ade2ee2bfb3f8d1e6deba7f2cc">  178</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14aa3ce10ade2ee2bfb3f8d1e6deba7f2cc">SPI_SPEED_MODE_32MHz</a>    = 32000,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;} <a class="code" href="group___s_p_i.html#gad7fdfe076b269a68e5b6903980627b14">SPI_SPEED_MODE_CFG</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4ded9cd448899053df98885a7a6c17fb">  182</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fba61e8b64711da8d46b7d13b04080dfefc">  184</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fba61e8b64711da8d46b7d13b04080dfefc">SPI_MODE_8BIT</a>       = 0,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fbaa2e08db42e24fd969afe879cbb951510">  187</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fbaa2e08db42e24fd969afe879cbb951510">SPI_MODE_16BIT</a>      = 1,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fba5adc34a8f5fc52ee9352a6b1cb856ec6">  190</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fba5adc34a8f5fc52ee9352a6b1cb856ec6">SPI_MODE_32BIT</a>      = 2,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;} <a class="code" href="group___s_p_i.html#ga4ded9cd448899053df98885a7a6c17fb">SPI_WSZ_MODE_CFG</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">  194</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea686cf80fe47f8ca9dcfe6e01281fe267">  196</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea686cf80fe47f8ca9dcfe6e01281fe267">SPI_CS_NONE</a>         = 0,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea7c771518cdbd7499c46536d99602b218">  199</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea7c771518cdbd7499c46536d99602b218">SPI_CS_0</a>            = 1,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea6125c52bbaed83291a714a0aa6136999">  202</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea6125c52bbaed83291a714a0aa6136999">SPI_CS_1</a>            = 2,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47eabd52f64022593299bc30dce3794f3daa">  205</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47eabd52f64022593299bc30dce3794f3daa">SPI_CS_GPIO</a>         = 4,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;} <a class="code" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">  209</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggaed16d90fbd86ca3b6a5f0a3513ca8b64a017814b2d164b0f838bdd974edf0648f">  211</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggaed16d90fbd86ca3b6a5f0a3513ca8b64a017814b2d164b0f838bdd974edf0648f">SPI_IRQ_DISABLED</a>    = 0,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggaed16d90fbd86ca3b6a5f0a3513ca8b64a566c99de1ecfb1a25937db8c18e3437d">  214</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggaed16d90fbd86ca3b6a5f0a3513ca8b64a566c99de1ecfb1a25937db8c18e3437d">SPI_IRQ_ENABLED</a>     = 1,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;} <a class="code" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">  218</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga8f7b25a1a134046aedf06698b9dfdaa4adea3a2c3c19fc079ce04fb7bb68bebe9">  220</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga8f7b25a1a134046aedf06698b9dfdaa4adea3a2c3c19fc079ce04fb7bb68bebe9">SPI_OP_BLOCKING</a>     = 0,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#if (SPI_INTR_SUPPORT)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    SPI_OP_INTR         = 1,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#endif // SPI_INTR_SUPPORT</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#if defined (CFG_SPI_DMA_SUPPORT)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="group___s_p_i.html#gga8f7b25a1a134046aedf06698b9dfdaa4a8152f9e1a36bd5e06c698c7ec502a4aa">SPI_OP_DMA</a>          = 2,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;} <a class="code" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#if defined (CFG_SPI_DMA_SUPPORT)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga98e17d90251e50f908ea7d145ede99ddad4f467e93e89aa36a12139a4584e297e">  237</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga98e17d90251e50f908ea7d145ede99ddad4f467e93e89aa36a12139a4584e297e">SPI_DMA_CHANNEL_01</a>,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga98e17d90251e50f908ea7d145ede99dda95dc2354599a80b4e171e0a783edd76c">  240</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga98e17d90251e50f908ea7d145ede99dda95dc2354599a80b4e171e0a783edd76c">SPI_DMA_CHANNEL_23</a>,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;} <a class="code" href="group___s_p_i.html#ga98e17d90251e50f908ea7d145ede99dd">SPI_DMA_CHANNEL_CFG</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">  245</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga55ef5056b1cea036a0bc1bab3567a4aca3eb8ac01a71aebdf58cf6a3b512a73f4">  247</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga55ef5056b1cea036a0bc1bab3567a4aca3eb8ac01a71aebdf58cf6a3b512a73f4">SPI_MASTER_EDGE_CAPTURE</a>         = 0,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga55ef5056b1cea036a0bc1bab3567a4acad5f86fbd78e6fe6059e5d50554d79933">  250</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga55ef5056b1cea036a0bc1bab3567a4acad5f86fbd78e6fe6059e5d50554d79933">SPI_MASTER_EDGE_CAPTURE_NEXT</a>    = 1,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;} <a class="code" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">  254</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggabf9aef5a173e7abe823c3421a3848387a57d36d6d7c90090bbfa9254d972ca1dc">  256</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggabf9aef5a173e7abe823c3421a3848387a57d36d6d7c90090bbfa9254d972ca1dc">SPI_RX_FIFO_IS_NOT_EMPTY</a>        = 0,</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggabf9aef5a173e7abe823c3421a3848387a88c024570a809beac206701f21e753a7">  259</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggabf9aef5a173e7abe823c3421a3848387a88c024570a809beac206701f21e753a7">SPI_RX_FIFO_IS_EMPTY</a>            = 1,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;} <a class="code" href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">SPI_RX_FIFO_EMPTY_STATUS</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">  263</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggaa9b5ed58be135bc39ab144d50ffe4f5ea49464d98b47b35ae02e32c8fe53fb66d">  265</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggaa9b5ed58be135bc39ab144d50ffe4f5ea49464d98b47b35ae02e32c8fe53fb66d">SPI_RX_FIFO_IS_NOT_FULL</a>         = 0,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggaa9b5ed58be135bc39ab144d50ffe4f5ea648ec9a2f65ff05e3eb3956b82ab5738">  268</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggaa9b5ed58be135bc39ab144d50ffe4f5ea648ec9a2f65ff05e3eb3956b82ab5738">SPI_RX_FIFO_IS_FULL</a>             = 1,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;} <a class="code" href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">SPI_RX_FIFO_FULL_STATUS</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">  272</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga3557fcd78222672e6ee443f2b33d8105ac28c215daf3df556d1ec01db778c4199">  274</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga3557fcd78222672e6ee443f2b33d8105ac28c215daf3df556d1ec01db778c4199">SPI_TX_FIFO_IS_NOT_EMPTY</a>        = 0,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga3557fcd78222672e6ee443f2b33d8105aeb7de2b2cb1c9e3e0905954342852a88">  277</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga3557fcd78222672e6ee443f2b33d8105aeb7de2b2cb1c9e3e0905954342852a88">SPI_TX_FIFO_IS_EMPTY</a>            = 1,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;} <a class="code" href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">SPI_TX_FIFO_EMPTY_STATUS</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">  281</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga478a80db9c760d724cd8b7d32180b268ab488811c2df9111bb627d5c28f5ecc65">  283</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga478a80db9c760d724cd8b7d32180b268ab488811c2df9111bb627d5c28f5ecc65">SPI_TX_FIFO_IS_NOT_FULL</a>        = 0,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga478a80db9c760d724cd8b7d32180b268a3730527564138ed3a409efcac419f32f">  286</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga478a80db9c760d724cd8b7d32180b268a3730527564138ed3a409efcac419f32f">SPI_TX_FIFO_IS_FULL</a>            = 1,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;} <a class="code" href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">SPI_TX_FIFO_FULL_STATUS</a>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">  290</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggaaf5a75303daebac7f66bc8b79febf624a36a901a151295da75c37ab9b963f6e9a">  292</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggaaf5a75303daebac7f66bc8b79febf624a36a901a151295da75c37ab9b963f6e9a">SPI_TRANSACTION_IS_INACTIVE</a>     = 0,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggaaf5a75303daebac7f66bc8b79febf624a50565bda14c291024b8dc61e9e9d2b70">  295</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggaaf5a75303daebac7f66bc8b79febf624a50565bda14c291024b8dc61e9e9d2b70">SPI_TRANSACTION_IS_ACTIVE</a>       = 1,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;} <a class="code" href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">SPI_TRANSACTION_STATUS</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> * TYPE DEFINITIONS</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> *****************************************************************************************</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="struct_s_p_i___pad__t.html">  303</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="struct_s_p_i___pad__t.html#a2ec3b7efa90cbb85aa1b0406380b3680">  305</a></span>&#160;    <a class="code" href="group___g_p_i_o.html#ga40010ecd5fc233aeb2cedf70284b2996">GPIO_PORT</a> <a class="code" href="struct_s_p_i___pad__t.html#a2ec3b7efa90cbb85aa1b0406380b3680">port</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="struct_s_p_i___pad__t.html#ad4fa3362711ac78a4da822cbbbaa88c5">  308</a></span>&#160;    <a class="code" href="group___g_p_i_o.html#gaa996b1dc8b3c8150f9319cf7d33336b0">GPIO_PIN</a> <a class="code" href="struct_s_p_i___pad__t.html#ad4fa3362711ac78a4da822cbbbaa88c5">pin</a>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;}<a class="code" href="struct_s_p_i___pad__t.html">SPI_Pad_t</a>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">  312</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a>)(uint16_t length);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html">  315</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;{</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html#af88ee506d227bd3a2797ddd4628fcc9a">  318</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a>                 <a class="code" href="structspi__cfg__t.html#af88ee506d227bd3a2797ddd4628fcc9a">spi_ms</a>:1;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html#a342ac8bd3a0f6dc2374d78629a0ce822">  321</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a>                 <a class="code" href="structspi__cfg__t.html#a342ac8bd3a0f6dc2374d78629a0ce822">spi_cp</a>:3;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html#a3d1d71ab9054ecab651a4d8dae8aeb7f">  324</a></span>&#160;    <a class="code" href="group___s_p_i.html#gad7fdfe076b269a68e5b6903980627b14">SPI_SPEED_MODE_CFG</a>              <a class="code" href="structspi__cfg__t.html#a3d1d71ab9054ecab651a4d8dae8aeb7f">spi_speed</a>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html#ad616c6c1a0bf5e2cf43396bcc2003990">  327</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga4ded9cd448899053df98885a7a6c17fb">SPI_WSZ_MODE_CFG</a>                <a class="code" href="structspi__cfg__t.html#ad616c6c1a0bf5e2cf43396bcc2003990">spi_wsz</a>:3;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html#ae11901dd9bb5ae415d50ab18a5b3c2ec">  330</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a>                 <a class="code" href="structspi__cfg__t.html#ae11901dd9bb5ae415d50ab18a5b3c2ec">spi_cs</a>:3;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html#a0421a25c8cc911ffceabf83233d23702">  333</a></span>&#160;    <a class="code" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a>                     <a class="code" href="structspi__cfg__t.html#a0421a25c8cc911ffceabf83233d23702">spi_irq</a>:1;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html#abde370bd93f8217c19c475f8268943b6">  336</a></span>&#160;    <a class="code" href="struct_s_p_i___pad__t.html">SPI_Pad_t</a>                       <a class="code" href="structspi__cfg__t.html#abde370bd93f8217c19c475f8268943b6">cs_pad</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#if defined (CFG_SPI_DMA_SUPPORT)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <a class="code" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a>                        send_cb;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html#a535fadcfb6b8913e3c4ebdaffc81a67e">  343</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a>                        <a class="code" href="structspi__cfg__t.html#a535fadcfb6b8913e3c4ebdaffc81a67e">receive_cb</a>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html#aa42fa9b2a237bb6b9b1718920d8dbeec">  346</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a>                        <a class="code" href="structspi__cfg__t.html#aa42fa9b2a237bb6b9b1718920d8dbeec">transfer_cb</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html#a6e0270b572ccb9bca025a3721f51ff92">  349</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga98e17d90251e50f908ea7d145ede99dd">SPI_DMA_CHANNEL_CFG</a>             <a class="code" href="structspi__cfg__t.html#a6e0270b572ccb9bca025a3721f51ff92">spi_dma_channel</a>:1;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html#a8c42758f23a9df62148ebb591024af2b">  352</a></span>&#160;    <a class="code" href="group___d_m_a.html#ga14e6b305b1ac96b5cb5262931642d1fd">DMA_PRIO_CFG</a>                    <a class="code" href="structspi__cfg__t.html#a8c42758f23a9df62148ebb591024af2b">spi_dma_priority</a>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="structspi__cfg__t.html#aaad992c39c2f739a30cc03e4e21f97e5">  356</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a> <a class="code" href="structspi__cfg__t.html#aaad992c39c2f739a30cc03e4e21f97e5">spi_capture</a>:1;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;} <a class="code" href="structspi__cfg__t.html">spi_cfg_t</a>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> * Low Level Register Access Functions</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> *****************************************************************************************</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/***************** SPI_CTRL_REG Functions *****************/</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga9a38a50b5e4296bc211c899329c96bff">  374</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga9a38a50b5e4296bc211c899329c96bff">spi_ctrl_reg_setf</a>(uint8_t spi_ctrl_reg){</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    SetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, spi_ctrl_reg);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;}</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga9bcaf6ff68979957a1c23cd4511b8a61">  384</a></span>&#160;__STATIC_FORCEINLINE uint8_t <a class="code" href="group___s_p_i.html#ga9bcaf6ff68979957a1c23cd4511b8a61">spi_ctrl_reg_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keywordflow">return</span> GetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;}</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga9332b66229a52cb5a476c2890838e17e">  393</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga9332b66229a52cb5a476c2890838e17e">spi_ctrl_reg_clear_enable_setf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_EN | SPI_TX_EN | SPI_RX_EN| SPI_DMA_TX_EN |</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;              SPI_DMA_RX_EN, 0);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga038b017d07af11372fde31c5cc5de848">  404</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga038b017d07af11372fde31c5cc5de848">spi_ctrl_reg_spi_en_setf</a>(<a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> <a class="code" href="group___s_p_i.html#ga72cf41d2f19954fefd27f681d6b39532">spi_enable</a>){</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_EN, <a class="code" href="group___s_p_i.html#ga72cf41d2f19954fefd27f681d6b39532">spi_enable</a>);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;}</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gabe283dd0879e3b2dfd752f69fcd17cc5">  414</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> <a class="code" href="group___s_p_i.html#gabe283dd0879e3b2dfd752f69fcd17cc5">spi_ctrl_reg_spi_en_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_EN);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;}</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga7cc1a646abbb503215e5c7fb92868f66">  424</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga7cc1a646abbb503215e5c7fb92868f66">spi_ctrl_reg_spi_tx_en_setf</a>(<a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_tx_enable){</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_TX_EN, spi_tx_enable);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga6407e5a888ab84c2d5d2daf8162f7452">  434</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> <a class="code" href="group___s_p_i.html#ga6407e5a888ab84c2d5d2daf8162f7452">spi_ctrl_reg_spi_tx_en_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_TX_EN);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;}</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gafa421e89ac612680f5e7c25982877dfc">  444</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gafa421e89ac612680f5e7c25982877dfc">spi_ctrl_reg_spi_rx_en_setf</a>(<a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_rx_enable){</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_RX_EN, spi_rx_enable);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;}</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga9a215f5172d3273d29e4745a3c1f2fdc">  454</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> <a class="code" href="group___s_p_i.html#ga9a215f5172d3273d29e4745a3c1f2fdc">spi_ctrl_reg_spi_rx_en_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_RX_EN);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;}</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga6521d8437433b0477c032ab72fd3fa17">  464</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga6521d8437433b0477c032ab72fd3fa17">spi_ctrl_reg_spi_dma_tx_en_setf</a>(<a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_dma_tx_enable){</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_DMA_TX_EN, spi_dma_tx_enable);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;}</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga9010f50a88d75509502eed16e0cd8a27">  474</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> <a class="code" href="group___s_p_i.html#ga9010f50a88d75509502eed16e0cd8a27">spi_ctrl_reg_spi_dma_tx_en_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_DMA_TX_EN);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;}</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga74e42a7579061c054eb06a34cc69e41c">  484</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga74e42a7579061c054eb06a34cc69e41c">spi_ctrl_reg_spi_dma_rx_en_setf</a>(<a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_dma_rx_enable){</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_DMA_RX_EN, spi_dma_rx_enable);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;}</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga26226435164012a42399928fe273aff9">  494</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> <a class="code" href="group___s_p_i.html#ga26226435164012a42399928fe273aff9">spi_ctrl_reg_spi_dma_rx_en_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_DMA_RX_EN);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;}</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga7b5b48483534aa1a82907e6856f77d86">  504</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga7b5b48483534aa1a82907e6856f77d86">spi_ctrl_reg_spi_fifo_reset_setf</a>(<a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_fifo_reset){</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_FIFO_RESET, spi_fifo_reset);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;}</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga229ee1997c6064ca900c34353f42f6e5">  514</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> <a class="code" href="group___s_p_i.html#ga229ee1997c6064ca900c34353f42f6e5">spi_ctrl_reg_spi_fifo_reset_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_FIFO_RESET);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;}</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga6a34d30189430087b10d1ec3be720885">  524</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga6a34d30189430087b10d1ec3be720885">spi_ctrl_reg_capture_next_edge_setf</a>(<a class="code" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                                                       capture_next_edge){</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_CAPTURE_AT_NEXT_EDGE, capture_next_edge);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;}</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga6337d31ad4f687579b8e9ac94c707e0b">  535</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a> <a class="code" href="group___s_p_i.html#ga6337d31ad4f687579b8e9ac94c707e0b">spi_ctrl_reg_capture_next_edge_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a>, SPI_CAPTURE_AT_NEXT_EDGE);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;}</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/***************** SPI_CONFIG_REG Functions *****************/</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gafa83a878e8343b05d8c50ffb36909713">  548</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gafa83a878e8343b05d8c50ffb36909713">spi_config_reg_setf</a>(uint8_t spi_config_reg){</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    SetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a1c00c9b28c4db0922f684ce41394c134">SPI_CONFIG_REGF</a>, spi_config_reg);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;}</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gabc580eb29aacfd3b884a23a67e2f726b">  558</a></span>&#160;__STATIC_FORCEINLINE uint8_t <a class="code" href="group___s_p_i.html#gabc580eb29aacfd3b884a23a67e2f726b">spi_config_reg_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">return</span> GetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a1c00c9b28c4db0922f684ce41394c134">SPI_CONFIG_REGF</a>);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;}</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga9259ef0d61cab14debaca989e09c5a86">  568</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga9259ef0d61cab14debaca989e09c5a86">spi_config_reg_spi_mode_setf</a>(<a class="code" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a> spi_cp){</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a1c00c9b28c4db0922f684ce41394c134">SPI_CONFIG_REGF</a>, SPI_MODE, spi_cp);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;}</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gac6b8cf97940dc0e24b7c6a68fb3ff7b7">  578</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a> <a class="code" href="group___s_p_i.html#gac6b8cf97940dc0e24b7c6a68fb3ff7b7">spi_config_reg_spi_mode_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a1c00c9b28c4db0922f684ce41394c134">SPI_CONFIG_REGF</a>, SPI_MODE);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;}</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4d3649899b558b8aec434dd9db27f8f3">  588</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga4d3649899b558b8aec434dd9db27f8f3">spi_config_reg_wsz_setf</a>(uint8_t spi_wsz){</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a1c00c9b28c4db0922f684ce41394c134">SPI_CONFIG_REGF</a>, SPI_WORD_LENGTH, spi_wsz - 1);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;}</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga080c7e6092080d445d20e552af6e32fb">  598</a></span>&#160;__STATIC_FORCEINLINE uint8_t <a class="code" href="group___s_p_i.html#ga080c7e6092080d445d20e552af6e32fb">spi_config_reg_wsz_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keywordflow">return</span> (uint8_t) ((GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a1c00c9b28c4db0922f684ce41394c134">SPI_CONFIG_REGF</a>, SPI_WORD_LENGTH) + 1));</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;}</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga66abd2fedcaab050bc2e264336f213e7">  608</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga66abd2fedcaab050bc2e264336f213e7">spi_config_reg_ms_mode_setf</a>(<a class="code" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a> spi_ms){</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a1c00c9b28c4db0922f684ce41394c134">SPI_CONFIG_REGF</a>, SPI_SLAVE_EN, spi_ms);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;}</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga3b183ffde2486016dc3b1f773f30af1e">  618</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a> <a class="code" href="group___s_p_i.html#ga3b183ffde2486016dc3b1f773f30af1e">spi_config_reg_ms_mode_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a1c00c9b28c4db0922f684ce41394c134">SPI_CONFIG_REGF</a>, SPI_SLAVE_EN);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;}</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/***************** SPI_CLOCK_REG Functions *****************/</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaf8b88b80a740b945cceff40d298f8fb8">  631</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gaf8b88b80a740b945cceff40d298f8fb8">spi_clock_reg_setf</a>(uint8_t spi_clock_reg){</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    SetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a15a40d70ea3c4775964fdbc82f7ef441">SPI_CLOCK_REGF</a>, spi_clock_reg);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;}</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga7a9dcdf42bbc48a371278b556f5dc03a">  641</a></span>&#160;__STATIC_FORCEINLINE uint8_t <a class="code" href="group___s_p_i.html#ga7a9dcdf42bbc48a371278b556f5dc03a">spi_clock_reg_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <span class="keywordflow">return</span> GetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a15a40d70ea3c4775964fdbc82f7ef441">SPI_CLOCK_REGF</a>);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;}</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad474b13220219c377b5f7b0033c40867">  654</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gad474b13220219c377b5f7b0033c40867">spi_clock_reg_clk_div_setf</a>(uint8_t spi_clk_div){</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a15a40d70ea3c4775964fdbc82f7ef441">SPI_CLOCK_REGF</a>, SPI_CLK_DIV, spi_clk_div);</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;}</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga2bb15921eddbaf424e39d77c2bb84915">  664</a></span>&#160;__STATIC_FORCEINLINE uint8_t <a class="code" href="group___s_p_i.html#ga2bb15921eddbaf424e39d77c2bb84915">spi_clock_reg_clk_div_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordflow">return</span> GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a15a40d70ea3c4775964fdbc82f7ef441">SPI_CLOCK_REGF</a>, SPI_CLK_DIV);</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;}</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gacdc800ce39e04f67bcdb38b6c2599230">  673</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gacdc800ce39e04f67bcdb38b6c2599230">spi_clock_reg_master_clk_mode_setf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a15a40d70ea3c4775964fdbc82f7ef441">SPI_CLOCK_REGF</a>, SPI_MASTER_CLK_MODE, 1);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;}</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/***************** SPI_FIFO_CONFIG_REG Functions *****************/</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4dffa8d49d3b46eb5730f6e10e6bd61c">  688</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga4dffa8d49d3b46eb5730f6e10e6bd61c">spi_fifo_config_tx_tl_setf</a>(uint8_t spi_tx_tl){</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#af9bb08a6ca1742238bc7a10cf77e4c6e">SPI_FIFO_CONFIG_REGF</a>, SPI_TX_TL, spi_tx_tl);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;}</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaeeec71cbf7cd24cb03361768b6103fe4">  698</a></span>&#160;__STATIC_FORCEINLINE uint8_t <a class="code" href="group___s_p_i.html#gaeeec71cbf7cd24cb03361768b6103fe4">spi_fifo_config_tx_tl_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keywordflow">return</span> GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#af9bb08a6ca1742238bc7a10cf77e4c6e">SPI_FIFO_CONFIG_REGF</a>, SPI_TX_TL);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;}</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga9effa621e59806516058043bbf41ff3a">  711</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga9effa621e59806516058043bbf41ff3a">spi_fifo_config_rx_tl_setf</a>(uint8_t spi_rx_tl){</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#af9bb08a6ca1742238bc7a10cf77e4c6e">SPI_FIFO_CONFIG_REGF</a>, SPI_RX_TL, spi_rx_tl);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;}</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga63da233900ff5bc439a2efc2fe8571b4">  721</a></span>&#160;__STATIC_FORCEINLINE uint8_t <a class="code" href="group___s_p_i.html#ga63da233900ff5bc439a2efc2fe8571b4">spi_fifo_config_rx_tl_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keywordflow">return</span> GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#af9bb08a6ca1742238bc7a10cf77e4c6e">SPI_FIFO_CONFIG_REGF</a>, SPI_RX_TL);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;}</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">/***************** SPI_IRQ_MASK_REG Functions *****************/</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaaf6e656a26779e7c41571a2d07b97be5">  734</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gaaf6e656a26779e7c41571a2d07b97be5">spi_irq_tx_empty_en_setf</a>(<a class="code" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a> irq_tx_empty_en){</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a51824c823035735fac509fa91b488a38">SPI_IRQ_MASK_REGF</a>, SPI_IRQ_MASK_TX_EMPTY, irq_tx_empty_en);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;}</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga40ed1770e3034a8975584149b976ba6d">  744</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a> <a class="code" href="group___s_p_i.html#ga40ed1770e3034a8975584149b976ba6d">spi_irq_tx_empty_en_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a51824c823035735fac509fa91b488a38">SPI_IRQ_MASK_REGF</a>, SPI_IRQ_MASK_TX_EMPTY);</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;}</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga35de08766f4d3440cb4327a5e2091976">  754</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga35de08766f4d3440cb4327a5e2091976">spi_irq_rx_full_en_setf</a>(<a class="code" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a> irq_rx_full_en){</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    SetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a51824c823035735fac509fa91b488a38">SPI_IRQ_MASK_REGF</a>, SPI_IRQ_MASK_RX_FULL, irq_rx_full_en);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;}</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad001022f3f251bf3d75d29b827851a58">  764</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a> <a class="code" href="group___s_p_i.html#gad001022f3f251bf3d75d29b827851a58">spi_irq_rx_full_en_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a51824c823035735fac509fa91b488a38">SPI_IRQ_MASK_REGF</a>, SPI_IRQ_MASK_RX_FULL);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;}</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">/***************** SPI_STATUS_REG and SPI_FIFO_STATUS_REG Functions *****************/</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad63b97c1c4a2ee038904b3cdbed7243e">  777</a></span>&#160;__STATIC_FORCEINLINE uint16_t <a class="code" href="group___s_p_i.html#gad63b97c1c4a2ee038904b3cdbed7243e">spi_fifo_status_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="keywordflow">return</span>  GetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#aff0af4249702ca441342a99496401b4c">SPI_FIFO_STATUS_REGF</a>);</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;}</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaf4dcd084c931287301304064bfc99c0a">  788</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">SPI_TRANSACTION_STATUS</a> <a class="code" href="group___s_p_i.html#gaf4dcd084c931287301304064bfc99c0a">spi_transaction_status_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">SPI_TRANSACTION_STATUS</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#aff0af4249702ca441342a99496401b4c">SPI_FIFO_STATUS_REGF</a>, SPI_TRANSACTION_ACTIVE);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;}</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga8f62a9b58f2c170db50f03e6fef2b5c8">  798</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">SPI_TX_FIFO_FULL_STATUS</a> <a class="code" href="group___s_p_i.html#ga8f62a9b58f2c170db50f03e6fef2b5c8">spi_tx_fifo_full_status_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">SPI_TX_FIFO_FULL_STATUS</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#aff0af4249702ca441342a99496401b4c">SPI_FIFO_STATUS_REGF</a>, SPI_STATUS_TX_FULL);</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;}</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga491db6f52dbcf169d6d0a03f85284f47">  808</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">SPI_TX_FIFO_EMPTY_STATUS</a> <a class="code" href="group___s_p_i.html#ga491db6f52dbcf169d6d0a03f85284f47">spi_tx_fifo_empty_status_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">SPI_TX_FIFO_EMPTY_STATUS</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a6ad4460d1ae1ed4e25419904ea22d35c">SPI_STATUS_REGF</a>, SPI_STATUS_TX_EMPTY);</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;}</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga7863609a4d273387f5917e45a887a12a">  818</a></span>&#160;__STATIC_FORCEINLINE uint8_t <a class="code" href="group___s_p_i.html#ga7863609a4d273387f5917e45a887a12a">spi_tx_fifo_level_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="keywordflow">return</span> GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#aff0af4249702ca441342a99496401b4c">SPI_FIFO_STATUS_REGF</a>, SPI_TX_FIFO_LEVEL);</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaf806b8455063dd9f89503ea7509ba570">  828</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">SPI_RX_FIFO_EMPTY_STATUS</a> <a class="code" href="group___s_p_i.html#gaf806b8455063dd9f89503ea7509ba570">spi_rx_fifo_empty_status_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">SPI_RX_FIFO_EMPTY_STATUS</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#aff0af4249702ca441342a99496401b4c">SPI_FIFO_STATUS_REGF</a>, SPI_STATUS_RX_EMPTY);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;}</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga887e68e3076d4ab77df85df7d25f1120">  838</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">SPI_RX_FIFO_FULL_STATUS</a> <a class="code" href="group___s_p_i.html#ga887e68e3076d4ab77df85df7d25f1120">spi_rx_fifo_full_status_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">SPI_RX_FIFO_FULL_STATUS</a>) GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a6ad4460d1ae1ed4e25419904ea22d35c">SPI_STATUS_REGF</a>, SPI_STATUS_RX_FULL);</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;}</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gae4c6ac44d2185a821a6b658b1045c8ed">  848</a></span>&#160;__STATIC_FORCEINLINE uint8_t <a class="code" href="group___s_p_i.html#gae4c6ac44d2185a821a6b658b1045c8ed">spi_rx_fifo_level_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="keywordflow">return</span> GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#aff0af4249702ca441342a99496401b4c">SPI_FIFO_STATUS_REGF</a>, SPI_RX_FIFO_LEVEL);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;}</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga78a4d85d8b173195584b86f304675c6c">  859</a></span>&#160;__STATIC_FORCEINLINE uint8_t <a class="code" href="group___s_p_i.html#ga78a4d85d8b173195584b86f304675c6c">spi_rx_fifo_overflow_status_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <span class="keywordflow">return</span> GetBits16(&amp;spi-&gt;<a class="code" href="structspi__t.html#aff0af4249702ca441342a99496401b4c">SPI_FIFO_STATUS_REGF</a>, SPI_RX_FIFO_OVFL);</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;}</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">/***************** SPI_FIFO_READ_REG Functions *****************/</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga614e8baf100185c9c240ada73b930722">  872</a></span>&#160;__STATIC_FORCEINLINE uint16_t <a class="code" href="group___s_p_i.html#ga614e8baf100185c9c240ada73b930722">spi_rx_fifo_read</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordflow">return</span> GetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#ac32aada2914125d3c98a98d94aeb19b9">SPI_FIFO_READ_REGF</a>);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;}</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">/***************** SPI_FIFO_WRITE_REG Functions *****************/</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1cbe605be1746d527c92cc4e5b57d82b">  885</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga1cbe605be1746d527c92cc4e5b57d82b">spi_tx_fifo_write</a>(uint16_t tx_data){</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    SetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#adfc266bf4dd8183796b2b3c7c441eb54">SPI_FIFO_WRITE_REGF</a>, tx_data);</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;}</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">/***************** SPI_CS_CONFIG_REG Functions *****************/</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad9aec67eac4ed1102e33838e760c77aa">  898</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gad9aec67eac4ed1102e33838e760c77aa">spi_cs_mode_setf</a>(<a class="code" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a> cs_mode){</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    SetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a721072c614273f6b3f73c807182b1fe8">SPI_CS_CONFIG_REGF</a>, cs_mode);</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;}</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga2aecf7cce3e3fc8f510d01dbec98e935">  908</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a> <a class="code" href="group___s_p_i.html#ga2aecf7cce3e3fc8f510d01dbec98e935">spi_cs_mode_getf</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a>) GetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a721072c614273f6b3f73c807182b1fe8">SPI_CS_CONFIG_REGF</a>);</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;}</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">/***************** SPI_CS_CONFIG_REG Functions *****************/</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaf51ca6f691995f60669f10a9c8126bea">  922</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gaf51ca6f691995f60669f10a9c8126bea">spi_tx_fifo_high_write</a>(uint16_t tx_data){</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    SetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a40688452ae9f71dee6ab25bf9c1f5538">SPI_FIFO_HIGH_REGF</a>, tx_data);</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;}</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4c1f604c793f24f29b95674e2282fc3e">  932</a></span>&#160;__STATIC_FORCEINLINE uint16_t <a class="code" href="group___s_p_i.html#ga4c1f604c793f24f29b95674e2282fc3e">spi_rx_fifo_high_read</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="keywordflow">return</span> GetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a40688452ae9f71dee6ab25bf9c1f5538">SPI_FIFO_HIGH_REGF</a>);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;}</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">/***************** SPI_TXBUFFER_FORCE_REG Functions *****************/</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga7122894ef8ed732f5652eae42a2813f8">  946</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga7122894ef8ed732f5652eae42a2813f8">spi_txbuffer_low_force_write</a>(uint16_t tx_data){</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    SetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#aa50507176c8835eafbafd52d51f03e3c">SPI_TXBUFFER_FORCE_L_REGF</a>, tx_data);</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;}</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gadb37f7952d8cfeeb7680f6bf7b50e4db">  958</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gadb37f7952d8cfeeb7680f6bf7b50e4db">spi_txbuffer_high_force_write</a>(uint16_t tx_data){</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    SetWord16(&amp;spi-&gt;<a class="code" href="structspi__t.html#a258e9dd6ec90effc5c80664fcd871574">SPI_TXBUFFER_FORCE_H_REGF</a>, tx_data);</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;}</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#endif // SPI_531_H_</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#endif // __DA14531__</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="ttc" id="group___s_p_i_html_ggaaf5a75303daebac7f66bc8b79febf624a50565bda14c291024b8dc61e9e9d2b70"><div class="ttname"><a href="group___s_p_i.html#ggaaf5a75303daebac7f66bc8b79febf624a50565bda14c291024b8dc61e9e9d2b70">SPI_TRANSACTION_IS_ACTIVE</a></div><div class="ttdoc">SPI transaction is active. </div><div class="ttdef"><b>Definition:</b> spi_531.h:295</div></div>
<div class="ttc" id="group___d_m_a_html_ga14e6b305b1ac96b5cb5262931642d1fd"><div class="ttname"><a href="group___d_m_a.html#ga14e6b305b1ac96b5cb5262931642d1fd">DMA_PRIO_CFG</a></div><div class="ttdeci">DMA_PRIO_CFG</div><div class="ttdoc">Channel priority. </div><div class="ttdef"><b>Definition:</b> dma.h:152</div></div>
<div class="ttc" id="group___s_p_i_html_ga6521d8437433b0477c032ab72fd3fa17"><div class="ttname"><a href="group___s_p_i.html#ga6521d8437433b0477c032ab72fd3fa17">spi_ctrl_reg_spi_dma_tx_en_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_ctrl_reg_spi_dma_tx_en_setf(SPI_BIT_CFG spi_dma_tx_enable)</div><div class="ttdoc">Set SPI_DMA_TX_EN in Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:464</div></div>
<div class="ttc" id="structspi__cfg__t_html_a6e0270b572ccb9bca025a3721f51ff92"><div class="ttname"><a href="structspi__cfg__t.html#a6e0270b572ccb9bca025a3721f51ff92">spi_cfg_t::spi_dma_channel</a></div><div class="ttdeci">SPI_DMA_CHANNEL_CFG spi_dma_channel</div><div class="ttdoc">SPI DMA Channel Pair Configuration. </div><div class="ttdef"><b>Definition:</b> spi_531.h:349</div></div>
<div class="ttc" id="group___s_p_i_html_gga8c3425d5d53dc492a5d64d83c4d6129dac04da049495276a0a484316d783c4099"><div class="ttname"><a href="group___s_p_i.html#gga8c3425d5d53dc492a5d64d83c4d6129dac04da049495276a0a484316d783c4099">SPI_MS_MODE_MASTER</a></div><div class="ttdoc">SPI Master mode. </div><div class="ttdef"><b>Definition:</b> spi_531.h:140</div></div>
<div class="ttc" id="group___s_p_i_html_gaf806b8455063dd9f89503ea7509ba570"><div class="ttname"><a href="group___s_p_i.html#gaf806b8455063dd9f89503ea7509ba570">spi_rx_fifo_empty_status_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_RX_FIFO_EMPTY_STATUS spi_rx_fifo_empty_status_getf(void)</div><div class="ttdoc">Get SPI RX FIFO Empty status from FIFO Status Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:828</div></div>
<div class="ttc" id="group___s_p_i_html_gga2f4f8a29874ddd5df12b6b473fd8d47ea6125c52bbaed83291a714a0aa6136999"><div class="ttname"><a href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea6125c52bbaed83291a714a0aa6136999">SPI_CS_1</a></div><div class="ttdoc">Selected slave device connected to GPIO with FUNC_MODE = SPI_CS1. </div><div class="ttdef"><b>Definition:</b> spi_531.h:202</div></div>
<div class="ttc" id="group___s_p_i_html_ga51f5445449d7d9acce2e1223d032d594"><div class="ttname"><a href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a></div><div class="ttdeci">SPI_CP_MODE_CFG</div><div class="ttdoc">Defines the SPI mode (CPOL, CPHA). </div><div class="ttdef"><b>Definition:</b> spi_531.h:149</div></div>
<div class="ttc" id="group___s_p_i_html_gaf4dcd084c931287301304064bfc99c0a"><div class="ttname"><a href="group___s_p_i.html#gaf4dcd084c931287301304064bfc99c0a">spi_transaction_status_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_TRANSACTION_STATUS spi_transaction_status_getf(void)</div><div class="ttdoc">Get SPI transaction status from Status Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:788</div></div>
<div class="ttc" id="group___s_p_i_html_gga4ded9cd448899053df98885a7a6c17fba5adc34a8f5fc52ee9352a6b1cb856ec6"><div class="ttname"><a href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fba5adc34a8f5fc52ee9352a6b1cb856ec6">SPI_MODE_32BIT</a></div><div class="ttdoc">Word Size 32 bits. </div><div class="ttdef"><b>Definition:</b> spi_531.h:190</div></div>
<div class="ttc" id="dma_8h_html"><div class="ttname"><a href="dma_8h.html">dma.h</a></div><div class="ttdoc">DMA Low Level Driver for DA14585, DA14586 and DA14531 devices. </div></div>
<div class="ttc" id="structspi__t_html_af9bb08a6ca1742238bc7a10cf77e4c6e"><div class="ttname"><a href="structspi__t.html#af9bb08a6ca1742238bc7a10cf77e4c6e">spi_t::SPI_FIFO_CONFIG_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_FIFO_CONFIG_REGF</div><div class="ttdoc">SPI FIFO Configuration Register (@ 0x0000000C) </div><div class="ttdef"><b>Definition:</b> spi_531.h:90</div></div>
<div class="ttc" id="group___s_p_i_html_gaed16d90fbd86ca3b6a5f0a3513ca8b64"><div class="ttname"><a href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a></div><div class="ttdeci">SPI_IRQ_CFG</div><div class="ttdoc">Define the SPI IRQ masked/enabled mode. </div><div class="ttdef"><b>Definition:</b> spi_531.h:209</div></div>
<div class="ttc" id="group___s_p_i_html_gga51f5445449d7d9acce2e1223d032d594a672fb52e2d6a5f276935d408773fffec"><div class="ttname"><a href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a672fb52e2d6a5f276935d408773fffec">SPI_CP_MODE_3</a></div><div class="ttdoc">New data on falling, capture on rising, Clk high in idle state. </div><div class="ttdef"><b>Definition:</b> spi_531.h:160</div></div>
<div class="ttc" id="group___s_p_i_html_ggae6f8300f728cccb03fc8b51c34adeab6adead9f73b4468b3c07215ff14a80516f"><div class="ttname"><a href="group___s_p_i.html#ggae6f8300f728cccb03fc8b51c34adeab6adead9f73b4468b3c07215ff14a80516f">SPI_BIT_DIS</a></div><div class="ttdoc">Generic Disable bit. </div><div class="ttdef"><b>Definition:</b> spi_531.h:131</div></div>
<div class="ttc" id="group___s_p_i_html_gaeeec71cbf7cd24cb03361768b6103fe4"><div class="ttname"><a href="group___s_p_i.html#gaeeec71cbf7cd24cb03361768b6103fe4">spi_fifo_config_tx_tl_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint8_t spi_fifo_config_tx_tl_getf(void)</div><div class="ttdoc">Get SPI_TX_TL from FIFO Configuration Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:698</div></div>
<div class="ttc" id="group___s_p_i_html_ga74e42a7579061c054eb06a34cc69e41c"><div class="ttname"><a href="group___s_p_i.html#ga74e42a7579061c054eb06a34cc69e41c">spi_ctrl_reg_spi_dma_rx_en_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_ctrl_reg_spi_dma_rx_en_setf(SPI_BIT_CFG spi_dma_rx_enable)</div><div class="ttdoc">Set SPI_DMA_RX_EN in Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:484</div></div>
<div class="ttc" id="group___s_p_i_html_ga8f7b25a1a134046aedf06698b9dfdaa4"><div class="ttname"><a href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a></div><div class="ttdeci">SPI_OP_CFG</div><div class="ttdoc">Mode of operation. </div><div class="ttdef"><b>Definition:</b> spi_531.h:218</div></div>
<div class="ttc" id="group___s_p_i_html_ggaaf5a75303daebac7f66bc8b79febf624a36a901a151295da75c37ab9b963f6e9a"><div class="ttname"><a href="group___s_p_i.html#ggaaf5a75303daebac7f66bc8b79febf624a36a901a151295da75c37ab9b963f6e9a">SPI_TRANSACTION_IS_INACTIVE</a></div><div class="ttdoc">SPI transaction is inactive. </div><div class="ttdef"><b>Definition:</b> spi_531.h:292</div></div>
<div class="ttc" id="structspi__t_html_a51824c823035735fac509fa91b488a38"><div class="ttname"><a href="structspi__t.html#a51824c823035735fac509fa91b488a38">spi_t::SPI_IRQ_MASK_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_IRQ_MASK_REGF</div><div class="ttdoc">SPI IRQ Mask Register (@ 0x00000010) </div><div class="ttdef"><b>Definition:</b> spi_531.h:93</div></div>
<div class="ttc" id="group___g_p_i_o_html_ga40010ecd5fc233aeb2cedf70284b2996"><div class="ttname"><a href="group___g_p_i_o.html#ga40010ecd5fc233aeb2cedf70284b2996">GPIO_PORT</a></div><div class="ttdeci">GPIO_PORT</div><div class="ttdoc">GPIO port. </div><div class="ttdef"><b>Definition:</b> gpio.h:82</div></div>
<div class="ttc" id="group___s_p_i_html_gae6f8300f728cccb03fc8b51c34adeab6"><div class="ttname"><a href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a></div><div class="ttdeci">SPI_BIT_CFG</div><div class="ttdoc">Generic enable/disable enum for SPI driver. </div><div class="ttdef"><b>Definition:</b> spi_531.h:129</div></div>
<div class="ttc" id="group___s_p_i_html_ga4ded9cd448899053df98885a7a6c17fb"><div class="ttname"><a href="group___s_p_i.html#ga4ded9cd448899053df98885a7a6c17fb">SPI_WSZ_MODE_CFG</a></div><div class="ttdeci">SPI_WSZ_MODE_CFG</div><div class="ttdoc">Word Size Configuration. </div><div class="ttdef"><b>Definition:</b> spi_531.h:182</div></div>
<div class="ttc" id="group___s_p_i_html_ggaed16d90fbd86ca3b6a5f0a3513ca8b64a017814b2d164b0f838bdd974edf0648f"><div class="ttname"><a href="group___s_p_i.html#ggaed16d90fbd86ca3b6a5f0a3513ca8b64a017814b2d164b0f838bdd974edf0648f">SPI_IRQ_DISABLED</a></div><div class="ttdoc">IRQ is masked. </div><div class="ttdef"><b>Definition:</b> spi_531.h:211</div></div>
<div class="ttc" id="group___s_p_i_html_gga2f4f8a29874ddd5df12b6b473fd8d47ea686cf80fe47f8ca9dcfe6e01281fe267"><div class="ttname"><a href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea686cf80fe47f8ca9dcfe6e01281fe267">SPI_CS_NONE</a></div><div class="ttdoc">None slave device selected. </div><div class="ttdef"><b>Definition:</b> spi_531.h:196</div></div>
<div class="ttc" id="group___s_p_i_html_gae4c6ac44d2185a821a6b658b1045c8ed"><div class="ttname"><a href="group___s_p_i.html#gae4c6ac44d2185a821a6b658b1045c8ed">spi_rx_fifo_level_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint8_t spi_rx_fifo_level_getf(void)</div><div class="ttdoc">Get SPI RX FIFO level from FIFO Status Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:848</div></div>
<div class="ttc" id="group___s_p_i_html_ga8f62a9b58f2c170db50f03e6fef2b5c8"><div class="ttname"><a href="group___s_p_i.html#ga8f62a9b58f2c170db50f03e6fef2b5c8">spi_tx_fifo_full_status_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_TX_FIFO_FULL_STATUS spi_tx_fifo_full_status_getf(void)</div><div class="ttdoc">Get SPI TX FIFO Full status from FIFO Status Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:798</div></div>
<div class="ttc" id="group___s_p_i_html_gga51f5445449d7d9acce2e1223d032d594aa8006e3d5851e076636f308102d48fa1"><div class="ttname"><a href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594aa8006e3d5851e076636f308102d48fa1">SPI_CP_MODE_0</a></div><div class="ttdoc">New data on falling, capture on rising, Clk low in idle state. </div><div class="ttdef"><b>Definition:</b> spi_531.h:151</div></div>
<div class="ttc" id="group___s_p_i_html_gaaf5a75303daebac7f66bc8b79febf624"><div class="ttname"><a href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">SPI_TRANSACTION_STATUS</a></div><div class="ttdeci">SPI_TRANSACTION_STATUS</div><div class="ttdoc">SPI transaction status. </div><div class="ttdef"><b>Definition:</b> spi_531.h:290</div></div>
<div class="ttc" id="group___s_p_i_html_gabf9aef5a173e7abe823c3421a3848387"><div class="ttname"><a href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">SPI_RX_FIFO_EMPTY_STATUS</a></div><div class="ttdeci">SPI_RX_FIFO_EMPTY_STATUS</div><div class="ttdoc">SPI RX FIFO Empty status. </div><div class="ttdef"><b>Definition:</b> spi_531.h:254</div></div>
<div class="ttc" id="group___s_p_i_html_gabe283dd0879e3b2dfd752f69fcd17cc5"><div class="ttname"><a href="group___s_p_i.html#gabe283dd0879e3b2dfd752f69fcd17cc5">spi_ctrl_reg_spi_en_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_BIT_CFG spi_ctrl_reg_spi_en_getf(void)</div><div class="ttdoc">Get SPI_EN from Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:414</div></div>
<div class="ttc" id="group___s_p_i_html_ga9bcaf6ff68979957a1c23cd4511b8a61"><div class="ttname"><a href="group___s_p_i.html#ga9bcaf6ff68979957a1c23cd4511b8a61">spi_ctrl_reg_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint8_t spi_ctrl_reg_getf(void)</div><div class="ttdoc">Get SPI Control Register Value. </div><div class="ttdef"><b>Definition:</b> spi_531.h:384</div></div>
<div class="ttc" id="group___s_p_i_html_gac6b8cf97940dc0e24b7c6a68fb3ff7b7"><div class="ttname"><a href="group___s_p_i.html#gac6b8cf97940dc0e24b7c6a68fb3ff7b7">spi_config_reg_spi_mode_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_CP_MODE_CFG spi_config_reg_spi_mode_getf(void)</div><div class="ttdoc">Get SPI_MODE from Configuration Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:578</div></div>
<div class="ttc" id="gpio_8h_html"><div class="ttname"><a href="gpio_8h.html">gpio.h</a></div><div class="ttdoc">Hardware GPIO abstraction layer API. </div></div>
<div class="ttc" id="group___s_p_i_html_gacdc800ce39e04f67bcdb38b6c2599230"><div class="ttname"><a href="group___s_p_i.html#gacdc800ce39e04f67bcdb38b6c2599230">spi_clock_reg_master_clk_mode_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_clock_reg_master_clk_mode_setf(void)</div><div class="ttdoc">Set SPI_MASTER_CLK_MODE in Clock Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:673</div></div>
<div class="ttc" id="group___s_p_i_html_gga55ef5056b1cea036a0bc1bab3567a4aca3eb8ac01a71aebdf58cf6a3b512a73f4"><div class="ttname"><a href="group___s_p_i.html#gga55ef5056b1cea036a0bc1bab3567a4aca3eb8ac01a71aebdf58cf6a3b512a73f4">SPI_MASTER_EDGE_CAPTURE</a></div><div class="ttdoc">SPI master captures data at current clock edge. </div><div class="ttdef"><b>Definition:</b> spi_531.h:247</div></div>
<div class="ttc" id="group___s_p_i_html_gga2f4f8a29874ddd5df12b6b473fd8d47eabd52f64022593299bc30dce3794f3daa"><div class="ttname"><a href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47eabd52f64022593299bc30dce3794f3daa">SPI_CS_GPIO</a></div><div class="ttdoc">Selected slave device connected to GPIO with FUNC_MODE = GPIO. </div><div class="ttdef"><b>Definition:</b> spi_531.h:205</div></div>
<div class="ttc" id="group___s_p_i_html_ga9effa621e59806516058043bbf41ff3a"><div class="ttname"><a href="group___s_p_i.html#ga9effa621e59806516058043bbf41ff3a">spi_fifo_config_rx_tl_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_fifo_config_rx_tl_setf(uint8_t spi_rx_tl)</div><div class="ttdoc">Set SPI_RX_TL in FIFO Configuration Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:711</div></div>
<div class="ttc" id="group___s_p_i_html_ga7b5b48483534aa1a82907e6856f77d86"><div class="ttname"><a href="group___s_p_i.html#ga7b5b48483534aa1a82907e6856f77d86">spi_ctrl_reg_spi_fifo_reset_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_ctrl_reg_spi_fifo_reset_setf(SPI_BIT_CFG spi_fifo_reset)</div><div class="ttdoc">Set SPI_FIFO_RESET in Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:504</div></div>
<div class="ttc" id="group___s_p_i_html_gad63b97c1c4a2ee038904b3cdbed7243e"><div class="ttname"><a href="group___s_p_i.html#gad63b97c1c4a2ee038904b3cdbed7243e">spi_fifo_status_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint16_t spi_fifo_status_getf(void)</div><div class="ttdoc">Get SPI FIFO status. </div><div class="ttdef"><b>Definition:</b> spi_531.h:777</div></div>
<div class="ttc" id="group___s_p_i_html_gafa421e89ac612680f5e7c25982877dfc"><div class="ttname"><a href="group___s_p_i.html#gafa421e89ac612680f5e7c25982877dfc">spi_ctrl_reg_spi_rx_en_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_ctrl_reg_spi_rx_en_setf(SPI_BIT_CFG spi_rx_enable)</div><div class="ttdoc">Set SPI_RX_EN in Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:444</div></div>
<div class="ttc" id="group___s_p_i_html_ga4dffa8d49d3b46eb5730f6e10e6bd61c"><div class="ttname"><a href="group___s_p_i.html#ga4dffa8d49d3b46eb5730f6e10e6bd61c">spi_fifo_config_tx_tl_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_fifo_config_tx_tl_setf(uint8_t spi_tx_tl)</div><div class="ttdoc">Set SPI_TX_TL in FIFO Configuration Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:688</div></div>
<div class="ttc" id="group___s_p_i_html_ggad7fdfe076b269a68e5b6903980627b14ae42208094790b69e31b0b51de35e297e"><div class="ttname"><a href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14ae42208094790b69e31b0b51de35e297e">SPI_SPEED_MODE_2MHz</a></div><div class="ttdoc">SPI master clock frequency 2MHz. </div><div class="ttdef"><b>Definition:</b> spi_531.h:166</div></div>
<div class="ttc" id="structspi__cfg__t_html"><div class="ttname"><a href="structspi__cfg__t.html">spi_cfg_t</a></div><div class="ttdoc">SPI configuration structure definition. </div><div class="ttdef"><b>Definition:</b> spi_531.h:315</div></div>
<div class="ttc" id="group___s_p_i_html_ga63da233900ff5bc439a2efc2fe8571b4"><div class="ttname"><a href="group___s_p_i.html#ga63da233900ff5bc439a2efc2fe8571b4">spi_fifo_config_rx_tl_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint8_t spi_fifo_config_rx_tl_getf(void)</div><div class="ttdoc">Get SPI_RX_TL from FIFO Configuration Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:721</div></div>
<div class="ttc" id="group___s_p_i_html_ga7122894ef8ed732f5652eae42a2813f8"><div class="ttname"><a href="group___s_p_i.html#ga7122894ef8ed732f5652eae42a2813f8">spi_txbuffer_low_force_write</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_txbuffer_low_force_write(uint16_t tx_data)</div><div class="ttdoc">Write SPI_TXBUFFER_FORCE_L_REG Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:946</div></div>
<div class="ttc" id="struct_s_p_i___pad__t_html"><div class="ttname"><a href="struct_s_p_i___pad__t.html">SPI_Pad_t</a></div><div class="ttdoc">SPI Pad configuration. </div><div class="ttdef"><b>Definition:</b> spi_531.h:303</div></div>
<div class="ttc" id="group___s_p_i_html_ga3557fcd78222672e6ee443f2b33d8105"><div class="ttname"><a href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">SPI_TX_FIFO_EMPTY_STATUS</a></div><div class="ttdeci">SPI_TX_FIFO_EMPTY_STATUS</div><div class="ttdoc">SPI TX FIFO Empty status. </div><div class="ttdef"><b>Definition:</b> spi_531.h:272</div></div>
<div class="ttc" id="group___s_p_i_html_gadb37f7952d8cfeeb7680f6bf7b50e4db"><div class="ttname"><a href="group___s_p_i.html#gadb37f7952d8cfeeb7680f6bf7b50e4db">spi_txbuffer_high_force_write</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_txbuffer_high_force_write(uint16_t tx_data)</div><div class="ttdoc">Write SPI_TXBUFFER_FORCE_H_REG Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:958</div></div>
<div class="ttc" id="structspi__cfg__t_html_a0421a25c8cc911ffceabf83233d23702"><div class="ttname"><a href="structspi__cfg__t.html#a0421a25c8cc911ffceabf83233d23702">spi_cfg_t::spi_irq</a></div><div class="ttdeci">SPI_IRQ_CFG spi_irq</div><div class="ttdoc">SPI Interrupt mode. </div><div class="ttdef"><b>Definition:</b> spi_531.h:333</div></div>
<div class="ttc" id="group___s_p_i_html_gad7fdfe076b269a68e5b6903980627b14"><div class="ttname"><a href="group___s_p_i.html#gad7fdfe076b269a68e5b6903980627b14">SPI_SPEED_MODE_CFG</a></div><div class="ttdeci">SPI_SPEED_MODE_CFG</div><div class="ttdoc">Defines the SPI speed mode. </div><div class="ttdef"><b>Definition:</b> spi_531.h:164</div></div>
<div class="ttc" id="group___s_p_i_html_ggad7fdfe076b269a68e5b6903980627b14ac240a377d063d2ca15bb83b7791ffc3a"><div class="ttname"><a href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14ac240a377d063d2ca15bb83b7791ffc3a">SPI_SPEED_MODE_4MHz</a></div><div class="ttdoc">SPI master clock frequency 4MHz. </div><div class="ttdef"><b>Definition:</b> spi_531.h:169</div></div>
<div class="ttc" id="group___s_p_i_html_ggaa9b5ed58be135bc39ab144d50ffe4f5ea49464d98b47b35ae02e32c8fe53fb66d"><div class="ttname"><a href="group___s_p_i.html#ggaa9b5ed58be135bc39ab144d50ffe4f5ea49464d98b47b35ae02e32c8fe53fb66d">SPI_RX_FIFO_IS_NOT_FULL</a></div><div class="ttdoc">RX FIFO level is less than SPI_RX_TL + 1. </div><div class="ttdef"><b>Definition:</b> spi_531.h:265</div></div>
<div class="ttc" id="group___s_p_i_html_ga35de08766f4d3440cb4327a5e2091976"><div class="ttname"><a href="group___s_p_i.html#ga35de08766f4d3440cb4327a5e2091976">spi_irq_rx_full_en_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_irq_rx_full_en_setf(SPI_IRQ_CFG irq_rx_full_en)</div><div class="ttdoc">Set SPI_IRQ_MASK_RX_FULL in IRQ Mask Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:754</div></div>
<div class="ttc" id="group___s_p_i_html_ga2bb15921eddbaf424e39d77c2bb84915"><div class="ttname"><a href="group___s_p_i.html#ga2bb15921eddbaf424e39d77c2bb84915">spi_clock_reg_clk_div_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint8_t spi_clock_reg_clk_div_getf(void)</div><div class="ttdoc">Get SPI_CLK_DIV from Configuration Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:664</div></div>
<div class="ttc" id="structspi__t_html_a258e9dd6ec90effc5c80664fcd871574"><div class="ttname"><a href="structspi__t.html#a258e9dd6ec90effc5c80664fcd871574">spi_t::SPI_TXBUFFER_FORCE_H_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_TXBUFFER_FORCE_H_REGF</div><div class="ttdoc">SPI TXBUFFER_FORCE High Register (@ 0x00000030) </div><div class="ttdef"><b>Definition:</b> spi_531.h:117</div></div>
<div class="ttc" id="group___s_p_i_html_ga491db6f52dbcf169d6d0a03f85284f47"><div class="ttname"><a href="group___s_p_i.html#ga491db6f52dbcf169d6d0a03f85284f47">spi_tx_fifo_empty_status_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_TX_FIFO_EMPTY_STATUS spi_tx_fifo_empty_status_getf(void)</div><div class="ttdoc">Get SPI TX FIFO Empty status from Status Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:808</div></div>
<div class="ttc" id="group___s_p_i_html_ga6337d31ad4f687579b8e9ac94c707e0b"><div class="ttname"><a href="group___s_p_i.html#ga6337d31ad4f687579b8e9ac94c707e0b">spi_ctrl_reg_capture_next_edge_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_MASTER_EDGE_CAPTURE_CFG spi_ctrl_reg_capture_next_edge_getf(void)</div><div class="ttdoc">Get SPI_CAPTURE_AT_NEXT_EDGE from Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:535</div></div>
<div class="ttc" id="group___s_p_i_html_ggae6f8300f728cccb03fc8b51c34adeab6a92988806974bafd861d118969b3ca564"><div class="ttname"><a href="group___s_p_i.html#ggae6f8300f728cccb03fc8b51c34adeab6a92988806974bafd861d118969b3ca564">SPI_BIT_EN</a></div><div class="ttdoc">Generic Enable bit. </div><div class="ttdef"><b>Definition:</b> spi_531.h:134</div></div>
<div class="ttc" id="structspi__cfg__t_html_ad616c6c1a0bf5e2cf43396bcc2003990"><div class="ttname"><a href="structspi__cfg__t.html#ad616c6c1a0bf5e2cf43396bcc2003990">spi_cfg_t::spi_wsz</a></div><div class="ttdeci">SPI_WSZ_MODE_CFG spi_wsz</div><div class="ttdoc">SPI word size (1, 2, 4 Bytes or 9 bits) </div><div class="ttdef"><b>Definition:</b> spi_531.h:327</div></div>
<div class="ttc" id="structspi__cfg__t_html_abde370bd93f8217c19c475f8268943b6"><div class="ttname"><a href="structspi__cfg__t.html#abde370bd93f8217c19c475f8268943b6">spi_cfg_t::cs_pad</a></div><div class="ttdeci">SPI_Pad_t cs_pad</div><div class="ttdoc">SPI CS Pad. </div><div class="ttdef"><b>Definition:</b> spi_531.h:336</div></div>
<div class="ttc" id="group___s_p_i_html_ga8c3425d5d53dc492a5d64d83c4d6129d"><div class="ttname"><a href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a></div><div class="ttdeci">SPI_MS_MODE_CFG</div><div class="ttdoc">Defines the SPI master/slave mode. </div><div class="ttdef"><b>Definition:</b> spi_531.h:138</div></div>
<div class="ttc" id="group___s_p_i_html_gga51f5445449d7d9acce2e1223d032d594a544d7b71ff750944b6b3e9ee72acb3f3"><div class="ttname"><a href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a544d7b71ff750944b6b3e9ee72acb3f3">SPI_CP_MODE_2</a></div><div class="ttdoc">New data on rising, capture on falling, Clk high in idle state. </div><div class="ttdef"><b>Definition:</b> spi_531.h:157</div></div>
<div class="ttc" id="struct_s_p_i___pad__t_html_ad4fa3362711ac78a4da822cbbbaa88c5"><div class="ttname"><a href="struct_s_p_i___pad__t.html#ad4fa3362711ac78a4da822cbbbaa88c5">SPI_Pad_t::pin</a></div><div class="ttdeci">GPIO_PIN pin</div><div class="ttdoc">SPI Pin. </div><div class="ttdef"><b>Definition:</b> spi_531.h:308</div></div>
<div class="ttc" id="group___s_p_i_html_ga038b017d07af11372fde31c5cc5de848"><div class="ttname"><a href="group___s_p_i.html#ga038b017d07af11372fde31c5cc5de848">spi_ctrl_reg_spi_en_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_ctrl_reg_spi_en_setf(SPI_BIT_CFG spi_enable)</div><div class="ttdoc">Set SPI_EN in Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:404</div></div>
<div class="ttc" id="group___s_p_i_html_gga51f5445449d7d9acce2e1223d032d594a6878d9b39c99a9b063fa684571d4961f"><div class="ttname"><a href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a6878d9b39c99a9b063fa684571d4961f">SPI_CP_MODE_1</a></div><div class="ttdoc">New data on rising, capture on falling, Clk low in idle state. </div><div class="ttdef"><b>Definition:</b> spi_531.h:154</div></div>
<div class="ttc" id="group___s_p_i_html_gabc580eb29aacfd3b884a23a67e2f726b"><div class="ttname"><a href="group___s_p_i.html#gabc580eb29aacfd3b884a23a67e2f726b">spi_config_reg_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint8_t spi_config_reg_getf(void)</div><div class="ttdoc">Get SPI Configuration Register Value. </div><div class="ttdef"><b>Definition:</b> spi_531.h:558</div></div>
<div class="ttc" id="structspi__t_html_aa50507176c8835eafbafd52d51f03e3c"><div class="ttname"><a href="structspi__t.html#aa50507176c8835eafbafd52d51f03e3c">spi_t::SPI_TXBUFFER_FORCE_L_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_TXBUFFER_FORCE_L_REGF</div><div class="ttdoc">SPI TXBUFFER_FORCE Low Register (@ 0x0000002C) </div><div class="ttdef"><b>Definition:</b> spi_531.h:114</div></div>
<div class="ttc" id="structspi__cfg__t_html_aa42fa9b2a237bb6b9b1718920d8dbeec"><div class="ttname"><a href="structspi__cfg__t.html#aa42fa9b2a237bb6b9b1718920d8dbeec">spi_cfg_t::transfer_cb</a></div><div class="ttdeci">spi_cb_t transfer_cb</div><div class="ttdoc">SPI transfer callback. </div><div class="ttdef"><b>Definition:</b> spi_531.h:346</div></div>
<div class="ttc" id="group___s_p_i_html_ga26226435164012a42399928fe273aff9"><div class="ttname"><a href="group___s_p_i.html#ga26226435164012a42399928fe273aff9">spi_ctrl_reg_spi_dma_rx_en_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_BIT_CFG spi_ctrl_reg_spi_dma_rx_en_getf(void)</div><div class="ttdoc">Get SPI_DMA_RX_EN from Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:494</div></div>
<div class="ttc" id="group___s_p_i_html_gga8f7b25a1a134046aedf06698b9dfdaa4adea3a2c3c19fc079ce04fb7bb68bebe9"><div class="ttname"><a href="group___s_p_i.html#gga8f7b25a1a134046aedf06698b9dfdaa4adea3a2c3c19fc079ce04fb7bb68bebe9">SPI_OP_BLOCKING</a></div><div class="ttdoc">Blocking operation (no interrupts - no DMA) </div><div class="ttdef"><b>Definition:</b> spi_531.h:220</div></div>
<div class="ttc" id="structspi__cfg__t_html_aaad992c39c2f739a30cc03e4e21f97e5"><div class="ttname"><a href="structspi__cfg__t.html#aaad992c39c2f739a30cc03e4e21f97e5">spi_cfg_t::spi_capture</a></div><div class="ttdeci">SPI_MASTER_EDGE_CAPTURE_CFG spi_capture</div><div class="ttdoc">SPI Capture at current or next edge. </div><div class="ttdef"><b>Definition:</b> spi_531.h:356</div></div>
<div class="ttc" id="group___s_p_i_html_ga7cc1a646abbb503215e5c7fb92868f66"><div class="ttname"><a href="group___s_p_i.html#ga7cc1a646abbb503215e5c7fb92868f66">spi_ctrl_reg_spi_tx_en_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_ctrl_reg_spi_tx_en_setf(SPI_BIT_CFG spi_tx_enable)</div><div class="ttdoc">Set SPI_TX_EN in Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:424</div></div>
<div class="ttc" id="group___s_p_i_html_ga2f4f8a29874ddd5df12b6b473fd8d47e"><div class="ttname"><a href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a></div><div class="ttdeci">SPI_CS_MODE_CFG</div><div class="ttdoc">Control the CS output in master mode. </div><div class="ttdef"><b>Definition:</b> spi_531.h:194</div></div>
<div class="ttc" id="group___s_p_i_html_ga78a4d85d8b173195584b86f304675c6c"><div class="ttname"><a href="group___s_p_i.html#ga78a4d85d8b173195584b86f304675c6c">spi_rx_fifo_overflow_status_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint8_t spi_rx_fifo_overflow_status_getf(void)</div><div class="ttdoc">Get SPI RX FIFO overflow status from FIFO Status Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:859</div></div>
<div class="ttc" id="group___s_p_i_html_ga72cf41d2f19954fefd27f681d6b39532"><div class="ttname"><a href="group___s_p_i.html#ga72cf41d2f19954fefd27f681d6b39532">spi_enable</a></div><div class="ttdeci">void spi_enable(void)</div><div class="ttdoc">Enable clock for SPI peripheral. </div></div>
<div class="ttc" id="structspi__cfg__t_html_af88ee506d227bd3a2797ddd4628fcc9a"><div class="ttname"><a href="structspi__cfg__t.html#af88ee506d227bd3a2797ddd4628fcc9a">spi_cfg_t::spi_ms</a></div><div class="ttdeci">SPI_MS_MODE_CFG spi_ms</div><div class="ttdoc">SPI master/slave mode. </div><div class="ttdef"><b>Definition:</b> spi_531.h:318</div></div>
<div class="ttc" id="group___s_p_i_html_ga9259ef0d61cab14debaca989e09c5a86"><div class="ttname"><a href="group___s_p_i.html#ga9259ef0d61cab14debaca989e09c5a86">spi_config_reg_spi_mode_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_config_reg_spi_mode_setf(SPI_CP_MODE_CFG spi_cp)</div><div class="ttdoc">Set SPI_MODE in Configuration Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:568</div></div>
<div class="ttc" id="group___s_p_i_html_ga4d3649899b558b8aec434dd9db27f8f3"><div class="ttname"><a href="group___s_p_i.html#ga4d3649899b558b8aec434dd9db27f8f3">spi_config_reg_wsz_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_config_reg_wsz_setf(uint8_t spi_wsz)</div><div class="ttdoc">Set SPI_WORD_LENGTH in Configuration Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:588</div></div>
<div class="ttc" id="group___s_p_i_html_ga887e68e3076d4ab77df85df7d25f1120"><div class="ttname"><a href="group___s_p_i.html#ga887e68e3076d4ab77df85df7d25f1120">spi_rx_fifo_full_status_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_RX_FIFO_FULL_STATUS spi_rx_fifo_full_status_getf(void)</div><div class="ttdoc">Get SPI RX FIFO Full status from Status Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:838</div></div>
<div class="ttc" id="structspi__t_html_a9108dd743e762ffde2c9e6a5ca6ce9f0"><div class="ttname"><a href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">spi_t::SPI_CTRL_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_CTRL_REGF</div><div class="ttdoc">SPI Control Register (@ 0x00000000) </div><div class="ttdef"><b>Definition:</b> spi_531.h:81</div></div>
<div class="ttc" id="group___s_p_i_html_gga4ded9cd448899053df98885a7a6c17fbaa2e08db42e24fd969afe879cbb951510"><div class="ttname"><a href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fbaa2e08db42e24fd969afe879cbb951510">SPI_MODE_16BIT</a></div><div class="ttdoc">Word Size 16 bits. </div><div class="ttdef"><b>Definition:</b> spi_531.h:187</div></div>
<div class="ttc" id="group___s_p_i_html_gaa9b5ed58be135bc39ab144d50ffe4f5e"><div class="ttname"><a href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">SPI_RX_FIFO_FULL_STATUS</a></div><div class="ttdeci">SPI_RX_FIFO_FULL_STATUS</div><div class="ttdoc">SPI RX FIFO Full status. </div><div class="ttdef"><b>Definition:</b> spi_531.h:263</div></div>
<div class="ttc" id="group___s_p_i_html_gga2f4f8a29874ddd5df12b6b473fd8d47ea7c771518cdbd7499c46536d99602b218"><div class="ttname"><a href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea7c771518cdbd7499c46536d99602b218">SPI_CS_0</a></div><div class="ttdoc">Selected slave device connected to GPIO with FUNC_MODE = SPI_CS0. </div><div class="ttdef"><b>Definition:</b> spi_531.h:199</div></div>
<div class="ttc" id="group___s_p_i_html_ga66abd2fedcaab050bc2e264336f213e7"><div class="ttname"><a href="group___s_p_i.html#ga66abd2fedcaab050bc2e264336f213e7">spi_config_reg_ms_mode_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_config_reg_ms_mode_setf(SPI_MS_MODE_CFG spi_ms)</div><div class="ttdoc">Set SPI_SLAVE_EN in Configuration Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:608</div></div>
<div class="ttc" id="group___s_p_i_html_ga7863609a4d273387f5917e45a887a12a"><div class="ttname"><a href="group___s_p_i.html#ga7863609a4d273387f5917e45a887a12a">spi_tx_fifo_level_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint8_t spi_tx_fifo_level_getf(void)</div><div class="ttdoc">Get SPI TX FIFO level from FIFO Status Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:818</div></div>
<div class="ttc" id="group___s_p_i_html_gga478a80db9c760d724cd8b7d32180b268ab488811c2df9111bb627d5c28f5ecc65"><div class="ttname"><a href="group___s_p_i.html#gga478a80db9c760d724cd8b7d32180b268ab488811c2df9111bb627d5c28f5ecc65">SPI_TX_FIFO_IS_NOT_FULL</a></div><div class="ttdoc">TX FIFO is not full. </div><div class="ttdef"><b>Definition:</b> spi_531.h:283</div></div>
<div class="ttc" id="structspi__t_html_a15a40d70ea3c4775964fdbc82f7ef441"><div class="ttname"><a href="structspi__t.html#a15a40d70ea3c4775964fdbc82f7ef441">spi_t::SPI_CLOCK_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_CLOCK_REGF</div><div class="ttdoc">SPI Clock Register (@ 0x00000008) </div><div class="ttdef"><b>Definition:</b> spi_531.h:87</div></div>
<div class="ttc" id="group___s_p_i_html_ga98e17d90251e50f908ea7d145ede99dd"><div class="ttname"><a href="group___s_p_i.html#ga98e17d90251e50f908ea7d145ede99dd">SPI_DMA_CHANNEL_CFG</a></div><div class="ttdeci">SPI_DMA_CHANNEL_CFG</div><div class="ttdoc">SPI DMA channel configuration. </div><div class="ttdef"><b>Definition:</b> spi_531.h:235</div></div>
<div class="ttc" id="group___s_p_i_html_ga9332b66229a52cb5a476c2890838e17e"><div class="ttname"><a href="group___s_p_i.html#ga9332b66229a52cb5a476c2890838e17e">spi_ctrl_reg_clear_enable_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_ctrl_reg_clear_enable_setf(void)</div><div class="ttdoc">Set SPI Control Register Value. </div><div class="ttdef"><b>Definition:</b> spi_531.h:393</div></div>
<div class="ttc" id="group___s_p_i_html_gaf51ca6f691995f60669f10a9c8126bea"><div class="ttname"><a href="group___s_p_i.html#gaf51ca6f691995f60669f10a9c8126bea">spi_tx_fifo_high_write</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_tx_fifo_high_write(uint16_t tx_data)</div><div class="ttdoc">Write SPI_FIFO_HIGH Register. This register has to be written before the SPI_FIFO_WRITE_REG. </div><div class="ttdef"><b>Definition:</b> spi_531.h:922</div></div>
<div class="ttc" id="group___s_p_i_html_gga98e17d90251e50f908ea7d145ede99ddad4f467e93e89aa36a12139a4584e297e"><div class="ttname"><a href="group___s_p_i.html#gga98e17d90251e50f908ea7d145ede99ddad4f467e93e89aa36a12139a4584e297e">SPI_DMA_CHANNEL_01</a></div><div class="ttdoc">Rx = Channel 0, Tx = Channel 1. </div><div class="ttdef"><b>Definition:</b> spi_531.h:237</div></div>
<div class="ttc" id="structspi__cfg__t_html_a3d1d71ab9054ecab651a4d8dae8aeb7f"><div class="ttname"><a href="structspi__cfg__t.html#a3d1d71ab9054ecab651a4d8dae8aeb7f">spi_cfg_t::spi_speed</a></div><div class="ttdeci">SPI_SPEED_MODE_CFG spi_speed</div><div class="ttdoc">SPI master clock frequency. </div><div class="ttdef"><b>Definition:</b> spi_531.h:324</div></div>
<div class="ttc" id="group___s_p_i_html_gga4ded9cd448899053df98885a7a6c17fba61e8b64711da8d46b7d13b04080dfefc"><div class="ttname"><a href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fba61e8b64711da8d46b7d13b04080dfefc">SPI_MODE_8BIT</a></div><div class="ttdoc">Word Size 8 bits. </div><div class="ttdef"><b>Definition:</b> spi_531.h:184</div></div>
<div class="ttc" id="group___s_p_i_html_ga4c1f604c793f24f29b95674e2282fc3e"><div class="ttname"><a href="group___s_p_i.html#ga4c1f604c793f24f29b95674e2282fc3e">spi_rx_fifo_high_read</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint16_t spi_rx_fifo_high_read(void)</div><div class="ttdoc">Read from SPI_FIFO_HIGH Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:932</div></div>
<div class="ttc" id="structspi__t_html_a721072c614273f6b3f73c807182b1fe8"><div class="ttname"><a href="structspi__t.html#a721072c614273f6b3f73c807182b1fe8">spi_t::SPI_CS_CONFIG_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_CS_CONFIG_REGF</div><div class="ttdoc">SPI CS Configuration Register (@ 0x00000024) </div><div class="ttdef"><b>Definition:</b> spi_531.h:108</div></div>
<div class="ttc" id="group___s_p_i_html_gga478a80db9c760d724cd8b7d32180b268a3730527564138ed3a409efcac419f32f"><div class="ttname"><a href="group___s_p_i.html#gga478a80db9c760d724cd8b7d32180b268a3730527564138ed3a409efcac419f32f">SPI_TX_FIFO_IS_FULL</a></div><div class="ttdoc">TX FIFO is full. </div><div class="ttdef"><b>Definition:</b> spi_531.h:286</div></div>
<div class="ttc" id="group___s_p_i_html_ggaa9b5ed58be135bc39ab144d50ffe4f5ea648ec9a2f65ff05e3eb3956b82ab5738"><div class="ttname"><a href="group___s_p_i.html#ggaa9b5ed58be135bc39ab144d50ffe4f5ea648ec9a2f65ff05e3eb3956b82ab5738">SPI_RX_FIFO_IS_FULL</a></div><div class="ttdoc">RX FIFO level is more or equal to SPI_RX_TL + 1. </div><div class="ttdef"><b>Definition:</b> spi_531.h:268</div></div>
<div class="ttc" id="group___s_p_i_html_ga614e8baf100185c9c240ada73b930722"><div class="ttname"><a href="group___s_p_i.html#ga614e8baf100185c9c240ada73b930722">spi_rx_fifo_read</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint16_t spi_rx_fifo_read(void)</div><div class="ttdoc">Read RX FIFO. Read access is permitted only if SPI_RX_FIFO_EMPTY = 0. </div><div class="ttdef"><b>Definition:</b> spi_531.h:872</div></div>
<div class="ttc" id="group___s_p_i_html_ga7a9dcdf42bbc48a371278b556f5dc03a"><div class="ttname"><a href="group___s_p_i.html#ga7a9dcdf42bbc48a371278b556f5dc03a">spi_clock_reg_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint8_t spi_clock_reg_getf(void)</div><div class="ttdoc">Get SPI Clock Register Value. </div><div class="ttdef"><b>Definition:</b> spi_531.h:641</div></div>
<div class="ttc" id="group___s_p_i_html_ga229ee1997c6064ca900c34353f42f6e5"><div class="ttname"><a href="group___s_p_i.html#ga229ee1997c6064ca900c34353f42f6e5">spi_ctrl_reg_spi_fifo_reset_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_BIT_CFG spi_ctrl_reg_spi_fifo_reset_getf(void)</div><div class="ttdoc">Get SPI_FIFO_RESET from Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:514</div></div>
<div class="ttc" id="group___s_p_i_html_ggabf9aef5a173e7abe823c3421a3848387a88c024570a809beac206701f21e753a7"><div class="ttname"><a href="group___s_p_i.html#ggabf9aef5a173e7abe823c3421a3848387a88c024570a809beac206701f21e753a7">SPI_RX_FIFO_IS_EMPTY</a></div><div class="ttdoc">RX FIFO is empty. </div><div class="ttdef"><b>Definition:</b> spi_531.h:259</div></div>
<div class="ttc" id="group___s_p_i_html_ga7cefda53ba4d68d5b512bbd97eee64dd"><div class="ttname"><a href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a></div><div class="ttdeci">void(* spi_cb_t)(uint16_t length)</div><div class="ttdoc">SPI callback type. </div><div class="ttdef"><b>Definition:</b> spi_531.h:312</div></div>
<div class="ttc" id="group___s_p_i_html_ga478a80db9c760d724cd8b7d32180b268"><div class="ttname"><a href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">SPI_TX_FIFO_FULL_STATUS</a></div><div class="ttdeci">SPI_TX_FIFO_FULL_STATUS</div><div class="ttdoc">SPI TX FIFO Full status. </div><div class="ttdef"><b>Definition:</b> spi_531.h:281</div></div>
<div class="ttc" id="group___s_p_i_html_gafa83a878e8343b05d8c50ffb36909713"><div class="ttname"><a href="group___s_p_i.html#gafa83a878e8343b05d8c50ffb36909713">spi_config_reg_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_config_reg_setf(uint8_t spi_config_reg)</div><div class="ttdoc">Set SPI Configuration Register Value. </div><div class="ttdef"><b>Definition:</b> spi_531.h:548</div></div>
<div class="ttc" id="structspi__cfg__t_html_a8c42758f23a9df62148ebb591024af2b"><div class="ttname"><a href="structspi__cfg__t.html#a8c42758f23a9df62148ebb591024af2b">spi_cfg_t::spi_dma_priority</a></div><div class="ttdeci">DMA_PRIO_CFG spi_dma_priority</div><div class="ttdoc">SPI DMA Priority Configuration. </div><div class="ttdef"><b>Definition:</b> spi_531.h:352</div></div>
<div class="ttc" id="group___s_p_i_html_ggabf9aef5a173e7abe823c3421a3848387a57d36d6d7c90090bbfa9254d972ca1dc"><div class="ttname"><a href="group___s_p_i.html#ggabf9aef5a173e7abe823c3421a3848387a57d36d6d7c90090bbfa9254d972ca1dc">SPI_RX_FIFO_IS_NOT_EMPTY</a></div><div class="ttdoc">RX FIFO is not empty. </div><div class="ttdef"><b>Definition:</b> spi_531.h:256</div></div>
<div class="ttc" id="group___s_p_i_html_gga55ef5056b1cea036a0bc1bab3567a4acad5f86fbd78e6fe6059e5d50554d79933"><div class="ttname"><a href="group___s_p_i.html#gga55ef5056b1cea036a0bc1bab3567a4acad5f86fbd78e6fe6059e5d50554d79933">SPI_MASTER_EDGE_CAPTURE_NEXT</a></div><div class="ttdoc">SPI master captures data at next clock edge. (only for high clock configurations) ...</div><div class="ttdef"><b>Definition:</b> spi_531.h:250</div></div>
<div class="ttc" id="structspi__cfg__t_html_a535fadcfb6b8913e3c4ebdaffc81a67e"><div class="ttname"><a href="structspi__cfg__t.html#a535fadcfb6b8913e3c4ebdaffc81a67e">spi_cfg_t::receive_cb</a></div><div class="ttdeci">spi_cb_t receive_cb</div><div class="ttdoc">SPI receive callback. </div><div class="ttdef"><b>Definition:</b> spi_531.h:343</div></div>
<div class="ttc" id="group___s_p_i_html_ga9a38a50b5e4296bc211c899329c96bff"><div class="ttname"><a href="group___s_p_i.html#ga9a38a50b5e4296bc211c899329c96bff">spi_ctrl_reg_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_ctrl_reg_setf(uint8_t spi_ctrl_reg)</div><div class="ttdoc">Set SPI Control Register Value. </div><div class="ttdef"><b>Definition:</b> spi_531.h:374</div></div>
<div class="ttc" id="structspi__cfg__t_html_a342ac8bd3a0f6dc2374d78629a0ce822"><div class="ttname"><a href="structspi__cfg__t.html#a342ac8bd3a0f6dc2374d78629a0ce822">spi_cfg_t::spi_cp</a></div><div class="ttdeci">SPI_CP_MODE_CFG spi_cp</div><div class="ttdoc">SPI clock mode (CPOL, CPHA) </div><div class="ttdef"><b>Definition:</b> spi_531.h:321</div></div>
<div class="ttc" id="structspi__t_html_a1c00c9b28c4db0922f684ce41394c134"><div class="ttname"><a href="structspi__t.html#a1c00c9b28c4db0922f684ce41394c134">spi_t::SPI_CONFIG_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_CONFIG_REGF</div><div class="ttdoc">SPI Configuration Register (@ 0x00000004) </div><div class="ttdef"><b>Definition:</b> spi_531.h:84</div></div>
<div class="ttc" id="group___s_p_i_html_ga3b183ffde2486016dc3b1f773f30af1e"><div class="ttname"><a href="group___s_p_i.html#ga3b183ffde2486016dc3b1f773f30af1e">spi_config_reg_ms_mode_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_MS_MODE_CFG spi_config_reg_ms_mode_getf(void)</div><div class="ttdoc">Get SPI Master/Slave mode from Configuration Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:618</div></div>
<div class="ttc" id="group___s_p_i_html_ga1cbe605be1746d527c92cc4e5b57d82b"><div class="ttname"><a href="group___s_p_i.html#ga1cbe605be1746d527c92cc4e5b57d82b">spi_tx_fifo_write</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_tx_fifo_write(uint16_t tx_data)</div><div class="ttdoc">Write to TX FIFO. Write access is permitted only if SPI_TX_FIFO_FULL is 0. </div><div class="ttdef"><b>Definition:</b> spi_531.h:885</div></div>
<div class="ttc" id="group___s_p_i_html_ga6a34d30189430087b10d1ec3be720885"><div class="ttname"><a href="group___s_p_i.html#ga6a34d30189430087b10d1ec3be720885">spi_ctrl_reg_capture_next_edge_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_ctrl_reg_capture_next_edge_setf(SPI_MASTER_EDGE_CAPTURE_CFG capture_next_edge)</div><div class="ttdoc">Set SPI_CAPTURE_AT_NEXT_EDGE in Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:524</div></div>
<div class="ttc" id="group___s_p_i_html_gaf8b88b80a740b945cceff40d298f8fb8"><div class="ttname"><a href="group___s_p_i.html#gaf8b88b80a740b945cceff40d298f8fb8">spi_clock_reg_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_clock_reg_setf(uint8_t spi_clock_reg)</div><div class="ttdoc">Set SPI Clock Register Value. </div><div class="ttdef"><b>Definition:</b> spi_531.h:631</div></div>
<div class="ttc" id="group___g_p_i_o_html_gaa996b1dc8b3c8150f9319cf7d33336b0"><div class="ttname"><a href="group___g_p_i_o.html#gaa996b1dc8b3c8150f9319cf7d33336b0">GPIO_PIN</a></div><div class="ttdeci">GPIO_PIN</div><div class="ttdoc">GPIO pin. </div><div class="ttdef"><b>Definition:</b> gpio.h:102</div></div>
<div class="ttc" id="structspi__t_html_aff0af4249702ca441342a99496401b4c"><div class="ttname"><a href="structspi__t.html#aff0af4249702ca441342a99496401b4c">spi_t::SPI_FIFO_STATUS_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_FIFO_STATUS_REGF</div><div class="ttdoc">SPI FIFO Status Register (@ 0x00000018) </div><div class="ttdef"><b>Definition:</b> spi_531.h:99</div></div>
<div class="ttc" id="group___s_p_i_html_gad001022f3f251bf3d75d29b827851a58"><div class="ttname"><a href="group___s_p_i.html#gad001022f3f251bf3d75d29b827851a58">spi_irq_rx_full_en_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_IRQ_CFG spi_irq_rx_full_en_getf(void)</div><div class="ttdoc">Get SPI_IRQ_MASK_RX_FULL from IRQ Mask Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:764</div></div>
<div class="ttc" id="group___s_p_i_html_ga55ef5056b1cea036a0bc1bab3567a4ac"><div class="ttname"><a href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a></div><div class="ttdeci">SPI_MASTER_EDGE_CAPTURE_CFG</div><div class="ttdoc">Define the SPI master edge capture type. </div><div class="ttdef"><b>Definition:</b> spi_531.h:245</div></div>
<div class="ttc" id="group___s_p_i_html_ggad7fdfe076b269a68e5b6903980627b14aa3ce10ade2ee2bfb3f8d1e6deba7f2cc"><div class="ttname"><a href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14aa3ce10ade2ee2bfb3f8d1e6deba7f2cc">SPI_SPEED_MODE_32MHz</a></div><div class="ttdoc">SPI master clock frequency 32MHz. </div><div class="ttdef"><b>Definition:</b> spi_531.h:178</div></div>
<div class="ttc" id="group___s_p_i_html_gad9aec67eac4ed1102e33838e760c77aa"><div class="ttname"><a href="group___s_p_i.html#gad9aec67eac4ed1102e33838e760c77aa">spi_cs_mode_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_cs_mode_setf(SPI_CS_MODE_CFG cs_mode)</div><div class="ttdoc">Set CS output in master mode. </div><div class="ttdef"><b>Definition:</b> spi_531.h:898</div></div>
<div class="ttc" id="structspi__t_html_a6ad4460d1ae1ed4e25419904ea22d35c"><div class="ttname"><a href="structspi__t.html#a6ad4460d1ae1ed4e25419904ea22d35c">spi_t::SPI_STATUS_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_STATUS_REGF</div><div class="ttdoc">SPI Status Register (@ 0x00000014) </div><div class="ttdef"><b>Definition:</b> spi_531.h:96</div></div>
<div class="ttc" id="group___s_p_i_html_gga3557fcd78222672e6ee443f2b33d8105ac28c215daf3df556d1ec01db778c4199"><div class="ttname"><a href="group___s_p_i.html#gga3557fcd78222672e6ee443f2b33d8105ac28c215daf3df556d1ec01db778c4199">SPI_TX_FIFO_IS_NOT_EMPTY</a></div><div class="ttdoc">TX FIFO level is larger than SPI_TX_TL. </div><div class="ttdef"><b>Definition:</b> spi_531.h:274</div></div>
<div class="ttc" id="group___s_p_i_html_ggaed16d90fbd86ca3b6a5f0a3513ca8b64a566c99de1ecfb1a25937db8c18e3437d"><div class="ttname"><a href="group___s_p_i.html#ggaed16d90fbd86ca3b6a5f0a3513ca8b64a566c99de1ecfb1a25937db8c18e3437d">SPI_IRQ_ENABLED</a></div><div class="ttdoc">IRQ is enabled. </div><div class="ttdef"><b>Definition:</b> spi_531.h:214</div></div>
<div class="ttc" id="group___s_p_i_html_ga40ed1770e3034a8975584149b976ba6d"><div class="ttname"><a href="group___s_p_i.html#ga40ed1770e3034a8975584149b976ba6d">spi_irq_tx_empty_en_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_IRQ_CFG spi_irq_tx_empty_en_getf(void)</div><div class="ttdoc">Get SPI_IRQ_MASK_TX_EMPTY from IRQ Mask Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:744</div></div>
<div class="ttc" id="structspi__t_html_adfc266bf4dd8183796b2b3c7c441eb54"><div class="ttname"><a href="structspi__t.html#adfc266bf4dd8183796b2b3c7c441eb54">spi_t::SPI_FIFO_WRITE_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_FIFO_WRITE_REGF</div><div class="ttdoc">SPI FIFO Write Register (@ 0x00000020) </div><div class="ttdef"><b>Definition:</b> spi_531.h:105</div></div>
<div class="ttc" id="group___s_p_i_html_ggad7fdfe076b269a68e5b6903980627b14a8159ce690d130bc2918137fb152be953"><div class="ttname"><a href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14a8159ce690d130bc2918137fb152be953">SPI_SPEED_MODE_8MHz</a></div><div class="ttdoc">SPI master clock frequency 8MHz. </div><div class="ttdef"><b>Definition:</b> spi_531.h:172</div></div>
<div class="ttc" id="group___s_p_i_html_gaaf6e656a26779e7c41571a2d07b97be5"><div class="ttname"><a href="group___s_p_i.html#gaaf6e656a26779e7c41571a2d07b97be5">spi_irq_tx_empty_en_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_irq_tx_empty_en_setf(SPI_IRQ_CFG irq_tx_empty_en)</div><div class="ttdoc">Set SPI_IRQ_MASK_TX_EMPTY in IRQ Mask Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:734</div></div>
<div class="ttc" id="group___s_p_i_html_ga9010f50a88d75509502eed16e0cd8a27"><div class="ttname"><a href="group___s_p_i.html#ga9010f50a88d75509502eed16e0cd8a27">spi_ctrl_reg_spi_dma_tx_en_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_BIT_CFG spi_ctrl_reg_spi_dma_tx_en_getf(void)</div><div class="ttdoc">Get SPI_DMA_TX_EN from Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:474</div></div>
<div class="ttc" id="group___s_p_i_html_gad474b13220219c377b5f7b0033c40867"><div class="ttname"><a href="group___s_p_i.html#gad474b13220219c377b5f7b0033c40867">spi_clock_reg_clk_div_setf</a></div><div class="ttdeci">__STATIC_FORCEINLINE void spi_clock_reg_clk_div_setf(uint8_t spi_clk_div)</div><div class="ttdoc">Set SPI_CLK_DIV in Clock Register. Applicable only in master mode. Defines the spi clock frequency in...</div><div class="ttdef"><b>Definition:</b> spi_531.h:654</div></div>
<div class="ttc" id="group___s_p_i_html_gga98e17d90251e50f908ea7d145ede99dda95dc2354599a80b4e171e0a783edd76c"><div class="ttname"><a href="group___s_p_i.html#gga98e17d90251e50f908ea7d145ede99dda95dc2354599a80b4e171e0a783edd76c">SPI_DMA_CHANNEL_23</a></div><div class="ttdoc">Rx = Channel 2, Tx = Channel 3. </div><div class="ttdef"><b>Definition:</b> spi_531.h:240</div></div>
<div class="ttc" id="group___s_p_i_html_gga3557fcd78222672e6ee443f2b33d8105aeb7de2b2cb1c9e3e0905954342852a88"><div class="ttname"><a href="group___s_p_i.html#gga3557fcd78222672e6ee443f2b33d8105aeb7de2b2cb1c9e3e0905954342852a88">SPI_TX_FIFO_IS_EMPTY</a></div><div class="ttdoc">TX FIFO level is less or equal to SPI_TX_TL. </div><div class="ttdef"><b>Definition:</b> spi_531.h:277</div></div>
<div class="ttc" id="struct_s_p_i___pad__t_html_a2ec3b7efa90cbb85aa1b0406380b3680"><div class="ttname"><a href="struct_s_p_i___pad__t.html#a2ec3b7efa90cbb85aa1b0406380b3680">SPI_Pad_t::port</a></div><div class="ttdeci">GPIO_PORT port</div><div class="ttdoc">SPI Port. </div><div class="ttdef"><b>Definition:</b> spi_531.h:305</div></div>
<div class="ttc" id="group___s_p_i_html_ga6407e5a888ab84c2d5d2daf8162f7452"><div class="ttname"><a href="group___s_p_i.html#ga6407e5a888ab84c2d5d2daf8162f7452">spi_ctrl_reg_spi_tx_en_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_BIT_CFG spi_ctrl_reg_spi_tx_en_getf(void)</div><div class="ttdoc">Get SPI_TX_EN from Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:434</div></div>
<div class="ttc" id="group___s_p_i_html_ga080c7e6092080d445d20e552af6e32fb"><div class="ttname"><a href="group___s_p_i.html#ga080c7e6092080d445d20e552af6e32fb">spi_config_reg_wsz_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint8_t spi_config_reg_wsz_getf(void)</div><div class="ttdoc">Get SPI_WORD_LENGTH from Configuration Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:598</div></div>
<div class="ttc" id="group___s_p_i_html_ga9a215f5172d3273d29e4745a3c1f2fdc"><div class="ttname"><a href="group___s_p_i.html#ga9a215f5172d3273d29e4745a3c1f2fdc">spi_ctrl_reg_spi_rx_en_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_BIT_CFG spi_ctrl_reg_spi_rx_en_getf(void)</div><div class="ttdoc">Get SPI_RX_EN from Control Register. </div><div class="ttdef"><b>Definition:</b> spi_531.h:454</div></div>
<div class="ttc" id="structspi__t_html"><div class="ttname"><a href="structspi__t.html">spi_t</a></div><div class="ttdoc">SPI registers (@ 0x50001200) </div><div class="ttdef"><b>Definition:</b> spi_531.h:78</div></div>
<div class="ttc" id="group___s_p_i_html_ggad7fdfe076b269a68e5b6903980627b14a52bf30ae73f613aea246833a1b515348"><div class="ttname"><a href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14a52bf30ae73f613aea246833a1b515348">SPI_SPEED_MODE_16MHz</a></div><div class="ttdoc">SPI master clock frequency 16MHz. </div><div class="ttdef"><b>Definition:</b> spi_531.h:175</div></div>
<div class="ttc" id="group___s_p_i_html_ga2aecf7cce3e3fc8f510d01dbec98e935"><div class="ttname"><a href="group___s_p_i.html#ga2aecf7cce3e3fc8f510d01dbec98e935">spi_cs_mode_getf</a></div><div class="ttdeci">__STATIC_FORCEINLINE SPI_CS_MODE_CFG spi_cs_mode_getf(void)</div><div class="ttdoc">Get CS output in master mode. </div><div class="ttdef"><b>Definition:</b> spi_531.h:908</div></div>
<div class="ttc" id="group___s_p_i_html_gga8f7b25a1a134046aedf06698b9dfdaa4a8152f9e1a36bd5e06c698c7ec502a4aa"><div class="ttname"><a href="group___s_p_i.html#gga8f7b25a1a134046aedf06698b9dfdaa4a8152f9e1a36bd5e06c698c7ec502a4aa">SPI_OP_DMA</a></div><div class="ttdoc">DMA driven operation. </div><div class="ttdef"><b>Definition:</b> spi_531.h:229</div></div>
<div class="ttc" id="structspi__cfg__t_html_ae11901dd9bb5ae415d50ab18a5b3c2ec"><div class="ttname"><a href="structspi__cfg__t.html#ae11901dd9bb5ae415d50ab18a5b3c2ec">spi_cfg_t::spi_cs</a></div><div class="ttdeci">SPI_CS_MODE_CFG spi_cs</div><div class="ttdoc">SPI master CS mode. </div><div class="ttdef"><b>Definition:</b> spi_531.h:330</div></div>
<div class="ttc" id="structspi__t_html_ac32aada2914125d3c98a98d94aeb19b9"><div class="ttname"><a href="structspi__t.html#ac32aada2914125d3c98a98d94aeb19b9">spi_t::SPI_FIFO_READ_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_FIFO_READ_REGF</div><div class="ttdoc">SPI FIFO Read Register (@ 0x0000001C) </div><div class="ttdef"><b>Definition:</b> spi_531.h:102</div></div>
<div class="ttc" id="structspi__t_html_a40688452ae9f71dee6ab25bf9c1f5538"><div class="ttname"><a href="structspi__t.html#a40688452ae9f71dee6ab25bf9c1f5538">spi_t::SPI_FIFO_HIGH_REGF</a></div><div class="ttdeci">volatile uint16_t SPI_FIFO_HIGH_REGF</div><div class="ttdoc">SPI FIFO High Register (@ 0x00000028) </div><div class="ttdef"><b>Definition:</b> spi_531.h:111</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:55:55 for DA14531 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
