Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 22 21:21:13 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/fde_ip_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------+------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|           Instance          |                  Module                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------+------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                |                                    (top) |       3103 |       3103 |       0 |    0 | 2729 |     64 |      0 |          0 |
|   bd_0_i                    |                                     bd_0 |       3103 |       3103 |       0 |    0 | 2729 |     64 |      0 |          0 |
|     hls_inst                |                          bd_0_hls_inst_0 |       3103 |       3103 |       0 |    0 | 2729 |     64 |      0 |          0 |
|       (hls_inst)            |                          bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                  |                   bd_0_hls_inst_0_fde_ip |       3103 |       3103 |       0 |    0 | 2729 |     64 |      0 |          0 |
|         (inst)              |                   bd_0_hls_inst_0_fde_ip |          0 |          0 |       0 |    0 | 1098 |      0 |      0 |          0 |
|         control_s_axi_U     |     bd_0_hls_inst_0_fde_ip_control_s_axi |        865 |        865 |       0 |    0 |  168 |     64 |      0 |          0 |
|           (control_s_axi_U) |     bd_0_hls_inst_0_fde_ip_control_s_axi |        109 |        109 |       0 |    0 |  104 |      0 |      0 |          0 |
|           int_code_ram      | bd_0_hls_inst_0_fde_ip_control_s_axi_ram |        757 |        757 |       0 |    0 |   64 |     64 |      0 |          0 |
|         grp_decode_fu_217   |            bd_0_hls_inst_0_fde_ip_decode |        603 |        603 |       0 |    0 |   40 |      0 |      0 |          0 |
|         grp_execute_fu_223  |           bd_0_hls_inst_0_fde_ip_execute |       1587 |       1587 |       0 |    0 | 1421 |      0 |      0 |          0 |
|         grp_fetch_fu_210    |             bd_0_hls_inst_0_fde_ip_fetch |         56 |         56 |       0 |    0 |    2 |      0 |      0 |          0 |
+-----------------------------+------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


