[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMK00105SQE/NOPB production of TEXAS INSTRUMENTS from the text:Product\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nLMK00105 Ultra-Low JitterLVCMOS Fanout Buffer andLevelTranslator WithUniversal\nInput\n11Features\n1•5LVCMOS Outputs, DCto200MHz\n•Universal Input\n–LVPECL\n–LVDS\n–HCSL\n–SSTL\n–LVCMOS andLVTTL\n•Crystal Oscillator Interface\n–Crystal Input Frequency: 10to40MHz\n•Output Skew: 6ps\n•Additive Phase Jitter\n–30fsat156.25 MHz (12kHzto20MHz)\n•Low Propagation Delay\n•Operates With 3.3or2.5-V Core Supply Voltage\n•Adjustable Output Power Supply\n–1.5V,1.8V,2.5V,and3.3VforEach Bank\n•24-Pin WQFN Package (4.0mm×4.0mm×\n0.8mm)\n2Applications\n•LOReference Distribution forRRU Applications\n•SONET, Ethernet, Fibre Channel Line Cards\n•Optical Transport Networks\n•GPON OLT/ONU\n•Server andStorage Area Networking\n•Medical Imaging\n•Portable Test andMeasurement\n•High-End A/V3Description\nThe LMK00105 isahigh-performance, low-noise\nLVCMOS fanout buffer which candistribute fiveultra-\nlowjitter clocks from adifferential, single-ended, or\ncrystal input. The LMK00105 supports synchronous\noutput enable forglitch-free operation. The ultra low-\nskew, low-jitter, and high PSRR make this buffer\nideally suited forvarious networking, telecom, server\nand storage area networking, RRU LOreference\ndistribution, medical andtestequipment applications.\nThecore voltage canbesetto2.5or3.3V,while the\noutput voltage can besetto1.5, 1.8, 2.5or3.3V.\nThe LMK00105 canbeeasily configured through pin\nprogramming.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMK00105 WQFN (24) 4.00 mm×4.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nFunctional Block Diagram\n2LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andDiagrams .......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 6\n6.6 Typical Characteristics .............................................. 8\n7Detailed Description .............................................. 9\n7.1 Overview ................................................................... 9\n7.2 Functional Block Diagram ......................................... 9\n7.3 Feature Description ................................................... 9\n7.4 Device Functional Modes ........................................ 118Application andImplementation ........................ 12\n8.1 Application Information ............................................ 12\n8.2 Typical Applications ................................................ 14\n9Power Supply Recommendations ...................... 20\n9.1 Power Supply Filtering ............................................ 20\n9.2 Power Supply Ripple Rejection ............................... 20\n9.3 Power Supply Bypassing ........................................ 21\n10Layout ................................................................... 21\n10.1 Layout Guidelines ................................................. 21\n10.2 Layout Example .................................................... 22\n10.3 Thermal Management ........................................... 22\n11Device andDocumentation Support ................. 23\n11.1 Documentation Support ........................................ 23\n11.2 Trademarks ........................................................... 23\n11.3 Electrostatic Discharge Caution ............................ 24\n11.4 Glossary ................................................................ 24\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 24\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(May 2013) toRevision G Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision E(February 2013) toRevision F Page\n•Added device name totitleofdocument. ............................................................................................................................... 1\n•Changed allLLP andQFN packages toWQFN throughout document. ................................................................................. 1\n•Deleted optional from CLKin* pindescription. And changed complimentary tocomplementary. .......................................... 4\n•Added max limit toOutput Skew parameter andadded tablenote toparameter inElectrical Characteristics Table. ............ 6\n•Changed typical value forboth conditions ofPropagation Delay intheElectrical Characteristics Table. ............................. 6\n•Added Min/Max limits toboth conditions ofPropagation Delay parameter inElectrical Characteristics Table. .................... 6\n•Changed unitvalue forthefirstcondition ofPart-to-part Skew from pstonsintheElectrical Characteristics Table. .......... 6\n•Changed both Max values ofeach Part-to-part Skew condition inElectrical Characteristics Table. ..................................... 6\n•Changed theTypvalue ofeach Rise/Fall Time condition intheElectrical Characteristics Table. ....................................... 6\n•Deleted VILtable note. ............................................................................................................................................................ 7\n•Added VI_SEparameter andspec limits with corresponding table note toElectrical Characteristics Table. .......................... 7\n•Added CLKin* column toCLKin Input vs.Output States table. Also added fourth rowstarting with Logic Low under\nCLKin column. ...................................................................................................................................................................... 10\n•Changed table titlefrom CLKin input vs.Output States toOSCin Input vs.Output States ................................................. 10\n•Changed third paragraph inDriving theClock Inputs section toinclude CLKin* andLVCMOS text. Removed extra\nreferences toother figures. Revised tobetter correspond with information inElectrical Characteristics Table. ................. 12\n•Deleted Figure 10(Near End termination )andFigure 11(FarEnd termination )from Driving theClock Inputs section .....12\n•Changed bypass captexttosignal attenuation textofthefourth paragraph inDriving theClock Inputs section. .............. 12\n•Changed Single-Ended LVCMOS Input, DCCoupling with Common Mode Biasing image with revised graphic. .............. 13\n•Deleted sentence inreference totwodeleted images. ........................................................................................................ 13\n3LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated•Changed linkfrom National packaging sitetoTIpackaging site.......................................................................................... 22\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n121314151624\n23\n22\n21\n20\n19\n18\n17\nCLKout0\nCLKout1\nCLKout2CLKout3CLKout4 Vddo\nGND\nVddoVddo\nGND\nVddoGND\nVddCLKinGNDOESELCLKin*GND\nOSCin\nGNDGNDVdd\nOSCoutDAP\n4LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated(1) CMOS control input with internal pulldown resistor.5PinConfiguration andDiagrams\n24-Pin\nWQFN Package\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO\nDAP DAP — TheDAP should begrounded\nVddo 2,6 Power Power Supply forBank A(CLKout0 andCLKout 1)CLKout pins.\nCLKout0 3 Output LVCMOS Output\nGND1,4,7,11,\n12,16,19GND Ground\nCLKout1 5 Output LVCMOS Output\nVdd 8,23 Power Supply foroperating core andinput buffer\nOSCin 9 Input Input forCrystal\nOSCout 10 Output Output forCrystal\nCLKout2 13 Output LVCMOS Output\nVddo 14,18 Power Power Supply forBank B(CLKout2 toCLKout 4)CLKout pins\nCLKout3 15 Output LVCMOS Output\nCLKout4 17 Output LVCMOS Output\nCLKin* 20 Input Complementary input pin\nCLKin 21 Input Input Pin\nSEL 22 Input Input Clock Selection. This pinhasaninternal pulldown resistor.(1)\nOE 24 Input Output Enable. This pinhasaninternal pulldown resistor.(1)\n5LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nVdd Core Supply Voltage –0.3 3.6 V\nVddo Output Supply Voltage –0.3 3.6 V\nVIN Input Voltage –0.3 Vdd +0.3 V\nTL Lead Temperature (solder 4s) 260 °C\nTJ Junction Temperature 125 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2)±1000\n(1) Vddoshould beless than orequal toVdd(Vddo≤Vdd)6.3 Recommended Operating Conditions\nMIN TYP MAX UNIT\nTA Ambient Temperature –40 25 85 °C\nVdd Core Supply Voltage 2.375 3.3 3.45 V\nVddo Output Supply Voltage(1)1.425 3.3 Vdd V\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)LMK00105\nUNIT RTW\n24PINS\nRθJA Junction-to-ambient thermal resistance 46.7\n°C/WRθJC(top) Junction-to-case (top) thermal resistance 50.3\nRθJB Junction-to-board thermal resistance 25.5\nψJT Junction-to-top characterization parameter 1.9\nψJB Junction-to-board characterization parameter 25.6\nRθJC(bot) Junction-to-case (bottom) thermal resistance 13.6\n6LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated(1) ACParameters forCMOS aredependent upon output capacitive loading\n(2) Parameter isspecified bydesign, nottested inproduction.\n(3) Part-to-part skew iscalculated asthedifference between thefastest andslowest tPDacross multiple devices.\n(4) Specified bycharacterization.6.5 Electrical Characteristics\n(2.375 V≤Vdd≤3.45 V,1.425≤Vddo≤Vdd,-40°C≤TA≤85°C,Differential inputs. Typical values represent most likely\nparametric norms atVdd=Vddo=3.3V,TA=25°C,attheRecommended Operation Conditions atthetime ofproduct\ncharacterization andarenotensured). Test conditions are:Ftest=100MHz, Load =5pFinparallel with 50Ωunless\notherwise stated.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTOTAL DEVICE CHARACTERISTICS\nVdd Core Supply Voltage 2.375 2.5or3.3 3.45 V\nVddo Output Supply Voltage 1.425 1.5,1.8,2.5,or3.3 Vdd V\nIVdd Core CurrentNoCLKin 16 25\nmA Vddo=3.3V,Ftest=100MHz 24\nVddo=2.5V,Ftest=100MHz 20\nIVddo[n] Current forEach OutputVddo=2.5V,\nOE=High, Ftest=100MHz5\nmA Vddo=3.3V,\nOE=High, Ftest=100MHz7\nOE=Low 0.1\nIVdd+IVddoTotal Device Current with\nLoads onalloutputsOE=High @100MHz 48\nmA\nOE=Low 16\nPOWER SUPPLY RIPPLE REJECTION (PSRR)\nPSRRRipple Induced\nPhase Spur Level100kHz, 100mVpp\nRipple Injected on\nVdd,Vddo=2.5V-44 dBc\nOUTPUTS(1)\nSkew Output Skew(2) Measured between outputs,\nreferenced toCLKout06 25 ps\ntPDPropagation Delay CLKin to\nCLKout(2)CL=5pF,RL=50Ω\nVdd=3.3V;Vddo=3.3V0.85 1.4 2.2 ns\nCL=5pF,RL=50Ω\nVdd=2.5V;Vddo=1.5V1.1 1.8 2.8 ns\ntPD, PP Part-to-part Skew(2)(3)CL=5pF,RL=50Ω\nVdd=3.3V;Vddo=3.3V0.35 ns\nCL=5pF,RL=50Ω\nVdd=2.5V;Vddo=1.5V0.6 ns\nfCLKout Output Frequency(4)DC 200 MHz\ntRise Rise/Fall TimeVdd=3.3V,Vddo=1.8V,CL=10pF 250\nps Vdd=2.5V,Vddo=2.5V,CL=10pF 275\nVdd=3.3V,Vddo=3.3V,CL=10pF 315\nVCLKout Low Output Low Voltage 0.1\nV\nVCLKout High Output High Voltage Vddo-0.1\nRCLKout Output Resistance 50 ohm\ntj RMS Additive JitterfCLKout =156.25 MHz,\nCMOS input slew rate≥2V/ns\nCL=5pF,BW=12kHzto20MHz30 fs\n7LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(2.375 V≤Vdd≤3.45 V,1.425≤Vddo≤Vdd,-40°C≤TA≤85°C,Differential inputs. Typical values represent most likely\nparametric norms atVdd=Vddo=3.3V,TA=25°C,attheRecommended Operation Conditions atthetime ofproduct\ncharacterization andarenotensured). Test conditions are:Ftest=100MHz, Load =5pFinparallel with 50Ωunless\notherwise stated.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(5) See Differential Voltage Measurement Terminology fordefinition ofVODandVID.\n(6) Refer toapplication note AN-912 Common Data Transmission Parameters andtheir Definitions formore information.\n(7) When using differential signals with VCMoutside oftheacceptable range forthespecified VID,theclock must beACcoupled.\n(8) TheESR requirements stated arewhat isnecessary inorder toensure thattheOscillator circuitry hasnostart upissues. However,\nlower ESR values forthecrystal might benecessary inorder tostay below themaximum power dissipation requirements forthatcrystal.DIGITAL INPUTS (OE, SEL0, SEL1)\nVLow Input Low Voltage Vdd=2.5V 0.4\nV\nVHigh Input High VoltageVdd=2.5V 1.3\nVdd=3.3V 1.6\nIIH High Level Input Current 50\nuA\nIIL Low Level Input Current -5 5\nCLKin/CLKin* INPUT CLOCK SPECIFICATIONS(5)(6)\nIIH High Level Input Current VCLKin =Vdd 20 uA\nIIL Low Level Input Current VCLKin =0V –20 uA\nVIH Input High Voltage Vdd\nV\nVIL Input Low Voltage GND\nVCMDifferential Input Common\nMode Input Voltage(7)VID=150mV 0.5Vdd-\n1.2\nV VID=350mV 0.5Vdd-\n1.1\nVID=800mV 0.5Vdd-\n0.9\nVI_SESingle-Ended Input Voltage\nSwing(2)CLKinX driven single-ended (ACorDC\ncoupled), CLKinX* ACcoupled toGND\norexternally biased within VCMrange0.3 2Vpp\nVIDDifferential Input Voltage\nSwingCLKin driven differentially 0.15 1.5 V\nOSCin/OSCout PINS\nfOSCin Input Frequency(4)Single-Ended Input, OSCout floating DC 200 MHz\nfXTALCrystal Frequency Input\nRangeFundamental Mode Crystal\nESR <200Ω(fXtal≤30MHz )\nESR <120Ω(fXtal>30MHz )(4)(8)10 40 MHz\nCOSCin Shunt Capacitance 1 pF\nVIH Input High Voltage Single-Ended Input, OSCout floating 2.5 V\n0 50 100 150 200 250051015CURRENT (mA)\nFREQUENCY (MHz)Cload = 10 pFVddo = 1.5 V\nVddo = 1.8 V\nVddo = 2.5 V\nVddo = 3.3 V\n0 200 400 600 800 10000.00.51.01.52.02.53.03.5OUTPUT SWING (V)\nFREQUENCY (MHz)Rterm=50 \rVddo=1.5 V\nVddo=1.8 V\nVddo=2.5 V\nVddo=3.3 V\nLVCMOS Output\nCLKin Source\n0.5 1.0 1.5 2.0 2.5 3.0050100150200250300350400450500RMS JITTER (fs)\nDIFFERENTIAL INPUT SLEW RATE (V/ns)Fclk-100 MHz\nInt. BW=1-20 MHz-40 C\n25 C\n85 C\nCLKin Source\n0.5 1.0 1.5 2.0 2.5 3.0-170-165-160-155-150-145-140NOISE FLOOR (dBc/Hz)\nDIFFERENTIAL INPUT SLEW RATE (V/ns)Fclk=100 MHz\nFoffset=20 MHz-40 C\n25 C\n85 C\nCLKin Source\n8LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated6.6 Typical Characteristics\nUnless otherwise specified: Vdd=Vddo=3.3V,TA=20°C,CL=5pF,CLKin driven differentially, input slew rate≥2V/ns.\nFigure 1.RMS Jitter vs.CLKin Slew Rate @100MHz Figure 2.Noise Floor vs.CLKin Slew Rate @100MHz\nTest conditions: LVCMOS Input, slew rate≥2V/ns, CL=5pFin\nparallel with 50Ω,BW=1MHz to20MHz\nFigure 3.LVCMOS Phase Noise @100MHzFigure 4.LVCMOS Output Swing vs.Frequency\nFigure 5.Iddo perOutput vsFrequency\n9LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nTheLMK00105 isa5output LVCMOS clock fanout buffer with lowadditive jitter thatcanoperate upto200MHz.\nItfeatures a2:1input multiplexer with acrystal oscillator input, single supply ordual supply (lower power)\noperation, andpin-programmable device configuration. Thedevice isoffered ina24-pin WQFN package.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 VddandVddoPower Supplies\nSeparate core andoutput supplies allow theoutput buffers tooperate atthesame supply astheVdd core supply\n(3.3 Vor2.5V)orfrom alower supply voltage (3.3 V,2.5V,1.8V,or1.5V).Compared tosingle-supply\noperation, dual supply operation enables lower power consumption andoutput-level compatibility.\nBank A(CLKout0 and CLKout1) and Bank B(CLKout2 toCLKout4) may also beoperated atdifferent Vddo\nvoltages, provided neither Vddovoltage exceeds Vdd.\nNOTE\nCare should betaken toensure theVddovoltage does notexceed theVddvoltage to\nprevent turning-on theinternal ESD protection circuitry.\nDONOT DISCONNECT ORGROUND ANY OFTHE VddoPINS because theVddopins\nareinternally connected within anoutput bank.\n7.3.2 Clock Input\nThe LMK00105 hasonedifferential input, CLKin/CLKin* andOSCin, thatcanbedriven indifferent manners that\naredescribed inthefollowing sections.\n7.3.2.1 Selection ofClock Input\nClock input selection iscontrolled using theSEL pinasshown inTable 1.Refer toClock Inputs forclock input\nrequirements. When CLKin isselected, thecrystal circuit ispowered down. When OSCin isselected, thecrystal\noscillator willstart-up and itsclock willbedistributed toalloutputs. Refer toCrystal Interface formore\ninformation. Alternatively, OSCin may bedriven byasingle ended clock, upto200MHz, instead ofacrystal.\n10LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments IncorporatedTable 1.Input Selection\nSEL Input\n0 CLKin, CLKin*\n1 OSCin (Crystal Mode)\n7.3.2.1.1 CLKin/CLKin* Pins\nThe LMK00105 hasadifferential input (CKLin/CLKin*) which canbedriven single-ended ordifferentially. Itcan\naccept ACorDCcoupled 3.3V/2.5V LVPECL, LVDS, orother differential andsingle ended signals thatmeet the\ninput requirements inElectrical Characteristics and when using differential signals with VCMoutside ofthe\nacceptable range forthespecified VID,theclock must beACcoupled. Refer toClock Inputs formore details on\ndriving theLMK00105 inputs.\nIntheevent thataCrystal mode isnotselected andtheCLKin pins donothave anACsignal applied tothem,\nTable 2following willbethestate oftheoutputs.\nTable 2.CLKin Input vs.Output States\nCLKin CLKin* Output State\nOpen Open Logic Low\nLogic Low Logic Low Logic Low\nLogic High Logic Low Logic High\nLogic Low Logic High Logic Low\n7.3.2.1.2 OSCin/OSCout Pins\nThe LMK00105 hasacrystal oscillator which willbepowered upwhen OSCin isselected. Alternatively, OSCin\nmay bedriven byasingle ended clock, upto200MHz, instead ofacrystal. Refer toCrystal Interface formore\ninformation. IfCrystal mode isselected andthepins donothave anACsignal applied tothem, Table 3willbe\nthestate oftheoutputs. IfCrystal mode isselected anopen state isnotallowed onOSCin, astheoutputs may\noscillate duetothecrystal oscillator circuitry.\nTable 3.OSCin Input vs.Output States\nOSCin Output State\nOpen NotAllowed\nLogic Low Logic High\nLogic High Logic Low\n7.3.3 Clock Outputs\nTheLMK00105 has5LVCMOS outputs.\n7.3.3.1 Output Enable Pin\nWhen theoutput enable pinisheld High, theoutputs areenabled. When itisheld Low, theoutputs areheld ina\nLow state asshown inTable 4.\nTable 4.Output Enable PinStates\nOE Outputs\nLow Disabled (Hi-Z)\nHigh Enabled\nTheOEpinissynchronized totheinput clock toensure thatthere arenoruntpulses. When OEischanged from\nLow toHigh, theoutputs willinitially have animpedance ofabout 400Ωtoground until thesecond falling edge of\ntheinput clock andstarting with thesecond falling edge oftheinput clock, theoutputs willbuffer theinput. Ifthe\nOEpinistaken from Low toHigh when there isnoinput clock present, theoutputs willeither gohigh orlowand\nstay athatstate; they willnotoscillate. When theOEpinistaken from High toLow theoutputs willbeLow after\nthesecond falling edge oftheclock input andthen willgotoaDisabled (Hi-Z) state starting after thenext rising\nedge.\n11LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated7.3.3.2 Using Less than Five Outputs\nAlthough theLMK00105 has 5outputs, notallapplications willrequire allofthese. Inthiscase, theunused\noutputs should beleftfloating with aminimum copper length tominimize capacitance. Inthisway, thisoutput will\nconsume minimal output current because ithasnoload.\nNOTE\nForbest soldering practices, theminimum trace length should extend toinclude thepin\nsolder mask. This way during reflow, thesolder hasthesame copper area asconnected\npins. This allows forgood, uniform fillet solder joints helping tokeep theIClevel during\nreflow.\n7.4 Device Functional Modes\nLMK00105 canbedriven byaclock input oracrystal according toSEL pin.Refer toSelection ofClock Input for\nmore information.\n0.1 PF\n0.1 PF50:\x03Trace\n50:LMK\nInput0.1 PF RSCMOS\nDriver\n12LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 Clock Inputs\nThe LMK00105 hasadifferential input (CLKin/CLKin*) that canaccept ACorDCcoupled 3.3V/2.5V LVPECL,\nLVDS, and other differential and single ended signals that meet theinput requirements specified inElectrical\nCharacteristics .The device can accept awide range ofsignals due toitswide input common mode voltage\nrange (VCM)andinput voltage swing (VID)/dynamic range. ACcoupling may also beemployed toshift theinput\nsignal towithin theVCMrange.\nToachieve thebest possible phase noise andjitter performance, itismandatory fortheinput tohave ahigh slew\nrateof2V/ns (differential) orhigher. Driving theinput with alower slew ratewilldegrade thenoise floor andjitter.\nForthisreason, adifferential input signal isrecommended over single-ended because ittypically provides higher\nslew rateandcommon-mode noise rejection.\nWhile itisrecommended todrive theCLKin/CLKin* pair with adifferential signal input, itispossible todrive it\nwith asingle-ended clock provided itconforms totheSingle-Ended Input specifications forCLKin pins listed in\ntheElectrical Characteristics .Forlarge single-ended input signals, such as3.3Vor2.5VLVCMOS, a50Ωload\nresistor should beplaced near theinput forsignal attenuation toprevent input overdrive aswell asforline\ntermination tominimize reflections. TheCLKin input hasaninternal bias voltage ofabout 1.4V,sotheinput can\nbeACcoupled asshown inFigure 6.The output impedance oftheLVCMOS driver plus Rsshould beclose to\n50Ωtomatch thecharacteristic impedance ofthetransmission lineandload termination.\nFigure 6.Preferred Configuration: Single-Ended LVCMOS Input, ACCoupling\nAsingle-ended clock may also beDCcoupled toCLKin asshown inFigure 7.A50-Ωload resistor should be\nplaced near theCLKin input forsignal attenuation andlinetermination. Because halfofthesingle-ended swing of\nthedriver (VO,PP/2)drives CLKin, CLKin* should beexternally biased tothemidpoint voltage oftheattenuated\ninput swing ((VO,PP /2)×0.5). The external bias voltage should bewithin thespecified input common voltage\n(VCM)range. This canbeachieved using external biasing resistors inthekΩrange (RB1andRB2)oranother low-\nnoise voltage reference. This willensure theinput swing crosses thethreshold voltage atapoint where theinput\nslew rateisthehighest.\n0.1 PF50:\x03Trace   CMOS\n   DriverRs\nVCCRB1\nRB2VCC\nLMK\nInput50:VO,PP VO,PP/2\nVBB ~ (VO,PP/2) x 0.5\n13LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments IncorporatedApplication Information (continued)\nFigure 7.Single-Ended LVCMOS Input, DCCoupling With Common Mode Biasing\nIfthecrystal oscillator circuit isnotused, itispossible todrive theOSCin input with ansingle-ended external\nclock asshown inFigure 8.The input clock should beACcoupled totheOSCin pin,which hasaninternally\ngenerated input bias voltage, and theOSCout pinshould beleftfloating. While OSCin provides analternative\ninput tomultiplex anexternal clock, itisrecommended touse either differential input (CLKin) since itoffers\nhigher operating frequency, better common mode, improved power supply noise rejection, and greater\nperformance over supply voltage andtemperature variations.\nFigure 8.Driving OSCin With aSingle-Ended External Clock\n8.1.2 Clock Outputs\nThe LMK00105 LVCMOS driver output impedance (Ro) isnominally 50ohms and well-matched todrive a50\nohm transmission line (Zo), asshown asbelow. Ifdriving atransmission line with higher characteristic\nimpedance than 50ohms, aseries resistor (Rs) should beplaced near thedriver toprovide source termination,\nwhere Rs=Zo–Ro.\nThe LMK00105 hastwooutput banks, Bank AandBank B,which areseparately powered byindependent Vddo\nsupply pins. The Vddo supply pins forBank Aand Bank Barenotconnected together internally, and may be\nsupplied with different voltages. This allows theLMK00105 outputs toeasily interface tomultiple receivers with\ndifferent input threshold orinput supply voltage (Vddi) requirements without theneed foradditional voltage\ndivider networks.\n14LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments IncorporatedApplication Information (continued)\nFigure 9.LMK00105 Output Termination\n8.2 Typical Applications\n8.2.1 Typical Application Block Diagram\nFigure 10.Typical Application Block Diagram\n15LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.1 Design Requirements\nIntheexample application shown inFigure 10,theLMK00105 isused tofan-out a3.3-V LVCMOS oscillator to\nthree receiver devices with thefollowing characteristics:\n•TheCPU input accepts aDC-coupled 3.3-V LVCMOS input clock. TheLMK00105 hasaninternal 50-Ωseries\ntermination, thus thereceiver isconnected directly totheoutput.\n•TheFPGA input also requires a3.3-V LVCMOS input clock, liketheCPU.\n•The PLL input requires asingle-ended voltage swing less than 2Vpp, so1.8-V LVCMOS input signaling is\nneeded. The PLL receiver requires ACcoupling since ithas internal input biasing tosetitsown common\nmode voltage level.\n8.2.1.2 Detailed Design Procedure\nRefer toClock Inputs toproperly interface the3.3-V LVCMOS oscillator output totheCLKin input buffer ofthe\nLMK00105.\nSee Figure 9foroutput termination schemes depending onthereceiver application. Since theCPU/FPGA inputs\nand PLL input require different input voltage levels, theLMK00105 output banks aresupplied from separate\nVddo rails of3.3Vand1.8VforCLKout0/1 (Bank A)andCLKout2 (Bank B),respectively.\nUnused outputs canbeleftfloating.\nSee Power Supply Recommendations forrecommended power supply filtering and decoupling/bypass\ntechniques.\n8.2.1.3 Application Curves\nThe LMK00105 was tested using multiple low-jitter XOclock sources toevaluate theimpact ofthebuffer ’s\nadditive phase noise/jitter. The plots ontheleftshow thephase noise oftheclock source, while theplots onthe\nright show thetotal output phase noise from LMK00105 contributed byboth theclock source noise and buffer\nadditive noise. Note thatthephase noise “hump ”around 80kHz offset onthephase noise plots iscorrelated to\ntheXOsource, which isattributed topower supply noise atthisfrequency.\nFigure 11.Phase Noise of125-MHz Clock Source Figure 12.LMK00105 Clock Output\nAlow-noise 125 MHz XOclock source with 45.6 fsRMS jitter (Figure 11)was used todrive theLMK00105,\nresulting ininatotal output phase jitter of81.6 fsRMS (Figure 12)integrated from 12kHz to20MHz. The\nresultant additive jitter ofthebuffer is67.7 fsRMS computed using the“Square-Root oftheDifference of\nSquares ”method.\n16LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 13.Phase Noise of100-MHz Clock Source Figure 14.LMK00105 Clock Output\nAlow-noise 100 MHz XOclock source with 43.5 fsRMS jitter (Figure 13)was used todrive theLMK00105,\nresulting inatotal output phase jitter of103.1 fsRMS (Figure 14)integrated from 12kHz to20MHz. The\nresultant additive jitter ofthebuffer is93.4 fsRMS computed using the“Square-Root oftheDifference of\nSquares ”method.\nFigure 15.Phase Noise of50-MHz Clock Source Figure 16.LMK00105 Clock Output\nAdivide-by-2 circuit was used with thelow-noise 100-MHz XOtogenerate a50-MHz clock source with 174.9fs\nRMS jitter (Figure 15),resulting inatotal output phase jitter of201.6 fsRMS (Figure 16)integrated from 12kHz\nto20MHz.\nInthiscase, thetotal output phase noise/jitter ishighly correlated totheclock source phase noise and jitter,\nwhich prevents usfrom computing thetrueadditive jitter ofthebuffer using the“Square-Root oftheDifference of\nSquares ”method. Toaccurately specify theadditive jitter ofthebuffer atthisfrequency, aclock source with\nlower noise (compared totheDUT) would beneeded forthismeasurement.\n17LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 17.Phase Noise of25-MHz Clock Source Figure 18.LMK00105 Clock Output\nAdivide-by-4 circuit was used with thelow-noise 100MHz XOtogenerate a25-MHz clock source with 134.5 fs\nRMS (Figure 17),resulting inatotal output phase jitter of138.2 fsRMS (Figure 18)integrated from 12kHz to5\nMHz.\nInthiscase, thetotal output phase noise andjitter ishighly correlated totheclock source phase noise andjitter,\nwhich prevents usfrom computing thetrueadditive jitter ofthebuffer using the“Square-Root oftheDifference of\nSquares ”method. Toaccurately specify theadditive jitter ofthebuffer atthisfrequency, aclock source with\nlower noise (compared totheDUT) would beneeded forthismeasurement.\nLMK00105OSCin\nOSCoutC1\nC2XTAL\nRLIM\n18LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.2 Crystal Interface\nThe LMK00105 hasanintegrated crystal oscillator circuit thatsupports afundamental mode, AT-cut crystal. The\ncrystal interface isshown inFigure 19.\nFigure 19.Crystal Interface\n8.2.2.1 Design Requirements\nThe value ofcapacitor andresistor depend onthecrystal. Each crystal isspecified with aload capacitance and\nresistor isused toavoid over driving thecrystal.\nTheexample crystal specifications aregiven inTable 5.\nTable 5.Example 25-MHz Crystal Electrical Specifications\nNO. ITEM SYMBOLELECTRICAL SPECIFICATION\nMIN TYP MAX UNIT\n1 Nominal Frequency F0 25 MHz\n2 Mode ofVibration Fundamental\n3 Frequency Tolerance ΔF/F0 –15 15 ppm\n4 Load Capacitance CL 9 pF\n5 Drive Level DL 100 300 µW\n6 Equivalent Series Resistance R1 9 50 Ω\n7 Shunt Capacitance C0 2.1±15% pF\n8 Motional Capacitance C1 9.0±15% fF\n9 Motional Inductance L 4.6±15% mH\n10 Frequency Stability TC –20 20 ppm\n11 C0/C1 Rate 250\nBased ontheOSCin shunt capacitance and stray capacitance, C1and C2arechosen as6.8pFtomake the\nload capacitance (CL) tobe9pF.Suggested value ofRLIM is1.5kΩ.Refer toDetailed Design Procedure forthe\nderivation.\n8.2.2.2 Detailed Design Procedure\nThe load capacitance (CL)isspecific tothecrystal, butusually ontheorder of18to20pF.While CLisspecified\nforthecrystal, theOSCin input capacitance (CIN=1pFtypical) ofthedevice andPCB stray capacitance (CSTRAY\n~1to3pF)canaffect thediscrete load capacitor values, C1andC2.Fortheparallel resonant circuit, thediscrete\ncapacitor values canbecalculated asfollows:\nCL=(C1*C2)/(C1+C2)+CIN+CSTRAY (1)\nTypically, C1=C2foroptimum symmetry, soEquation 1canberewritten interms ofC1only:\nCL=C12/(2*C1)+CIN+CSTRAY (2)\nFinally, solve forC1:\nC1=(CL-CIN-CSTRAY )*2 (3)\n19LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments IncorporatedElectrical Characteristics provides crystal interface specifications with conditions that ensure start-up ofthe\ncrystal, butitdoes notspecify crystal power dissipation. The designer willneed toensure thecrystal power\ndissipation does notexceed themaximum drive level specified bythecrystal manufacturer. Overdriving the\ncrystal cancause premature aging, frequency shift, andeventual failure. Drive level should beheld atasufficient\nlevel necessary tostart-up andmaintain steady-state operation.\nThepower dissipated inthecrystal, PXTAL,canbecomputed by:\nPXTAL=IRMS2*RESR*(1+C0/CL)2(4)\nWhere:\n•IRMSistheRMS current through thecrystal.\n•RESRisthemaximum equivalent series resistance specified forthecrystal.\n•CListheload capacitance specified forthecrystal.\n•C0istheminimum shunt capacitance specified forthecrystal.\nIRMScanbemeasured using acurrent probe (e.g. Tektronix CT-6 orequivalent) placed onthelegofthecrystal\nconnected toOSCout with theoscillation circuit active.\nAsshown inFigure 19,anexternal resistor, RLIM,canbeused tolimit thecrystal drive level ifnecessary. Ifthe\npower dissipated intheselected crystal ishigher than thedrive level specified forthecrystal with RLIMshorted,\nthen alarger resistor value ismandatory toavoid overdriving thecrystal. However, ifthepower dissipated inthe\ncrystal isless than thedrive level with RLIMshorted, then azero value forRLIMcanbeused. Asastarting point, a\nsuggested value forRLIMis1.5kΩ.\nFigure 20shows theLMK00105 output phase noise performance incrystal mode with the25-MHz crystal\nspecified inTable 5.\n8.2.2.3 Application Curves\nFigure 20.Output Phase Noise inCrystal Mode with 25-MHz Crystal\n(230.6 fsRMS jitter, 12kHzto5MHz)\nRipple\nSourceBias-TeePower\nSupplies\nDUT BoardLimiting\nAmp\nScopePhase Noise\nAnalyzerIC\nMeasure 100 mV PP \nripple on Vcco at ICOUT\nOUT\nMeasure single \nsideband phase spur \npower in dBcClock \nSourceIN+\n \nIN-VccoVcc\n20LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated9Power Supply Recommendations\n9.1 Power Supply Filtering\nItisrecommended, butnotrequired, toinsert aferrite bead between theboard power supply andthechip power\nsupply toisolate thehigh-frequency switching noises generated bytheclock driver, preventing them from leaking\nintotheboard supply. Choosing anappropriate ferrite bead with very lowDCresistance isimportant, because it\nisimperative toprovide adequate isolation between theboard supply andthechip supply. Itisalso imperative to\nmaintain avoltage atthesupply terminals thatisgreater than theminimum voltage required forproper operation.\nFigure 21.Power-Supply Decoupling\n9.2 Power Supply Ripple Rejection\nInpractical system applications, power supply noise (ripple) canbegenerated from switching power supplies,\ndigital ASICs orFPGAs, etc.While power supply bypassing willhelp filter outsome ofthisnoise, itisimportant to\nunderstand theeffect ofpower supply ripple onthedevice performance. When asingle-tone sinusoidal signal is\napplied tothepower supply ofaclock distribution device, such asLMK00105, itcanproduce narrow-band phase\nmodulation aswell asamplitude modulation ontheclock output (carrier). Inthesingleside band phase noise\nspectrum, theripple-induced phase modulation appears asaphase spur level relative tothecarrier (measured in\ndBc).\nFortheLMK00105, power supply ripple rejection (PSRR), was measured asthesingle-sideband phase spur\nlevel (indBc) modulated onto theclock output when aripple signal was injected onto theVddosupply. ThePSRR\ntestsetup isshown inFigure 22.\nFigure 22.PSRR Test Setup\nAsignal generator was used toinject asinusoidal signal onto theVddosupply oftheDUT board, andthepeak-to-\npeak ripple amplitude was measured attheVddopins ofthedevice. Alimiting amplifier was used toremove\namplitude modulation onthedifferential output clock andconvert ittoasingle-ended signal forthephase noise\nanalyzer. The phase spur level measurements were taken forclock frequencies of100MHz under thefollowing\npower supply ripple conditions:\n21LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments IncorporatedPower Supply Ripple Rejection (continued)\n•Ripple amplitude: 100mVpp onVddo=2.5V\n•Ripple frequency: 100kHz\nAssuming noamplitude modulation effects andsmall index modulation, thepeak-to-peak deterministic jitter (DJ)\ncanbecalculated using themeasured single-sideband phase spur level (PSRR) asfollows:\nDJ(pspk-pk) =[(2*10(PSRR/20))/(π*fclk)]*1012(5)\n9.3 Power Supply Bypassing\nThe VddandVddopower supplies should have ahigh frequency bypass capacitor, such as100pF,placed very\nclose toeach supply pin. Placing thebypass capacitors onthesame layer astheLMK00105 improves input\nsensitivity and performance. Allbypass and decoupling capacitors should have short connections tothesupply\nandground plane through ashort trace orviatominimize series inductance.\n10Layout\n10.1 Layout Guidelines\n10.1.1 Ground Planes\nSolid ground planes arerecommended asthey provide alow-impedance return paths between thedevice andits\nbypass capacitors anditsclock source anddestination devices. Avoid return paths ofother system circuitry (for\nexample, high-speed/digital logic) from passing through thelocal ground ofthedevice tominimize noise\ncoupling, which could induce added jitter andspurious noise.\n10.1.2 Power Supply Pins\nFollow thepower supply schematic andlayout example described inPower Supply Bypassing .\n10.1.3 Differential Input Termination\n•Place input termination resistors asclose aspossible totheCLKin/CLKin* pins.\n•Avoid orminimize vias inthe50-Ωinput traces tominimize impedance discontinuities. Intra-pair skew should\nbealso beminimized onthedifferential input traces.\n•Ifnotused, CLKin/CLKin* inputs may beleftfloating.\n10.1.4 Output Termination\n•Place series termination resistors asclose aspossible totheCLKoutX outputs atthelaunch ofthecontrolled\nimpedance traces.\n•Avoid orminimize vias inthe50-Ωtraces tominimize impedance discontinuities.\n•Anyunused CLKoutX output should beleftfloating andnotrouted.\n0.2 mm, typ\n1.0 mm,\ntyp2.6 mm, min\n22LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated10.2 Layout Example\nFigure 23.Recommended Land andViaPattern\n10.3 Thermal Management\nForreliability andperformance reasons thedietemperature should belimited toamaximum of125°C.That is,as\nanestimate, TA(ambient temperature) plus device power consumption timesθJAshould notexceed 125°C.\nThepackage ofthedevice hasanexposed padthatprovides theprimary heat removal path aswellasexcellent\nelectrical grounding toaprinted circuit board. Tomaximize theremoval ofheat from thepackage athermal land\npattern including multiple vias toaground plane must beincorporated onthePCB within thefootprint ofthe\npackage. Theexposed padmust besoldered down toensure adequate heat conduction outofthepackage.\nArecommended land andviapattern isshown inFigure 23.More information onsoldering WQFN packages and\ngerber footprints canbeobtained: www.ti.com/packaging .\nTominimize junction temperature itisrecommended thatasimple heat sink bebuilt intothePCB (iftheground\nplane layer isnotexposed). This isdone byincluding acopper area ofabout 2square inches ontheopposite\nside ofthePCB from thedevice. This copper area may beplated orsolder coated toprevent corrosion but\nshould nothave conformal coating (ifpossible), which could provide thermal insulation. The vias shown in\nFigure 23should connect these topandbottom copper layers andtotheground layer. These vias actas“heat\npipes ”tocarry thethermal energy away from thedevice side oftheboard towhere itcanbemore effectively\ndissipated.\nVOH\nVOL\nGNDVOD= | V OH- VOL| VSS= 2 V·ODVODDefinition V SSDefinition for Output\nNoninverting Clock\nInverting ClockVOD VSS VOS\nVIH\nVIL\nGNDVID= | V IH± VIL| VSS= 2 V·IDVIDDefinition V SSDefinition for Input\nNoninverting Clock\nInverting ClockVID VSS VCM\n23LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Differential Voltage Measurement Terminology\nThe differential voltage ofadifferential signal can bedescribed bytwodifferent definitions causing confusion\nwhen reading datasheets orcommunicating with other engineers. This section willaddress themeasurement and\ndescription ofadifferential signal sothat thereader willbeable tounderstand and discern between thetwo\ndifferent definitions when used.\nThefirstdefinition used todescribe adifferential signal istheabsolute value ofthevoltage potential between the\ninverting andnoninverting signal. Thesymbol forthisfirstmeasurement istypically VIDorVODdepending onifan\ninput oroutput voltage isbeing described.\nThe second definition used todescribe adifferential signal istomeasure thepotential ofthenoninverting signal\nwith respect totheinverting signal. The symbol forthis second measurement isVSSand isacalculated\nparameter. Nowhere intheICdoes thissignal exist with respect toground, itonly exists inreference toits\ndifferential pair. VSScanbemeasured directly byoscilloscopes with floating references, otherwise thisvalue can\nbecalculated astwice thevalue ofVODasdescribed inthefirstsection\nFigure 24illustrates thetwodifferent definitions side-by-side forinputs andFigure 25illustrates thetwodifferent\ndefinitions side-by-side foroutputs. The VIDandVODdefinitions show VAandVBDClevels thatthenoninverting\nand inverting signals toggle between with respect toground. VSSinput and output definitions show that ifthe\ninverting signal isconsidered thevoltage potential reference, thenoninverting signal voltage potential isnow\nincreasing and decreasing above and below thenoninverting reference. Thus thepeak-to-peak voltage ofthe\ndifferential signal canbemeasured.\nVIDandVODareoften defined involts (V)andVSSisoften defined asvolts peak-to-peak (VPP).\nFigure 24.Two Different Definitions forDifferential Input Signals\nFigure 25.Two Different Definitions forDifferential Output Signals\n11.2 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n24LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nwww.ti.comPACKAGE OUTLINE\nC\n24X0.3\n0.2\n24X0.5\n0.30.8 MAX\n(0.1) TYP0.05\n0.00\n20X 0.5\n2X\n2.52X 2.5\n2.6 0.1A4.1\n3.9B\n4.1\n3.9WQFN - 0.8 mm max height RTW0024A\nPLASTIC QUAD FLATPACK - NO LEAD\n4222815/A 03/2016PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n16 13\n187 12\n24 19\n(OPTIONAL)PIN 1 ID 0.1 C A B\n0.05 CEXPOSED\nTHERMAL PAD\n25\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\n25LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND24X (0.25)24X (0.6)\n( ) TYP\nVIA0.220X (0.5)(3.8)\n(3.8)(1.05)(2.6)\n(R )\nTYP0.05\n(1.05)WQFN - 0.8 mm max height RTW0024A\nPLASTIC QUAD FLATPACK - NO LEAD\n4222815/A 03/2016SYMM\n1\n6\n7 12131819 24\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:15X25\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271 (www.ti.com/lit/slua271).SOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL\nSOLDER MASK\nOPENING\nNON SOLDER MASK\nSOLDER MASK DETAILSDEFINED\n(PREFERRED)\n26LMK00105\nSNAS579G –MARCH 2012 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (0.6)\n24X (0.25)\n20X (0.5)\n(3.8)(3.8)4X ( 1.15)\n(0.675)\nTYP(0.675) TYP\n(R ) TYP0.05WQFN - 0.8 mm max height RTW0024A\nPLASTIC QUAD FLATPACK - NO LEAD\n4222815/A 03/2016\nNOTES: (continued)\n5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.SYMMMETAL\nTYP\nBASED ON 0.125 mm THICK STENCILSOLDER PASTE EXAMPLE\nEXPOSED PAD 25:\n78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n6\n7 12131819 24\n25\n27LMK00105\nwww.ti.com SNAS579G –MARCH 2012 –REVISED DECEMBER 2014\nProduct Folder Links: LMK00105Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMK00105SQ/NOPB ACTIVE WQFN RTW 241000RoHS & Green SN Level-1-260C-UNLIM -40 to 85 K00105\nLMK00105SQE/NOPB ACTIVE WQFN RTW 24250RoHS & Green SN Level-1-260C-UNLIM -40 to 85 K00105\nLMK00105SQX/NOPB ACTIVE WQFN RTW 244500RoHS & Green SN Level-1-260C-UNLIM -40 to 85 K00105\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMK00105SQ/NOPB WQFN RTW 241000 178.0 12.4 4.34.31.38.012.0 Q1\nLMK00105SQE/NOPB WQFN RTW 24250 178.0 12.4 4.34.31.38.012.0 Q1\nLMK00105SQX/NOPB WQFN RTW 244500 330.0 12.4 4.34.31.38.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMK00105SQ/NOPB WQFN RTW 241000 208.0 191.0 35.0\nLMK00105SQE/NOPB WQFN RTW 24250 208.0 191.0 35.0\nLMK00105SQX/NOPB WQFN RTW 244500 356.0 356.0 35.0\nPack Materials-Page 2\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMK00105SQE/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Core Supply Voltage (Vdd): 2.375V to 3.45V
  - Output Supply Voltage (Vddo): 1.425V to 3.3V (can be set to 1.5V, 1.8V, 2.5V, or 3.3V)
  
- **Current Ratings:**
  - Core Current (No CLK in): 16 mA (typical), up to 25 mA
  - Output Current per Output: 5 mA (at Vddo=2.5V), 7 mA (at Vddo=3.3V)

- **Power Consumption:**
  - Total Device Current with Loads on all Outputs (OE=High): 48 mA
  - Total Device Current (OE=Low): 16 mA

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - 24-Pin WQFN (4.0mm x 4.0mm x 0.8mm)

- **Special Features:**
  - 5 LVCMOS Outputs, DC to 200 MHz
  - Universal Input (supports LVPECL, LVDS, HCSL, SSTL, LVCMOS, and LVTTL)
  - Crystal Oscillator Interface (10 to 40 MHz)
  - Output Skew: 6 ps
  - Additive Phase Jitter: 30 fs at 156.25 MHz (12 kHz to 20 MHz)
  - Adjustable Output Power Supply for each bank
  - Synchronous output enable for glitch-free operation

- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **LMK00105** is an ultra-low jitter LVCMOS fanout buffer and level translator designed for high-performance clock distribution. It features five outputs that can distribute ultra-low jitter clocks from a variety of input sources, including differential, single-ended, or crystal inputs. The device is optimized for applications requiring low skew and low jitter, making it suitable for networking, telecom, server, and storage area networking applications.

#### Typical Applications:
- **LO Reference Distribution** for Remote Radio Unit (RRU) applications
- **SONET, Ethernet, and Fibre Channel Line Cards**
- **Optical Transport Networks**
- **GPON OLT/ONU**
- **Server and Storage Area Networking**
- **Medical Imaging**
- **Portable Test and Measurement Equipment**
- **High-End Audio/Video Systems**

The LMK00105 is particularly useful in scenarios where precise clock timing is critical, such as in high-speed data communication and synchronization tasks across various electronic systems. Its ability to handle multiple input types and provide adjustable output voltages enhances its versatility in complex electronic designs.