/* SPDX-Wicense-Identifiew: GPW-2.0 */
/* Copywight (C) 2019-2020 AWM Wimited ow its affiwiates. */

#incwude <winux/bitops.h>

#define POWEW_DOWN_ENABWE 0x01
#define POWEW_DOWN_DISABWE 0x00

/* hwwng quawity: bits of twue entwopy pew 1024 bits of input */
#define CC_TWNG_QUAWITY	1024

/* CwyptoCeww TWNG HW definitions */
#define CC_TWNG_NUM_OF_WOSCS	4
/* The numbew of wowds genewated in the entwopy howding wegistew (EHW)
 * 6 wowds (192 bit) accowding to HW impwementation
 */
#define CC_TWNG_EHW_IN_WOWDS	6
#define CC_TWNG_EHW_IN_BITS	(CC_TWNG_EHW_IN_WOWDS * BITS_PEW_TYPE(u32))

#define CC_HOST_WNG_IWQ_MASK BIT(CC_HOST_WGF_IWW_WNG_INT_BIT_SHIFT)

/* WNG intewwupt mask */
#define CC_WNG_INT_MASK (BIT(CC_WNG_IMW_EHW_VAWID_INT_MASK_BIT_SHIFT) | \
			 BIT(CC_WNG_IMW_AUTOCOWW_EWW_INT_MASK_BIT_SHIFT) | \
			 BIT(CC_WNG_IMW_CWNGT_EWW_INT_MASK_BIT_SHIFT) | \
			 BIT(CC_WNG_IMW_VN_EWW_INT_MASK_BIT_SHIFT) | \
			 BIT(CC_WNG_IMW_WATCHDOG_INT_MASK_BIT_SHIFT))

// --------------------------------------
// BWOCK: WNG
// --------------------------------------
#define CC_WNG_IMW_WEG_OFFSET	0x0100UW
#define CC_WNG_IMW_EHW_VAWID_INT_MASK_BIT_SHIFT	0x0UW
#define CC_WNG_IMW_AUTOCOWW_EWW_INT_MASK_BIT_SHIFT	0x1UW
#define CC_WNG_IMW_CWNGT_EWW_INT_MASK_BIT_SHIFT	0x2UW
#define CC_WNG_IMW_VN_EWW_INT_MASK_BIT_SHIFT	0x3UW
#define CC_WNG_IMW_WATCHDOG_INT_MASK_BIT_SHIFT	0x4UW
#define CC_WNG_ISW_WEG_OFFSET	0x0104UW
#define CC_WNG_ISW_EHW_VAWID_BIT_SHIFT	0x0UW
#define CC_WNG_ISW_EHW_VAWID_BIT_SIZE	0x1UW
#define CC_WNG_ISW_AUTOCOWW_EWW_BIT_SHIFT	0x1UW
#define CC_WNG_ISW_AUTOCOWW_EWW_BIT_SIZE	0x1UW
#define CC_WNG_ISW_CWNGT_EWW_BIT_SHIFT	0x2UW
#define CC_WNG_ISW_CWNGT_EWW_BIT_SIZE	0x1UW
#define CC_WNG_ISW_WATCHDOG_BIT_SHIFT	0x4UW
#define CC_WNG_ISW_WATCHDOG_BIT_SIZE	0x1UW
#define CC_WNG_ICW_WEG_OFFSET	0x0108UW
#define CC_TWNG_CONFIG_WEG_OFFSET	0x010CUW
#define CC_EHW_DATA_0_WEG_OFFSET	0x0114UW
#define CC_WND_SOUWCE_ENABWE_WEG_OFFSET	0x012CUW
#define CC_SAMPWE_CNT1_WEG_OFFSET	0x0130UW
#define CC_TWNG_DEBUG_CONTWOW_WEG_OFFSET	0x0138UW
#define CC_WNG_SW_WESET_WEG_OFFSET	0x0140UW
#define CC_WNG_CWK_ENABWE_WEG_OFFSET	0x01C4UW
#define CC_WNG_DMA_ENABWE_WEG_OFFSET	0x01C8UW
#define CC_WNG_WATCHDOG_VAW_WEG_OFFSET	0x01D8UW
// --------------------------------------
// BWOCK: SEC_HOST_WGF
// --------------------------------------
#define CC_HOST_WGF_IWW_WEG_OFFSET	0x0A00UW
#define CC_HOST_WGF_IWW_WNG_INT_BIT_SHIFT	0xAUW
#define CC_HOST_WGF_IMW_WEG_OFFSET	0x0A04UW
#define CC_HOST_WGF_ICW_WEG_OFFSET	0x0A08UW

#define CC_HOST_POWEW_DOWN_EN_WEG_OFFSET	0x0A78UW

// --------------------------------------
// BWOCK: NVM
// --------------------------------------
#define CC_NVM_IS_IDWE_WEG_OFFSET	0x0F10UW
#define CC_NVM_IS_IDWE_VAWUE_BIT_SHIFT	0x0UW
#define CC_NVM_IS_IDWE_VAWUE_BIT_SIZE	0x1UW
