# WD1772 Floppy disk controller and formatter

> This datasheet is marked with CC0 1.0
> Universal. To view a copy of this license, visit
> http://creativecommons.org/publicdomain/zero/1.0

## Symbol

* Aliases : WD1772
* Reference : U
* Datasheet : https://datasheet.datasheetarchive.com/originals/distributors/Datasheets-115/DSAP002129.pdf
* Footprint : Package_DIP:DIP-28_W15.24mm_LongPads

## Pinout

|Pin|Name|Pin Type|Group|Comment|
|---|---|---|---|---|
|1|/CS|I|HSTCTL|Host — Chip select|
|2|R /W|I|HSTCTL|Host — Read/Write|
|3|A0|I|HSTADDR|Host — Register address|
|4|A1|I|HSTADDR|Host — Register address|
|5|DAL0|B|HSTDAT|Host — Data Access Line|
|6|DAL1|B|HSTDAT|Host — Data Access Line|
|7|DAL2|B|HSTDAT|Host — Data Access Line|
|8|DAL3|B|HSTDAT|Host — Data Access Line|
|9|DAL4|B|HSTDAT|Host — Data Access Line|
|10|DAL5|B|HSTDAT|Host — Data Access Line|
|11|DAL6|B|HSTDAT|Host — Data Access Line|
|12|DAL7|B|HSTDAT|Host — Data Access Line|
|13|/MR|I|HSTSYS|Host — Master reset|
|14|GND|GND|||
|15|Vcc|PWR|||
|16|STEP|O|PRPHMOT|Peripheral — Step|
|17|DIRC|O|PRPHMOT|Peripheral — Direction|
|18|CLK|ICLK|HSTCLK|Host — Clock|
|19|/RD|I|PRPHRWCTL|Peripheral — Read data|
|20|MO|O|PRPHMOT|Peripheral — Motor On|
|21|WG|O|PRPHRWCTL|Peripheral — Write Gate|
|22|WD|O|PRPHRWCTL|Peripheral — Data to Write|
|23|/TR00|I|PRPHGDNG|Peripheral — Track 00 pulse|
|24|/IP|I|PRPHGDNG|Peripheral — Index Pulse|
|25|/WPRT|I|PRPHRWCTL|Peripheral — Write Protect|
|26|/DDEN|I|HSTCLK|Host — Double Density Enable|
|27|DRQ|O|HSTINT|Host — Data Request|
|28|INTRQ|O|HSTINT|Host — Interrupt Request|

### Pin groups

|Group id|Rank|Comment|
|---|---|---|
|HSTCLK|10|Host — timing and control|
|HSTSYS|20|Host — system control|
|HSTCTL|30|Host — bus control|
|HSTINT|40|Host — interrupt signals|
|HSTADDR|50|Host — register address|
|PRPHMOT|60|Peripheral — Motor control|
|PRPHGDNG|70|Peripheral — Guiding signals|
|PRPHRWCTL|80|Peripheral — Read/write control|
|HSTDAT|1000|Host — data bus|
