$date
	Sat Oct 22 23:21:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#682199
b1110 !
1"
#682202
b1110 &
b1110 %
1$
#682203
0"
#682206
b111 &
b111 %
#682210
b10110 &
b10110 %
#682214
b1011 &
b1011 %
#682218
b100010 &
b100010 %
#682222
b10001 &
b10001 %
#682226
b110100 &
b110100 %
#682230
b11010 &
b11010 %
#682234
b1101 &
b1101 %
#682238
b101000 &
b101000 %
#682242
b10100 &
b10100 %
#682246
b1010 &
b1010 %
#682250
b101 &
b101 %
#682254
b10000 &
b10000 %
#682258
b1000 &
b1000 %
#682262
b100 &
b100 %
#682266
b10 &
b10 %
#682270
b1 &
1#
b1 %
#682274
b0 &
b0 %
0#
0$
#1692781
b10100 !
1"
#1692782
b10100 &
b10100 %
1$
#1692783
0"
#1692786
b1010 &
b1010 %
#1692790
b101 &
b101 %
#1692794
b10000 &
b10000 %
#1692798
b1000 &
b1000 %
#1692802
b100 &
b100 %
#1692806
b10 &
b10 %
#1692810
b1 &
b1 %
1#
#1692814
b0 &
0#
b0 %
0$
#2666371
1"
#2666374
b10100 &
b10100 %
1$
#2666375
0"
#2666378
b1010 &
b1010 %
#2666382
b101 &
b101 %
#2666386
b10000 &
b10000 %
#2666390
b1000 &
b1000 %
#2666394
b100 &
b100 %
#2666398
b10 &
b10 %
#2666402
b1 &
b1 %
1#
#2666406
b0 &
0#
b0 %
0$
#4500012
