{"Source Block": ["oh/elink/dv/elink_e16_model.v@2952:2962@HdlStmAssign", "   // # Receiver channels instantiation  \n   // ################################################\n\n   //# All the received transactions will be issued on channel0 or channel3 only\n   assign c0_fifo_access_rlc = c0_fifo_access | c1_fifo_access;\n   assign c3_fifo_access_rlc = c2_fifo_access | c3_fifo_access;\n\n   /*link_rxi_double_channel AUTO_TEMPLATE (\n                       .fifo_full_rlc   (@\"(substring vl-cell-name 0 2)\"_fifo_full_rlc),\n                       .\\(.*\\)_out      (@\"(substring vl-cell-name 0 2)\"_\\1_out[]),\n                       .emesh_wait_in   (@\"(substring vl-cell-name 0 2)\"_emesh_wait_in),\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2951:2961", "   // ################################################\n   // # Receiver channels instantiation  \n   // ################################################\n\n   //# All the received transactions will be issued on channel0 or channel3 only\n   assign c0_fifo_access_rlc = c0_fifo_access | c1_fifo_access;\n   assign c3_fifo_access_rlc = c2_fifo_access | c3_fifo_access;\n\n   /*link_rxi_double_channel AUTO_TEMPLATE (\n                       .fifo_full_rlc   (@\"(substring vl-cell-name 0 2)\"_fifo_full_rlc),\n                       .\\(.*\\)_out      (@\"(substring vl-cell-name 0 2)\"_\\1_out[]),\n"]], "Diff Content": {"Delete": [[2957, "   assign c3_fifo_access_rlc = c2_fifo_access | c3_fifo_access;\n"]], "Add": [[2957, "   assign last_tran = (launch_pointer[2:0] == 3'b110);\n"], [2957, "   assign launch_pointer_incr[2:0] = last_tran ? 3'b000 : (launch_pointer[2:0] + 3'b001);\n"]]}}