{
    "mults_auto_none/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 110.1,
        "elaboration_time(ms)": 88.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.1,
        "synthesis_time(ms)": 90.5,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "mults_auto_none/bm_base_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 96.1,
        "elaboration_time(ms)": 91.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.2,
        "synthesis_time(ms)": 93.3,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "mults_auto_none/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 91.9,
        "elaboration_time(ms)": 62.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.3,
        "synthesis_time(ms)": 68.4,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1866,
        "latch": 72,
        "generic logic size": 4,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 1866,
        "Total Node": 1939
    },
    "mults_auto_none/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 77.2,
        "elaboration_time(ms)": 64.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.2,
        "synthesis_time(ms)": 72.7,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1866,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 1866,
        "Total Node": 1939
    },
    "mults_auto_none/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 100.8,
        "elaboration_time(ms)": 77.1,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 3.2,
        "synthesis_time(ms)": 80.5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 932,
        "latch": 54,
        "Adder": 78,
        "generic logic size": 4,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 932,
        "Total Node": 1065
    },
    "mults_auto_none/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 88.2,
        "elaboration_time(ms)": 81,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.6,
        "synthesis_time(ms)": 84.6,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1089,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 1089,
        "Total Node": 1144
    },
    "mults_auto_none/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 77.9,
        "elaboration_time(ms)": 58,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 59,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 233,
        "latch": 54,
        "Adder": 50,
        "generic logic size": 4,
        "Longest Path": 30,
        "Average Path": 4,
        "Estimated LUTs": 233,
        "Total Node": 338
    },
    "mults_auto_none/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 62.7,
        "elaboration_time(ms)": 59.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 60.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 337,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 337,
        "Total Node": 392
    },
    "mults_auto_none/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 98.5,
        "elaboration_time(ms)": 80.1,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 82.6,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 678,
        "latch": 108,
        "Adder": 74,
        "generic logic size": 4,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 678,
        "Total Node": 861
    },
    "mults_auto_none/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 75.4,
        "elaboration_time(ms)": 69,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.8,
        "synthesis_time(ms)": 71.8,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 820,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 820,
        "Total Node": 929
    },
    "mults_auto_none/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 117.7,
        "elaboration_time(ms)": 91.5,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 4.8,
        "synthesis_time(ms)": 96.5,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1398,
        "latch": 54,
        "Adder": 106,
        "generic logic size": 4,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 1398,
        "Total Node": 1559
    },
    "mults_auto_none/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 90.5,
        "elaboration_time(ms)": 80.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.5,
        "synthesis_time(ms)": 85.9,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1608,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 1608,
        "Total Node": 1663
    },
    "mults_auto_none/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 46.1,
        "elaboration_time(ms)": 28.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 28.6,
        "Pi": 8,
        "Po": 8,
        "logic element": 18,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "mults_auto_none/multiply_hard_block/k6_N10_40nm": {
        "test_name": "mults_auto_none/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 33.6,
        "elaboration_time(ms)": 31.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.9,
        "Pi": 8,
        "Po": 8,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "mults_auto_none/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 40.9,
        "elaboration_time(ms)": 24.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 25,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "mults_auto_none/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_none/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 28,
        "elaboration_time(ms)": 26.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 26.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
