Verilog implementation of RAM (single and dual port) and ROM memories using behavioral modeling. Designed and simulated using Xilinx/AMD Vivado
