<profile>

<section name = "Vivado HLS Report for 'compute'" level="0">
<item name = "Date">Tue Dec  6 11:23:28 2016
</item>
<item name = "Version">2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">6.67, 7.90, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, 66, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 794</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 2494, 2516</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 899</column>
<column name="Register">-, -, 686, -</column>
<column name="ShiftMemory">-, -, 0, 292</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 2, 8</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="image_filter_urem_26ns_26ns_26_29_U50">image_filter_urem_26ns_26ns_26_29, 0, 0, 1247, 1258</column>
<column name="image_filter_urem_26ns_26ns_26_29_U51">image_filter_urem_26ns_26ns_26_29, 0, 0, 1247, 1258</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="bottom_1_reg_1157">0, 64, 32, 0</column>
<column name="exitcond_reg_1101">0, 2, 1, 0</column>
<column name="not_reg_1169">0, 2, 1, 0</column>
<column name="or_cond9_reg_1173">0, 2, 1, 0</column>
<column name="right_1_reg_1150">0, 64, 32, 0</column>
<column name="sel_tmp_reg_1196">0, 1, 1, 0</column>
<column name="t_V_reg_430">0, 12, 12, 0</column>
<column name="tmp_10_reg_1187">0, 1, 1, 0</column>
<column name="tmp_24_reg_1110">0, 16, 8, 0</column>
<column name="tmp_25_reg_1116">0, 64, 32, 0</column>
<column name="tmp_27_reg_1128">0, 64, 32, 0</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="bottom_1_fu_807_p2">+, 0, 0, 32, 32, 7</column>
<column name="error_1_fu_1010_p2">+, 0, 0, 32, 32, 1</column>
<column name="i_V_fu_723_p2">+, 0, 0, 12, 12, 1</column>
<column name="j_V_fu_751_p2">+, 0, 0, 12, 12, 1</column>
<column name="op2_assign_fu_687_p2">+, 0, 0, 13, 13, 2</column>
<column name="op2_assign_s_fu_697_p2">+, 0, 0, 13, 13, 2</column>
<column name="right_1_fu_793_p2">+, 0, 0, 32, 32, 7</column>
<column name="xx_1_fu_932_p2">+, 0, 0, 32, 32, 1</column>
<column name="yy_1_fu_977_p2">+, 0, 0, 32, 32, 1</column>
<column name="index_assign_fu_960_p2">-, 0, 0, 32, 6, 32</column>
<column name="tmp_1_fu_773_p2">-, 0, 0, 6, 6, 6</column>
<column name="tmp_2_fu_788_p2">-, 0, 0, 32, 32, 32</column>
<column name="tmp_3_fu_779_p2">-, 0, 0, 6, 6, 6</column>
<column name="tmp_4_fu_802_p2">-, 0, 0, 32, 32, 32</column>
<column name="tmp_5_fu_871_p2">-, 0, 0, 32, 32, 32</column>
<column name="tmp_6_fu_813_p2">-, 0, 0, 32, 32, 32</column>
<column name="error_2_fu_1016_p3">Select, 0, 0, 32, 1, 32</column>
<column name="xx_2_fu_944_p3">Select, 0, 0, 32, 1, 1</column>
<column name="yy_2_fu_983_p3">Select, 0, 0, 32, 1, 32</column>
<column name="or_cond9_fu_861_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_1005_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp_fu_912_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_855_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond4_fu_718_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="exitcond_fu_746_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="not1_fu_741_p2">icmp, 0, 0, 16, 13, 13</column>
<column name="not2_fu_850_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="not3_fu_907_p2">icmp, 0, 0, 16, 13, 13</column>
<column name="not7_fu_846_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="not_fu_827_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="tmp_10_fu_889_p2">icmp, 0, 0, 16, 13, 1</column>
<column name="tmp_12_fu_921_p2">icmp, 0, 0, 16, 13, 1</column>
<column name="tmp_13_fu_972_p2">icmp, 0, 0, 8, 8, 1</column>
<column name="tmp_14_fu_938_p2">icmp, 0, 0, 40, 32, 7</column>
<column name="ult_fu_835_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="ap_sig_bdd_247">or, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_292">or, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_95">or, 0, 0, 2, 1, 1</column>
<column name="rev_fu_840_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_reg_phiprechg_p_Val2_s_reg_442pp0_it64">767, 44, 59, 2596</column>
<column name="error_fu_316">32, 2, 32, 64</column>
<column name="t_V_6_reg_419">12, 2, 12, 24</column>
<column name="t_V_phi_fu_434_p4">12, 2, 12, 24</column>
<column name="t_V_reg_430">12, 2, 12, 24</column>
<column name="xx_fu_324">32, 2, 32, 64</column>
<column name="yy_fu_320">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 2, 0</column>
<column name="ap_done_reg">1, 1, 0</column>
<column name="ap_reg_phiprechg_p_Val2_s_reg_442pp0_it64">59, 64, 5</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it10">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it11">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it12">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it13">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it14">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it15">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it16">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it17">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it18">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it19">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it20">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it21">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it22">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it23">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it24">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it25">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it26">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it27">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it28">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it29">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it30">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it31">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it32">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it33">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it34">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it35">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it36">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it37">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it38">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it39">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it40">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it41">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it42">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it43">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it44">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it45">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it46">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it47">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it48">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it49">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it50">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it51">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it52">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it53">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it54">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it55">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it56">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it57">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it58">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it59">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it60">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it61">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it62">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it63">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it64">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it65">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it8">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it9">1, 1, 0</column>
<column name="ap_reg_ppstg_tmp_12_reg_1206_pp0_it63">1, 1, 0</column>
<column name="bottom_1_reg_1157">32, 32, 0</column>
<column name="error_fu_316">32, 32, 0</column>
<column name="exitcond_reg_1101">1, 1, 0</column>
<column name="i_V_reg_1080">12, 12, 0</column>
<column name="index_assign_reg_1220">32, 32, 0</column>
<column name="j_V_reg_1105">12, 12, 0</column>
<column name="not1_reg_1096">1, 1, 0</column>
<column name="not_reg_1169">1, 1, 0</column>
<column name="op2_assign_reg_1067">13, 13, 0</column>
<column name="op2_assign_s_reg_1072">13, 13, 0</column>
<column name="or_cond9_reg_1173">1, 1, 0</column>
<column name="right_1_reg_1150">32, 32, 0</column>
<column name="sc_x_reg_1177">26, 26, 0</column>
<column name="sc_y_reg_1164">26, 26, 0</column>
<column name="sel_tmp_reg_1196">1, 1, 0</column>
<column name="t_V_6_reg_419">12, 12, 0</column>
<column name="t_V_reg_430">12, 12, 0</column>
<column name="tmp_10_reg_1187">1, 1, 0</column>
<column name="tmp_12_reg_1206">1, 1, 0</column>
<column name="tmp_13_reg_1228">1, 1, 0</column>
<column name="tmp_14_reg_1215">1, 1, 0</column>
<column name="tmp_1_reg_1140">6, 6, 0</column>
<column name="tmp_21_reg_1201">13, 13, 0</column>
<column name="tmp_24_cast_reg_1091">12, 26, 14</column>
<column name="tmp_24_reg_1110">8, 8, 0</column>
<column name="tmp_25_reg_1116">32, 32, 0</column>
<column name="tmp_26_reg_1123">32, 32, 0</column>
<column name="tmp_27_reg_1128">32, 32, 0</column>
<column name="tmp_28_reg_1135">32, 32, 0</column>
<column name="tmp_3_reg_1145">6, 6, 0</column>
<column name="tmp_reg_1182">13, 13, 0</column>
<column name="tmp_s_reg_1085">12, 32, 20</column>
<column name="xx_fu_324">32, 32, 0</column>
<column name="xx_load_1_reg_1210">32, 32, 0</column>
<column name="yy_fu_320">32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, , compute, return value</column>
<column name="ap_rst">in, 1, , compute, return value</column>
<column name="ap_start">in, 1, , compute, return value</column>
<column name="ap_done">out, 1, , compute, return value</column>
<column name="ap_continue">in, 1, , compute, return value</column>
<column name="ap_idle">out, 1, , compute, return value</column>
<column name="ap_ready">out, 1, , compute, return value</column>
<column name="src_rows_V_read">in, 12, ap_none, src_rows_V_read, scalar</column>
<column name="src_cols_V_read">in, 12, ap_none, src_cols_V_read, scalar</column>
<column name="src_data_stream_0_V_dout">in, 8, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_empty_n">in, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_read">out, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="out_data_stream_0_V_din">out, 8, ap_fifo, out_data_stream_0_V, pointer</column>
<column name="out_data_stream_0_V_full_n">in, 1, ap_fifo, out_data_stream_0_V, pointer</column>
<column name="out_data_stream_0_V_write">out, 1, ap_fifo, out_data_stream_0_V, pointer</column>
<column name="bb_top_V_dout">in, 32, ap_fifo, bb_top_V, pointer</column>
<column name="bb_top_V_empty_n">in, 1, ap_fifo, bb_top_V, pointer</column>
<column name="bb_top_V_read">out, 1, ap_fifo, bb_top_V, pointer</column>
<column name="bb_bottom_V_dout">in, 32, ap_fifo, bb_bottom_V, pointer</column>
<column name="bb_bottom_V_empty_n">in, 1, ap_fifo, bb_bottom_V, pointer</column>
<column name="bb_bottom_V_read">out, 1, ap_fifo, bb_bottom_V, pointer</column>
<column name="bb_left_V_dout">in, 32, ap_fifo, bb_left_V, pointer</column>
<column name="bb_left_V_empty_n">in, 1, ap_fifo, bb_left_V, pointer</column>
<column name="bb_left_V_read">out, 1, ap_fifo, bb_left_V, pointer</column>
<column name="bb_right_V_dout">in, 32, ap_fifo, bb_right_V, pointer</column>
<column name="bb_right_V_empty_n">in, 1, ap_fifo, bb_right_V, pointer</column>
<column name="bb_right_V_read">out, 1, ap_fifo, bb_right_V, pointer</column>
<column name="bb_top2_V_din">out, 32, ap_fifo, bb_top2_V, pointer</column>
<column name="bb_top2_V_full_n">in, 1, ap_fifo, bb_top2_V, pointer</column>
<column name="bb_top2_V_write">out, 1, ap_fifo, bb_top2_V, pointer</column>
<column name="bb_bottom2_V_din">out, 32, ap_fifo, bb_bottom2_V, pointer</column>
<column name="bb_bottom2_V_full_n">in, 1, ap_fifo, bb_bottom2_V, pointer</column>
<column name="bb_bottom2_V_write">out, 1, ap_fifo, bb_bottom2_V, pointer</column>
<column name="bb_left2_V_din">out, 32, ap_fifo, bb_left2_V, pointer</column>
<column name="bb_left2_V_full_n">in, 1, ap_fifo, bb_left2_V, pointer</column>
<column name="bb_left2_V_write">out, 1, ap_fifo, bb_left2_V, pointer</column>
<column name="bb_right2_V_din">out, 32, ap_fifo, bb_right2_V, pointer</column>
<column name="bb_right2_V_full_n">in, 1, ap_fifo, bb_right2_V, pointer</column>
<column name="bb_right2_V_write">out, 1, ap_fifo, bb_right2_V, pointer</column>
<column name="err_V_din">out, 32, ap_fifo, err_V, pointer</column>
<column name="err_V_full_n">in, 1, ap_fifo, err_V, pointer</column>
<column name="err_V_write">out, 1, ap_fifo, err_V, pointer</column>
<column name="val_V_V_din">out, 1, ap_fifo, val_V_V, pointer</column>
<column name="val_V_V_full_n">in, 1, ap_fifo, val_V_V, pointer</column>
<column name="val_V_V_write">out, 1, ap_fifo, val_V_V, pointer</column>
</table>
</item>
</section>
</profile>
