{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556843192298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556843192303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 19:26:32 2019 " "Processing started: Thu May 02 19:26:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556843192303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843192303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CalcBlock -c CalcBlock " "Command: quartus_map --read_settings_files=on --write_settings_files=off CalcBlock -c CalcBlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843192303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556843193038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556843193038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calcblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CalcBlock " "Found entity 1: CalcBlock" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556843200733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843200733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CalcBlock " "Elaborating entity \"CalcBlock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556843200883 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R1\[4..0\] R " "Bus \"R1\[4..0\]\" found using same base name as \"R\", which might lead to a name conflict." {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1556843200903 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R2\[4..0\] R " "Bus \"R2\[4..0\]\" found using same base name as \"R\", which might lead to a name conflict." {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1556843200903 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R3\[4..0\] R " "Bus \"R3\[4..0\]\" found using same base name as \"R\", which might lead to a name conflict." {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } { 272 528 688 432 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1556843200903 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[4..0\] R4..0 " "Converted element name(s) from \"R\[4..0\]\" to \"R4..0\"" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 272 528 688 432 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843200903 ""}  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 272 528 688 432 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843200903 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[4..0\] R14..0 " "Converted element name(s) from \"R1\[4..0\]\" to \"R14..0\"" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 272 528 688 432 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843200903 ""}  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 272 528 688 432 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843200903 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R2 " "Converted elements in bus name \"R2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R2\[4..0\] R24..0 " "Converted element name(s) from \"R2\[4..0\]\" to \"R24..0\"" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 272 528 688 432 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843200903 ""}  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 272 528 688 432 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843200903 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R3 " "Converted elements in bus name \"R3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R3\[4..0\] R34..0 " "Converted element name(s) from \"R3\[4..0\]\" to \"R34..0\"" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 272 528 688 432 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843200903 ""}  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 272 528 688 432 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843200903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.bdf 1 1 " "Using design file fsm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556843201033 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556843201033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst\"" {  } { { "CalcBlock.bdf" "inst" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 272 528 688 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556843201033 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "out " "Converted elements in bus name \"out\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[1\] out1 " "Converted element name(s) from \"out\[1\]\" to \"out1\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 120 576 768 137 "out\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[0\] out0 " "Converted element name(s) from \"out\[0\]\" to \"out0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 136 576 768 153 "out\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[4..0\] out4..0 " "Converted element name(s) from \"out\[4..0\]\" to \"out4..0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 148 551 576 186 "out\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[2\] out2 " "Converted element name(s) from \"out\[2\]\" to \"out2\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 152 576 768 169 "out\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[3\] out3 " "Converted element name(s) from \"out\[3\]\" to \"out3\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 168 576 768 185 "out\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[4\] out4 " "Converted element name(s) from \"out\[4\]\" to \"out4\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 184 576 768 201 "out\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[1\] out1 " "Converted element name(s) from \"out\[1\]\" to \"out1\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 288 576 768 305 "out\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[0\] out0 " "Converted element name(s) from \"out\[0\]\" to \"out0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 304 576 768 321 "out\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[2\] out2 " "Converted element name(s) from \"out\[2\]\" to \"out2\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 320 576 768 337 "out\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[3\] out3 " "Converted element name(s) from \"out\[3\]\" to \"out3\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 336 576 768 353 "out\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[4\] out4 " "Converted element name(s) from \"out\[4\]\" to \"out4\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 352 576 768 369 "out\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[1\] out1 " "Converted element name(s) from \"out\[1\]\" to \"out1\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 456 584 768 473 "out\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[0\] out0 " "Converted element name(s) from \"out\[0\]\" to \"out0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 472 584 768 489 "out\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[2\] out2 " "Converted element name(s) from \"out\[2\]\" to \"out2\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 488 584 768 505 "out\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[3\] out3 " "Converted element name(s) from \"out\[3\]\" to \"out3\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 504 584 768 521 "out\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[4\] out4 " "Converted element name(s) from \"out\[4\]\" to \"out4\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 520 576 768 537 "out\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[1\] out1 " "Converted element name(s) from \"out\[1\]\" to \"out1\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 624 584 768 641 "out\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[0\] out0 " "Converted element name(s) from \"out\[0\]\" to \"out0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 640 584 768 657 "out\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[2\] out2 " "Converted element name(s) from \"out\[2\]\" to \"out2\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 656 584 768 673 "out\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[3\] out3 " "Converted element name(s) from \"out\[3\]\" to \"out3\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 672 584 768 689 "out\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[4\] out4 " "Converted element name(s) from \"out\[4\]\" to \"out4\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 688 576 768 705 "out\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201043 ""}  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 120 576 768 137 "out\[1\]" "" } { 136 576 768 153 "out\[0\]" "" } { 148 551 576 186 "out\[4..0\]" "" } { 152 576 768 169 "out\[2\]" "" } { 168 576 768 185 "out\[3\]" "" } { 184 576 768 201 "out\[4\]" "" } { 288 576 768 305 "out\[1\]" "" } { 304 576 768 321 "out\[0\]" "" } { 320 576 768 337 "out\[2\]" "" } { 336 576 768 353 "out\[3\]" "" } { 352 576 768 369 "out\[4\]" "" } { 456 584 768 473 "out\[1\]" "" } { 472 584 768 489 "out\[0\]" "" } { 488 584 768 505 "out\[2\]" "" } { 504 584 768 521 "out\[3\]" "" } { 520 576 768 537 "out\[4\]" "" } { 624 584 768 641 "out\[1\]" "" } { 640 584 768 657 "out\[0\]" "" } { 656 584 768 673 "out\[2\]" "" } { 672 584 768 689 "out\[3\]" "" } { 688 576 768 705 "out\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843201043 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Out0 " "Converted elements in bus name \"Out0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Out0\[4..0\] Out04..0 " "Converted element name(s) from \"Out0\[4..0\]\" to \"Out04..0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 200 976 1152 216 "Out0\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201053 ""}  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 200 976 1152 216 "Out0\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Out1 " "Converted elements in bus name \"Out1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Out1\[4..0\] Out14..0 " "Converted element name(s) from \"Out1\[4..0\]\" to \"Out14..0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 352 976 1152 368 "Out1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201053 ""}  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 352 976 1152 368 "Out1\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Out2 " "Converted elements in bus name \"Out2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Out2\[4..0\] Out24..0 " "Converted element name(s) from \"Out2\[4..0\]\" to \"Out24..0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 520 984 1160 536 "Out2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201053 ""}  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 520 984 1160 536 "Out2\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Out3 " "Converted elements in bus name \"Out3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Out3\[4..0\] Out34..0 " "Converted element name(s) from \"Out3\[4..0\]\" to \"Out34..0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 672 992 1168 688 "Out3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201053 ""}  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 672 992 1168 688 "Out3\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[4..0\] R4..0 " "Converted element name(s) from \"R\[4..0\]\" to \"R4..0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 56 64 232 72 "R\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201053 ""}  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 56 64 232 72 "R\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[4..0\] R14..0 " "Converted element name(s) from \"R1\[4..0\]\" to \"R14..0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 264 64 232 280 "R1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201053 ""}  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 264 64 232 280 "R1\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R2 " "Converted elements in bus name \"R2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R2\[4..0\] R24..0 " "Converted element name(s) from \"R2\[4..0\]\" to \"R24..0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 432 64 232 448 "R2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201053 ""}  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 432 64 232 448 "R2\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R3 " "Converted elements in bus name \"R3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R3\[4..0\] R34..0 " "Converted element name(s) from \"R3\[4..0\]\" to \"R34..0\"" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 632 64 232 648 "R3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201053 ""}  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 632 64 232 648 "R3\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Out04 " "Pin \"Out04\" is missing source" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 200 976 1152 216 "Out0\[4..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Out03 " "Pin \"Out03\" is missing source" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 200 976 1152 216 "Out0\[4..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Out02 " "Pin \"Out02\" is missing source" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 200 976 1152 216 "Out0\[4..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Out01 " "Pin \"Out01\" is missing source" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 200 976 1152 216 "Out0\[4..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Out00 " "Pin \"Out00\" is missing source" {  } { { "fsm.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 200 976 1152 216 "Out0\[4..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1556843201053 ""}
{ "Warning" "WSGN_SEARCH_FILE" "5bitregister.bdf 1 1 " "Using design file 5bitregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5BitRegister " "Found entity 1: 5BitRegister" {  } { { "5bitregister.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/5bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556843201193 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556843201193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5BitRegister FSM:inst\|5BitRegister:inst " "Elaborating entity \"5BitRegister\" for hierarchy \"FSM:inst\|5BitRegister:inst\"" {  } { { "fsm.bdf" "inst" { Schematic "U:/281/Digital-Calculator/CalcBlock/fsm.bdf" { { 72 768 864 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556843201193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerswitchoralu.v 1 1 " "Using design file registerswitchoralu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSwitchorALU " "Found entity 1: RegisterSwitchorALU" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556843201293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556843201293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSwitchorALU RegisterSwitchorALU:inst2 " "Elaborating entity \"RegisterSwitchorALU\" for hierarchy \"RegisterSwitchorALU:inst2\"" {  } { { "CalcBlock.bdf" "inst2" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 224 872 1040 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556843201303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 registerswitchoralu.v(78) " "Verilog HDL assignment warning at registerswitchoralu.v(78): truncated value with size 32 to match size of target (5)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 registerswitchoralu.v(79) " "Verilog HDL assignment warning at registerswitchoralu.v(79): truncated value with size 32 to match size of target (5)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 registerswitchoralu.v(80) " "Verilog HDL assignment warning at registerswitchoralu.v(80): truncated value with size 32 to match size of target (5)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 registerswitchoralu.v(81) " "Verilog HDL assignment warning at registerswitchoralu.v(81): truncated value with size 32 to match size of target (5)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0 registerswitchoralu.v(15) " "Verilog HDL Always Construct warning at registerswitchoralu.v(15): inferring latch(es) for variable \"R0\", which holds its previous value in one or more paths through the always construct" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3 registerswitchoralu.v(15) " "Verilog HDL Always Construct warning at registerswitchoralu.v(15): inferring latch(es) for variable \"R3\", which holds its previous value in one or more paths through the always construct" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2 registerswitchoralu.v(15) " "Verilog HDL Always Construct warning at registerswitchoralu.v(15): inferring latch(es) for variable \"R2\", which holds its previous value in one or more paths through the always construct" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1 registerswitchoralu.v(15) " "Verilog HDL Always Construct warning at registerswitchoralu.v(15): inferring latch(es) for variable \"R1\", which holds its previous value in one or more paths through the always construct" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] registerswitchoralu.v(15) " "Inferred latch for \"R1\[0\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] registerswitchoralu.v(15) " "Inferred latch for \"R1\[1\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] registerswitchoralu.v(15) " "Inferred latch for \"R1\[2\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] registerswitchoralu.v(15) " "Inferred latch for \"R1\[3\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] registerswitchoralu.v(15) " "Inferred latch for \"R1\[4\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] registerswitchoralu.v(15) " "Inferred latch for \"R2\[0\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] registerswitchoralu.v(15) " "Inferred latch for \"R2\[1\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] registerswitchoralu.v(15) " "Inferred latch for \"R2\[2\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] registerswitchoralu.v(15) " "Inferred latch for \"R2\[3\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] registerswitchoralu.v(15) " "Inferred latch for \"R2\[4\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] registerswitchoralu.v(15) " "Inferred latch for \"R3\[0\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] registerswitchoralu.v(15) " "Inferred latch for \"R3\[1\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] registerswitchoralu.v(15) " "Inferred latch for \"R3\[2\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] registerswitchoralu.v(15) " "Inferred latch for \"R3\[3\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] registerswitchoralu.v(15) " "Inferred latch for \"R3\[4\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] registerswitchoralu.v(15) " "Inferred latch for \"R0\[0\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] registerswitchoralu.v(15) " "Inferred latch for \"R0\[1\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] registerswitchoralu.v(15) " "Inferred latch for \"R0\[2\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] registerswitchoralu.v(15) " "Inferred latch for \"R0\[3\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] registerswitchoralu.v(15) " "Inferred latch for \"R0\[4\]\" at registerswitchoralu.v(15)" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843201323 "|CalcBlock|RegisterSwitchorALU:inst2"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RegisterSwitchorALU:inst2\|R3\[0\] RegisterSwitchorALU:inst2\|R3\[1\] " "Duplicate LATCH primitive \"RegisterSwitchorALU:inst2\|R3\[0\]\" merged with LATCH primitive \"RegisterSwitchorALU:inst2\|R3\[1\]\"" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1556843201933 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1556843201933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterSwitchorALU:inst2\|R1\[0\] " "Latch RegisterSwitchorALU:inst2\|R1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 184 0 168 200 "OP\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556843201933 ""}  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556843201933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterSwitchorALU:inst2\|R2\[1\] " "Latch RegisterSwitchorALU:inst2\|R2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 184 0 168 200 "OP\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556843201933 ""}  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556843201933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterSwitchorALU:inst2\|R3\[1\] " "Latch RegisterSwitchorALU:inst2\|R3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 184 0 168 200 "OP\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556843201933 ""}  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/CalcBlock/registerswitchoralu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556843201933 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[4\] GND " "Pin \"R0\[4\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 696 712 552 "R0\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[3\] GND " "Pin \"R0\[3\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 696 712 552 "R0\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[2\] GND " "Pin \"R0\[2\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 696 712 552 "R0\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[1\] GND " "Pin \"R0\[1\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 696 712 552 "R0\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[0\] GND " "Pin \"R0\[0\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 696 712 552 "R0\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[4\] GND " "Pin \"R1\[4\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 720 736 552 "R1\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[3\] GND " "Pin \"R1\[3\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 720 736 552 "R1\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[2\] GND " "Pin \"R1\[2\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 720 736 552 "R1\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[1\] GND " "Pin \"R1\[1\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 720 736 552 "R1\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[4\] GND " "Pin \"R2\[4\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 744 760 552 "R2\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[3\] GND " "Pin \"R2\[3\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 744 760 552 "R2\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[2\] GND " "Pin \"R2\[2\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 744 760 552 "R2\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[0\] GND " "Pin \"R2\[0\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 744 760 552 "R2\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R3\[4\] GND " "Pin \"R3\[4\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 768 784 552 "R3\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R3\[3\] GND " "Pin \"R3\[3\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 768 784 552 "R3\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R3\[2\] GND " "Pin \"R3\[2\]\" is stuck at GND" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 376 768 784 552 "R3\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556843201933 "|CalcBlock|R3[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556843201933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556843202003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556843202734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556843202734 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 136 0 168 152 "Clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556843202934 "|CalcBlock|Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "CalcBlock.bdf" "" { Schematic "U:/281/Digital-Calculator/CalcBlock/CalcBlock.bdf" { { 240 0 168 256 "Reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556843202934 "|CalcBlock|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556843202934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556843202934 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556843202934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556843202934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556843202934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556843203014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 19:26:43 2019 " "Processing ended: Thu May 02 19:26:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556843203014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556843203014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556843203014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556843203014 ""}
