<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-656] Deadlocks can occur since process read_data is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.&#xA;Resolution: For help on HLS 200-656 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-656.html" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:11:04.445-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:11:04.358-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x10' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:10:51.952-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d192_A' is changed to 'fifo_w8_d192_A_x1' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:10:51.903-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x9' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:10:41.997-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d96_S' is changed to 'fifo_w8_d96_S_x1' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:10:41.967-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x8' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:10:34.794-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d64_S' is changed to 'fifo_w8_d64_S_x1' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:10:34.772-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x7' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:10:22.725-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d192_A' is changed to 'fifo_w8_d192_A_x0' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:10:22.686-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x6' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:10:13.666-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d96_S' is changed to 'fifo_w8_d96_S_x0' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:10:13.641-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x5' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:10:06.823-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d64_S' is changed to 'fifo_w8_d64_S_x0' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:10:06.803-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x4' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:55.491-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d192_A' is changed to 'fifo_w8_d192_A_x' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:55.454-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x3' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:46.643-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d96_S' is changed to 'fifo_w8_d96_S_x' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:46.619-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x2' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:40.218-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d64_S' is changed to 'fifo_w8_d64_S_x' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:40.200-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x1' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:29.681-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x0' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:21.279-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x' due to conflict." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:15.660-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_rescale_add_residual_64u_96u_29_U0 (from split_strm_64u_96u_U0 to rescale_add_residual_64u_96u_29_U0) to 4 to improve performance and/or avoid deadlocks." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:07.159-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_rescale_add_residual_64u_96u_23_U0 (from split_strm_64u_96u_22_U0 to rescale_add_residual_64u_96u_23_U0) to 5 to improve performance and/or avoid deadlocks." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:07.045-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_rescale_add_residual_64u_96u_21_U0 (from split_strm_64u_96u_18_U0 to rescale_add_residual_64u_96u_21_U0) to 4 to improve performance and/or avoid deadlocks." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:07.037-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_rescale_add_residual_64u_96u_17_U0 (from split_strm_64u_96u_13_U0 to rescale_add_residual_64u_96u_17_U0) to 5 to improve performance and/or avoid deadlocks." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:07.027-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_rescale_add_residual_64u_96u_12_U0 (from split_strm_64u_96u_9_U0 to rescale_add_residual_64u_96u_12_U0) to 4 to improve performance and/or avoid deadlocks." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:07.018-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_rescale_add_residual_64u_96u_8_U0 (from split_strm_64u_96u_4_U0 to rescale_add_residual_64u_96u_8_U0) to 5 to improve performance and/or avoid deadlocks." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:07.009-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_rescale_add_residual_64u_96u_3_U0 (from split_strm_64u_96u_2_U0 to rescale_add_residual_64u_96u_3_U0) to 4 to improve performance and/or avoid deadlocks." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:07.000-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_rescale_add_residual_64u_96u_U0 (from split_strm_64u_96u_1_U0 to rescale_add_residual_64u_96u_U0) to 5 to improve performance and/or avoid deadlocks." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:09:06.992-0500" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'matmul_partial_unroll&lt;1u, 96u, 10u>' to 'matmul_partial_unroll_1u_96u_10u_s'." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:07:50.218-0500" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_x_col_lp.358' to 'dataflow_in_loop_x_col_lp_358'." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:07:49.980-0500" type="Warning"/>
      </synLog>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:01:59 ; elapsed = 00:00:36 . Memory (MB): peak = 10525.035 ; gain = 695.957 ; free physical = 220585 ; free virtual = 239605" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:50:33.663-0500" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:46:34.183-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Post Restoration Checksum: NetGraph: b7f5a23c | NumContArr: 2f9610c1 | Constraints: 8a4de60a | Timing: 0&#xA;Phase 1 Build RT Design | Checksum: 171d99907&#xA;&#xA;&#xA;Time (s): cpu = 00:01:20 ; elapsed = 00:00:22 . Memory (MB): peak = 8715.496 ; gain = 0.000 ; free physical = 213813 ; free virtual = 232801&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Fix Topology Constraints&#xA;Phase 2.1 Fix Topology Constraints | Checksum: 171d99907&#xA;&#xA;&#xA;Time (s): cpu = 00:01:21 ; elapsed = 00:00:23 . Memory (MB): peak = 8715.496 ; gain = 0.000 ; free physical = 213804 ; free virtual = 232792&#xA;&#xA;&#xA;Phase 2.2 Pre Route Cleanup&#xA;Phase 2.2 Pre Route Cleanup | Checksum: 171d99907&#xA;&#xA;&#xA;Time (s): cpu = 00:01:22 ; elapsed = 00:00:24 . Memory (MB): peak = 8715.496 ; gain = 0.000 ; free physical = 213813 ; free virtual = 232801&#xA;&#xA;&#xA;Phase 2.3 Global Clock Net Routing&#xA; Number of Nodes with overlaps = 0&#xA;Phase 2.3 Global Clock Net Routing | Checksum: 1ad58f6d1&#xA;&#xA;&#xA;Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 8715.496 ; gain = 0.000 ; free physical = 213779 ; free virtual = 232766&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 24af21f1c&#xA;&#xA;&#xA;Time (s): cpu = 00:02:18 ; elapsed = 00:00:44 . Memory (MB): peak = 8715.496 ; gain = 0.000 ; free physical = 213691 ; free virtual = 232739" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:41:54.028-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:41:19.045-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:41:19.041-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:41:19.037-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:41:19.033-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:41:19.029-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:41:19.025-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:41:19.022-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:41:19.018-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_r_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_r_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:41:19.014-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:41:19.010-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:41:19.006-0500" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;&#xA;&#xA;Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 8707.492 ; gain = 0.000 ; free physical = 209055 ; free virtual = 228851" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:40:33.969-0500" type="Warning"/>
        <logs message="WARNING: [Common 17-210] 'write_hwdef' is deprecated.&#xA;[Sun Jun 16 13:29:03 2024] Launched impl_1...&#xA;Run output will be captured here: /media/SSD2/hls_projects/fpt24/unrolled/resmlp_strm/resmlp/solution1/impl/verilog/project.runs/impl_1/runme.log&#xA;launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 9730.922 ; gain = 48.023 ; free physical = 199908 ; free virtual = 220314&#xA;[Sun Jun 16 13:29:03 2024] Waiting for impl_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace&#xA;&#xA;&#xA;****** Vivado v2023.1 (64-bit)&#xA;  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023&#xA;  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023&#xA;  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace&#xA;Command: open_checkpoint /media/SSD2/hls_projects/fpt24/unrolled/resmlp_strm/resmlp/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:29:18.528-0500" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:04:10 ; elapsed = 00:01:07 . Memory (MB): peak = 6723.180 ; gain = 2317.059 ; free physical = 202889 ; free virtual = 223233" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:26:30.276-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3862.262 ; gain = 544.426 ; free physical = 204142 ; free virtual = 224329&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 4192.059 ; gain = 874.223 ; free physical = 203812 ; free virtual = 223999&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 4192.059 ; gain = 874.223 ; free physical = 203812 ; free virtual = 223999&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 4201.074 ; gain = 883.238 ; free physical = 203804 ; free virtual = 223991&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4215.949 ; gain = 898.113 ; free physical = 203813 ; free virtual = 223999&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4215.949 ; gain = 898.113 ; free physical = 203813 ; free virtual = 223999&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4215.949 ; gain = 898.113 ; free physical = 203813 ; free virtual = 223999&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4215.949 ; gain = 898.113 ; free physical = 203813 ; free virtual = 223999&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4215.949 ; gain = 898.113 ; free physical = 203813 ; free virtual = 223999&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4215.949 ; gain = 898.113 ; free physical = 203813 ; free virtual = 223999&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4215.949 ; gain = 898.113 ; free physical = 203813 ; free virtual = 223999&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 4215.949 ; gain = 813.301 ; free physical = 203812 ; free virtual = 223999&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4215.957 ; gain = 898.113 ; free physical = 203812 ; free virtual = 223999" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:24:34.928-0500" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Sun Jun 16 13:14:49 2024] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /media/SSD2/hls_projects/fpt24/unrolled/resmlp_strm/resmlp/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Sun Jun 16 13:14:49 2024] Launched synth_1...&#xA;Run output will be captured here: /media/SSD2/hls_projects/fpt24/unrolled/resmlp_strm/resmlp/solution1/impl/verilog/project.runs/synth_1/runme.log&#xA;[Sun Jun 16 13:14:49 2024] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2023.1 (64-bit)&#xA;  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023&#xA;  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023&#xA;  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace&#xA;create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2001.219 ; gain = 121.992 ; free physical = 206379 ; free virtual = 226565" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:24:04.890-0500" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-06-16 13:14:49 CDT&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:14:49.598-0500" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xA;#   }&#xA;# }&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xA;# assign_bd_address&#xA;Wrote  : &lt;/media/SSD2/hls_projects/fpt24/unrolled/resmlp_strm/resmlp/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;Verilog Output written to : /media/SSD2/hls_projects/fpt24/unrolled/resmlp_strm/resmlp/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xA;Verilog Output written to : /media/SSD2/hls_projects/fpt24/unrolled/resmlp_strm/resmlp/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xA;Verilog Output written to : /media/SSD2/hls_projects/fpt24/unrolled/resmlp_strm/resmlp/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xA;# add_files -norecurse $toprtl&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xA;Using BD top: bd_0_wrapper&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xA;# if { [llength $xdc_files] } {&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xA;# }&#xA;# launch_runs synth_1 -scripts_only" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:14:46.871-0500" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
