Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/IIT SEM3/COL215/lab12/risc_processor_new/test_isim_beh.exe" -prj "D:/IIT SEM3/COL215/lab12/risc_processor_new/test_beh.prj" "work.test" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/IIT SEM3/COL215/lab12/risc_processor_new/ipcore_dir/bram.vhd" into library work
Parsing VHDL file "D:/IIT SEM3/COL215/lab12/risc_processor_new/control.vhd" into library work
Parsing VHDL file "D:/IIT SEM3/COL215/lab12/risc_processor_new/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture bram_a of entity bram [bram_default]
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable D:/IIT SEM3/COL215/lab12/risc_processor_new/test_isim_beh.exe
Fuse Memory Usage: 39128 KB
Fuse CPU Usage: 716 ms
