// Seed: 3955975812
module module_0 (
    input  supply0 id_0,
    output supply1 id_1,
    output logic   id_2,
    output supply0 id_3
);
  always @(id_0) id_2 <= id_0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    input wire id_5,
    output logic id_6
);
  assign id_1 = id_0 == id_5;
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_1
  );
  assign id_4 = 1 == -1;
  timeunit 1ps;
  always @(-1 or posedge 1 + id_8 - 1) begin : LABEL_0
    id_6 <= -1;
  end
endmodule
