
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003577                       # Number of seconds simulated
sim_ticks                                  3576674469                       # Number of ticks simulated
final_tick                               529897308567                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147556                       # Simulator instruction rate (inst/s)
host_op_rate                                   186482                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 261723                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888976                       # Number of bytes of host memory used
host_seconds                                 13665.88                       # Real time elapsed on the host
sim_insts                                  2016476324                       # Number of instructions simulated
sim_ops                                    2548440531                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       157568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       334208                       # Number of bytes read from this memory
system.physmem.bytes_read::total               502272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       217216                       # Number of bytes written to this memory
system.physmem.bytes_written::total            217216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1231                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2611                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3924                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1697                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1697                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1395710                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44054331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1538860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     93440989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140429889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1395710                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1538860                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2934570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60731275                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60731275                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60731275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1395710                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44054331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1538860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     93440989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              201161164                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8577158                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3133772                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552161                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       212343                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1289305                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1222394                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          330864                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9477                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3288419                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17110737                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3133772                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1553258                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3792890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1089105                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        561206                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1611506                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        86627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8517351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.484108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4724461     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          394582      4.63%     60.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          391609      4.60%     64.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          485659      5.70%     70.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          150034      1.76%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          192119      2.26%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          160468      1.88%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          147645      1.73%     78.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1870774     21.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8517351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365363                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.994919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3449069                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       533947                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3626097                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        33712                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        874520                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       530912                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20392466                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1931                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        874520                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3605189                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          50141                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       303874                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3501674                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       181947                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19692028                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        112625                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        49082                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27654976                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91750842                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91750842                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17191638                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10463301                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3690                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1976                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           497294                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1820419                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8917                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       222988                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18513665                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3699                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14927470                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        31930                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6155269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18560146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          213                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8517351                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.752595                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.913956                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3084935     36.22%     36.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1772533     20.81%     57.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1135433     13.33%     70.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       810363      9.51%     79.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       824492      9.68%     89.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       384864      4.52%     94.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       373172      4.38%     98.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60810      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70749      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8517351                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94989     75.76%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15264     12.17%     87.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15127     12.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12469553     83.53%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       186951      1.25%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1477745      9.90%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       791515      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14927470                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.740375                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             125380                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008399                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38529598                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24672760                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14508739                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15052850                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        18088                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       698472                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232980                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        874520                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          27506                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4429                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18517366                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        40550                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1820419                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945481                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1962                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128772                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       119186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247958                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14666716                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1378736                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260751                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2141511                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2093495                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            762775                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709974                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14525567                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14508739                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9417731                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26577032                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.691556                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354356                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326892                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6190499                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3486                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213871                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7642831                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.612870                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.158762                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3059494     40.03%     40.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2064885     27.02%     67.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       842489     11.02%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       458069      5.99%     84.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       398106      5.21%     89.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       161125      2.11%     91.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       178723      2.34%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       107085      1.40%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372855      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7642831                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326892                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1834445                       # Number of memory references committed
system.switch_cpus0.commit.loads              1121944                       # Number of loads committed
system.switch_cpus0.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788603                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096916                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254808                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372855                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25787198                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37910160                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  59807                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326892                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857716                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857716                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165887                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165887                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65841060                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20163588                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18849589                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3482                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8577158                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2998432                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2441343                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200760                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1215645                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1159278                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          316134                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8939                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2988952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16552630                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2998432                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1475412                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3642703                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1082656                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        747781                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1463067                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84893                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8257674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.481601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4614971     55.89%     55.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          317712      3.85%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          259192      3.14%     62.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          624659      7.56%     70.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          168689      2.04%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          223815      2.71%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          154491      1.87%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91759      1.11%     78.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1802386     21.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8257674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.349583                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.929850                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3119508                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       734699                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3503089                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22446                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        877925                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       509910                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19840742                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        877925                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3348678                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         120661                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       282873                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3291564                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       335966                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19140494                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          317                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134694                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       109011                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           49                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     26750045                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     89376915                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     89376915                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16400119                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10349852                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3989                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2382                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           942778                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1804134                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       934770                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18194                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       342875                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18071556                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3988                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14321798                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29410                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6236674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19224142                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          724                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8257674                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.734362                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.891997                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2970963     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1734312     21.00%     56.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1143396     13.85%     70.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       841346     10.19%     81.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       725927      8.79%     89.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       383523      4.64%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       322735      3.91%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        64853      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70619      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8257674                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          85343     69.51%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19230     15.66%     85.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18205     14.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11904903     83.12%     83.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       199738      1.39%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1599      0.01%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1430428      9.99%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       785130      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14321798                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.669760                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             122781                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008573                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37053458                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24312410                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13955858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14444579                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        54724                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       717890                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          390                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238393                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        877925                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          72205                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8114                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18075545                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38723                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1804134                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       934770                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2362                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6502                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          199                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120577                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115771                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       236348                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14096035                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1341021                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       225760                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2106582                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1986557                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            765561                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.643439                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13965501                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13955858                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9080058                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25806901                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.627096                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351846                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9610855                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11812564                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6263062                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203985                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7379749                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.600673                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.136217                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2946759     39.93%     39.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2006637     27.19%     67.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       808774     10.96%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       465692      6.31%     84.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       373311      5.06%     89.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       156187      2.12%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185639      2.52%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        90710      1.23%     95.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       346040      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7379749                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9610855                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11812564                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1782618                       # Number of memory references committed
system.switch_cpus1.commit.loads              1086241                       # Number of loads committed
system.switch_cpus1.commit.membars               1622                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1694432                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10646815                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       240845                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       346040                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25109179                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37029789                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3980                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 319484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9610855                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11812564                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9610855                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.892445                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.892445                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.120517                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.120517                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63415776                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19268376                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18284246                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3260                       # number of misc regfile writes
system.l20.replacements                          1272                       # number of replacements
system.l20.tagsinuse                      1022.973357                       # Cycle average of tags in use
system.l20.total_refs                           62026                       # Total number of references to valid blocks.
system.l20.sampled_refs                          2296                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.014808                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.062283                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    19.885238                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   474.103120                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           517.922716                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010803                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.019419                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.462991                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.505784                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.998997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2572                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2573                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             813                       # number of Writeback hits
system.l20.Writeback_hits::total                  813                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           39                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2611                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2612                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2611                       # number of overall hits
system.l20.overall_hits::total                   2612                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1231                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1270                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1231                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1270                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1231                       # number of overall misses
system.l20.overall_misses::total                 1270                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6036481                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    107727195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      113763676                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6036481                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    107727195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       113763676                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6036481                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    107727195                       # number of overall miss cycles
system.l20.overall_miss_latency::total      113763676                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3803                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3843                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          813                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              813                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           39                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3842                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3882                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3842                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3882                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.323692                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.330471                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.320406                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.327151                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.320406                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.327151                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 154781.564103                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 87511.937449                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 89577.697638                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 154781.564103                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 87511.937449                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 89577.697638                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 154781.564103                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 87511.937449                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 89577.697638                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 514                       # number of writebacks
system.l20.writebacks::total                      514                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1231                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1270                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1231                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1270                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1231                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1270                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5744893                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     98569686                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    104314579                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5744893                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     98569686                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    104314579                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5744893                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     98569686                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    104314579                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323692                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.330471                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.320406                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.327151                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.320406                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.327151                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 147304.948718                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80072.856214                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 82137.463780                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 147304.948718                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 80072.856214                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 82137.463780                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 147304.948718                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 80072.856214                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 82137.463780                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2658                       # number of replacements
system.l21.tagsinuse                      1022.891041                       # Cycle average of tags in use
system.l21.total_refs                           33277                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3682                       # Sample count of references to valid blocks.
system.l21.avg_refs                          9.037751                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           17.834593                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.605778                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   675.781076                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           317.669594                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.017417                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.011334                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.659942                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.310224                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998917                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2759                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2760                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1759                       # number of Writeback hits
system.l21.Writeback_hits::total                 1759                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2807                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2808                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2807                       # number of overall hits
system.l21.overall_hits::total                   2808                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2609                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2652                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2611                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2654                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2611                       # number of overall misses
system.l21.overall_misses::total                 2654                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5176977                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    224500302                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      229677279                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       129269                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       129269                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5176977                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    224629571                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       229806548                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5176977                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    224629571                       # number of overall miss cycles
system.l21.overall_miss_latency::total      229806548                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5368                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5412                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1759                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1759                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           50                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               50                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5418                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5462                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5418                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5462                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.486028                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.490022                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.040000                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.040000                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.481912                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.485903                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.481912                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.485903                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 120394.813953                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 86048.410119                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 86605.308824                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 64634.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 64634.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 120394.813953                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 86032.007277                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 86588.752072                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 120394.813953                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 86032.007277                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 86588.752072                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1183                       # number of writebacks
system.l21.writebacks::total                     1183                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2609                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2652                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2611                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2654                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2611                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2654                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4847357                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    204161200                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    209008557                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       113235                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       113235                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4847357                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    204274435                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    209121792                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4847357                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    204274435                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    209121792                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.486028                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.490022                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.040000                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.481912                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.485903                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.481912                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.485903                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 112729.232558                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78252.663856                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78811.673077                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 56617.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 56617.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 112729.232558                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78236.091536                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78794.948003                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 112729.232558                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78236.091536                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78794.948003                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               504.243967                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001620220                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1971693.346457                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.243967                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058083                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.750000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.808083                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1611451                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1611451                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1611451                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1611451                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1611451                       # number of overall hits
system.cpu0.icache.overall_hits::total        1611451                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8118501                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8118501                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8118501                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8118501                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8118501                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8118501                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611506                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611506                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611506                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611506                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611506                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611506                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 147609.109091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 147609.109091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 147609.109091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 147609.109091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 147609.109091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 147609.109091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6214287                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6214287                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6214287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6214287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6214287                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6214287                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 155357.175000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 155357.175000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 155357.175000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 155357.175000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 155357.175000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 155357.175000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3842                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147903047                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4098                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36091.519522                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.807704                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.192296                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.858624                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.141376                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1081028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1081028                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       708755                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        708755                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1908                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1908                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1741                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1741                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1789783                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1789783                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1789783                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1789783                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7546                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7546                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          156                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          156                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         7702                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7702                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         7702                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7702                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    339126072                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    339126072                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5478426                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5478426                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    344604498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    344604498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    344604498                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    344604498                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1088574                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1088574                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1741                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1741                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1797485                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1797485                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1797485                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1797485                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006932                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006932                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004285                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004285                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004285                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004285                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44941.170421                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44941.170421                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35118.115385                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35118.115385                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44742.209556                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44742.209556                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44742.209556                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44742.209556                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          813                       # number of writebacks
system.cpu0.dcache.writebacks::total              813                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3743                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3743                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          117                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3860                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3860                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3803                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3803                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3842                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3842                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    132140513                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    132140513                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       991934                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       991934                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    133132447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    133132447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    133132447                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    133132447                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003494                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003494                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002137                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002137                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002137                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002137                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34746.387852                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34746.387852                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25434.205128                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25434.205128                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34651.860229                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34651.860229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34651.860229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34651.860229                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.926489                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998337277                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1927292.040541                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.926489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062382                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821998                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1463004                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1463004                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1463004                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1463004                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1463004                       # number of overall hits
system.cpu1.icache.overall_hits::total        1463004                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total           63                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7290189                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7290189                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7290189                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7290189                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7290189                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7290189                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1463067                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1463067                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1463067                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1463067                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1463067                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1463067                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 115717.285714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 115717.285714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 115717.285714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 115717.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 115717.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 115717.285714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5358313                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5358313                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5358313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5358313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5358313                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5358313                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121779.840909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 121779.840909                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 121779.840909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 121779.840909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 121779.840909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 121779.840909                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5418                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157150180                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5674                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27696.542122                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.957181                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.042819                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.870926                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.129074                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1017896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1017896                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       692501                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        692501                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1803                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1803                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1630                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1630                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1710397                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1710397                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1710397                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1710397                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14066                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14066                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          452                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14518                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14518                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14518                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14518                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    914064568                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    914064568                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     32387200                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     32387200                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    946451768                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    946451768                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    946451768                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    946451768                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1031962                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1031962                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       692953                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       692953                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1724915                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1724915                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1724915                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1724915                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013630                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013630                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000652                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000652                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008417                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008417                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008417                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008417                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 64983.973269                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64983.973269                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 71653.097345                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71653.097345                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 65191.608210                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65191.608210                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 65191.608210                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65191.608210                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1759                       # number of writebacks
system.cpu1.dcache.writebacks::total             1759                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8698                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8698                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          402                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          402                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9100                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9100                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9100                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9100                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5368                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5368                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5418                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5418                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5418                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5418                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    252611399                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    252611399                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1140260                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1140260                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    253751659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    253751659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    253751659                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    253751659                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005202                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005202                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003141                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003141                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003141                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003141                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47058.755402                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47058.755402                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22805.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22805.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 46834.931525                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46834.931525                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 46834.931525                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46834.931525                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
