http://scholar.google.com/scholar?hl=en&q=Ahmad+A.+Al-Yamani%2C+Sundarkumar+Ramsundar%2C+and+Dhiraj+K.+Pradhan.+2007.+A+defect+tolerance+scheme+for+nanotechnology+circuits.+IEEE+Trans.+Circ.+Syst.+I%3A+Regul.+Pap.+54%2C+11+%282007%29%2C+2402%2D%2D2409.+10.1109%2FTCSI.2007.907875
http://scholar.google.com/scholar?hl=en&q=Dan+Alexandrescu%2C+Mustafa+Altun%2C+Lorena+Anghel%2C+Anna+Bernasconi%2C+Valentina+Ciriani%2C+Luca+Frontini%2C+and+Mehdi+Tahoori.+2016.+Synthesis+and+performance+optimization+of+a+switching+nano-crossbar+computer.+In+Proceedings+of+the+2016+Euromicro+Conference+on+Digital+System+Design+%28DSD%E2%80%9916%29.+IEEE%2C+334%2D%2D341.+10.1109%2FDSD.2016.45
http://scholar.google.com/scholar?hl=en&q=Rick+Amerson%2C+Richard+J.+Carter%2C+W.+Bruce+Culbertson%2C+Philip+Kuekes%2C+and+Greg+Snider.+1995.+Teramac-configurable+custom+computing.+In+Proceedings+of+the+IEEE+Symposium+on+FPGAs+for+Custom+Computing+Machines+1995.+IEEE%2C+32%2D%2D38.+10.1109%2FFPGA.1995.477406+
http://scholar.google.com/scholar?hl=en&q=Federico+Angiolini%2C+M.+Haykel+Ben+Jamaa%2C+David+Atienza%2C+Luca+Benini%2C+and+Giovanni+De+Micheli.+2007.+Improving+the+fault+tolerance+of+nanometric+PLA+designs.+In+Proceedings+of+the+Design%2C+Automation+8+Test+in+Europe+Conference+8+Exhibition+2007+%28DATE%E2%80%9907%29.+IEEE%2C+1%2D%2D6.+10.1109%2FDATE.2007.364654+
http://scholar.google.com/scholar?hl=en&q=Debayan+Bhaduri%2C+Sandeep+Shukla%2C+Heather+Quinn%2C+D.+Bhaduri%2C+S.+Shukla%2C+and+H.+Quinn.+2004.+Reliability+driven+probabilistic+design+paradigm+for+transient+error+tolerant+architectures+on+nanofabrics.+In+Tech.+Rep.%2C+Virginia+Tech.+Citeseer.
http://scholar.google.com/scholar?hl=en&q=Yong+Chen%2C+Gun-Young+Jung%2C+Douglas+A.+A.+Ohlberg%2C+Xuema+Li%2C+Duncan+R.+Stewart%2C+Jan+O.+Jeppesen%2C+Kent+A.+Nielsen%2C+J.+Fraser+Stoddart%2C+and+R.+Stanley+Williams.+2003.+Nanoscale+molecular-switch+crossbar+circuits.+Nanotechnology+14%2C+4+%282003%29%2C+462.
http://scholar.google.com/scholar?hl=en&q=Paul+C.+Chu+and+John+E.+Beasley.+1997.+A+genetic+algorithm+for+the+generalised+assignment+problem.+Comput.+Operat.+Res.+24%2C+1+%281997%29%2C+17%2D%2D23.+10.1016%2FS0305-0548%2896%2900032-9+
http://scholar.google.com/scholar?hl=en&q=International+Roadmap+Committee+and+others.+2008.+International+technology+roadmap+for+semiconductors.+%282008%29.
http://scholar.google.com/scholar?hl=en&q=Thomas+M.+Conte+and+Paolo+A.+Gargini.+2015.+On+the+foundation+of+the+new+computing+industry+beyond+2020.+Proceedings+of+the+International+Technology+Roadmap+for+Semiconductors+%28ITRS%E2%80%9915%29.
http://scholar.google.com/scholar?hl=en&q=Luigi+P.+Cordella%2C+Pasquale+Foggia%2C+Carlo+Sansone%2C+and+Mario+Vento.+2004.+A+%28sub%29+graph+isomorphism+algorithm+for+matching+large+graphs.+IEEE+Trans.+Pattern+Anal.+Mach.+Intell.+26%2C+10+%282004%29%2C+1367%2D%2D1372.+10.1109%2FTPAMI.2004.75+
http://scholar.google.com/scholar?hl=en&q=Andr%C3%A9+Dehon.+2005.+Nanowire-based+programmable+architectures.+ACM+J.+Emerg.+Technol.+Comput.+Syst.+1%2C+2+%282005%29%2C+109%2D%2D162.+10.1145%2F1084748.1084750+
http://scholar.google.com/scholar?hl=en&q=Andre+DeHon+and+Helia+Naeimi.+2005.+Seven+strategies+for+tolerating+highly+defective+fabrication.+IEEE+Des.+Test+Comput.+22%2C+4+%282005%29%2C+306%2D%2D315.+10.1109%2FMDT.2005.94+
http://scholar.google.com/scholar?hl=en&q=Michael+Demjanenko+and+Shambhu+J.+Upadhyaya.+1990.+Yield+enhancement+of+field+programmable+logic+arrays+by+inherent+component+redundancy.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+9%2C+8+%281990%29%2C+876%2D%2D884.+10.1109%2F43.57784+
http://scholar.google.com/scholar?hl=en&q=Manek+Dubash.+2005.+Moores+Law+is+dead%2C+says+Gordon+Moore.+Techworld+%28Apr.+2005%29.
http://scholar.google.com/scholar?hl=en&q=Navid+Farazmand+and+Mehdi+B.+Tahoori.+2009.+Online+multiple+error+detection+in+crossbar+nano-architectures.+In+Proceedings+of+the+IEEE+International+Conference+on+Computer+Design+2009+%28ICCD%E2%80%9909%29.+IEEE%2C+335%2D%2D342.+10.1109%2FICCD.2009.5413135+
http://scholar.google.com/scholar?hl=en&q=Wenyi+Feng%2C+Floriana+Lombardi%2C+Haider+A.+F.+Almurib%2C+and+T.+Nandha+Kumar.+2013.+Testing+a+nanocrossbar+for+multiple+fault+detection.+IEEE+Trans.+Nanotechnol.+12%2C+4+%282013%29%2C+477%2D%2D485.+10.1109%2FTNANO.2013.2252470+
http://scholar.google.com/scholar?hl=en&q=Harold+Fleisher+and+Leon+I.+Maissel.+1975.+An+introduction+to+array+logic.+IBM+J.+Res.+Dev.+19%2C+2+%281975%29%2C+98%2D%2D109.+10.1147%2Frd.192.0098+
http://scholar.google.com/scholar?hl=en&q=Lester+R.+Ford+Jr+and+Delbert+R.+Fulkerson.+1955.+A+Simple+Algorithm+for+Finding+Maximal+Network+Flows+and+an+Application+to+the+Hitchcock+Problem.+Technical+Report.+DTIC+Document.
http://scholar.google.com/scholar?hl=en&q=Saturnino+Garcia+and+Alex+Orailoglu.+2008.+Online+test+and+fault-tolerance+for+nanoelectronic+programmable+logic+arrays.+In+Proceedings+of+the+2008+IEEE+International+Symposium+on+Nanoscale+Architectures.+IEEE%2C+8%2D%2D15.+10.1109%2FNANOARCH.2008.4585786+
http://scholar.google.com/scholar?hl=en&q=Michael+R.+Garey+and+David+S.+Johnson.+2002.+Computers+and+Intractability.+Vol.+29.+W.+H.+Freeman%2C+New+York%2C+NY.
http://scholar.google.com/scholar?hl=en&q=Behnam+Ghavami.+2016.+Joint+defect-and+variation-aware+logic+mapping+of+multi-outputs+crossbar-based+nanoarchitectures.+J.+Comput.+Electr.+15%2C+3+%282016%29%2C+959%2D%2D967.+10.1007%2Fs10825-016-0831-4+
http://scholar.google.com/scholar?hl=en&q=Behnam+Ghavami%2C+Alireza+Tajary%2C+Mohsen+Raji%2C+and+Hossein+Pedram.+2010.+Defect+and+variation+issues+on+design+mapping+of+reconfigurable+nanoscale+crossbars.+In+Proceedings+of+the+2010+IEEE+Computer+Society+Annual+Symposium+on+VLSI+%28ISVLSI%E2%80%9910%29.+IEEE%2C+173%2D%2D178.+10.1109%2FISVLSI.2010.43+
http://scholar.google.com/scholar?hl=en&q=Daniel+Gil%2C+David+De+Andr%C3%A9s%2C+Juan-Carlos+Ruiz%2C+and+Pedro+Gil.+2008.+Developing+fault+models+for+nanowire+logic+circuits.+In+Proceedings+of+the+2nd+Workshop+on+Dependable+and+Secure+Nanocomputing+at+the+IEEE+Int.+Conf.+on+Dependable+Systems+8+Networks.+Citeseer%2C+pp.+C6%2D%2DC11.
http://scholar.google.com/scholar?hl=en&q=Benjamin+Gojman+and+Andr%C3%A9+DeHon.+2009.+VMATCH%3A+Using+logical+variation+to+counteract+physical+variation+in+bottom-up%2C+nanoscale+systems.+In+Proceedings+of+the+International+Conference+on+Field-Programmable+Technology+2009+%28FPT%E2%80%9909%29.+IEEE%2C+78%2D%2D87.
http://scholar.google.com/scholar?hl=en&q=Seth+Copen+Goldstein+and+Mihai+Budiu.+2001.+Nanofabrics%3A+Spatial+computing+using+molecular+electronics.+ACM+SIGARCH+Comput.+Arch.+News+29%2C+2+%282001%29%2C+178%2D%2D191.+10.1145%2F384285.379262+
http://scholar.google.com/scholar?hl=en&q=Sezer+G%C3%B6ren%2C+H.+Fatih+Ugurdag%2C+and+Okan+Palaz.+2011.+Defect-aware+nanocrossbar+logic+mapping+through+matrix+canonization+using+two-dimensional+radix+sort.+ACM+J.+Emerg.+Technol.+Comput.+Syst.+7%2C+3+%282011%29%2C+12.+10.1145%2F2000502.2000505+
http://scholar.google.com/scholar?hl=en&q=Michael+Haselman+and+Scott+Hauck.+2010.+The+future+of+integrated+circuits%3A+A+survey+of+nanoelectronics.+Proc.+IEEE+98%2C+1+%282010%29%2C+11%2D%2D38.+10.1109%2FJPROC.2009.2032356
http://scholar.google.com/scholar?hl=en&q=Chen+He+and+Margarida+F.+Jacome.+2007.+Defect-aware+high-level+synthesis+targeted+at+reconfigurable+nanofabrics.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+26%2C+5+%282007%29%2C+817.+10.1109%2FTCAD.2006.884401+
http://scholar.google.com/scholar?hl=en&q=Chen+He%2C+Margarida+F.+Jacome%2C+and+Gustavo+de+Veciana.+2005.+A+reconfiguration-based+defect-tolerant+design+paradigm+for+nanotechnologies.+IEEE+Des.+Test+22%2C+4+%282005%29%2C+316%2D%2D326.+10.1109%2FMDT.2005.76+
http://scholar.google.com/scholar?hl=en&q=James+R.+Heath%2C+Philip+J.+Kuekes%2C+Gregory+S.+Snider%2C+and+R.+Stanley+Williams.+1998.+A+defect-tolerant+computer+architecture%3A+Opportunities+for+nanotechnology.+Science+280%2C+5370+%281998%29%2C+1716%2D%2D1721.+10.1126%2Fscience.280.5370.1716
http://scholar.google.com/scholar?hl=en&q=Tad+Hogg+and+Greg+Snider.+2004.+Defect-tolerant+logic+with+nanoscale+crossbar+circuits.+In+HP+Labs.+Citeseer.
http://scholar.google.com/scholar?hl=en&q=Tad+Hogg+and+Greg+S.+Snider.+2006.+Defect-tolerant+adder+circuits+with+nanoscale+crossbars.+IEEE+Trans.+Nanotechnol.+5%2C+2+%282006%29%2C+97%2D%2D100.+10.1109%2FTNANO.2006.869684+
http://scholar.google.com/scholar?hl=en&q=John+E.+Hopcroft+and+Richard+M.+Karp.+1973.+An+algorithm+for+maximum+matchings+in+bipartite+graphs.+SIAM+J.+Comput.+2%2C+4+%281973%29%2C+225%2D%2D231.+10.1137%2F0202019
http://scholar.google.com/scholar?hl=en&q=Jing+Huang%2C+Mehdi+B.+Tahoori%2C+and+Fabrizio+Lombardi.+2004.+On+the+defect+tolerance+of+nano-scale+two-dimensional+crossbars.+In+Proceedings+of+the+19th+IEEE+International+Symposium+on+Defect+and+Fault+Tolerance+in+VLSI+Systems+2004+%28DFT%E2%80%9904%29.+IEEE%2C+96%2D%2D104.+10.1109%2FDFTVS.2004.1347829+
http://scholar.google.com/scholar?hl=en&q=Yu+Huang%2C+Xiangfeng+Duan%2C+Qingqiao+Wei%2C+and+Charles+M.+Lieber.+2001.+Directed+assembly+of+one-dimensional+nanostructures+into+functional+networks.+Science+291%2C+5504+%282001%29%2C+630%2D%2D633.+10.1126%2Fscience.291.5504.630
http://scholar.google.com/scholar?hl=en&q=Michiel+M.+Ligthart+and+Rudi+J.+Stans.+1991.+A+fault+model+for+PLAs.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+10%2C+2+%281991%29%2C+265%2D%2D270.+10.1109%2F43.68414+
http://scholar.google.com/scholar?hl=en&q=Ken+McElvain.+1993.+IWLS93+benchmark+set%3A+Version+4.0.+In+Proceedings+of+the+MCNC+International+Workshop+on+Logic+Synthesis%2C+Vol.+93.
http://scholar.google.com/scholar?hl=en&q=Mahim+Mishra+and+Seth+C.+Goldstein.+2004.+Defect+tolerance+at+the+end+of+the+roadmap.+In+Nano%2C+Quantum+and+Molecular+Computing.+Springer%2C+73%2D%2D108.+10.1007%2F1-4020-8068-9_3+
http://scholar.google.com/scholar?hl=en&q=Muhammed+Ceylan+Morgul%2C+Furkan+Peker%2C+and+Mustafa+Altun.+2016.+Power-delay-area+performance+modeling+and+analysis+for+nano-crossbar+arrays.+In+Proceedings+of+the+2016+IEEE+Computer+Society+Annual+Symposium+on+VLSI+%28ISVLSI%E2%80%9916%29.+IEEE%2C+437%2D%2D442.+10.1109%2FISVLSI.2016.100
http://scholar.google.com/scholar?hl=en&q=Csaba+Andras+Moritz%2C+Teng+Wang%2C+Pritish+Narayanan%2C+Michael+Leuchtenburg%2C+Yao+Guo%2C+Catherine+Dezan%2C+and+Mahmoud+Bennaser.+2007.+Fault-tolerant+nanoscale+processors+on+semiconductor+nanowire+grids.+IEEE+Trans.+Circ.+Syst.+I%3A+Regul.+Pap.+54%2C+11+%282007%29%2C+2422%2D%2D2437.+10.1109%2FTCSI.2007.907839
http://scholar.google.com/scholar?hl=en&q=Dhruv+Mubayi+and+Gy%C3%B6rgy+Tur%C3%A1n.+2010.+Finding+bipartite+subgraphs+efficiently.+Inform.+Process.+Lett.+110%2C+5+%282010%29%2C+174%2D%2D177.
http://scholar.google.com/scholar?hl=en&q=Helia+Naeimi+and+Andr%C3%A9+DeHon.+2004.+A+greedy+algorithm+for+tolerating+defective+crosspoints+in+NanoPLA+design.+In+Proceedings+of+the+IEEE+International+Conference+on+Field-Programmable+Technology%2C+2004.+IEEE%2C+49%2D%2D56.+10.1109%2FFPT.2004.1393250
http://scholar.google.com/scholar?hl=en&q=Daniel+L.+Ostapko+and+Se+June+Hong.+1979.+Fault+analysis+and+test+generation+for+programmable+logic+arrays+%28PLA%E2%80%99s%29.+IEEE+Trans.+Comput.+28%2C+9+%281979%29%2C+617%2D%2D627.+10.1109%2FTC.1979.1675429+
http://scholar.google.com/scholar?hl=en&q=Ilia+Polian+and+Wenjing+Rao.+2008.+Selective+hardening+of+nanopla+circuits.+In+Proceedings+of+the+2008+IEEE+International+Symposium+on+Defect+and+Fault+Tolerance+of+VLSI+Systems.+IEEE%2C+263%2D%2D271.+10.1109%2FDFT.2008.26+
http://scholar.google.com/scholar?hl=en&q=Wenjing+Rao%2C+Alex+Orailoglu%2C+and+Ramesh+Karri.+2006.+Topology+aware+mapping+of+logic+functions+onto+nanowire-based+crossbar+architectures.+In+Proceedings+of+the+43rd+Annual+Design+Automation+Conference.+ACM%2C+723%2D%2D726.+10.1145%2F1146909.1147093+
http://scholar.google.com/scholar?hl=en&q=Wenjing+Rao%2C+Alex+Orailoglu%2C+and+Ramesh+Karri.+2007.+Fault+tolerant+approaches+to+nanoelectronic+programmable+logic+arrays.+In+Proceedings+of+the+37th+Annual+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%E2%80%9907%29.+IEEE%2C+216%2D%2D224.+10.1109%2FDSN.2007.49+
http://scholar.google.com/scholar?hl=en&q=Wenjing+Rao%2C+Alex+Orailoglu%2C+and+Ramesh+Karri.+2009.+Logic+mapping+in+crossbar-based+nanoarchitectures.+IEEE+Des.+Test+Comput.+1+%282009%29%2C+68%2D%2D77.+10.1109%2FMDT.2009.14+
http://scholar.google.com/scholar?hl=en&q=Robert+R.+Schaller.+1997.+Moore%E2%80%99s+law%3A+Past%2C+present+and+future.+IEEE+Spectr.+34%2C+6+%281997%29%2C+52%2D%2D59.+10.1109%2F6.591665+
http://scholar.google.com/scholar?hl=en&q=Anish+Man+Singh+Shrestha%2C+Satoshi+Tayu%2C+and+Shuichi+Ueno.+2009.+Orthogonal+ray+graphs+and+nano-PLA+design.+In+Proceedings+of+the+International+Symposium+on+Circuits+and+Systems+%28ISCAS%E2%80%9909%29.+2930%2D%2D2933.
http://scholar.google.com/scholar?hl=en&q=Max+M.+Shulaker%2C+Gage+Hills%2C+Nishant+Patil%2C+Hai+Wei%2C+Hong-Yu+Chen%2C+H.-S.+Philip+Wong%2C+and+Subhasish+Mitra.+2013.+Carbon+nanotube+computer.+Nature+501%2C+7468+%282013%29%2C+526%2D%2D530.+10.1038%2Fnature12502
http://scholar.google.com/scholar?hl=en&q=Muzaffer+O.+Simsir%2C+Srihari+Cadambi%2C+Franjo+Ivan%C4%8Di%C4%87%2C+Martin+Roetteler%2C+and+Niraj+K.+Jha.+2009.+A+hybrid+nano-CMOS+architecture+for+defect+and+fault+tolerance.+ACM+J.+Emerg.+Technol.+Comput.+Syst.+5%2C+3+%282009%29%2C+14.+10.1145%2F1568485.1568488+
http://scholar.google.com/scholar?hl=en&q=James+E.+Smith.+1979.+Detection+of+faults+in+programmable+logic+arrays.+IEEE+Trans.+Comput.+28%2C+11+%281979%29%2C+845%2D%2D853.+10.1109%2FTC.1979.1675264+
http://scholar.google.com/scholar?hl=en&q=Greg+Snider%2C+P.+Kuekes%2C+T.+Hogg%2C+and+R.+Stanley+Williams.+2005.+Nanoelectronic+architectures.+Appl.+Phys.+A+80%2C+6+%282005%29%2C+1183%2D%2D1195.
http://scholar.google.com/scholar?hl=en&q=Greg+Snider%2C+Philip+Kuekes%2C+and+R.+Stanley+Williams.+2004.+CMOS-like+logic+in+defective%2C+nanoscale+crossbars.+Nanotechnology+15%2C+8+%282004%29%2C+881.
http://scholar.google.com/scholar?hl=en&q=Dmitri+B.+Strukov+and+Konstantin+K.+Likharev.+2005.+CMOL+FPGA%3A+A+reconfigurable+architecture+for+hybrid+digital+circuits+with+two-terminal+nanodevices.+Nanotechnology+16%2C+6+%282005%29%2C+888.
http://scholar.google.com/scholar?hl=en&q=Dmitri+B.+Strukov+and+Konstantin+K.+Likharev.+2007.+Defect-tolerant+architectures+for+nanoelectronic+crossbar+memories.+J.+Nanosci.+Nanotechnol.+7%2C+1+%282007%29%2C+151%2D%2D167.
http://scholar.google.com/scholar?hl=en&q=Yehua+Su+and+Wenjing+Rao.+2009.+Runtime+analysis+for+defect-tolerant+logic+mapping+on+nanoscale+crossbar+architectures.+In+Proceedings+of+the+2009+IEEE%2FACM+International+Symposium+on+Nanoscale+Architectures.+IEEE+Computer+Society%2C+75%2D%2D78.+10.1109%2FNANOARCH.2009.5226349+
http://scholar.google.com/scholar?hl=en&q=Yehua+Su+and+Wenjing+Rao.+2011.+Defect-tolerant+logic+implementation+onto+nanocrossbars+by+exploiting+mapping+and+morphing+simultaneously.+In+Proceedings+of+the+International+Conference+on+Computer-Aided+Design.+IEEE+Press%2C+456%2D%2D462.+10.1109%2FICCAD.2011.6105368+
http://scholar.google.com/scholar?hl=en&q=Yehua+Su+and+Wenjing+Rao.+2014.+An+integrated+framework+toward+defect-tolerant+logic+implementation+onto+nanocrossbars.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+33%2C+1+%282014%29%2C+64%2D%2D75.+10.1109%2FTCAD.2013.2282755+
http://scholar.google.com/scholar?hl=en&q=Mehdi+B.+Tahoori.+2006.+Application-independent+defect-tolerant+crossbar+nano-architectures.+In+Proceedings+of+the+2006+IEEE%2FACM+International+Conference+on+Computer-Aided+Design.+ACM%2C+730%2D%2D734.+10.1145%2F1233501.1233652+
http://scholar.google.com/scholar?hl=en&q=Mehdi+Baradaran+Tahoori.+2010.+Variation+and+defect+tolerance+for+diode-based+nano+crossbars.+Nano+Commun.+Netw.+1%2C+4+%282010%29%2C+264%2D%2D272.+10.1016%2Fj.nancom.2010.11.002
http://scholar.google.com/scholar?hl=en&q=Onur+Tunali+and+Mustafa+Altun.+2017.+Permanent+and+transient+fault+tolerance+for+reconfigurable+nano-crossbar+arrays.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+36%2C+5+%282017%29%2C+747%2D%2D760.+10.1109%2FTCAD.2016.2602804+
http://scholar.google.com/scholar?hl=en&q=Cihan+Tunc+and+Mehdi+B.+Tahoori.+2010.+Variation+tolerant+logic+mapping+for+crossbar+array+nano+architectures.+In+Proceedings+of+the+2010+Asia+and+South+Pacific+Design+Automation+Conference.+IEEE+Press%2C+855%2D%2D860.+10.1109%2FASPDAC.2010.5419682+
http://scholar.google.com/scholar?hl=en&q=Gang+Wang%2C+Wenrui+Gong%2C+and+Ryan+Kastner.+2006.+On+the+use+of+bloom+filters+for+defect+maps+in+nanocomputing.+In+Proceedings+of+the+2006+IEEE%2FACM+International+Conference+on+Computer-Aided+Design.+ACM%2C+743%2D%2D746.+10.1145%2F1233501.1233654+
http://scholar.google.com/scholar?hl=en&q=Teng+Wang%2C+Pritish+Narayanan%2C+Michael+Leuchtenburg%2C+and+Csaba+Andras+Moritz.+2008.+NASICs%3A+A+nanoscale+fabric+for+nanoscale+microprocessors.+In+Proceedings+of+the+2nd+IEEE+International+Nanoelectronics+Conference+2008+%28INEC08%29.+IEEE%2C+989%2D%2D994.+10.1109%2FINEC.2008.4585651
http://scholar.google.com/scholar?hl=en&q=Teng+Wang%2C+Pritish+Narayanan%2C+and+Csaba+Andras+Moritz.+2007.+Combining+2-level+logic+families+in+grid-based+nanoscale+fabrics.+In+Proceedings+of+the+2007+IEEE+International+Symposium+on+Nanoscale+Architectures.+IEEE+Computer+Society%2C+101%2D%2D108.+10.1109%2FNANOARCH.2007.4400864+
http://scholar.google.com/scholar?hl=en&q=Rainer+Waser.+2012.+Nanoelectronics+and+Information+Technology.+John+Wiley+8+Sons.+
http://scholar.google.com/scholar?hl=en&q=C.+Wey%2C+M.+Vai%2C+and+Fabrizio+Lombardi.+1987.+On+the+design+of+a+redundant+programmable+logic+array+%28RPLA%29.+IEEE+J.+Solid-State+Circ.+22%2C+1+%281987%29%2C+114%2D%2D117.
http://scholar.google.com/scholar?hl=en&q=C.-L.+Wey.+1988.+On+yield+consideration+for+the+design+of+redundant+programmable+logic+arrays.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+7%2C+4+%281988%29%2C+528%2D%2D535.+10.1109%2F43.3187+
http://scholar.google.com/scholar?hl=en&q=W.+Wu%2C+G.-Y.+Jung%2C+DL+Olynick%2C+J.+Straznicky%2C+Z.+Li%2C+X.+Li%2C+D.+A.+A.+Ohlberg%2C+Y.+Chen%2C+S.-Y.+Wang%2C+J.+A.+Liddle%2C+and+others.+2005.+One-kilobit+cross-bar+molecular+memory+circuits+at+30-nm+half-pitch+fabricated+by+nanoimprint+lithography.+Applied+Physics+A+80%2C+6+%282005%29%2C+1173%2D%2D1178.+10.1007%2Fs00339-004-3176-y
http://scholar.google.com/scholar?hl=en&q=Lei+Xie%2C+Hoang+Anh+Du+Nguyen%2C+Mottaqiallah+Taouil%2C+Said+Hamdioui%2C+and+Koen+Bertels.+2015.+Fast+boolean+logic+mapped+on+memristor+crossbar.+In+Proceedings+of+the+Computer+Design+%28ICCD%29%2C+2015+33rd+IEEE+International+Conference+on.+IEEE%2C+335%2D%2D342.+10.1109%2FICCD.2015.7357122+
http://scholar.google.com/scholar?hl=en&q=Hao+Yan%2C+Hwan+Sung+Choe%2C+SungWoo+Nam%2C+Yongjie+Hu%2C+Shamik+Das%2C+James+F.+Klemic%2C+James+C.+Ellenbogen%2C+and+Charles+M.+Lieber.+2011.+Programmable+nanowire+circuits+for+nanoprocessors.+Nature+470%2C+7333+%282011%29%2C+240%2D%2D244.+10.1038%2Fnature09749
http://scholar.google.com/scholar?hl=en&q=J.+Joshua+Yang%2C+Dmitri+B.+Strukov%2C+and+Duncan+R.+Stewart.+2013.+Memristive+devices+for+computing.+Nat.+Nanotechnol.+8%2C+1+%282013%29%2C+13%2D%2D24.+10.1038%2Fnnano.2012.240
http://scholar.google.com/scholar?hl=en&q=Joon-Sung+Yang+and+Rudrajit+Datta.+2011.+Efficient+function+mapping+in+nanoscale+crossbar+architecture.+In+Proceedings+of+the+2011+IEEE+International+Symposium+on+Defect+and+Fault+Tolerance+in+VLSI+and+Nanotechnology+Systems.+IEEE%2C+190%2D%2D196.+10.1109%2FDFT.2011.39+
http://scholar.google.com/scholar?hl=en&q=Yi+Yang%2C+Bo+Yuan%2C+and+Bin+Li.+2011.+Defect+and+variation+tolerance+logic+mapping+for+crossbar+nanoarchitectures+as+a+multi-objective+problem.+In+Proceedings+of+the+2011+International+Conference+on+Information+Science+and+Technology+%28ICIST%E2%80%9911%29.+IEEE%2C+1139%2D%2D1142.+10.1109%2FICIST.2011.5765171
http://scholar.google.com/scholar?hl=en&q=Jun+Yao%2C+Hao+Yan%2C+Shamik+Das%2C+James+F.+Klemic%2C+James+C.+Ellenbogen%2C+and+Charles+M.+Lieber.+2014.+Nanowire+nanocomputer+as+a+finite-state+machine.+Proc.+Natl.+Acad.+Sci.+U.S.A.+111%2C+7+%282014%29%2C+2431%2D%2D2435.+10.1073%2Fpnas.1323818111
http://scholar.google.com/scholar?hl=en&q=Yadunandana+Yellambalase+and+Minsu+Choi.+2008.+Cost-driven+repair+optimization+of+reconfigurable+nanowire+crossbar+systems+with+clustered+defects.+J.+Syst.+Arch.+54%2C+8+%282008%29%2C+729%2D%2D741.+10.1016%2Fj.sysarc.2008.01.001+
http://scholar.google.com/scholar?hl=en&q=Bo+Yuan+and+Bin+Li.+2011.+A+low+time+complexity+defect-tolerance+algorithm+for+nanoelectronic+crossbar.+In+Proceedings+of+the+International+Conference+on+Information+Science+and+Technology.+IEEE%2C+143%2D%2D148.+10.1109%2FICIST.2011.5765228
http://scholar.google.com/scholar?hl=en&q=Bo+Yuan+and+Bin+Li.+2014.+A+fast+extraction+algorithm+for+defect-free+subcrossbar+in+nanoelectronic+crossbar.+ACM+J.+Emerg.+Technol.+Comput.+Syst.+10%2C+3+%282014%29%2C+25.+10.1145%2F2517137+
http://scholar.google.com/scholar?hl=en&q=Bo+Yuan%2C+Bin+Li%2C+Huanhuan+Chen%2C+and+Xin+Yao.+2015.+A+new+evolutionary+algorithm+with+structure+mutation+for+the+maximum+balanced+biclique+problem.+IEEE+Trans.+Cybernet.+45%2C+5+%282015%29%2C+1054%2D%2D1067.+10.1109%2FTCYB.2014.2343966
http://scholar.google.com/scholar?hl=en&q=Bo+Yuan%2C+Bin+Li%2C+Huanhuan+Chen%2C+and+Xin+Yao.+2016.+Defect-and+variation-tolerant+logic+mapping+in+nanocrossbar+using+bipartite+matching+and+memetic+algorithm.+IEEE+Trans.+VLSI+Syst.+24%2C+9+%282016%29%2C+2813%2D%2D2826.+10.1109%2FTVLSI.2016.2530898
http://scholar.google.com/scholar?hl=en&q=Bo+Yuan%2C+Bin+Li%2C+Thomas+Weise%2C+and+Xin+Yao.+2014.+A+new+memetic+algorithm+with+fitness+approximation+for+the+defect-tolerant+logic+mapping+in+crossbar-based+nanoarchitectures.+IEEE+Trans.+Evol.+Comput.+18%2C+6+%282014%29%2C+846%2D%2D859.+10.1109%2FTEVC.2013.2288779
http://scholar.google.com/scholar?hl=en&q=Masoud+Zamani%2C+Hanieh+Mirzaei%2C+and+Mehdi+B.+Tahoori.+2013.+ILP+formulations+for+variation%2Fdefect-tolerant+logic+mapping+on+crossbar+nano-architectures.+ACM+J.+Emerg.+Technol.+Comput.+Syst.+9%2C+3+%282013%29%2C+21.+10.1145%2F2491680+
http://scholar.google.com/scholar?hl=en&q=Yexin+Zheng+and+Chao+Huang.+2009.+Defect-aware+logic+mapping+for+nanowire-based+programmable+logic+arrays+via+satisfiability.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe.+European+Design+and+Automation+Association%2C+1279%2D%2D1283.+
http://scholar.google.com/scholar?hl=en&q=Fugui+Zhong%2C+Bo+Yuan%2C+and+Bin+Li.+2016.+A+hybrid+evolutionary+algorithm+for+multiobjective+variation+tolerant+logic+mapping+on+nanoscale+crossbar+architectures.+Appl.+Soft+Comput.+38+%282016%29%2C+955%2D%2D966.+10.1016%2Fj.asoc.2015.10.053+
http://scholar.google.com/scholar?hl=en&q=Zhaohui+Zhong%2C+Deli+Wang%2C+Yi+Cui%2C+Marc+W.+Bockrath%2C+and+Charles+M.+Lieber.+2003.+Nanowire+crossbar+arrays+as+address+decoders+for+integrated+nanosystems.+Science+302%2C+5649+%282003%29%2C+1377%2D%2D1379.+10.1126%2Fscience.1090899
http://scholar.google.com/scholar?hl=en&q=Matthew+M.+Ziegler+and+Mircea+R.+Stan.+2003.+CMOS%2Fnano+co-design+for+crossbar-based+molecular+electronic+systems.+IEEE+Trans.+Nanotechnol.+2%2C+4+%282003%29%2C+217%2D%2D230.+10.1109%2FTNANO.2003.820804+
