{
  "module_name": "nic.h",
  "hash_id": "eb9a50e7dd7d379eb6ef5f63d1391080ceacee02227bdff9bd65645357cc1265",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/sfc/siena/nic.h",
  "human_readable_source": " \n \n\n#ifndef EFX_NIC_H\n#define EFX_NIC_H\n\n#include \"nic_common.h\"\n#include \"efx.h\"\n\nu32 efx_farch_fpga_ver(struct efx_nic *efx);\n\nenum {\n\tPHY_TYPE_NONE = 0,\n\tPHY_TYPE_TXC43128 = 1,\n\tPHY_TYPE_88E1111 = 2,\n\tPHY_TYPE_SFX7101 = 3,\n\tPHY_TYPE_QT2022C2 = 4,\n\tPHY_TYPE_PM8358 = 6,\n\tPHY_TYPE_SFT9001A = 8,\n\tPHY_TYPE_QT2025C = 9,\n\tPHY_TYPE_SFT9001B = 10,\n};\n\nenum {\n\tSIENA_STAT_tx_bytes = GENERIC_STAT_COUNT,\n\tSIENA_STAT_tx_good_bytes,\n\tSIENA_STAT_tx_bad_bytes,\n\tSIENA_STAT_tx_packets,\n\tSIENA_STAT_tx_bad,\n\tSIENA_STAT_tx_pause,\n\tSIENA_STAT_tx_control,\n\tSIENA_STAT_tx_unicast,\n\tSIENA_STAT_tx_multicast,\n\tSIENA_STAT_tx_broadcast,\n\tSIENA_STAT_tx_lt64,\n\tSIENA_STAT_tx_64,\n\tSIENA_STAT_tx_65_to_127,\n\tSIENA_STAT_tx_128_to_255,\n\tSIENA_STAT_tx_256_to_511,\n\tSIENA_STAT_tx_512_to_1023,\n\tSIENA_STAT_tx_1024_to_15xx,\n\tSIENA_STAT_tx_15xx_to_jumbo,\n\tSIENA_STAT_tx_gtjumbo,\n\tSIENA_STAT_tx_collision,\n\tSIENA_STAT_tx_single_collision,\n\tSIENA_STAT_tx_multiple_collision,\n\tSIENA_STAT_tx_excessive_collision,\n\tSIENA_STAT_tx_deferred,\n\tSIENA_STAT_tx_late_collision,\n\tSIENA_STAT_tx_excessive_deferred,\n\tSIENA_STAT_tx_non_tcpudp,\n\tSIENA_STAT_tx_mac_src_error,\n\tSIENA_STAT_tx_ip_src_error,\n\tSIENA_STAT_rx_bytes,\n\tSIENA_STAT_rx_good_bytes,\n\tSIENA_STAT_rx_bad_bytes,\n\tSIENA_STAT_rx_packets,\n\tSIENA_STAT_rx_good,\n\tSIENA_STAT_rx_bad,\n\tSIENA_STAT_rx_pause,\n\tSIENA_STAT_rx_control,\n\tSIENA_STAT_rx_unicast,\n\tSIENA_STAT_rx_multicast,\n\tSIENA_STAT_rx_broadcast,\n\tSIENA_STAT_rx_lt64,\n\tSIENA_STAT_rx_64,\n\tSIENA_STAT_rx_65_to_127,\n\tSIENA_STAT_rx_128_to_255,\n\tSIENA_STAT_rx_256_to_511,\n\tSIENA_STAT_rx_512_to_1023,\n\tSIENA_STAT_rx_1024_to_15xx,\n\tSIENA_STAT_rx_15xx_to_jumbo,\n\tSIENA_STAT_rx_gtjumbo,\n\tSIENA_STAT_rx_bad_gtjumbo,\n\tSIENA_STAT_rx_overflow,\n\tSIENA_STAT_rx_false_carrier,\n\tSIENA_STAT_rx_symbol_error,\n\tSIENA_STAT_rx_align_error,\n\tSIENA_STAT_rx_length_error,\n\tSIENA_STAT_rx_internal_error,\n\tSIENA_STAT_rx_nodesc_drop_cnt,\n\tSIENA_STAT_COUNT\n};\n\n \nstruct siena_nic_data {\n\tstruct efx_nic *efx;\n\tint wol_filter_id;\n\tu64 stats[SIENA_STAT_COUNT];\n#ifdef CONFIG_SFC_SIENA_SRIOV\n\tstruct siena_vf *vf;\n\tstruct efx_channel *vfdi_channel;\n\tunsigned vf_buftbl_base;\n\tstruct efx_buffer vfdi_status;\n\tstruct list_head local_addr_list;\n\tstruct list_head local_page_list;\n\tstruct mutex local_lock;\n\tstruct work_struct peer_work;\n#endif\n};\n\nextern const struct efx_nic_type siena_a0_nic_type;\n\nint falcon_probe_board(struct efx_nic *efx, u16 revision_info);\n\n \nint efx_farch_tx_probe(struct efx_tx_queue *tx_queue);\nvoid efx_farch_tx_init(struct efx_tx_queue *tx_queue);\nvoid efx_farch_tx_fini(struct efx_tx_queue *tx_queue);\nvoid efx_farch_tx_remove(struct efx_tx_queue *tx_queue);\nvoid efx_farch_tx_write(struct efx_tx_queue *tx_queue);\nunsigned int efx_farch_tx_limit_len(struct efx_tx_queue *tx_queue,\n\t\t\t\t    dma_addr_t dma_addr, unsigned int len);\nint efx_farch_rx_probe(struct efx_rx_queue *rx_queue);\nvoid efx_farch_rx_init(struct efx_rx_queue *rx_queue);\nvoid efx_farch_rx_fini(struct efx_rx_queue *rx_queue);\nvoid efx_farch_rx_remove(struct efx_rx_queue *rx_queue);\nvoid efx_farch_rx_write(struct efx_rx_queue *rx_queue);\nvoid efx_farch_rx_defer_refill(struct efx_rx_queue *rx_queue);\nint efx_farch_ev_probe(struct efx_channel *channel);\nint efx_farch_ev_init(struct efx_channel *channel);\nvoid efx_farch_ev_fini(struct efx_channel *channel);\nvoid efx_farch_ev_remove(struct efx_channel *channel);\nint efx_farch_ev_process(struct efx_channel *channel, int quota);\nvoid efx_farch_ev_read_ack(struct efx_channel *channel);\nvoid efx_farch_ev_test_generate(struct efx_channel *channel);\n\n \nint efx_farch_filter_table_probe(struct efx_nic *efx);\nvoid efx_farch_filter_table_restore(struct efx_nic *efx);\nvoid efx_farch_filter_table_remove(struct efx_nic *efx);\nvoid efx_farch_filter_update_rx_scatter(struct efx_nic *efx);\ns32 efx_farch_filter_insert(struct efx_nic *efx, struct efx_filter_spec *spec,\n\t\t\t    bool replace);\nint efx_farch_filter_remove_safe(struct efx_nic *efx,\n\t\t\t\t enum efx_filter_priority priority,\n\t\t\t\t u32 filter_id);\nint efx_farch_filter_get_safe(struct efx_nic *efx,\n\t\t\t      enum efx_filter_priority priority, u32 filter_id,\n\t\t\t      struct efx_filter_spec *);\nint efx_farch_filter_clear_rx(struct efx_nic *efx,\n\t\t\t      enum efx_filter_priority priority);\nu32 efx_farch_filter_count_rx_used(struct efx_nic *efx,\n\t\t\t\t   enum efx_filter_priority priority);\nu32 efx_farch_filter_get_rx_id_limit(struct efx_nic *efx);\ns32 efx_farch_filter_get_rx_ids(struct efx_nic *efx,\n\t\t\t\tenum efx_filter_priority priority, u32 *buf,\n\t\t\t\tu32 size);\n#ifdef CONFIG_RFS_ACCEL\nbool efx_farch_filter_rfs_expire_one(struct efx_nic *efx, u32 flow_id,\n\t\t\t\t     unsigned int index);\n#endif\nvoid efx_farch_filter_sync_rx_mode(struct efx_nic *efx);\n\n \nvoid efx_farch_irq_enable_master(struct efx_nic *efx);\nint efx_farch_irq_test_generate(struct efx_nic *efx);\nvoid efx_farch_irq_disable_master(struct efx_nic *efx);\nirqreturn_t efx_farch_msi_interrupt(int irq, void *dev_id);\nirqreturn_t efx_farch_legacy_interrupt(int irq, void *dev_id);\nirqreturn_t efx_farch_fatal_interrupt(struct efx_nic *efx);\n\n \nvoid efx_siena_prepare_flush(struct efx_nic *efx);\nint efx_farch_fini_dmaq(struct efx_nic *efx);\nvoid efx_farch_finish_flr(struct efx_nic *efx);\nvoid siena_finish_flush(struct efx_nic *efx);\nvoid falcon_start_nic_stats(struct efx_nic *efx);\nvoid falcon_stop_nic_stats(struct efx_nic *efx);\nint falcon_reset_xaui(struct efx_nic *efx);\nvoid efx_farch_dimension_resources(struct efx_nic *efx, unsigned sram_lim_qw);\nvoid efx_farch_init_common(struct efx_nic *efx);\nvoid efx_farch_rx_push_indir_table(struct efx_nic *efx);\nvoid efx_farch_rx_pull_indir_table(struct efx_nic *efx);\n\n \nstruct efx_farch_register_test {\n\tunsigned address;\n\tefx_oword_t mask;\n};\n\nint efx_farch_test_registers(struct efx_nic *efx,\n\t\t\t     const struct efx_farch_register_test *regs,\n\t\t\t     size_t n_regs);\n\nvoid efx_farch_generate_event(struct efx_nic *efx, unsigned int evq,\n\t\t\t      efx_qword_t *event);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}