{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661421594098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661421594101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 25 15:29:54 2022 " "Processing started: Thu Aug 25 15:29:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661421594101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661421594101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDAdder -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDAdder -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661421594101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661421594506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661421594506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661421601770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661421601780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdadder.vhdl 12 6 " "Found 12 design units, including 6 entities, in source file bcdadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_GATE-Struct " "Found design unit 1: OR_GATE-Struct" {  } { { "BCDAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 HALF_ADDER1-Struct1 " "Found design unit 2: HALF_ADDER1-Struct1" {  } { { "BCDAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FULL_ADDER-Struct2 " "Found design unit 3: FULL_ADDER-Struct2" {  } { { "BCDAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 XOR_GATE-Struct3 " "Found design unit 4: XOR_GATE-Struct3" {  } { { "BCDAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 FourBitAdder-Struct4 " "Found design unit 5: FourBitAdder-Struct4" {  } { { "BCDAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 BCDAdder-Struct5 " "Found design unit 6: BCDAdder-Struct5" {  } { { "BCDAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601791 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Found entity 1: OR_GATE" {  } { { "BCDAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601791 ""} { "Info" "ISGN_ENTITY_NAME" "2 HALF_ADDER1 " "Found entity 2: HALF_ADDER1" {  } { { "BCDAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601791 ""} { "Info" "ISGN_ENTITY_NAME" "3 FULL_ADDER " "Found entity 3: FULL_ADDER" {  } { { "BCDAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601791 ""} { "Info" "ISGN_ENTITY_NAME" "4 XOR_GATE " "Found entity 4: XOR_GATE" {  } { { "BCDAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601791 ""} { "Info" "ISGN_ENTITY_NAME" "5 FourBitAdder " "Found entity 5: FourBitAdder" {  } { { "BCDAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601791 ""} { "Info" "ISGN_ENTITY_NAME" "6 BCDAdder " "Found entity 6: BCDAdder" {  } { { "BCDAdder.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661421601791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601800 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661421601800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661421601800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661421601847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDAdder BCDAdder:add_instance " "Elaborating entity \"BCDAdder\" for hierarchy \"BCDAdder:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661421601851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder BCDAdder:add_instance\|FourBitAdder:FBIT_1 " "Elaborating entity \"FourBitAdder\" for hierarchy \"BCDAdder:add_instance\|FourBitAdder:FBIT_1\"" {  } { { "BCDAdder.vhdl" "FBIT_1" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661421601856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_GATE BCDAdder:add_instance\|FourBitAdder:FBIT_1\|XOR_GATE:XOR1 " "Elaborating entity \"XOR_GATE\" for hierarchy \"BCDAdder:add_instance\|FourBitAdder:FBIT_1\|XOR_GATE:XOR1\"" {  } { { "BCDAdder.vhdl" "XOR1" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661421601858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_2 BCDAdder:add_instance\|FourBitAdder:FBIT_1\|XOR_GATE:XOR1\|NAND_2:NAND1 " "Elaborating entity \"NAND_2\" for hierarchy \"BCDAdder:add_instance\|FourBitAdder:FBIT_1\|XOR_GATE:XOR1\|NAND_2:NAND1\"" {  } { { "BCDAdder.vhdl" "NAND1" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661421601861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER BCDAdder:add_instance\|FourBitAdder:FBIT_1\|FULL_ADDER:FA_1 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"BCDAdder:add_instance\|FourBitAdder:FBIT_1\|FULL_ADDER:FA_1\"" {  } { { "BCDAdder.vhdl" "FA_1" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661421601865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER1 BCDAdder:add_instance\|FourBitAdder:FBIT_1\|FULL_ADDER:FA_1\|HALF_ADDER1:HA_1 " "Elaborating entity \"HALF_ADDER1\" for hierarchy \"BCDAdder:add_instance\|FourBitAdder:FBIT_1\|FULL_ADDER:FA_1\|HALF_ADDER1:HA_1\"" {  } { { "BCDAdder.vhdl" "HA_1" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661421601867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE BCDAdder:add_instance\|FourBitAdder:FBIT_1\|FULL_ADDER:FA_1\|OR_GATE:OR_1 " "Elaborating entity \"OR_GATE\" for hierarchy \"BCDAdder:add_instance\|FourBitAdder:FBIT_1\|FULL_ADDER:FA_1\|OR_GATE:OR_1\"" {  } { { "BCDAdder.vhdl" "OR_1" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661421601872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 BCDAdder:add_instance\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"BCDAdder:add_instance\|AND_2:AND1\"" {  } { { "BCDAdder.vhdl" "AND1" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661421601888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 BCDAdder:add_instance\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"BCDAdder:add_instance\|OR_2:OR1\"" {  } { { "BCDAdder.vhdl" "OR1" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/04. Experiment 04 - BCD Adder/BCDAdder.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661421601892 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661421602357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661421602747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661421602747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661421602843 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661421602843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661421602843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661421602843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661421602885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 25 15:30:02 2022 " "Processing ended: Thu Aug 25 15:30:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661421602885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661421602885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661421602885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661421602885 ""}
