<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>libopencm3: DMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f3/html/modules.html"><span>STM32F3</span></a></li>
      <li><a href="modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32l0/html/modules.html"><span>STM32L0</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="../../sam3a/html/modules.html"><span>SAM3A</span></a></li>
      <li><a href="../../sam3n/html/modules.html"><span>SAM3N</span></a></li>
      <li><a href="../../sam3s/html/modules.html"><span>SAM3S</span></a></li>
      <li><a href="../../sam3u/html/modules.html"><span>SAM3U</span></a></li>
      <li><a href="../../sam3x/html/modules.html"><span>SAM3X</span></a></li>
      <li><a href="../../vf6xx/html/modules.html"><span>VF6XX</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__dma__file.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DMA<div class="ingroups"><a class="el" href="group__STM32F4xx.html">STM32F4xx</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>libopencm3 STM32F4xx DMA</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for DMA:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__dma__file.png" border="0" alt="" usemap="#group____dma____file"/>
<map name="group____dma____file" id="group____dma____file">
<area shape="rect" id="node2" href="group__STM32F4xx.html" title="Libraries for ST Microelectronics STM32F4xx series. " alt="" coords="5,5,99,32"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8af8980d82a07d038bda1738276de334"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga8af8980d82a07d038bda1738276de334">dma_stream_reset</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga8af8980d82a07d038bda1738276de334"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Reset.  <a href="#ga8af8980d82a07d038bda1738276de334">More...</a><br /></td></tr>
<tr class="separator:ga8af8980d82a07d038bda1738276de334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa31cc700740df241897276081e0436"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a> (uint32_t dma, uint8_t stream, uint32_t interrupts)</td></tr>
<tr class="memdesc:gaeaa31cc700740df241897276081e0436"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Clear Interrupt Flag.  <a href="#gaeaa31cc700740df241897276081e0436">More...</a><br /></td></tr>
<tr class="separator:gaeaa31cc700740df241897276081e0436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920e745c606523b2d4ed1804ca1302f9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga920e745c606523b2d4ed1804ca1302f9">dma_get_interrupt_flag</a> (uint32_t dma, uint8_t stream, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga920e745c606523b2d4ed1804ca1302f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Read Interrupt Flag.  <a href="#ga920e745c606523b2d4ed1804ca1302f9">More...</a><br /></td></tr>
<tr class="separator:ga920e745c606523b2d4ed1804ca1302f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga307fb6658ba93745a5f5634d154cebd3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga307fb6658ba93745a5f5634d154cebd3">dma_set_transfer_mode</a> (uint32_t dma, uint8_t stream, uint32_t direction)</td></tr>
<tr class="memdesc:ga307fb6658ba93745a5f5634d154cebd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Transfer Direction.  <a href="#ga307fb6658ba93745a5f5634d154cebd3">More...</a><br /></td></tr>
<tr class="separator:ga307fb6658ba93745a5f5634d154cebd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56496ac6963f287b8468bdaade35326d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga56496ac6963f287b8468bdaade35326d">dma_set_priority</a> (uint32_t dma, uint8_t stream, uint32_t prio)</td></tr>
<tr class="memdesc:ga56496ac6963f287b8468bdaade35326d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Priority.  <a href="#ga56496ac6963f287b8468bdaade35326d">More...</a><br /></td></tr>
<tr class="separator:ga56496ac6963f287b8468bdaade35326d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e89625484c29b630c797340e4d71d09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga6e89625484c29b630c797340e4d71d09">dma_set_memory_size</a> (uint32_t dma, uint8_t stream, uint32_t mem_size)</td></tr>
<tr class="memdesc:ga6e89625484c29b630c797340e4d71d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Memory Word Width.  <a href="#ga6e89625484c29b630c797340e4d71d09">More...</a><br /></td></tr>
<tr class="separator:ga6e89625484c29b630c797340e4d71d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5613aadc5520edf0ea058a0a2c41764c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga5613aadc5520edf0ea058a0a2c41764c">dma_set_peripheral_size</a> (uint32_t dma, uint8_t stream, uint32_t peripheral_size)</td></tr>
<tr class="memdesc:ga5613aadc5520edf0ea058a0a2c41764c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Peripheral Word Width.  <a href="#ga5613aadc5520edf0ea058a0a2c41764c">More...</a><br /></td></tr>
<tr class="separator:ga5613aadc5520edf0ea058a0a2c41764c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad344152e8871f8787dbebb073f81c61e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gad344152e8871f8787dbebb073f81c61e">dma_enable_memory_increment_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gad344152e8871f8787dbebb073f81c61e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Memory Increment after Transfer.  <a href="#gad344152e8871f8787dbebb073f81c61e">More...</a><br /></td></tr>
<tr class="separator:gad344152e8871f8787dbebb073f81c61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc76100441f2f26c42f2aaebd62a688b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gabc76100441f2f26c42f2aaebd62a688b">dma_disable_memory_increment_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gabc76100441f2f26c42f2aaebd62a688b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable Memory Increment after Transfer.  <a href="#gabc76100441f2f26c42f2aaebd62a688b">More...</a><br /></td></tr>
<tr class="separator:gabc76100441f2f26c42f2aaebd62a688b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598096631d9f7c7efc1d71059c3571e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga598096631d9f7c7efc1d71059c3571e6">dma_enable_peripheral_increment_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga598096631d9f7c7efc1d71059c3571e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Variable Sized Peripheral Increment after Transfer.  <a href="#ga598096631d9f7c7efc1d71059c3571e6">More...</a><br /></td></tr>
<tr class="separator:ga598096631d9f7c7efc1d71059c3571e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7396d77096a96a20e13e4dd5e06e1c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gadd7396d77096a96a20e13e4dd5e06e1c">dma_disable_peripheral_increment_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gadd7396d77096a96a20e13e4dd5e06e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable Peripheral Increment after Transfer.  <a href="#gadd7396d77096a96a20e13e4dd5e06e1c">More...</a><br /></td></tr>
<tr class="separator:gadd7396d77096a96a20e13e4dd5e06e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205b7b142b835653f92f684c0bc1345c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga205b7b142b835653f92f684c0bc1345c">dma_enable_fixed_peripheral_increment_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga205b7b142b835653f92f684c0bc1345c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Fixed Sized Peripheral Increment after Transfer.  <a href="#ga205b7b142b835653f92f684c0bc1345c">More...</a><br /></td></tr>
<tr class="separator:ga205b7b142b835653f92f684c0bc1345c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e94297041e7c82695d7aff83cb0594"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gaa4e94297041e7c82695d7aff83cb0594">dma_enable_circular_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gaa4e94297041e7c82695d7aff83cb0594"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Memory Circular Mode.  <a href="#gaa4e94297041e7c82695d7aff83cb0594">More...</a><br /></td></tr>
<tr class="separator:gaa4e94297041e7c82695d7aff83cb0594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ac1af0c35910f6b4b57a12ad83b60e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga31ac1af0c35910f6b4b57a12ad83b60e">dma_channel_select</a> (uint32_t dma, uint8_t stream, uint32_t channel)</td></tr>
<tr class="memdesc:ga31ac1af0c35910f6b4b57a12ad83b60e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Channel Select.  <a href="#ga31ac1af0c35910f6b4b57a12ad83b60e">More...</a><br /></td></tr>
<tr class="separator:ga31ac1af0c35910f6b4b57a12ad83b60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a23dc081b24fdaa2d6d2c8dc03efdc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga2a23dc081b24fdaa2d6d2c8dc03efdc2">dma_set_memory_burst</a> (uint32_t dma, uint8_t stream, uint32_t burst)</td></tr>
<tr class="memdesc:ga2a23dc081b24fdaa2d6d2c8dc03efdc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Memory Burst Configuration.  <a href="#ga2a23dc081b24fdaa2d6d2c8dc03efdc2">More...</a><br /></td></tr>
<tr class="separator:ga2a23dc081b24fdaa2d6d2c8dc03efdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a1293f424cc6649fe7d98aab6d898f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga75a1293f424cc6649fe7d98aab6d898f">dma_set_peripheral_burst</a> (uint32_t dma, uint8_t stream, uint32_t burst)</td></tr>
<tr class="memdesc:ga75a1293f424cc6649fe7d98aab6d898f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Peripheral Burst Configuration.  <a href="#ga75a1293f424cc6649fe7d98aab6d898f">More...</a><br /></td></tr>
<tr class="separator:ga75a1293f424cc6649fe7d98aab6d898f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84250cb7dcd34c894b2056b790634748"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga84250cb7dcd34c894b2056b790634748">dma_set_initial_target</a> (uint32_t dma, uint8_t stream, uint8_t memory)</td></tr>
<tr class="memdesc:ga84250cb7dcd34c894b2056b790634748"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Initial Target Memory.  <a href="#ga84250cb7dcd34c894b2056b790634748">More...</a><br /></td></tr>
<tr class="separator:ga84250cb7dcd34c894b2056b790634748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcdc7cd42abe3c9b6ca5ff1d10e2665"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">dma_get_target</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga9fcdc7cd42abe3c9b6ca5ff1d10e2665"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Read Current Memory Target.  <a href="#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">More...</a><br /></td></tr>
<tr class="separator:ga9fcdc7cd42abe3c9b6ca5ff1d10e2665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634b8794ff0fba7604ca272f5ceb5bf3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga634b8794ff0fba7604ca272f5ceb5bf3">dma_enable_double_buffer_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga634b8794ff0fba7604ca272f5ceb5bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Double Buffer Mode.  <a href="#ga634b8794ff0fba7604ca272f5ceb5bf3">More...</a><br /></td></tr>
<tr class="separator:ga634b8794ff0fba7604ca272f5ceb5bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad841f8243e7a529efb0ffddc959b0c80"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gad841f8243e7a529efb0ffddc959b0c80">dma_disable_double_buffer_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gad841f8243e7a529efb0ffddc959b0c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Double Buffer Mode.  <a href="#gad841f8243e7a529efb0ffddc959b0c80">More...</a><br /></td></tr>
<tr class="separator:gad841f8243e7a529efb0ffddc959b0c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf667ccb9a78c8fe76f2cf256fa153b6b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gaf667ccb9a78c8fe76f2cf256fa153b6b">dma_set_peripheral_flow_control</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gaf667ccb9a78c8fe76f2cf256fa153b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Peripheral Flow Control.  <a href="#gaf667ccb9a78c8fe76f2cf256fa153b6b">More...</a><br /></td></tr>
<tr class="separator:gaf667ccb9a78c8fe76f2cf256fa153b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30f62b0042facedf99fe357665ffe7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gad30f62b0042facedf99fe357665ffe7c">dma_set_dma_flow_control</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gad30f62b0042facedf99fe357665ffe7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set DMA Flow Control.  <a href="#gad30f62b0042facedf99fe357665ffe7c">More...</a><br /></td></tr>
<tr class="separator:gad30f62b0042facedf99fe357665ffe7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be1b284bd502af608b3993abe1a9931"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga6be1b284bd502af608b3993abe1a9931">dma_enable_transfer_error_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga6be1b284bd502af608b3993abe1a9931"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Transfer Error.  <a href="#ga6be1b284bd502af608b3993abe1a9931">More...</a><br /></td></tr>
<tr class="separator:ga6be1b284bd502af608b3993abe1a9931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2afc6e30285651e492381cdab7ca1a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga2f2afc6e30285651e492381cdab7ca1a">dma_disable_transfer_error_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga2f2afc6e30285651e492381cdab7ca1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Transfer Error.  <a href="#ga2f2afc6e30285651e492381cdab7ca1a">More...</a><br /></td></tr>
<tr class="separator:ga2f2afc6e30285651e492381cdab7ca1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05bfe7ca609aaf686e9258b4a0245d72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga05bfe7ca609aaf686e9258b4a0245d72">dma_enable_half_transfer_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga05bfe7ca609aaf686e9258b4a0245d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Transfer Half Complete.  <a href="#ga05bfe7ca609aaf686e9258b4a0245d72">More...</a><br /></td></tr>
<tr class="separator:ga05bfe7ca609aaf686e9258b4a0245d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a18436370c610a8834e354582eab9b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gab7a18436370c610a8834e354582eab9b">dma_disable_half_transfer_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gab7a18436370c610a8834e354582eab9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Transfer Half Complete.  <a href="#gab7a18436370c610a8834e354582eab9b">More...</a><br /></td></tr>
<tr class="separator:gab7a18436370c610a8834e354582eab9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee7b429eeb959f41c1dbd9d87312dc9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga1ee7b429eeb959f41c1dbd9d87312dc9">dma_enable_transfer_complete_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga1ee7b429eeb959f41c1dbd9d87312dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Transfer Complete.  <a href="#ga1ee7b429eeb959f41c1dbd9d87312dc9">More...</a><br /></td></tr>
<tr class="separator:ga1ee7b429eeb959f41c1dbd9d87312dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb9d94c0d4ec92ec62a7aebbcc7b360"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gabbb9d94c0d4ec92ec62a7aebbcc7b360">dma_disable_transfer_complete_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gabbb9d94c0d4ec92ec62a7aebbcc7b360"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Transfer Complete.  <a href="#gabbb9d94c0d4ec92ec62a7aebbcc7b360">More...</a><br /></td></tr>
<tr class="separator:gabbb9d94c0d4ec92ec62a7aebbcc7b360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5a21bbe3efe0032c02f054d5ceec32"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga3f5a21bbe3efe0032c02f054d5ceec32">dma_enable_direct_mode_error_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga3f5a21bbe3efe0032c02f054d5ceec32"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Direct Mode Error.  <a href="#ga3f5a21bbe3efe0032c02f054d5ceec32">More...</a><br /></td></tr>
<tr class="separator:ga3f5a21bbe3efe0032c02f054d5ceec32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea0653919d7d6d9f0aa9238eebf9012"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga4ea0653919d7d6d9f0aa9238eebf9012">dma_disable_direct_mode_error_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga4ea0653919d7d6d9f0aa9238eebf9012"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Direct Mode Error.  <a href="#ga4ea0653919d7d6d9f0aa9238eebf9012">More...</a><br /></td></tr>
<tr class="separator:ga4ea0653919d7d6d9f0aa9238eebf9012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856057f523c5a127beffc1f91b132d15"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga856057f523c5a127beffc1f91b132d15">dma_enable_fifo_error_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga856057f523c5a127beffc1f91b132d15"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable Interrupt on FIFO Error.  <a href="#ga856057f523c5a127beffc1f91b132d15">More...</a><br /></td></tr>
<tr class="separator:ga856057f523c5a127beffc1f91b132d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21293b505e511ffdae4464185a5891f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gab21293b505e511ffdae4464185a5891f">dma_disable_fifo_error_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gab21293b505e511ffdae4464185a5891f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Disable Interrupt on FIFO Error.  <a href="#gab21293b505e511ffdae4464185a5891f">More...</a><br /></td></tr>
<tr class="separator:gab21293b505e511ffdae4464185a5891f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca11c1cb785964707b8a9a3b1d29ef29"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gaca11c1cb785964707b8a9a3b1d29ef29">dma_fifo_status</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gaca11c1cb785964707b8a9a3b1d29ef29"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Get FIFO Status.  <a href="#gaca11c1cb785964707b8a9a3b1d29ef29">More...</a><br /></td></tr>
<tr class="separator:gaca11c1cb785964707b8a9a3b1d29ef29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3056952dddaf5c2a315b5f8af7d5f1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga6b3056952dddaf5c2a315b5f8af7d5f1">dma_enable_direct_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga6b3056952dddaf5c2a315b5f8af7d5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable Direct Mode.  <a href="#ga6b3056952dddaf5c2a315b5f8af7d5f1">More...</a><br /></td></tr>
<tr class="separator:ga6b3056952dddaf5c2a315b5f8af7d5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e166bb1ea36c1c7966515ddd0c95195"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga5e166bb1ea36c1c7966515ddd0c95195">dma_enable_fifo_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga5e166bb1ea36c1c7966515ddd0c95195"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable FIFO Mode.  <a href="#ga5e166bb1ea36c1c7966515ddd0c95195">More...</a><br /></td></tr>
<tr class="separator:ga5e166bb1ea36c1c7966515ddd0c95195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8786d286c6e71713bb171a637e9447"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga3c8786d286c6e71713bb171a637e9447">dma_set_fifo_threshold</a> (uint32_t dma, uint8_t stream, uint32_t threshold)</td></tr>
<tr class="memdesc:ga3c8786d286c6e71713bb171a637e9447"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Set FIFO Threshold.  <a href="#ga3c8786d286c6e71713bb171a637e9447">More...</a><br /></td></tr>
<tr class="separator:ga3c8786d286c6e71713bb171a637e9447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1780f0a8520693acd202230c222f88"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gaee1780f0a8520693acd202230c222f88">dma_enable_stream</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gaee1780f0a8520693acd202230c222f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable.  <a href="#gaee1780f0a8520693acd202230c222f88">More...</a><br /></td></tr>
<tr class="separator:gaee1780f0a8520693acd202230c222f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0622f6a841107162680c7ea63016c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga5a0622f6a841107162680c7ea63016c4">dma_disable_stream</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga5a0622f6a841107162680c7ea63016c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable.  <a href="#ga5a0622f6a841107162680c7ea63016c4">More...</a><br /></td></tr>
<tr class="separator:ga5a0622f6a841107162680c7ea63016c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795dbd3370cf28a72ee3e2b7582df0cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga795dbd3370cf28a72ee3e2b7582df0cd">dma_set_peripheral_address</a> (uint32_t dma, uint8_t stream, uint32_t address)</td></tr>
<tr class="memdesc:ga795dbd3370cf28a72ee3e2b7582df0cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Peripheral Address.  <a href="#ga795dbd3370cf28a72ee3e2b7582df0cd">More...</a><br /></td></tr>
<tr class="separator:ga795dbd3370cf28a72ee3e2b7582df0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae232f2f5a613459f6921774b5b4c049b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gae232f2f5a613459f6921774b5b4c049b">dma_set_memory_address</a> (uint32_t dma, uint8_t stream, uint32_t address)</td></tr>
<tr class="memdesc:gae232f2f5a613459f6921774b5b4c049b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Base Memory Address 0.  <a href="#gae232f2f5a613459f6921774b5b4c049b">More...</a><br /></td></tr>
<tr class="separator:gae232f2f5a613459f6921774b5b4c049b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586b2d80e0b38cccd6a47adb67dc57df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga586b2d80e0b38cccd6a47adb67dc57df">dma_set_memory_address_1</a> (uint32_t dma, uint8_t stream, uint32_t address)</td></tr>
<tr class="memdesc:ga586b2d80e0b38cccd6a47adb67dc57df"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Base Memory Address 1.  <a href="#ga586b2d80e0b38cccd6a47adb67dc57df">More...</a><br /></td></tr>
<tr class="separator:ga586b2d80e0b38cccd6a47adb67dc57df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3b053111727848b8fff84eee2261a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gacb3b053111727848b8fff84eee2261a7">dma_set_number_of_data</a> (uint32_t dma, uint8_t stream, uint16_t number)</td></tr>
<tr class="memdesc:gacb3b053111727848b8fff84eee2261a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Transfer Block Size.  <a href="#gacb3b053111727848b8fff84eee2261a7">More...</a><br /></td></tr>
<tr class="separator:gacb3b053111727848b8fff84eee2261a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><b>libopencm3 STM32F4xx DMA</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>Date</dt><dd>30 November 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2012 Ken Sarkies <a href="#" onclick="location.href='mai'+'lto:'+'ksa'+'rk'+'ies'+'@i'+'nte'+'rn'+'ode'+'.o'+'n.n'+'et'; return false;">ksark<span style="display: none;">.nosp@m.</span>ies@<span style="display: none;">.nosp@m.</span>inter<span style="display: none;">.nosp@m.</span>node<span style="display: none;">.nosp@m.</span>.on.n<span style="display: none;">.nosp@m.</span>et</a></dd></dl>
<p>This library supports the DMA Control System in the STM32F2 and STM32F4 series of ARM Cortex Microcontrollers by ST Microelectronics.</p>
<p>Up to two DMA controllers are supported each with 8 streams, and each stream having up to 8 channels hardware dedicated to various peripheral DMA signals.</p>
<p>DMA transfers can be configured to occur between peripheral and memory in either direction, and memory to memory. Peripheral to peripheral transfer is not supported. Circular mode transfers are also supported in transfers involving a peripheral. An arbiter is provided to resolve priority DMA requests. Transfers can be made with 8, 16 or 32 bit words.</p>
<p>Each stream has access to a 4 word deep FIFO and can use double buffering by means of two memory pointers. When using the FIFO it is possible to configure transfers to occur in indivisible bursts.</p>
<p>It is also possible to select a peripheral instead of the DMA controller to control the flow of data. This limits the functionality but is useful when the number of transfers is unknown.</p>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga31ac1af0c35910f6b4b57a12ad83b60e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_channel_select </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Channel Select. </p>
<p>Associate an input channel to the stream. Not every channel is allocated to a hardware DMA request signal. The allocations for each stream are given in the STM32F4 Reference Manual.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel selection <a class="el" href="group__dma__ch__sel.html">DMA Channel Select</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00343">343</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>.</p>

</div>
</div>
<a class="anchor" id="gaeaa31cc700740df241897276081e0436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_clear_interrupt_flags </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Clear Interrupt Flag. </p>
<p>The interrupt flag for the stream is cleared. More than one interrupt for the same stream may be cleared by using the bitwise OR of the interrupt flags.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interrupts</td><td>unsigned int32. Bitwise OR of interrupt numbers: <a class="el" href="group__dma__if__offset.html">DMA Interrupt Flag Offsets within stream flag group.</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00095">95</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00102">DMA_HIFCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00272">DMA_ISR_OFFSET</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00097">DMA_LIFCR</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00578">dma_enable_direct_mode_error_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00603">dma_enable_fifo_error_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00528">dma_enable_half_transfer_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00553">dma_enable_transfer_complete_interrupt()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00503">dma_enable_transfer_error_interrupt()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__file_gaeaa31cc700740df241897276081e0436_icgraph.png" border="0" usemap="#group__dma__file_gaeaa31cc700740df241897276081e0436_icgraph" alt=""/></div>
<map name="group__dma__file_gaeaa31cc700740df241897276081e0436_icgraph" id="group__dma__file_gaeaa31cc700740df241897276081e0436_icgraph">
<area shape="rect" id="node2" href="group__dma__file.html#ga3f5a21bbe3efe0032c02f054d5ceec32" title="DMA Stream Enable Interrupt on Direct Mode Error. " alt="" coords="189,5,360,47"/><area shape="rect" id="node3" href="group__dma__file.html#ga856057f523c5a127beffc1f91b132d15" title="DMA Enable Interrupt on FIFO Error. " alt="" coords="199,71,350,112"/><area shape="rect" id="node4" href="group__dma__file.html#ga05bfe7ca609aaf686e9258b4a0245d72" title="DMA Stream Enable Interrupt on Transfer Half Complete. " alt="" coords="189,136,360,177"/><area shape="rect" id="node5" href="group__dma__file.html#ga1ee7b429eeb959f41c1dbd9d87312dc9" title="DMA Stream Enable Interrupt on Transfer Complete. " alt="" coords="203,201,346,243"/><area shape="rect" id="node6" href="group__dma__file.html#ga6be1b284bd502af608b3993abe1a9931" title="DMA Stream Enable Interrupt on Transfer Error. " alt="" coords="203,267,346,308"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga4ea0653919d7d6d9f0aa9238eebf9012"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_direct_mode_error_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable Interrupt on Direct Mode Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00591">591</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00386">DMA_SxCR_DMEIE</a>.</p>

</div>
</div>
<a class="anchor" id="gad841f8243e7a529efb0ffddc959b0c80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_double_buffer_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable Double Buffer Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00458">458</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00456">DMA_SxCR_DBM</a>.</p>

</div>
</div>
<a class="anchor" id="gab21293b505e511ffdae4464185a5891f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_fifo_error_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Disable Interrupt on FIFO Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00616">616</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00227">DMA_SFCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00560">DMA_SxFCR_FEIE</a>.</p>

</div>
</div>
<a class="anchor" id="gab7a18436370c610a8834e354582eab9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_half_transfer_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable Interrupt on Transfer Half Complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00541">541</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00390">DMA_SxCR_HTIE</a>.</p>

</div>
</div>
<a class="anchor" id="gabc76100441f2f26c42f2aaebd62a688b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_memory_increment_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Disable Memory Increment after Transfer. </p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00251">251</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00413">DMA_SxCR_MINC</a>.</p>

</div>
</div>
<a class="anchor" id="gadd7396d77096a96a20e13e4dd5e06e1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_peripheral_increment_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Disable Peripheral Increment after Transfer. </p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00284">284</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00411">DMA_SxCR_PINC</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a0622f6a841107162680c7ea63016c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_stream </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable. </p>
<dl class="section note"><dt>Note</dt><dd>The DMA stream registers retain their values when the stream is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00705">705</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00384">DMA_SxCR_EN</a>.</p>

</div>
</div>
<a class="anchor" id="gabbb9d94c0d4ec92ec62a7aebbcc7b360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_transfer_complete_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable Interrupt on Transfer Complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00566">566</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00392">DMA_SxCR_TCIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f2afc6e30285651e492381cdab7ca1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_transfer_error_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable Interrupt on Transfer Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00516">516</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00388">DMA_SxCR_TEIE</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4e94297041e7c82695d7aff83cb0594"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_circular_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Memory Circular Mode. </p>
<p>After the number of bytes/words to be transferred has been completed, the original transfer block size, memory and peripheral base addresses are reloaded and the process repeats.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="section note"><dt>Note</dt><dd>This cannot be used with memory to memory mode. It is disabled automatically if the peripheral is selected as the flow controller. It is enabled automatically if double buffered mode is selected.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00324">324</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00409">DMA_SxCR_CIRC</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b3056952dddaf5c2a315b5f8af7d5f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_direct_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Enable Direct Mode. </p>
<p>Direct mode is the default. Data is transferred as soon as a DMA request is received. The FIFO is not used. This must not be set when memory to memory mode is selected.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00648">648</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00227">DMA_SFCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00540">DMA_SxFCR_DMDIS</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f5a21bbe3efe0032c02f054d5ceec32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_direct_mode_error_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Interrupt on Direct Mode Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00578">578</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8c_source.html#l00095">dma_clear_interrupt_flags()</a>, <a class="el" href="dma__common__f24_8h_source.html#l00264">DMA_DMEIF</a>, <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00386">DMA_SxCR_DMEIE</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__file_ga3f5a21bbe3efe0032c02f054d5ceec32_cgraph.png" border="0" usemap="#group__dma__file_ga3f5a21bbe3efe0032c02f054d5ceec32_cgraph" alt=""/></div>
<map name="group__dma__file_ga3f5a21bbe3efe0032c02f054d5ceec32_cgraph" id="group__dma__file_ga3f5a21bbe3efe0032c02f054d5ceec32_cgraph">
<area shape="rect" id="node2" href="group__dma__file.html#gaeaa31cc700740df241897276081e0436" title="DMA Stream Clear Interrupt Flag. " alt="" coords="224,5,360,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga634b8794ff0fba7604ca272f5ceb5bf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_double_buffer_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Double Buffer Mode. </p>
<p>Double buffer mode is used for memory to/from peripheral transfers only, and in circular mode which is automatically enabled. Two memory buffers must be established with pointers stored in the memory pointer registers.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="section note"><dt>Note</dt><dd>This cannot be used with memory to memory mode.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00446">446</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00456">DMA_SxCR_DBM</a>.</p>

</div>
</div>
<a class="anchor" id="ga856057f523c5a127beffc1f91b132d15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_fifo_error_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Enable Interrupt on FIFO Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00603">603</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8c_source.html#l00095">dma_clear_interrupt_flags()</a>, <a class="el" href="dma__common__f24_8h_source.html#l00266">DMA_FEIF</a>, <a class="el" href="dma__common__f24_8h_source.html#l00227">DMA_SFCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00560">DMA_SxFCR_FEIE</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__file_ga856057f523c5a127beffc1f91b132d15_cgraph.png" border="0" usemap="#group__dma__file_ga856057f523c5a127beffc1f91b132d15_cgraph" alt=""/></div>
<map name="group__dma__file_ga856057f523c5a127beffc1f91b132d15_cgraph" id="group__dma__file_ga856057f523c5a127beffc1f91b132d15_cgraph">
<area shape="rect" id="node2" href="group__dma__file.html#gaeaa31cc700740df241897276081e0436" title="DMA Stream Clear Interrupt Flag. " alt="" coords="204,5,340,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga5e166bb1ea36c1c7966515ddd0c95195"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_fifo_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Enable FIFO Mode. </p>
<p>Data is transferred via a FIFO.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00662">662</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00227">DMA_SFCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00540">DMA_SxFCR_DMDIS</a>.</p>

</div>
</div>
<a class="anchor" id="ga205b7b142b835653f92f684c0bc1345c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_fixed_peripheral_increment_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Fixed Sized Peripheral Increment after Transfer. </p>
<p>Following each transfer the current peripheral address is incremented by 4 regardless of the data size. The value held by the base peripheral address register is unchanged.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00302">302</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00411">DMA_SxCR_PINC</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00440">DMA_SxCR_PINCOS</a>.</p>

</div>
</div>
<a class="anchor" id="ga05bfe7ca609aaf686e9258b4a0245d72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_half_transfer_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Interrupt on Transfer Half Complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00528">528</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8c_source.html#l00095">dma_clear_interrupt_flags()</a>, <a class="el" href="dma__common__f24_8h_source.html#l00260">DMA_HTIF</a>, <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00390">DMA_SxCR_HTIE</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__file_ga05bfe7ca609aaf686e9258b4a0245d72_cgraph.png" border="0" usemap="#group__dma__file_ga05bfe7ca609aaf686e9258b4a0245d72_cgraph" alt=""/></div>
<map name="group__dma__file_ga05bfe7ca609aaf686e9258b4a0245d72_cgraph" id="group__dma__file_ga05bfe7ca609aaf686e9258b4a0245d72_cgraph">
<area shape="rect" id="node2" href="group__dma__file.html#gaeaa31cc700740df241897276081e0436" title="DMA Stream Clear Interrupt Flag. " alt="" coords="224,5,360,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gad344152e8871f8787dbebb073f81c61e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_memory_increment_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Memory Increment after Transfer. </p>
<p>Following each transfer the current memory address is incremented by 1, 2 or 4 depending on the data size set in <a class="el" href="group__dma__file.html#ga6e89625484c29b630c797340e4d71d09">dma_set_memory_size</a>. The value held by the base memory address register is unchanged.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00237">237</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00413">DMA_SxCR_MINC</a>.</p>

</div>
</div>
<a class="anchor" id="ga598096631d9f7c7efc1d71059c3571e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_peripheral_increment_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Variable Sized Peripheral Increment after Transfer. </p>
<p>Following each transfer the current peripheral address is incremented by 1, 2 or 4 depending on the data size set in <a class="el" href="group__dma__file.html#ga5613aadc5520edf0ea058a0a2c41764c">dma_set_peripheral_size</a>. The value held by the base peripheral address register is unchanged.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00269">269</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00411">DMA_SxCR_PINC</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00440">DMA_SxCR_PINCOS</a>.</p>

</div>
</div>
<a class="anchor" id="gaee1780f0a8520693acd202230c222f88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_stream </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00691">691</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00384">DMA_SxCR_EN</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ee7b429eeb959f41c1dbd9d87312dc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_transfer_complete_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Interrupt on Transfer Complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00553">553</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8c_source.html#l00095">dma_clear_interrupt_flags()</a>, <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00392">DMA_SxCR_TCIE</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00258">DMA_TCIF</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__file_ga1ee7b429eeb959f41c1dbd9d87312dc9_cgraph.png" border="0" usemap="#group__dma__file_ga1ee7b429eeb959f41c1dbd9d87312dc9_cgraph" alt=""/></div>
<map name="group__dma__file_ga1ee7b429eeb959f41c1dbd9d87312dc9_cgraph" id="group__dma__file_ga1ee7b429eeb959f41c1dbd9d87312dc9_cgraph">
<area shape="rect" id="node2" href="group__dma__file.html#gaeaa31cc700740df241897276081e0436" title="DMA Stream Clear Interrupt Flag. " alt="" coords="196,5,332,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga6be1b284bd502af608b3993abe1a9931"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_transfer_error_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Interrupt on Transfer Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00503">503</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8c_source.html#l00095">dma_clear_interrupt_flags()</a>, <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00388">DMA_SxCR_TEIE</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00262">DMA_TEIF</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__file_ga6be1b284bd502af608b3993abe1a9931_cgraph.png" border="0" usemap="#group__dma__file_ga6be1b284bd502af608b3993abe1a9931_cgraph" alt=""/></div>
<map name="group__dma__file_ga6be1b284bd502af608b3993abe1a9931_cgraph" id="group__dma__file_ga6be1b284bd502af608b3993abe1a9931_cgraph">
<area shape="rect" id="node2" href="group__dma__file.html#gaeaa31cc700740df241897276081e0436" title="DMA Stream Clear Interrupt Flag. " alt="" coords="196,5,332,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaca11c1cb785964707b8a9a3b1d29ef29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dma_fifo_status </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Get FIFO Status. </p>
<p>Status of FIFO (empty. full or partial filled states) is returned. This has no meaning if direct mode is enabled (as the FIFO is not used).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>uint32_t FIFO Status <a class="el" href="group__dma__fifo__status.html">FIFO Status</a> </dd></dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00632">632</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00227">DMA_SFCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00555">DMA_SxFCR_FS_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga920e745c606523b2d4ed1804ca1302f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dma_get_interrupt_flag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Read Interrupt Flag. </p>
<p>The interrupt flag for the stream is returned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interrupt</td><td>unsigned int32. Interrupt number: <a class="el" href="group__dma__if__offset.html">DMA Interrupt Flag Offsets within stream flag group.</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool interrupt flag is set. </dd></dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00121">121</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00092">DMA_HISR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00272">DMA_ISR_OFFSET</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00087">DMA_LISR</a>.</p>

</div>
</div>
<a class="anchor" id="ga9fcdc7cd42abe3c9b6ca5ff1d10e2665"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t dma_get_target </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Read Current Memory Target. </p>
<p>In double buffer mode, return the current memory target (M0 or M1). It is possible to update the memory pointer in the register that is <b> not </b> currently in use. An attempt to change the register currently in use will cause the stream to be disabled and the transfer error flag to be set.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>unsigned int8. Memory buffer in use: 0 or 1 </dd></dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00422">422</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00458">DMA_SxCR_CT</a>.</p>

</div>
</div>
<a class="anchor" id="gad30f62b0042facedf99fe357665ffe7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_dma_flow_control </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set DMA Flow Control. </p>
<p>Set the DMA controller to control DMA flow. This is the default.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00491">491</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00394">DMA_SxCR_PFCTRL</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c8786d286c6e71713bb171a637e9447"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_fifo_threshold </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>threshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Set FIFO Threshold. </p>
<p>This is the filled level at which data is transferred out of the FIFO to the destination.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">threshold</td><td>unsigned int8. Threshold setting <a class="el" href="group__dma__fifo__thresh.html">FIFO Threshold selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00678">678</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00227">DMA_SFCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00537">DMA_SxFCR_FTH_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga84250cb7dcd34c894b2056b790634748"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_initial_target </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>memory</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Initial Target Memory. </p>
<p>In double buffered mode, set the target memory (M0 or M1) to be used for the first transfer.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">memory</td><td>unsigned int8. Initial memory pointer to use: 0 or 1 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00399">399</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00458">DMA_SxCR_CT</a>.</p>

</div>
</div>
<a class="anchor" id="gae232f2f5a613459f6921774b5b4c049b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_memory_address </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set the Base Memory Address 0. </p>
<p>Set the address pointer to the memory location for DMA transfers. The DMA stream must normally be disabled before setting this address, however it is possible to change this in double buffer mode when the current target is memory area 1 (see <a class="el" href="group__dma__file.html#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">dma_get_target</a>).</p>
<p>This is the default base memory address used in direct mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>unsigned int32. Memory Initial Address. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00746">746</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00179">DMA_SM0AR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00458">DMA_SxCR_CT</a>, <a class="el" href="dma__common__f24_8h_source.html#l00456">DMA_SxCR_DBM</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00384">DMA_SxCR_EN</a>.</p>

</div>
</div>
<a class="anchor" id="ga586b2d80e0b38cccd6a47adb67dc57df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_memory_address_1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set the Base Memory Address 1. </p>
<p>Set the address pointer to the memory location for DMA transfers. The DMA stream must normally be disabled before setting this address, however it is possible to change this in double buffer mode when the current target is memory area 0 (see <a class="el" href="group__dma__file.html#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">dma_get_target</a>).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>unsigned int32. Memory Initial Address. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00768">768</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00203">DMA_SM1AR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00458">DMA_SxCR_CT</a>, <a class="el" href="dma__common__f24_8h_source.html#l00456">DMA_SxCR_DBM</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00384">DMA_SxCR_EN</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a23dc081b24fdaa2d6d2c8dc03efdc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_memory_burst </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>burst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Memory Burst Configuration. </p>
<p>Set the memory burst type to none, 4 8 or 16 word length. This is forced to none if direct mode is used.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">burst</td><td>unsigned int8. Memory Burst selection <a class="el" href="group__dma__mburst.html">DMA Memory Burst Length</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00361">361</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00486">DMA_SxCR_MBURST_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e89625484c29b630c797340e4d71d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_memory_size </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mem_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Memory Word Width. </p>
<p>Set the memory word width 8 bits, 16 bits, or 32 bits. Refer to datasheet for alignment information if the source and destination widths do not match.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mem_size</td><td>unsigned int32. Memory word width <a class="el" href="group__dma__st__memwidth.html">DMA Stream Memory Word Width</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00196">196</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00437">DMA_SxCR_MSIZE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gacb3b053111727848b8fff84eee2261a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_number_of_data </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>number</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set the Transfer Block Size. </p>
<dl class="section note"><dt>Note</dt><dd>The DMA stream must be disabled before setting this count value. The count is not changed if the stream is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">number</td><td>unsigned int16. Number of data words to transfer (65535 maximum). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00789">789</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00132">DMA_SNDTR</a>.</p>

</div>
</div>
<a class="anchor" id="ga795dbd3370cf28a72ee3e2b7582df0cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_peripheral_address </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set the Peripheral Address. </p>
<p>Set the address of the peripheral register to or from which data is to be transferred. Refer to the documentation for the specific peripheral.</p>
<dl class="section note"><dt>Note</dt><dd>The DMA stream must be disabled before setting this address. This function has no effect if the stream is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>unsigned int32. Peripheral Address. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00724">724</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00155">DMA_SPAR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00384">DMA_SxCR_EN</a>.</p>

</div>
</div>
<a class="anchor" id="ga75a1293f424cc6649fe7d98aab6d898f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_peripheral_burst </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>burst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Peripheral Burst Configuration. </p>
<p>Set the memory burst type to none, 4 8 or 16 word length. This is forced to none if direct mode is used.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">burst</td><td>unsigned int8. Peripheral Burst selection <a class="el" href="group__dma__pburst.html">DMA Peripheral Burst Length</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00380">380</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00473">DMA_SxCR_PBURST_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gaf667ccb9a78c8fe76f2cf256fa153b6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_peripheral_flow_control </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Peripheral Flow Control. </p>
<p>Set the peripheral to control DMA flow. Useful when the number of transfers is unknown. This is forced off when memory to memory mode is selected.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00475">475</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00394">DMA_SxCR_PFCTRL</a>.</p>

</div>
</div>
<a class="anchor" id="ga5613aadc5520edf0ea058a0a2c41764c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_peripheral_size </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>peripheral_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Peripheral Word Width. </p>
<p>Set the peripheral word width 8 bits, 16 bits, or 32 bits. Refer to datasheet for alignment information if the source and destination widths do not match, or if the peripheral does not support byte or half-word writes.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">peripheral_size</td><td>unsigned int32. Peripheral word width <a class="el" href="group__dma__st__perwidth.html">DMA Stream Peripheral Word Width</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00217">217</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00425">DMA_SxCR_PSIZE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga56496ac6963f287b8468bdaade35326d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_priority </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prio</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Priority. </p>
<p>Stream Priority has four levels: low to very high. This has precedence over the hardware priority. In the event of equal software priority the lower numbered stream has priority.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">prio</td><td>unsigned int32. Priority level <a class="el" href="group__dma__st__pri.html">DMA Stream Priority Levels</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00177">177</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00453">DMA_SxCR_PL_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga307fb6658ba93745a5f5634d154cebd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_transfer_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>direction</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Transfer Direction. </p>
<p>Set peripheral to memory, memory to peripheral or memory to memory. If memory to memory mode is selected, circular mode and double buffer modes are disabled. Ensure that these modes are not enabled at a later time.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">direction</td><td>unsigned int32. Data transfer direction <a class="el" href="group__dma__st__dir.html">DMA Stream Data transfer direction</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00149">149</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00409">DMA_SxCR_CIRC</a>, <a class="el" href="dma__common__f24_8h_source.html#l00456">DMA_SxCR_DBM</a>, <a class="el" href="dma__common__f24_8h_source.html#l00406">DMA_SxCR_DIR_MASK</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00403">DMA_SxCR_DIR_MEM_TO_MEM</a>.</p>

</div>
</div>
<a class="anchor" id="ga8af8980d82a07d038bda1738276de334"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_stream_reset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Reset. </p>
<p>The specified stream is disabled and configuration registers are cleared.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00060">60</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00102">DMA_HIFCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00275">DMA_ISR_MASK</a>, <a class="el" href="dma__common__f24_8h_source.html#l00097">DMA_LIFCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00109">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00227">DMA_SFCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00179">DMA_SM0AR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00203">DMA_SM1AR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00132">DMA_SNDTR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00155">DMA_SPAR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00384">DMA_SxCR_EN</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Sun Aug 16 2015 16:22:15 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
