# Verilog Study

Provide basic module implementation