// Seed: 4144729600
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri id_2
    , id_13,
    output wor id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri0 id_6,
    input wand sample,
    input tri0 id_8,
    input wand module_0,
    output wire id_10,
    input wor id_11
);
  assign {id_13, 1'b0, id_0 < id_2, id_0} = id_11 ==? id_4;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd2
) (
    output tri1 id_0,
    input wire id_1,
    input supply1 _id_2
);
  assign id_0 = 1 ? id_1 - id_1 : id_2;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_6 = 0;
  parameter id_4 = 1;
  parameter id_5 = id_4;
  logic [1 : id_2] id_6;
  logic [7:0] id_7;
  wire [-1 'b0 : -1] id_8;
  always force id_6 = id_1;
  wire id_9;
  ;
  assign id_7 = id_6;
  assign id_7[id_2] = id_0++;
endmodule
