
module dff();
 always@(posedge clk) begin
   if(rst) q<=0;
   else q<=d;
 end

endmodule 
