
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M300_W5/run.tcl
# read_verilog -sv runs/M300_W5/sum_signed.sv
# read_xdc runs/M300_W5/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2582480
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.109 ; gain = 241.801 ; free physical = 138135 ; free virtual = 209567
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.420; parent = 2373.310; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.191; parent = 3039.113; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W5/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W5/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3125.078 ; gain = 327.770 ; free physical = 138031 ; free virtual = 209463
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.420; parent = 2373.310; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.160; parent = 3125.082; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3142.891 ; gain = 345.582 ; free physical = 138031 ; free virtual = 209463
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.420; parent = 2373.310; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.973; parent = 3142.895; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3142.891 ; gain = 345.582 ; free physical = 138031 ; free virtual = 209463
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.420; parent = 2373.310; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.973; parent = 3142.895; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3142.891 ; gain = 0.000 ; free physical = 138041 ; free virtual = 209474
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W5/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W5/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.609 ; gain = 0.000 ; free physical = 138082 ; free virtual = 209514
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3308.609 ; gain = 0.000 ; free physical = 138082 ; free virtual = 209514
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3308.609 ; gain = 511.301 ; free physical = 138255 ; free virtual = 209687
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.162; parent = 2385.052; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4249.676; parent = 3276.598; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3308.609 ; gain = 511.301 ; free physical = 138255 ; free virtual = 209687
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.162; parent = 2385.052; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4249.676; parent = 3276.598; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3308.609 ; gain = 511.301 ; free physical = 138255 ; free virtual = 209687
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.162; parent = 2385.052; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4249.676; parent = 3276.598; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3308.609 ; gain = 511.301 ; free physical = 138266 ; free virtual = 209700
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.162; parent = 2385.052; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4249.676; parent = 3276.598; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 9     
	   2 Input    9 Bit       Adders := 19    
	   2 Input    8 Bit       Adders := 37    
	   2 Input    7 Bit       Adders := 75    
	   2 Input    6 Bit       Adders := 150   
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 37    
	                7 Bit    Registers := 76    
	                6 Bit    Registers := 150   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3308.609 ; gain = 511.301 ; free physical = 138454 ; free virtual = 209893
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.162; parent = 2385.052; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4249.676; parent = 3276.598; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3676.922 ; gain = 879.613 ; free physical = 137981 ; free virtual = 209420
Synthesis current peak Physical Memory [PSS] (MB): peak = 3214.643; parent = 2960.563; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4650.004; parent = 3676.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3684.922 ; gain = 887.613 ; free physical = 137969 ; free virtual = 209408
Synthesis current peak Physical Memory [PSS] (MB): peak = 3222.838; parent = 2968.759; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4658.004; parent = 3684.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3715.969 ; gain = 918.660 ; free physical = 137952 ; free virtual = 209391
Synthesis current peak Physical Memory [PSS] (MB): peak = 3228.518; parent = 2974.438; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4689.051; parent = 3715.973; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3730.844 ; gain = 933.535 ; free physical = 137951 ; free virtual = 209390
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.045; parent = 2974.966; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4703.926; parent = 3730.848; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3730.844 ; gain = 933.535 ; free physical = 137944 ; free virtual = 209384
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.061; parent = 2974.981; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4703.926; parent = 3730.848; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 3730.844 ; gain = 933.535 ; free physical = 137955 ; free virtual = 209395
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.279; parent = 2975.200; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4703.926; parent = 3730.848; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 3730.844 ; gain = 933.535 ; free physical = 137955 ; free virtual = 209395
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.342; parent = 2975.263; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4703.926; parent = 3730.848; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 3730.844 ; gain = 933.535 ; free physical = 137955 ; free virtual = 209395
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.342; parent = 2975.263; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4703.926; parent = 3730.848; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 3730.844 ; gain = 933.535 ; free physical = 137955 ; free virtual = 209395
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.373; parent = 2975.294; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4703.926; parent = 3730.848; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   186|
|3     |LUT1   |   149|
|4     |LUT2   |  1189|
|5     |LUT3   |   150|
|6     |LUT4   |   150|
|7     |LUT5   |   300|
|8     |LUT6   |   300|
|9     |FDRE   |  2135|
|10    |IBUF   |  1503|
|11    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 3730.844 ; gain = 933.535 ; free physical = 137955 ; free virtual = 209395
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.389; parent = 2975.310; children = 254.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4703.926; parent = 3730.848; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3730.844 ; gain = 767.816 ; free physical = 137961 ; free virtual = 209400
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 3730.852 ; gain = 933.535 ; free physical = 137961 ; free virtual = 209400
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3744.781 ; gain = 0.000 ; free physical = 138064 ; free virtual = 209503
INFO: [Netlist 29-17] Analyzing 1690 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W5/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W5/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3803.449 ; gain = 0.000 ; free physical = 138051 ; free virtual = 209490
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1504 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1503 instances

Synth Design complete, checksum: 8784530f
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 3803.449 ; gain = 2098.930 ; free physical = 138121 ; free virtual = 209560
# report_utilization -file runs/M300_W5/util.rpt
# report_timing_summary -file runs/M300_W5/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4580.453 ; gain = 777.004 ; free physical = 137519 ; free virtual = 208959
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 18:04:16 2025...
