

Implementation tool: Xilinx Vivado v.2019.1
Project:             predict_function_hardware_hls
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Thu Aug 01 03:48:16 +0200 2019

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          18083
FF:            4750
DSP:             12
BRAM:           211
SRL:             53
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    11.226
Timing not met
