Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov  7 16:22:34 2025
| Host         : PC-1000-times running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file audio_lookback_bus_skew_routed.rpt -pb audio_lookback_bus_skew_routed.pb -rpx audio_lookback_bus_skew_routed.rpx
| Design       : audio_lookback
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   6         [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.803      7.197
2   8         [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.722      7.278
3   10        [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       0.815      7.185
4   12        [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       0.982      7.018
5   14        [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              NA                8.000          NA         NA
6   16        [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              NA                8.000          NA         NA
7   18        [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              NA                8.000          NA         NA
8   20        [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              NA                8.000          NA         NA


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk                   clk_out1_clk_wiz_0    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.803      7.197


Slack (MET) :             7.197ns  (requirement - actual skew)
  Endpoint Source:        AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk)
  Endpoint Destination:   AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0)
  Reference Source:       AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk)
  Reference Destination:  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    4.575ns
  Reference Relative Delay:   3.488ns
  Relative CRPR:              0.531ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.803ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.432     4.819    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X60Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.348     5.167 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.476     5.644    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X61Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     1.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.279     1.281    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.281    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)       -0.212     1.069    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.644    
                         clock arrival                          1.069    
  -------------------------------------------------------------------
                         relative delay                         4.575    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.277     4.419    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X60Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.304     4.723 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.389     5.111    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X62Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.434     1.436    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.436    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.187     1.623    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.111    
                         clock arrival                          1.623    
  -------------------------------------------------------------------
                         relative delay                         3.488    



Id: 2
set_bus_skew -from [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_clk_wiz_0    clk                   AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.722      7.278


Slack (MET) :             7.278ns  (requirement - actual skew)
  Endpoint Source:        AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0)
  Endpoint Destination:   AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk)
  Reference Source:       AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0)
  Reference Destination:  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -2.101ns
  Reference Relative Delay:  -3.081ns
  Relative CRPR:              0.506ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.722ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.434     1.436    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X61Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.348     1.784 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.329     2.113    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.277     4.419    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     4.419    
    SLICE_X60Y80         FDRE (Setup_fdre_C_D)       -0.204     4.215    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.113    
                         clock arrival                          4.215    
  -------------------------------------------------------------------
                         relative delay                        -2.101    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     1.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.276     1.278    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X60Y78         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.304     1.582 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.291     1.873    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.431     4.818    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.818    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.136     4.954    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.873    
                         clock arrival                          4.954    
  -------------------------------------------------------------------
                         relative delay                        -3.081    



Id: 3
set_bus_skew -from [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 11

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk                   clk_out1_clk_wiz_0    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                                                                            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.815      7.185


Slack (MET) :             7.185ns  (requirement - actual skew)
  Endpoint Source:        AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk)
  Endpoint Destination:   AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0)
  Reference Source:       AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk)
  Reference Destination:  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    4.442ns
  Reference Relative Delay:   3.404ns
  Relative CRPR:              0.471ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.815ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.439     4.826    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X83Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.348     5.174 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.346     5.520    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X83Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     1.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.286     1.288    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                         clock pessimism              0.000     1.288    
    SLICE_X83Y79         FDRE (Setup_fdre_C_D)       -0.210     1.078    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         data arrival                           5.520    
                         clock arrival                          1.078    
  -------------------------------------------------------------------
                         relative delay                         4.442    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.280     4.422    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X85Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.304     4.726 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.304     5.029    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X86Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.436     1.438    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X86Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.438    
    SLICE_X86Y76         FDRE (Hold_fdre_C_D)         0.187     1.625    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.029    
                         clock arrival                          1.625    
  -------------------------------------------------------------------
                         relative delay                         3.404    



Id: 4
set_bus_skew -from [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 11

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_clk_wiz_0    clk                   AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                                                            Slow         0.982      7.018


Slack (MET) :             7.018ns  (requirement - actual skew)
  Endpoint Source:        AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0)
  Endpoint Destination:   AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk)
  Reference Source:       AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0)
  Reference Destination:  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -1.911ns
  Reference Relative Delay:  -3.117ns
  Relative CRPR:              0.473ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.982ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.440     1.442    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X80Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.348     1.790 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.511     2.301    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X80Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.279     4.421    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     4.421    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)       -0.209     4.212    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           2.301    
                         clock arrival                          4.212    
  -------------------------------------------------------------------
                         relative delay                        -1.911    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     1.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.285     1.287    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X81Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.304     1.591 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.304     1.895    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X82Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.438     4.825    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X82Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000     4.825    
    SLICE_X82Y79         FDRE (Hold_fdre_C_D)         0.187     5.012    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           1.895    
                         clock arrival                          5.012    
  -------------------------------------------------------------------
                         relative delay                        -3.117    



Id: 5
set_bus_skew -from [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 0
No bus skew paths found.


Id: 6
set_bus_skew -from [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 0
No bus skew paths found.


Id: 7
set_bus_skew -from [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 0
No bus skew paths found.


Id: 8
set_bus_skew -from [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 0
No bus skew paths found.


