// Seed: 1561178601
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_4 = id_4;
  id_5(
      .id_0(1)
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wand id_3,
    input wire id_4,
    input wire id_5
);
  supply1 id_7 = 1'h0, id_8;
  assign id_8 = 1;
  assign id_0 = 1;
  and (id_0, id_2, id_8);
  module_0(
      id_8, id_7, id_7
  );
endmodule
