--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o VmodCAM_Ref.twr
VmodCAM_Ref.pcf -ucf timing.ucf -ucf atlys.ucf -ucf atlys_vmodcam.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 360 paths analyzed, 147 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.225ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_0 (SLICE_X30Y71.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.685ns (Levels of Logic = 1)
  Clock Path Skew:      -2.505ns (0.101 - 2.606)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X32Y82.A4      net (fanout=3)        2.195   Inst_SysCon/DcmProgDone
    SLICE_X32Y82.AMUX    Tilo                  0.251   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        1.408   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.331   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      5.685ns (2.082ns logic, 3.603ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/SRL16_inst/SRL16E (FF)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.365ns (Levels of Logic = 2)
  Clock Path Skew:      -0.184ns (0.469 - 0.653)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/SRL16_inst/SRL16E to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.D       Treg                  1.159   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/SRL16_inst/SRL16E
    SLICE_X30Y71.B4      net (fanout=1)        0.430   Inst_SysCon/Start_Up_Rst
    SLICE_X30Y71.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y82.A1      net (fanout=9)        1.583   Inst_SysCon/DcmRst
    SLICE_X32Y82.AMUX    Tilo                  0.251   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        1.408   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.331   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      5.365ns (1.944ns logic, 3.421ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.787ns (Levels of Logic = 2)
  Clock Path Skew:      0.161ns (0.469 - 0.308)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.DQ      Tcko                  0.447   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X30Y71.B3      net (fanout=2)        0.564   Inst_SysCon/RstQ<98>
    SLICE_X30Y71.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y82.A1      net (fanout=9)        1.583   Inst_SysCon/DcmRst
    SLICE_X32Y82.AMUX    Tilo                  0.251   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        1.408   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.331   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (1.232ns logic, 3.555ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_2 (SLICE_X30Y71.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.630ns (Levels of Logic = 1)
  Clock Path Skew:      -2.505ns (0.101 - 2.606)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X32Y82.A4      net (fanout=3)        2.195   Inst_SysCon/DcmProgDone
    SLICE_X32Y82.AMUX    Tilo                  0.251   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        1.408   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.276   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      5.630ns (2.027ns logic, 3.603ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/SRL16_inst/SRL16E (FF)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.310ns (Levels of Logic = 2)
  Clock Path Skew:      -0.184ns (0.469 - 0.653)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/SRL16_inst/SRL16E to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.D       Treg                  1.159   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/SRL16_inst/SRL16E
    SLICE_X30Y71.B4      net (fanout=1)        0.430   Inst_SysCon/Start_Up_Rst
    SLICE_X30Y71.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y82.A1      net (fanout=9)        1.583   Inst_SysCon/DcmRst
    SLICE_X32Y82.AMUX    Tilo                  0.251   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        1.408   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.276   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      5.310ns (1.889ns logic, 3.421ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.732ns (Levels of Logic = 2)
  Clock Path Skew:      0.161ns (0.469 - 0.308)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.DQ      Tcko                  0.447   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X30Y71.B3      net (fanout=2)        0.564   Inst_SysCon/RstQ<98>
    SLICE_X30Y71.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y82.A1      net (fanout=9)        1.583   Inst_SysCon/DcmRst
    SLICE_X32Y82.AMUX    Tilo                  0.251   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        1.408   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.276   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (1.177ns logic, 3.555ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_2 (SLICE_X31Y81.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.907ns (Levels of Logic = 2)
  Clock Path Skew:      -1.571ns (0.627 - 2.198)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X31Y82.C5      net (fanout=3)        2.172   Inst_SysCon/DcmProgDone
    SLICE_X31Y82.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X30Y82.A4      net (fanout=5)        0.297   Inst_SysCon/state__n0159_inv1
    SLICE_X30Y82.A       Tilo                  0.203   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_loadRegEn1
    SLICE_X31Y81.SR      net (fanout=2)        1.054   Inst_SysCon/loadRegEn
    SLICE_X31Y81.CLK     Tsrck                 0.422   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (2.384ns logic, 3.523ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_3 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.185ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_3 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y81.CMUX    Tshcko                0.461   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_3
    SLICE_X30Y82.A3      net (fanout=9)        1.045   Inst_SysCon/bitCount<3>
    SLICE_X30Y82.A       Tilo                  0.203   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_loadRegEn1
    SLICE_X31Y81.SR      net (fanout=2)        1.054   Inst_SysCon/loadRegEn
    SLICE_X31Y81.CLK     Tsrck                 0.422   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (1.086ns logic, 2.099ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.139ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.100 - 0.106)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y81.BQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X31Y82.C3      net (fanout=2)        0.457   Inst_SysCon/state_FSM_FFd7
    SLICE_X31Y82.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X30Y82.A4      net (fanout=5)        0.297   Inst_SysCon/state__n0159_inv1
    SLICE_X30Y82.A       Tilo                  0.203   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_loadRegEn1
    SLICE_X31Y81.SR      net (fanout=2)        1.054   Inst_SysCon/loadRegEn
    SLICE_X31Y81.CLK     Tsrck                 0.422   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (1.331ns logic, 1.808ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd7 (SLICE_X30Y81.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.622ns (0.623 - 0.001)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y71.BQ      Tcko                  0.234   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X30Y81.B5      net (fanout=2)        0.433   Inst_SysCon/prevRes<2>
    SLICE_X30Y81.CLK     Tah         (-Th)    -0.197   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7-In1
                                                       Inst_SysCon/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (0.431ns logic, 0.433ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (DCM_X0Y6.PSINCDEC), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/DcmProgReg_0 (FF)
  Destination:          Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      1.270ns (Levels of Logic = 0)
  Clock Path Skew:      1.012ns (1.267 - 0.255)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/DcmProgReg_0 to Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y82.BQ      Tcko                  0.234   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/DcmProgReg_0
    DCM_X0Y6.PSINCDEC    net (fanout=1)        1.036   Inst_SysCon/DcmProgReg<0>
    DCM_X0Y6.PSCLK       Tdmckc_PSINCDEC(-Th)     0.000   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.234ns logic, 1.036ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd4 (SLICE_X32Y82.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.219ns (Levels of Logic = 1)
  Clock Path Skew:      0.951ns (1.074 - 0.123)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.AQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X30Y71.B6      net (fanout=2)        0.136   Inst_SysCon/RstQ<96>
    SLICE_X30Y71.B       Tilo                  0.156   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y82.SR      net (fanout=9)        0.692   Inst_SysCon/DcmRst
    SLICE_X32Y82.CLK     Tcksr       (-Th)    -0.001   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (0.391ns logic, 0.828ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_97 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.951ns (1.074 - 0.123)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_97 to Inst_SysCon/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.BQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    SLICE_X30Y71.B5      net (fanout=2)        0.180   Inst_SysCon/RstQ<97>
    SLICE_X30Y71.B       Tilo                  0.156   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y82.SR      net (fanout=9)        0.692   Inst_SysCon/DcmRst
    SLICE_X32Y82.CLK     Tcksr       (-Th)    -0.001   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.391ns logic, 0.872ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.951ns (1.074 - 0.123)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.DQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X30Y71.B3      net (fanout=2)        0.292   Inst_SysCon/RstQ<98>
    SLICE_X30Y71.B       Tilo                  0.156   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y82.SR      net (fanout=9)        0.692   Inst_SysCon/DcmRst
    SLICE_X32Y82.CLK     Tcksr       (-Th)    -0.001   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.391ns logic, 0.984ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2993 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.624ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_21 (SLICE_X0Y75.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.557ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.594 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y68.C3       net (fanout=3)        2.015   Inst_FBCtl/p1_wr_empty
    SLICE_X0Y68.C        Tilo                  0.205   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X0Y68.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X0Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      6.557ns (3.135ns logic, 3.422ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.277ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_1 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y70.BQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_1
    SLICE_X1Y60.D2       net (fanout=3)        1.102   Inst_FBCtl/pa_wr_addr<1>
    SLICE_X1Y60.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X0Y68.A6       net (fanout=1)        0.892   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X0Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (1.327ns logic, 2.950ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.167ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_0 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y70.AQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_0
    SLICE_X1Y60.D3       net (fanout=3)        0.992   Inst_FBCtl/pa_wr_addr<0>
    SLICE_X1Y60.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X0Y68.A6       net (fanout=1)        0.892   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X0Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (1.327ns logic, 2.840ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_20 (SLICE_X0Y75.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.546ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.594 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y68.C3       net (fanout=3)        2.015   Inst_FBCtl/p1_wr_empty
    SLICE_X0Y68.C        Tilo                  0.205   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X0Y68.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X0Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.444   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      6.546ns (3.124ns logic, 3.422ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.266ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_1 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y70.BQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_1
    SLICE_X1Y60.D2       net (fanout=3)        1.102   Inst_FBCtl/pa_wr_addr<1>
    SLICE_X1Y60.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X0Y68.A6       net (fanout=1)        0.892   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X0Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.444   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.266ns (1.316ns logic, 2.950ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.156ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_0 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y70.AQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_0
    SLICE_X1Y60.D3       net (fanout=3)        0.992   Inst_FBCtl/pa_wr_addr<0>
    SLICE_X1Y60.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X0Y68.A6       net (fanout=1)        0.892   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X0Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.444   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (1.316ns logic, 2.840ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_22 (SLICE_X0Y75.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.594 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y68.C3       net (fanout=3)        2.015   Inst_FBCtl/p1_wr_empty
    SLICE_X0Y68.C        Tilo                  0.205   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X0Y68.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X0Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.421   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      6.523ns (3.101ns logic, 3.422ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.243ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_1 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y70.BQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_1
    SLICE_X1Y60.D2       net (fanout=3)        1.102   Inst_FBCtl/pa_wr_addr<1>
    SLICE_X1Y60.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X0Y68.A6       net (fanout=1)        0.892   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X0Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.421   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (1.293ns logic, 2.950ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.133ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_0 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y70.AQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_0
    SLICE_X1Y60.D3       net (fanout=3)        0.992   Inst_FBCtl/pa_wr_addr<0>
    SLICE_X1Y60.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X0Y68.A6       net (fanout=1)        0.892   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X0Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y75.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y75.CLK      Tsrck                 0.421   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      4.133ns (1.293ns logic, 2.840ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y50.BQ       Tcko                  0.198   Inst_FBCtl/p1_wr_data_3
                                                       Inst_FBCtl/p1_wr_data_1
    MCB_X0Y1.P1WRDATA1   net (fanout=1)        0.123   Inst_FBCtl/p1_wr_data_1
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X7Y60.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA2/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA2/RstQ_3 to Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.CQ       Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X7Y60.DX       net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X7Y60.CLK      Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X11Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_3 to Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y49.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X11Y49.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X11Y49.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2999 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.120ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_21 (SLICE_X2Y74.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.047ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.591 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y69.C1       net (fanout=3)        2.497   Inst_FBCtl/p2_wr_empty
    SLICE_X3Y69.C        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y69.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y74.SR       net (fanout=6)        0.883   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y74.CLK      Tsrck                 0.442   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      7.047ns (3.230ns logic, 3.817ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.308ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.236 - 0.251)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_2 to Inst_FBCtl/pb_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.CQ       Tcko                  0.447   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_2
    SLICE_X3Y57.D1       net (fanout=3)        1.589   Inst_FBCtl/pb_wr_addr<2>
    SLICE_X3Y57.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A1       net (fanout=1)        1.429   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y74.SR       net (fanout=6)        0.883   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y74.CLK      Tsrck                 0.442   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      5.308ns (1.407ns logic, 3.901ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.162ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.236 - 0.251)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_0 to Inst_FBCtl/pb_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.AQ       Tcko                  0.447   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_0
    SLICE_X3Y57.D3       net (fanout=3)        1.443   Inst_FBCtl/pb_wr_addr<0>
    SLICE_X3Y57.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A1       net (fanout=1)        1.429   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y74.SR       net (fanout=6)        0.883   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y74.CLK      Tsrck                 0.442   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (1.407ns logic, 3.755ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_22 (SLICE_X2Y74.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.036ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.591 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y69.C1       net (fanout=3)        2.497   Inst_FBCtl/p2_wr_empty
    SLICE_X3Y69.C        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y69.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y74.SR       net (fanout=6)        0.883   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y74.CLK      Tsrck                 0.431   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (3.219ns logic, 3.817ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.297ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.236 - 0.251)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_2 to Inst_FBCtl/pb_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.CQ       Tcko                  0.447   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_2
    SLICE_X3Y57.D1       net (fanout=3)        1.589   Inst_FBCtl/pb_wr_addr<2>
    SLICE_X3Y57.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A1       net (fanout=1)        1.429   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y74.SR       net (fanout=6)        0.883   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y74.CLK      Tsrck                 0.431   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (1.396ns logic, 3.901ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.151ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.236 - 0.251)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_0 to Inst_FBCtl/pb_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.AQ       Tcko                  0.447   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_0
    SLICE_X3Y57.D3       net (fanout=3)        1.443   Inst_FBCtl/pb_wr_addr<0>
    SLICE_X3Y57.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A1       net (fanout=1)        1.429   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y74.SR       net (fanout=6)        0.883   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y74.CLK      Tsrck                 0.431   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (1.396ns logic, 3.755ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_20 (SLICE_X2Y74.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.030ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.591 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y69.C1       net (fanout=3)        2.497   Inst_FBCtl/p2_wr_empty
    SLICE_X3Y69.C        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y69.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y74.SR       net (fanout=6)        0.883   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y74.CLK      Tsrck                 0.425   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      7.030ns (3.213ns logic, 3.817ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.291ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.236 - 0.251)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_2 to Inst_FBCtl/pb_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.CQ       Tcko                  0.447   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_2
    SLICE_X3Y57.D1       net (fanout=3)        1.589   Inst_FBCtl/pb_wr_addr<2>
    SLICE_X3Y57.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A1       net (fanout=1)        1.429   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y74.SR       net (fanout=6)        0.883   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y74.CLK      Tsrck                 0.425   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      5.291ns (1.390ns logic, 3.901ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.145ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.236 - 0.251)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_0 to Inst_FBCtl/pb_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.AQ       Tcko                  0.447   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_0
    SLICE_X3Y57.D3       net (fanout=3)        1.443   Inst_FBCtl/pb_wr_addr<0>
    SLICE_X3Y57.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A1       net (fanout=1)        1.429   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y69.A        Tilo                  0.259   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y74.SR       net (fanout=6)        0.883   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y74.CLK      Tsrck                 0.425   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (1.390ns logic, 3.755ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.243 - 0.209)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.CQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_10
    MCB_X0Y1.P2WRDATA10  net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_10
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.243 - 0.209)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.BQ       Tcko                  0.200   Inst_FBCtl/p2_wr_data_3
                                                       Inst_FBCtl/p2_wr_data_1
    MCB_X0Y1.P2WRDATA1   net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_1
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.245ns logic, 0.123ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.243 - 0.209)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.AQ       Tcko                  0.200   Inst_FBCtl/p2_wr_data_3
                                                       Inst_FBCtl/p2_wr_data_0
    MCB_X0Y1.P2WRDATA0   net (fanout=1)        0.157   Inst_FBCtl/p2_wr_data_0
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.245ns logic, 0.157ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P2CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Location pin: MCB_X0Y1.P2CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6974 paths analyzed, 914 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.399ns.
--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (SLICE_X23Y77.A5), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_6 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.379ns (Levels of Logic = 6)
  Clock Path Skew:      0.015ns (0.506 - 0.491)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_6 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.CQ     Tcko                  0.391   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_6
    SLICE_X22Y108.A4     net (fanout=4)        2.348   comm_fpga_fx2/chanAddr<6>
    SLICE_X22Y108.A      Tilo                  0.203   comm_fpga_fx2/state_FSM_FFd4_1
                                                       readFifoOutputReady1_SW0
    SLICE_X13Y108.C4     net (fanout=1)        2.360   N66
    SLICE_X13Y108.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In3
                                                       readFifoOutputReady1
    SLICE_X22Y87.C2      net (fanout=5)        2.283   readFifoOutputReady1
    SLICE_X22Y87.C       Tilo                  0.204   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       readFifoOutputReady2
    SLICE_X22Y87.A1      net (fanout=13)       0.506   readFifoOutputReady
    SLICE_X22Y87.A       Tilo                  0.203   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X23Y77.B1      net (fanout=7)        1.854   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en
    SLICE_X23Y77.B       Tilo                  0.259   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1
    SLICE_X23Y77.A5      net (fanout=1)        0.187   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1
    SLICE_X23Y77.CLK     Tas                   0.322   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o4
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                     11.379ns (1.841ns logic, 9.538ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4_1 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.074ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (0.506 - 0.490)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4_1 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y108.DQ     Tcko                  0.447   comm_fpga_fx2/state_FSM_FFd4_1
                                                       comm_fpga_fx2/state_FSM_FFd4_1
    SLICE_X13Y108.D5     net (fanout=1)        2.952   comm_fpga_fx2/state_FSM_FFd4_1
    SLICE_X13Y108.D      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4-In31
    SLICE_X13Y108.C5     net (fanout=2)        0.339   comm_fpga_fx2/state_FSM_FFd4-In3
    SLICE_X13Y108.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In3
                                                       readFifoOutputReady1
    SLICE_X22Y87.C2      net (fanout=5)        2.283   readFifoOutputReady1
    SLICE_X22Y87.C       Tilo                  0.204   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       readFifoOutputReady2
    SLICE_X22Y87.A1      net (fanout=13)       0.506   readFifoOutputReady
    SLICE_X22Y87.A       Tilo                  0.203   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X23Y77.B1      net (fanout=7)        1.854   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en
    SLICE_X23Y77.B       Tilo                  0.259   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1
    SLICE_X23Y77.A5      net (fanout=1)        0.187   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1
    SLICE_X23Y77.CLK     Tas                   0.322   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o4
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                     10.074ns (1.953ns logic, 8.121ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1_1 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.691ns (Levels of Logic = 6)
  Clock Path Skew:      0.017ns (0.506 - 0.489)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1_1 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y108.CQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1_1
    SLICE_X22Y108.A1     net (fanout=1)        0.660   comm_fpga_fx2/state_FSM_FFd1_1
    SLICE_X22Y108.A      Tilo                  0.203   comm_fpga_fx2/state_FSM_FFd4_1
                                                       readFifoOutputReady1_SW0
    SLICE_X13Y108.C4     net (fanout=1)        2.360   N66
    SLICE_X13Y108.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In3
                                                       readFifoOutputReady1
    SLICE_X22Y87.C2      net (fanout=5)        2.283   readFifoOutputReady1
    SLICE_X22Y87.C       Tilo                  0.204   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       readFifoOutputReady2
    SLICE_X22Y87.A1      net (fanout=13)       0.506   readFifoOutputReady
    SLICE_X22Y87.A       Tilo                  0.203   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X23Y77.B1      net (fanout=7)        1.854   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en
    SLICE_X23Y77.B       Tilo                  0.259   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1
    SLICE_X23Y77.A5      net (fanout=1)        0.187   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1
    SLICE_X23Y77.CLK     Tas                   0.322   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o4
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      9.691ns (1.841ns logic, 7.850ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (SLICE_X20Y88.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_6 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.950ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.470 - 0.491)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_6 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.CQ     Tcko                  0.391   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_6
    SLICE_X22Y108.A4     net (fanout=4)        2.348   comm_fpga_fx2/chanAddr<6>
    SLICE_X22Y108.A      Tilo                  0.203   comm_fpga_fx2/state_FSM_FFd4_1
                                                       readFifoOutputReady1_SW0
    SLICE_X13Y108.C4     net (fanout=1)        2.360   N66
    SLICE_X13Y108.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In3
                                                       readFifoOutputReady1
    SLICE_X22Y87.C2      net (fanout=5)        2.283   readFifoOutputReady1
    SLICE_X22Y87.C       Tilo                  0.204   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       readFifoOutputReady2
    SLICE_X21Y77.C5      net (fanout=13)       1.009   readFifoOutputReady
    SLICE_X21Y77.CMUX    Tilo                  0.313   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X20Y88.CE      net (fanout=2)        1.245   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X20Y88.CLK     Tceck                 0.335   fifoCount<7>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    -------------------------------------------------  ---------------------------
    Total                                     10.950ns (1.705ns logic, 9.245ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4_1 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.645ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.470 - 0.490)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4_1 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y108.DQ     Tcko                  0.447   comm_fpga_fx2/state_FSM_FFd4_1
                                                       comm_fpga_fx2/state_FSM_FFd4_1
    SLICE_X13Y108.D5     net (fanout=1)        2.952   comm_fpga_fx2/state_FSM_FFd4_1
    SLICE_X13Y108.D      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4-In31
    SLICE_X13Y108.C5     net (fanout=2)        0.339   comm_fpga_fx2/state_FSM_FFd4-In3
    SLICE_X13Y108.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In3
                                                       readFifoOutputReady1
    SLICE_X22Y87.C2      net (fanout=5)        2.283   readFifoOutputReady1
    SLICE_X22Y87.C       Tilo                  0.204   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       readFifoOutputReady2
    SLICE_X21Y77.C5      net (fanout=13)       1.009   readFifoOutputReady
    SLICE_X21Y77.CMUX    Tilo                  0.313   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X20Y88.CE      net (fanout=2)        1.245   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X20Y88.CLK     Tceck                 0.335   fifoCount<7>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.645ns (1.817ns logic, 7.828ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1_1 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.262ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.470 - 0.489)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1_1 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y108.CQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1_1
    SLICE_X22Y108.A1     net (fanout=1)        0.660   comm_fpga_fx2/state_FSM_FFd1_1
    SLICE_X22Y108.A      Tilo                  0.203   comm_fpga_fx2/state_FSM_FFd4_1
                                                       readFifoOutputReady1_SW0
    SLICE_X13Y108.C4     net (fanout=1)        2.360   N66
    SLICE_X13Y108.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In3
                                                       readFifoOutputReady1
    SLICE_X22Y87.C2      net (fanout=5)        2.283   readFifoOutputReady1
    SLICE_X22Y87.C       Tilo                  0.204   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       readFifoOutputReady2
    SLICE_X21Y77.C5      net (fanout=13)       1.009   readFifoOutputReady
    SLICE_X21Y77.CMUX    Tilo                  0.313   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X20Y88.CE      net (fanout=2)        1.245   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X20Y88.CLK     Tceck                 0.335   fifoCount<7>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.262ns (1.705ns logic, 7.557ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (SLICE_X20Y88.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_6 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.930ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.470 - 0.491)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_6 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.CQ     Tcko                  0.391   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_6
    SLICE_X22Y108.A4     net (fanout=4)        2.348   comm_fpga_fx2/chanAddr<6>
    SLICE_X22Y108.A      Tilo                  0.203   comm_fpga_fx2/state_FSM_FFd4_1
                                                       readFifoOutputReady1_SW0
    SLICE_X13Y108.C4     net (fanout=1)        2.360   N66
    SLICE_X13Y108.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In3
                                                       readFifoOutputReady1
    SLICE_X22Y87.C2      net (fanout=5)        2.283   readFifoOutputReady1
    SLICE_X22Y87.C       Tilo                  0.204   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       readFifoOutputReady2
    SLICE_X21Y77.C5      net (fanout=13)       1.009   readFifoOutputReady
    SLICE_X21Y77.CMUX    Tilo                  0.313   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X20Y88.CE      net (fanout=2)        1.245   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X20Y88.CLK     Tceck                 0.315   fifoCount<7>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    -------------------------------------------------  ---------------------------
    Total                                     10.930ns (1.685ns logic, 9.245ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4_1 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.625ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.470 - 0.490)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4_1 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y108.DQ     Tcko                  0.447   comm_fpga_fx2/state_FSM_FFd4_1
                                                       comm_fpga_fx2/state_FSM_FFd4_1
    SLICE_X13Y108.D5     net (fanout=1)        2.952   comm_fpga_fx2/state_FSM_FFd4_1
    SLICE_X13Y108.D      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4-In31
    SLICE_X13Y108.C5     net (fanout=2)        0.339   comm_fpga_fx2/state_FSM_FFd4-In3
    SLICE_X13Y108.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In3
                                                       readFifoOutputReady1
    SLICE_X22Y87.C2      net (fanout=5)        2.283   readFifoOutputReady1
    SLICE_X22Y87.C       Tilo                  0.204   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       readFifoOutputReady2
    SLICE_X21Y77.C5      net (fanout=13)       1.009   readFifoOutputReady
    SLICE_X21Y77.CMUX    Tilo                  0.313   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X20Y88.CE      net (fanout=2)        1.245   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X20Y88.CLK     Tceck                 0.315   fifoCount<7>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.625ns (1.797ns logic, 7.828ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1_1 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.242ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.470 - 0.489)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1_1 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y108.CQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1_1
    SLICE_X22Y108.A1     net (fanout=1)        0.660   comm_fpga_fx2/state_FSM_FFd1_1
    SLICE_X22Y108.A      Tilo                  0.203   comm_fpga_fx2/state_FSM_FFd4_1
                                                       readFifoOutputReady1_SW0
    SLICE_X13Y108.C4     net (fanout=1)        2.360   N66
    SLICE_X13Y108.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In3
                                                       readFifoOutputReady1
    SLICE_X22Y87.C2      net (fanout=5)        2.283   readFifoOutputReady1
    SLICE_X22Y87.C       Tilo                  0.204   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       readFifoOutputReady2
    SLICE_X21Y77.C5      net (fanout=13)       1.009   readFifoOutputReady
    SLICE_X21Y77.CMUX    Tilo                  0.313   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X20Y88.CE      net (fanout=2)        1.245   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X20Y88.CLK     Tceck                 0.315   fifoCount<7>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.242ns (1.685ns logic, 7.557ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (SLICE_X32Y99.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y99.AQ      Tcko                  0.200   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    SLICE_X32Y99.A6      net (fanout=3)        0.029   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<6>
    SLICE_X32Y99.CLK     Tah         (-Th)    -0.190   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[6]_GND_56_o_add_0_OUT_xor<6>11
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (SLICE_X33Y98.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y98.BMUX    Tshcko                0.238   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    SLICE_X33Y98.DX      net (fanout=6)        0.125   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
    SLICE_X33Y98.CLK     Tckdi       (-Th)    -0.059   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.297ns logic, 0.125ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (SLICE_X21Y77.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y77.AQ      Tcko                  0.198   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    SLICE_X21Y77.A6      net (fanout=3)        0.022   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<6>
    SLICE_X21Y77.CLK     Tah         (-Th)    -0.215   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[6]_GND_56_o_add_0_OUT_xor<6>11
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y38.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y38.CLKBRDCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6237 paths analyzed, 1481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.606ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (SLICE_X49Y21.B6), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.994ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.454 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.AQ       Tcko                  0.391   Inst_camctlA/Inst_TWICtl/dSda
                                                       Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X47Y16.C2      net (fanout=11)       2.102   Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X47Y16.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X54Y20.A5      net (fanout=4)        1.081   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X54Y20.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X49Y21.C2      net (fanout=1)        1.090   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X49Y21.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X49Y21.B6      net (fanout=1)        0.285   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X49Y21.CLK     Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.994ns (1.436ns logic, 4.558ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.007ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/rSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y20.CQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/rSda
                                                       Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X47Y16.C5      net (fanout=5)        1.059   Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X47Y16.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X54Y20.A5      net (fanout=4)        1.081   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X54Y20.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X49Y21.C2      net (fanout=1)        1.090   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X49Y21.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X49Y21.B6      net (fanout=1)        0.285   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X49Y21.CLK     Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.007ns (1.492ns logic, 3.515ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.804ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.454 - 0.509)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dScl to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y11.AQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/dScl
                                                       Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X47Y16.C3      net (fanout=7)        0.895   Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X47Y16.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X54Y20.A5      net (fanout=4)        1.081   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X54Y20.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X49Y21.C2      net (fanout=1)        1.090   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X49Y21.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X49Y21.B6      net (fanout=1)        0.285   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X49Y21.CLK     Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (1.453ns logic, 3.351ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/dataByte_0 (SLICE_X10Y27.A6), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.242ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.238 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.391   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_0
    SLICE_X14Y28.D1      net (fanout=22)       1.300   Inst_camctlB/initA<0>
    SLICE_X14Y28.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X11Y23.C4      net (fanout=7)        1.118   Inst_camctlB/_n0130<32>
    SLICE_X11Y23.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux831
    SLICE_X11Y23.A1      net (fanout=2)        0.608   Inst_camctlB/Inst_TWICtl/mux83
    SLICE_X11Y23.A       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X10Y27.A6      net (fanout=1)        0.815   Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X10Y27.CLK     Tas                   0.289   Inst_camctlB/initFb<2>
                                                       Inst_camctlB/Inst_TWICtl/mux83
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      5.242ns (1.401ns logic, 3.841ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.197ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.238 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.391   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_1
    SLICE_X14Y28.D2      net (fanout=21)       1.255   Inst_camctlB/initA<1>
    SLICE_X14Y28.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X11Y23.C4      net (fanout=7)        1.118   Inst_camctlB/_n0130<32>
    SLICE_X11Y23.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux831
    SLICE_X11Y23.A1      net (fanout=2)        0.608   Inst_camctlB/Inst_TWICtl/mux83
    SLICE_X11Y23.A       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X10Y27.A6      net (fanout=1)        0.815   Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X10Y27.CLK     Tas                   0.289   Inst_camctlB/initFb<2>
                                                       Inst_camctlB/Inst_TWICtl/mux83
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      5.197ns (1.401ns logic, 3.796ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.130ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.238 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BMUX     Tshcko                0.461   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_2
    SLICE_X14Y28.D3      net (fanout=21)       1.118   Inst_camctlB/initA<2>
    SLICE_X14Y28.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X11Y23.C4      net (fanout=7)        1.118   Inst_camctlB/_n0130<32>
    SLICE_X11Y23.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux831
    SLICE_X11Y23.A1      net (fanout=2)        0.608   Inst_camctlB/Inst_TWICtl/mux83
    SLICE_X11Y23.A       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X10Y27.A6      net (fanout=1)        0.815   Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X10Y27.CLK     Tas                   0.289   Inst_camctlB/initFb<2>
                                                       Inst_camctlB/Inst_TWICtl/mux83
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (1.471ns logic, 3.659ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/state_FSM_FFd1 (SLICE_X13Y26.A5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/intRst (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.167ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.475 - 0.512)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/intRst to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y11.CQ      Tcko                  0.391   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    SLICE_X11Y26.B4      net (fanout=15)       3.594   Inst_camctlB/intRst
    SLICE_X11Y26.B       Tilo                  0.259   Inst_camctlB/state_FSM_FFd1-In1
                                                       Inst_camctlB/state_FSM_FFd1-In1
    SLICE_X13Y26.A5      net (fanout=1)        0.601   Inst_camctlB/state_FSM_FFd1-In1
    SLICE_X13Y26.CLK     Tas                   0.322   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1-In2
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.167ns (0.972ns logic, 4.195ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.351ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/DONE_O to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.AQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    SLICE_X11Y26.B2      net (fanout=6)        0.761   Inst_camctlB/Inst_TWICtl/DONE_O
    SLICE_X11Y26.B       Tilo                  0.259   Inst_camctlB/state_FSM_FFd1-In1
                                                       Inst_camctlB/state_FSM_FFd1-In1
    SLICE_X13Y26.A5      net (fanout=1)        0.601   Inst_camctlB/state_FSM_FFd1-In1
    SLICE_X13Y26.CLK     Tas                   0.322   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1-In2
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.989ns logic, 1.362ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.111ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd1 to Inst_camctlB/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    SLICE_X11Y26.B3      net (fanout=29)       0.538   Inst_camctlB/state_FSM_FFd1
    SLICE_X11Y26.B       Tilo                  0.259   Inst_camctlB/state_FSM_FFd1-In1
                                                       Inst_camctlB/state_FSM_FFd1-In1
    SLICE_X13Y26.A5      net (fanout=1)        0.601   Inst_camctlB/state_FSM_FFd1-In1
    SLICE_X13Y26.CLK     Tas                   0.322   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1-In2
                                                       Inst_camctlB/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.972ns logic, 1.139ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM4 (SLICE_X10Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.249ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_3 to Inst_camctlB/Mram_CamInitRAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.198   Inst_camctlB/initFb<6>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    SLICE_X10Y28.AX      net (fanout=3)        0.171   Inst_camctlB/initFb<3>
    SLICE_X10Y28.CLK     Tdh         (-Th)     0.120   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    -------------------------------------------------  ---------------------------
    Total                                      0.249ns (0.078ns logic, 0.171ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM11 (SLICE_X10Y29.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/regData1_2 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/regData1_2 to Inst_camctlB/Mram_CamInitRAM11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.CQ      Tcko                  0.198   Inst_camctlB/initFb<11>
                                                       Inst_camctlB/regData1_2
    SLICE_X10Y29.AI      net (fanout=1)        0.113   Inst_camctlB/initFb<10>
    SLICE_X10Y29.CLK     Tdh         (-Th)     0.004   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM11
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.194ns logic, 0.113ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM30 (SLICE_X10Y26.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.198   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_1
    SLICE_X10Y26.D3      net (fanout=21)       0.299   Inst_camctlB/initA<1>
    SLICE_X10Y26.CLK     Tah         (-Th)     0.172   Inst_camctlB/Inst_TWICtl/ERR_O
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.026ns logic, 0.299ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 6.66666667 PHASE 0.750075008 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         6.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        6.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 0.416666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11964 paths analyzed, 1314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.636ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (SLICE_X26Y105.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.452ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.458 - 0.496)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y89.CQ       Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1
    SLICE_X5Y92.A2       net (fanout=20)       1.385   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
    SLICE_X5Y92.A        Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n014561
    SLICE_X4Y92.D4       net (fanout=4)        1.072   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01456
    SLICE_X4Y92.DMUX     Tilo                  0.251   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X13Y98.D5      net (fanout=1)        1.162   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X13Y98.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X26Y105.CE     net (fanout=2)        1.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X26Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      7.452ns (1.770ns logic, 5.682ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.379ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y106.DQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    SLICE_X27Y105.C1     net (fanout=14)       0.639   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<5>
    SLICE_X27Y105.C      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471
    SLICE_X13Y101.A1     net (fanout=1)        2.219   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01547
    SLICE_X13Y101.A      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473
    SLICE_X13Y98.D3      net (fanout=3)        0.680   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154
    SLICE_X13Y98.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X26Y105.CE     net (fanout=2)        1.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X26Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      7.379ns (1.778ns logic, 5.601ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.349ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y105.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1
    SLICE_X27Y105.C4     net (fanout=1)        0.648   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<1>
    SLICE_X27Y105.C      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471
    SLICE_X13Y101.A1     net (fanout=1)        2.219   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01547
    SLICE_X13Y101.A      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473
    SLICE_X13Y98.D3      net (fanout=3)        0.680   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154
    SLICE_X13Y98.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X26Y105.CE     net (fanout=2)        1.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X26Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      7.349ns (1.739ns logic, 5.610ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (SLICE_X26Y105.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.448ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.458 - 0.496)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y89.CQ       Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1
    SLICE_X5Y92.A2       net (fanout=20)       1.385   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
    SLICE_X5Y92.A        Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n014561
    SLICE_X4Y92.D4       net (fanout=4)        1.072   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01456
    SLICE_X4Y92.DMUX     Tilo                  0.251   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X13Y98.D5      net (fanout=1)        1.162   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X13Y98.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X26Y105.CE     net (fanout=2)        1.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X26Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      7.448ns (1.766ns logic, 5.682ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.375ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y106.DQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    SLICE_X27Y105.C1     net (fanout=14)       0.639   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<5>
    SLICE_X27Y105.C      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471
    SLICE_X13Y101.A1     net (fanout=1)        2.219   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01547
    SLICE_X13Y101.A      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473
    SLICE_X13Y98.D3      net (fanout=3)        0.680   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154
    SLICE_X13Y98.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X26Y105.CE     net (fanout=2)        1.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X26Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      7.375ns (1.774ns logic, 5.601ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y105.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1
    SLICE_X27Y105.C4     net (fanout=1)        0.648   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<1>
    SLICE_X27Y105.C      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471
    SLICE_X13Y101.A1     net (fanout=1)        2.219   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01547
    SLICE_X13Y101.A      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473
    SLICE_X13Y98.D3      net (fanout=3)        0.680   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154
    SLICE_X13Y98.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X26Y105.CE     net (fanout=2)        1.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X26Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      7.345ns (1.735ns logic, 5.610ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (SLICE_X26Y105.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.433ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.458 - 0.496)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y89.CQ       Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1
    SLICE_X5Y92.A2       net (fanout=20)       1.385   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
    SLICE_X5Y92.A        Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n014561
    SLICE_X4Y92.D4       net (fanout=4)        1.072   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01456
    SLICE_X4Y92.DMUX     Tilo                  0.251   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X13Y98.D5      net (fanout=1)        1.162   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X13Y98.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X26Y105.CE     net (fanout=2)        1.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X26Y105.CLK    Tceck                 0.276   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                      7.433ns (1.751ns logic, 5.682ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.360ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y106.DQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    SLICE_X27Y105.C1     net (fanout=14)       0.639   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<5>
    SLICE_X27Y105.C      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471
    SLICE_X13Y101.A1     net (fanout=1)        2.219   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01547
    SLICE_X13Y101.A      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473
    SLICE_X13Y98.D3      net (fanout=3)        0.680   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154
    SLICE_X13Y98.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X26Y105.CE     net (fanout=2)        1.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X26Y105.CLK    Tceck                 0.276   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                      7.360ns (1.759ns logic, 5.601ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.330ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y105.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1
    SLICE_X27Y105.C4     net (fanout=1)        0.648   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<1>
    SLICE_X27Y105.C      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471
    SLICE_X13Y101.A1     net (fanout=1)        2.219   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01547
    SLICE_X13Y101.A      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473
    SLICE_X13Y98.D3      net (fanout=3)        0.680   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154
    SLICE_X13Y98.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X13Y98.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X26Y105.CE     net (fanout=2)        1.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X26Y105.CLK    Tceck                 0.276   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                      7.330ns (1.720ns logic, 5.610ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3 (SLICE_X6Y102.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y101.DQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X6Y102.CE      net (fanout=29)       0.148   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X6Y102.CLK     Tckce       (-Th)     0.108   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.238ns (0.090ns logic, 0.148ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2 (SLICE_X6Y102.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.242ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y101.DQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X6Y102.CE      net (fanout=29)       0.148   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X6Y102.CLK     Tckce       (-Th)     0.104   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.242ns (0.094ns logic, 0.148ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1 (SLICE_X6Y102.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y101.DQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X6Y102.CE      net (fanout=29)       0.148   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X6Y102.CLK     Tckce       (-Th)     0.102   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.244ns (0.096ns logic, 0.148ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.272ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X6Y78.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.058ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.982ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.496 - 0.490)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y98.AMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    OLOGIC_X12Y119.D1    net (fanout=1)        3.545   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>
    OLOGIC_X12Y119.CLKDIVTosdck_D             -0.024   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (0.437ns logic, 3.545ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m (OLOGIC_X12Y117.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.496 - 0.506)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.CMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4
    OLOGIC_X12Y117.D1    net (fanout=1)        2.900   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>
    OLOGIC_X12Y117.CLKDIVTosdck_D             -0.024   Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (0.437ns logic, 2.900ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (SLICE_X7Y98.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (FF)
  Requirement:          4.630ns
  Data Path Delay:      2.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (1.763 - 1.880)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y98.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X7Y98.C2       net (fanout=15)       2.082   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X7Y98.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT31
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (0.769ns logic, 2.082ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (SLICE_X6Y97.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.912 - 0.871)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_4 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y97.CMUX     Tshcko                0.244   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_4
    SLICE_X6Y97.A6       net (fanout=1)        0.013   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<4>
    SLICE_X6Y97.CLK      Tah         (-Th)    -0.197   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT51
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.441ns logic, 0.013ns route)
                                                       (97.1% logic, 2.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 (SLICE_X23Y96.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.912 - 0.873)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3 to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y96.CQ      Tcko                  0.234   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3
    SLICE_X23Y96.D5      net (fanout=1)        0.056   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<3>
    SLICE_X23Y96.CLK     Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.449ns logic, 0.056ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (SLICE_X19Y95.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.926 - 0.886)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y94.AQ      Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    SLICE_X19Y95.B6      net (fanout=1)        0.113   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>
    SLICE_X19Y95.CLK     Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.413ns logic, 0.113ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X6Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X7Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7755 paths analyzed, 1113 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.110ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X18Y62.B3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.021ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA1   Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y49.B1       net (fanout=1)        1.417   Inst_FBCtl/p3_rd_data<1>
    SLICE_X2Y49.BMUX     Tilo                  0.261   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd1_lut<0>1
    SLICE_X18Y62.B3      net (fanout=1)        2.354   Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd1_lut<0>
    SLICE_X18Y62.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.021ns (3.250ns logic, 3.771ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.980ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA3   Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y49.B3       net (fanout=2)        1.376   Inst_FBCtl/p3_rd_data<3>
    SLICE_X2Y49.BMUX     Tilo                  0.261   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd1_lut<0>1
    SLICE_X18Y62.B3      net (fanout=1)        2.354   Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd1_lut<0>
    SLICE_X18Y62.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.980ns (3.250ns logic, 3.730ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.877ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA19  Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y49.B2       net (fanout=2)        1.273   Inst_FBCtl/p3_rd_data<19>
    SLICE_X2Y49.BMUX     Tilo                  0.261   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd1_lut<0>1
    SLICE_X18Y62.B3      net (fanout=1)        2.354   Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd1_lut<0>
    SLICE_X18Y62.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.877ns (3.250ns logic, 3.627ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1 (SLICE_X22Y96.B1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.468 - 0.525)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y69.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X18Y63.D1      net (fanout=18)       1.519   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X18Y63.D       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
    SLICE_X21Y63.A1      net (fanout=2)        1.232   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
    SLICE_X21Y63.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<2>2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced3
    SLICE_X22Y96.B1      net (fanout=12)       2.995   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced
    SLICE_X22Y96.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mmux_q_out21
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.888ns (1.142ns logic, 5.746ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.519ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.468 - 0.525)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y69.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X18Y63.D5      net (fanout=14)       1.150   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X18Y63.D       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
    SLICE_X21Y63.A1      net (fanout=2)        1.232   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
    SLICE_X21Y63.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<2>2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced3
    SLICE_X22Y96.B1      net (fanout=12)       2.995   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced
    SLICE_X22Y96.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mmux_q_out21
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.519ns (1.142ns logic, 5.377ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.503ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.468 - 0.525)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y69.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X18Y63.D6      net (fanout=13)       1.134   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X18Y63.D       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
    SLICE_X21Y63.A1      net (fanout=2)        1.232   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
    SLICE_X21Y63.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<2>2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced3
    SLICE_X22Y96.B1      net (fanout=12)       2.995   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced
    SLICE_X22Y96.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mmux_q_out21
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.503ns (1.142ns logic, 5.361ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4 (SLICE_X22Y96.D1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.884ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.468 - 0.525)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y69.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X18Y63.D1      net (fanout=18)       1.519   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X18Y63.D       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
    SLICE_X21Y63.A1      net (fanout=2)        1.232   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
    SLICE_X21Y63.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<2>2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced3
    SLICE_X22Y96.D1      net (fanout=12)       2.991   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced
    SLICE_X22Y96.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mmux_q_out51
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (1.142ns logic, 5.742ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.515ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.468 - 0.525)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y69.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X18Y63.D5      net (fanout=14)       1.150   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X18Y63.D       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
    SLICE_X21Y63.A1      net (fanout=2)        1.232   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
    SLICE_X21Y63.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<2>2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced3
    SLICE_X22Y96.D1      net (fanout=12)       2.991   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced
    SLICE_X22Y96.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mmux_q_out51
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      6.515ns (1.142ns logic, 5.373ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.499ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.468 - 0.525)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y69.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X18Y63.D6      net (fanout=13)       1.134   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X18Y63.D       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
    SLICE_X21Y63.A1      net (fanout=2)        1.232   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
    SLICE_X21Y63.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<2>2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced3
    SLICE_X22Y96.D1      net (fanout=12)       2.991   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced
    SLICE_X22Y96.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mmux_q_out51
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      6.499ns (1.142ns logic, 5.357ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/int_rd_mode_1 (SLICE_X7Y66.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O (FF)
  Destination:          Inst_FBCtl/int_rd_mode_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.533ns (Levels of Logic = 0)
  Clock Path Skew:      1.280ns (1.918 - 0.638)
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O to Inst_FBCtl/int_rd_mode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.AMUX    Tshcko                0.460   Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O
    SLICE_X7Y66.CX       net (fanout=2)        1.025   Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O
    SLICE_X7Y66.CLK      Tckdi       (-Th)    -0.048   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_1
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.508ns logic, 1.025ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/int_rd_mode_0 (SLICE_X7Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O (FF)
  Destination:          Inst_FBCtl/int_rd_mode_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.719ns (0.949 - 0.230)
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O to Inst_FBCtl/int_rd_mode_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y56.AMUX    Tshcko                0.238   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O
    SLICE_X7Y66.BX       net (fanout=2)        0.798   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O
    SLICE_X7Y66.CLK      Tckdi       (-Th)    -0.059   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_0
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.297ns logic, 0.798ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_4 (SLICE_X15Y81.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstC/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstC/RstQ_3 to Inst_FBCtl/Inst_LocalRstC/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y81.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X15Y81.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X15Y81.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X30Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.187ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_12 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_12 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.948ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp202.IMUX.5
    SLICE_X41Y6.A5       net (fanout=1)        1.825   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.236   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT41
                                                       Inst_camctlA/D_O_12
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (1.123ns logic, 1.825ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=33)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_4 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.127ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_4 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.884ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp202.IMUX.5
    SLICE_X41Y6.A5       net (fanout=1)        1.825   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.172   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT111
                                                       Inst_camctlA/D_O_4
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (1.059ns logic, 1.825ns route)
                                                       (36.7% logic, 63.3% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=33)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_11 (SLICE_X43Y6.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<3> (PAD)
  Destination:          Inst_camctlA/D_O_11 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.859ns (Levels of Logic = 2)
  Clock Path Delay:     1.784ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<3> to Inst_camctlA/D_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U16.I                Tiopi                 0.887   CAMA_D_I<3>
                                                       CAMA_D_I<3>
                                                       CAMA_D_I_3_IBUF
                                                       ProtoComp202.IMUX.4
    SLICE_X43Y6.D4       net (fanout=1)        1.736   CAMA_D_I_3_IBUF
    SLICE_X43Y6.CLK      Tas                   0.236   Inst_camctlA/D_O<11>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT31
                                                       Inst_camctlA/D_O_11
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (1.123ns logic, 1.736ns route)
                                                       (39.3% logic, 60.7% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X43Y6.CLK      net (fanout=33)       0.697   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.822ns logic, 0.962ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X33Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.918ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.229ns (Levels of Logic = 1)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp202.IMUX.27
    SLICE_X33Y9.AX       net (fanout=1)        2.055   Inst_InputSync_FVA/n0003<0>
    SLICE_X33Y9.CLK      Tckdi       (-Th)    -0.048   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.174ns logic, 2.055ns route)
                                                       (36.4% logic, 63.6% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X33Y9.CLK      net (fanout=33)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_6 (SLICE_X41Y6.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.042ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<6> (PAD)
  Destination:          Inst_camctlA/D_O_6 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<6> to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.I                Tiopi                 1.126   CAMA_D_I<6>
                                                       CAMA_D_I<6>
                                                       CAMA_D_I_6_IBUF
                                                       ProtoComp202.IMUX.8
    SLICE_X41Y6.C3       net (fanout=1)        2.025   CAMA_D_I_6_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT131
                                                       Inst_camctlA/D_O_6
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.328ns logic, 2.025ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=33)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_5 (SLICE_X41Y6.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.044ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<5> (PAD)
  Destination:          Inst_camctlA/D_O_5 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.355ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<5> to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.126   CAMA_D_I<5>
                                                       CAMA_D_I<5>
                                                       CAMA_D_I_5_IBUF
                                                       ProtoComp202.IMUX.6
    SLICE_X41Y6.B4       net (fanout=1)        2.027   CAMA_D_I_5_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT121
                                                       Inst_camctlA/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.328ns logic, 2.027ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=33)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.075ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_0 (SLICE_X18Y9.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.829ns (Levels of Logic = 2)
  Clock Path Delay:     1.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 0.887   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp202.IMUX.15
    SLICE_X18Y9.A5       net (fanout=1)        1.718   CAMB_D_I_0_IBUF
    SLICE_X18Y9.CLK      Tas                   0.224   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT17
                                                       Inst_camctlB/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (1.111ns logic, 1.718ns route)
                                                       (39.3% logic, 60.7% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y9.CLK      net (fanout=32)       0.720   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_10 (SLICE_X18Y9.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<2> (PAD)
  Destination:          Inst_camctlB/D_O_10 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.812ns (Levels of Logic = 2)
  Clock Path Delay:     1.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<2> to Inst_camctlB/D_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R8.I                 Tiopi                 0.887   CAMB_D_I<2>
                                                       CAMB_D_I<2>
                                                       CAMB_D_I_2_IBUF
                                                       ProtoComp202.IMUX.17
    SLICE_X18Y9.C5       net (fanout=1)        1.701   CAMB_D_I_2_IBUF
    SLICE_X18Y9.CLK      Tas                   0.224   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT21
                                                       Inst_camctlB/D_O_10
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (1.111ns logic, 1.701ns route)
                                                       (39.5% logic, 60.5% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y9.CLK      net (fanout=32)       0.720   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_8 (SLICE_X18Y9.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_8 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.759ns (Levels of Logic = 2)
  Clock Path Delay:     1.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 0.887   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp202.IMUX.15
    SLICE_X18Y9.A5       net (fanout=1)        1.718   CAMB_D_I_0_IBUF
    SLICE_X18Y9.CLK      Tas                   0.154   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT151
                                                       Inst_camctlB/D_O_8
    -------------------------------------------------  ---------------------------
    Total                                      2.759ns (1.041ns logic, 1.718ns route)
                                                       (37.7% logic, 62.3% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y9.CLK      net (fanout=32)       0.720   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X18Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.879ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_FV_I (PAD)
  Destination:          Inst_InputSync_FVB/sreg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.193ns (Levels of Logic = 1)
  Clock Path Delay:     3.539ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_FV_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   CAMB_FV_I
                                                       CAMB_FV_I
                                                       CAMB_FV_I_IBUF
                                                       ProtoComp202.IMUX.28
    SLICE_X18Y14.AX      net (fanout=1)        2.017   Inst_InputSync_FVB/n0003<0>
    SLICE_X18Y14.CLK     Tckdi       (-Th)    -0.050   Inst_InputSync_FVB/sreg<1>
                                                       Inst_InputSync_FVB/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (1.176ns logic, 2.017ns route)
                                                       (36.8% logic, 63.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y14.CLK     net (fanout=32)       1.277   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.519ns logic, 2.020ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_7 (SLICE_X18Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.988ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<7> (PAD)
  Destination:          Inst_camctlB/D_O_7 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.297ns (Levels of Logic = 2)
  Clock Path Delay:     3.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<7> to Inst_camctlB/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.126   CAMB_D_I<7>
                                                       CAMB_D_I<7>
                                                       CAMB_D_I_7_IBUF
                                                       ProtoComp202.IMUX.22
    SLICE_X18Y11.D4      net (fanout=1)        2.057   CAMB_D_I_7_IBUF
    SLICE_X18Y11.CLK     Tah         (-Th)    -0.114   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT141
                                                       Inst_camctlB/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.240ns logic, 2.057ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y11.CLK     net (fanout=32)       1.272   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.519ns logic, 2.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_15 (SLICE_X18Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.115ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<7> (PAD)
  Destination:          Inst_camctlB/D_O_15 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.424ns (Levels of Logic = 2)
  Clock Path Delay:     3.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<7> to Inst_camctlB/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.126   CAMB_D_I<7>
                                                       CAMB_D_I<7>
                                                       CAMB_D_I_7_IBUF
                                                       ProtoComp202.IMUX.22
    SLICE_X18Y11.D4      net (fanout=1)        2.057   CAMB_D_I_7_IBUF
    SLICE_X18Y11.CLK     Tah         (-Th)    -0.241   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT71
                                                       Inst_camctlB/D_O_15
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.367ns logic, 2.057ns route)
                                                       (39.9% logic, 60.1% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y11.CLK     net (fanout=32)       1.272   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.519ns logic, 2.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|      8.225ns|      8.765ns|            0|            0|          360|        26039|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      8.116ns|            0|            0|            0|         7838|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      4.058ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      7.110ns|          N/A|            0|            0|         7755|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      6.606ns|          N/A|            0|            0|         6237|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|     24.002ns|      7.636ns|          N/A|            0|            0|        11964|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    1.036(R)|      FAST  |   -0.110(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    1.081(R)|      FAST  |   -0.185(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.046(R)|      FAST  |   -0.236(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    1.100(R)|      FAST  |   -0.217(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    1.187(R)|      FAST  |   -0.310(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.643(R)|      FAST  |    0.332(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.837(R)|      FAST  |    0.093(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    1.075(R)|      FAST  |   -0.103(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.965(R)|      FAST  |    0.018(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    1.058(R)|      FAST  |   -0.133(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.919(R)|      FAST  |    0.122(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.875(R)|      FAST  |    0.083(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.852(R)|      FAST  |    0.124(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    1.005(R)|      FAST  |   -0.049(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.753(R)|      FAST  |    0.262(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.582(R)|      FAST  |    0.371(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.876(R)|      FAST  |    0.038(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    6.624|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |    7.120|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    8.225|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   11.399|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 1.519; Ideal Clock Offset To Actual Clock 2.928; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    1.036(R)|      FAST  |   -0.110(R)|      SLOW  |    0.214|    6.360|       -3.073|
CAMA_D_I<1>       |    1.081(R)|      FAST  |   -0.185(R)|      SLOW  |    0.169|    6.435|       -3.133|
CAMA_D_I<2>       |    1.046(R)|      FAST  |   -0.236(R)|      SLOW  |    0.204|    6.486|       -3.141|
CAMA_D_I<3>       |    1.100(R)|      FAST  |   -0.217(R)|      SLOW  |    0.150|    6.467|       -3.158|
CAMA_D_I<4>       |    1.187(R)|      FAST  |   -0.310(R)|      SLOW  |    0.063|    6.560|       -3.249|
CAMA_D_I<5>       |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |    0.503|    6.044|       -2.770|
CAMA_D_I<6>       |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |    0.425|    6.042|       -2.809|
CAMA_D_I<7>       |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |    0.386|    6.067|       -2.841|
CAMA_FV_I         |    0.643(R)|      FAST  |    0.332(R)|      SLOW  |    0.607|    5.918|       -2.656|
CAMA_LV_I         |    0.837(R)|      FAST  |    0.093(R)|      SLOW  |    0.413|    6.157|       -2.872|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.187|         -  |       0.332|         -  |    0.063|    5.918|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 1.446; Ideal Clock Offset To Actual Clock 2.852; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    1.075(R)|      FAST  |   -0.103(R)|      SLOW  |    0.175|    6.353|       -3.089|
CAMB_D_I<1>       |    0.965(R)|      FAST  |    0.018(R)|      SLOW  |    0.285|    6.232|       -2.974|
CAMB_D_I<2>       |    1.058(R)|      FAST  |   -0.133(R)|      SLOW  |    0.192|    6.383|       -3.096|
CAMB_D_I<3>       |    0.919(R)|      FAST  |    0.122(R)|      SLOW  |    0.331|    6.128|       -2.899|
CAMB_D_I<4>       |    0.875(R)|      FAST  |    0.083(R)|      SLOW  |    0.375|    6.167|       -2.896|
CAMB_D_I<5>       |    0.852(R)|      FAST  |    0.124(R)|      SLOW  |    0.398|    6.126|       -2.864|
CAMB_D_I<6>       |    1.005(R)|      FAST  |   -0.049(R)|      SLOW  |    0.245|    6.299|       -3.027|
CAMB_D_I<7>       |    0.753(R)|      FAST  |    0.262(R)|      SLOW  |    0.497|    5.988|       -2.746|
CAMB_FV_I         |    0.582(R)|      FAST  |    0.371(R)|      SLOW  |    0.668|    5.879|       -2.605|
CAMB_LV_I         |    0.876(R)|      FAST  |    0.038(R)|      SLOW  |    0.374|    6.212|       -2.919|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.075|         -  |       0.371|         -  |    0.175|    5.879|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39401 paths, 0 nets, and 8068 connections

Design statistics:
   Minimum period:  11.399ns{1}   (Maximum frequency:  87.727MHz)
   Minimum input required time before clock:   1.187ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 20 19:18:03 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 303 MB



