// Generated by CIRCT firtool-1.62.0
module EventsCounter(
  input        clock,
               reset,
               io_evt,
  output [7:0] io_cnt
);

  reg [7:0] countReg;
  always @(posedge clock) begin
    if (reset)
      countReg <= 8'h0;
    else if (io_evt)
      countReg <= countReg + 8'h1;
  end // always @(posedge)
  assign io_cnt = countReg;
endmodule

