{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1554384777263 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_sync EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"vga_sync\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554384777278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554384777347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554384777347 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554384777733 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554384777764 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554384778196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554384778196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554384778196 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554384778196 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1526 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554384778218 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1528 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554384778218 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1530 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554384778218 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1532 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554384778218 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554384778218 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554384778218 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 37 " "No exact pin location assignment(s) for 3 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h_video_on_out " "Pin h_video_on_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { h_video_on_out } } } { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 31 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { h_video_on_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554384779284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_video_on_out " "Pin v_video_on_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { v_video_on_out } } } { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 32 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { v_video_on_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554384779284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "linea2 " "Pin linea2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { linea2 } } } { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 33 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { linea2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554384779284 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1554384779284 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1554384779685 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_sync.sdc " "Synopsys Design Constraints File file not found: 'vga_sync.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554384779700 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554384779700 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554384779707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1554384779707 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554384779707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|temp\[7\] " "Destination node horizontal:horizontalBLK\|cont:BIST4\|temp\[7\]" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|temp[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|temp\[6\] " "Destination node horizontal:horizontalBLK\|cont:BIST4\|temp\[6\]" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|temp[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|temp\[8\] " "Destination node horizontal:horizontalBLK\|cont:BIST4\|temp\[8\]" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|temp[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|temp\[5\] " "Destination node horizontal:horizontalBLK\|cont:BIST4\|temp\[5\]" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|temp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|temp\[4\] " "Destination node horizontal:horizontalBLK\|cont:BIST4\|temp\[4\]" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|temp[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|temp\[3\] " "Destination node horizontal:horizontalBLK\|cont:BIST4\|temp\[3\]" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|temp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|temp\[2\] " "Destination node horizontal:horizontalBLK\|cont:BIST4\|temp\[2\]" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|temp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|temp\[1\] " "Destination node horizontal:horizontalBLK\|cont:BIST4\|temp\[1\]" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|temp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554384779754 ""}  } { { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 26 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1516 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554384779754 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vertical:verticalBLK\|cont:BIST2\|Equal0  " "Automatically promoted node vertical:verticalBLK\|cont:BIST2\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vertical:verticalBLK\|cont:BIST2\|Add0~21 " "Destination node vertical:verticalBLK\|cont:BIST2\|Add0~21" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vertical:verticalBLK|cont:BIST2|Add0~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vertical:verticalBLK\|cont:BIST2\|Add0~16 " "Destination node vertical:verticalBLK\|cont:BIST2\|Add0~16" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vertical:verticalBLK|cont:BIST2|Add0~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vertical:verticalBLK\|cont:BIST2\|Add0~14 " "Destination node vertical:verticalBLK\|cont:BIST2\|Add0~14" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vertical:verticalBLK|cont:BIST2|Add0~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vertical:verticalBLK\|cont:BIST2\|Add0~12 " "Destination node vertical:verticalBLK\|cont:BIST2\|Add0~12" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vertical:verticalBLK|cont:BIST2|Add0~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vertical:verticalBLK\|cont:BIST2\|Add0~10 " "Destination node vertical:verticalBLK\|cont:BIST2\|Add0~10" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vertical:verticalBLK|cont:BIST2|Add0~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1178 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vertical:verticalBLK\|cont:BIST2\|Add0~8 " "Destination node vertical:verticalBLK\|cont:BIST2\|Add0~8" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vertical:verticalBLK|cont:BIST2|Add0~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vertical:verticalBLK\|cont:BIST2\|Add0~6 " "Destination node vertical:verticalBLK\|cont:BIST2\|Add0~6" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vertical:verticalBLK|cont:BIST2|Add0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1174 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vertical:verticalBLK\|cont:BIST2\|Add0~4 " "Destination node vertical:verticalBLK\|cont:BIST2\|Add0~4" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vertical:verticalBLK|cont:BIST2|Add0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1172 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vertical:verticalBLK\|cont:BIST2\|Add0~2 " "Destination node vertical:verticalBLK\|cont:BIST2\|Add0~2" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vertical:verticalBLK|cont:BIST2|Add0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vertical:verticalBLK\|cont:BIST2\|Add0~0 " "Destination node vertical:verticalBLK\|cont:BIST2\|Add0~0" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vertical:verticalBLK|cont:BIST2|Add0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 1168 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1554384779754 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554384779754 ""}  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 39 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vertical:verticalBLK|cont:BIST2|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554384779754 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "horizontal:horizontalBLK\|cont:BIST4\|Equal0  " "Automatically promoted node horizontal:horizontalBLK\|cont:BIST4\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554384779769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vertical:verticalBLK\|controlvertical:DUT\|pr_state.dos " "Destination node vertical:verticalBLK\|controlvertical:DUT\|pr_state.dos" {  } { { "controlvertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlvertical.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vertical:verticalBLK|controlvertical:DUT|pr_state.dos } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|Add0~0 " "Destination node horizontal:horizontalBLK\|cont:BIST4\|Add0~0" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|Add0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|Add0~19 " "Destination node horizontal:horizontalBLK\|cont:BIST4\|Add0~19" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|Add0~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|Add0~14 " "Destination node horizontal:horizontalBLK\|cont:BIST4\|Add0~14" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|Add0~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|Add0~12 " "Destination node horizontal:horizontalBLK\|cont:BIST4\|Add0~12" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|Add0~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|Add0~10 " "Destination node horizontal:horizontalBLK\|cont:BIST4\|Add0~10" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|Add0~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 651 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|Add0~8 " "Destination node horizontal:horizontalBLK\|cont:BIST4\|Add0~8" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|Add0~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 649 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|Add0~6 " "Destination node horizontal:horizontalBLK\|cont:BIST4\|Add0~6" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|Add0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 647 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|Add0~4 " "Destination node horizontal:horizontalBLK\|cont:BIST4\|Add0~4" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|Add0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horizontal:horizontalBLK\|cont:BIST4\|Add0~2 " "Destination node horizontal:horizontalBLK\|cont:BIST4\|Add0~2" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|Add0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554384779769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1554384779769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554384779769 ""}  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 39 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { horizontal:horizontalBLK|cont:BIST4|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554384779769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_on  " "Automatically promoted node video_on " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554384779769 ""}  } { { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 46 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554384779769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554384780108 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554384780108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554384780108 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554384780108 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554384780123 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554384780123 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554384780123 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554384780123 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554384780440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1554384780440 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554384780440 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1554384780456 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1554384780456 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1554384780456 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554384780456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554384780456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554384780456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 4 37 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554384780456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554384780456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 15 28 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554384780456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 14 33 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554384780456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554384780456 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1554384780456 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554384780456 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554384780487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554384781944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554384782276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554384782292 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554384783579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554384783579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554384783965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554384786440 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554384786440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554384788361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554384788361 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554384788361 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1554384788392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554384788446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554384788878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554384788925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554384789132 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554384789680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/output_files/vga_sync.fit.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/output_files/vga_sync.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554384790799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554384791316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 08:33:11 2019 " "Processing ended: Thu Apr 04 08:33:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554384791316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554384791316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554384791316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554384791316 ""}
