// Seed: 3577824028
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign {-1, -1, -1, id_1} = id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output tri id_2,
    output wire id_3,
    output uwire id_4
    , id_9,
    input tri0 id_5,
    input wand id_6,
    input supply1 id_7
);
  logic id_10;
  ;
  assign id_3 = id_9;
  wire [1 : 1] id_11 = id_11, id_12 = id_1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_11,
      id_12,
      id_11,
      id_11,
      id_9,
      id_11
  );
endmodule
