// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/clock/en7523-clk.h>
#include <dt-bindings/leds/common.h>

/ {
	interrupt-parent = <&gic>;
	#address-cells = <1>;
	#size-cells = <1>;

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		npu_binary@84000000 {
			no-map;
			reg = <0x84000000 0xA00000>;
		};

		npu_flag@84B0000 {
			no-map;
			reg = <0x84B00000 0x100000>;
		};

		npu_pkt@85000000 {
			no-map;
			reg = <0x85000000 0x1A00000>;
		};

		npu_phyaddr@86B00000 {
			no-map;
			reg = <0x86B00000 0x100000>;
		};

		npu_rxdesc@86D00000 {
			no-map;
			reg = <0x86D00000 0x100000>;
		};
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
			};
		};

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0>;
			enable-method = "psci";
			clock-frequency = <80000000>;
			next-level-cache = <&L2_0>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x1>;
			enable-method = "psci";
			clock-frequency = <80000000>;
			next-level-cache = <&L2_0>;
		};

		L2_0: l2-cache0 {
			compatible = "cache";
		};
	};

 	scu: system-controller@1fa20000 {
 		compatible = "airoha,en7523-scu";
 		reg = <0x1fa20000 0x4>,
 		      <0x1fb00000 0x4>;
 		#clock-cells = <1>;
 	};

	gic: interrupt-controller@9000000 {
		compatible = "arm,gic-v3";
		interrupt-controller;
		#interrupt-cells = <3>;
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x09000000 0x20000>,
		      <0x09080000 0x80000>,
		      <0x09400000 0x2000>,
		      <0x09500000 0x2000>,
		      <0x09600000 0x20000>;
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_LOW>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
	};

	uart1: serial@1fbf0000 {
		compatible = "ns16550";
		reg = <0x1fbf0000 0x30>;
		reg-io-width = <4>;
		reg-shift = <2>;
		interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <1843200>;
		status = "okay";
	};

	gpio0: gpio@1fbf0200 {
		compatible = "airoha,en7523-gpio";
		reg = <0x1fbf0204 0x4>,
		      <0x1fbf0200 0x4>,
		      <0x1fbf0220 0x4>,
		      <0x1fbf0214 0x4>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	gpio1: gpio@1fbf0270 {
		compatible = "airoha,en7523-gpio";
		reg = <0x1fbf0270 0x4>,
		      <0x1fbf0260 0x4>,
		      <0x1fbf0264 0x4>,
		      <0x1fbf0278 0x4>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	pcie0: pcie@1fa91000 {
		compatible = "airoha,en7523-pcie", "mediatek,mt7622-pcie";
		device_type = "pci";
		reg = <0x1fa91000 0x1000>;
		reg-names = "port0";
		linux,pci-domain = <0>;
		#address-cells = <3>;
		#size-cells = <2>;
		interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "pcie_irq";
		clocks = <&scu EN7523_CLK_PCIE>;
		clock-names = "sys_ck0";
		bus-range = <0x00 0xff>;
		ranges = <0x82000000 0 0x20000000  0x20000000  0 0x8000000>;
		status = "disabled";

		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 1 &pcie_intc0 0>,
				<0 0 0 2 &pcie_intc0 1>,
				<0 0 0 3 &pcie_intc0 2>,
				<0 0 0 4 &pcie_intc0 3>;
		pcie_intc0: interrupt-controller {
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <1>;
		};
	};

	pcie1: pcie@1fa92000 {
		compatible = "airoha,en7523-pcie", "mediatek,mt7622-pcie";
		device_type = "pci";
		reg = <0x1fa92000 0x1000>;
		reg-names = "port1";
		linux,pci-domain = <1>;
		#address-cells = <3>;
		#size-cells = <2>;
		interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "pcie_irq";
		clocks = <&scu EN7523_CLK_PCIE>;
		clock-names = "sys_ck1";
		bus-range = <0x00 0xff>;
		ranges = <0x82000000 0 0x28000000  0x28000000  0 0x8000000>;
		status = "disabled";

		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 1 &pcie_intc1 0>,
				<0 0 0 2 &pcie_intc1 1>,
				<0 0 0 3 &pcie_intc1 2>,
				<0 0 0 4 &pcie_intc1 3>;
		pcie_intc1: interrupt-controller {
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <1>;
		};
	};

	spi_ctrl: spi_controller@1fa10000 {
		compatible = "airoha,en7523-spi";
		reg = <0x1fa10000 0x140>;
		#address-cells = <1>;
		#size-cells = <0>;
		spi-rx-bus-width = <2>;
		spi-tx-bus-width = <2>;

		nand: nand@0 {
			compatible = "spi-nand";
			reg = <0>;
			nand-ecc-engine = <&nand>;
		};
	};

	eth: ethernet@15100000 {
		compatible = "airoha,en7523-eth";
		reg = <0x1fb50000 0x2600>,	//FE + PPE
			  <0x1fb54000 0x2000>,	//QDMA1
			  <0x1fb56000 0x2000>,	//QDMA2
				<0x1FB00834 0x4>; //RST
		interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>, // QDMA LAN INT1 21+16
			     <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>, // QDMA LAN INT2 39+16
			     <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>, // QDMA LAN INT3 40+16
			     <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>, // QDMA LAN INT4 41+16
			     <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>, // QDMA WAN INT1 22+16
			     <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>, // QDMA WAN INT2 42+16
			     <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>, // QDMA WAN INT3 43+16
			     <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>, // QDMA WAN INT4 44+16
			     <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>, // FE ERROR INTR 33+16
			     <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>; // PDMA INTR 48+16
		#reset-cells = <1>;
		#address-cells = <1>;
		#size-cells = <0>;

		gmac0: mac@0 {
			compatible = "mediatek,eth-mac";
			reg = <0>;
			phy-mode = "internal";

			fixed-link {
				speed = <1000>;
				full-duplex;
				pause;
			};
		};
	};

	hsmac0: mac@0 {
		compatible = "airoha,xsi-mac";
		reg = <0x1fa60000 0x210>;	// AE/(PON)
		status = "disabled";
	};

	hsmac1: mac@1 {
		compatible = "airoha,xsi-mac";
		reg = <0x1fa70000 0x210>;	// PCIE0
		status = "disabled";
	};

	hsmac2: mac@2 {
		compatible = "airoha,xsi-mac";
		reg = <0x1fa71000 0x210>;	// PCIE1
		status = "disabled";
	};

	hsmac3: mac@3 {
		compatible = "airoha,xsi-mac";
		reg = <0x1fa80000 0x210>;	// USB_BASE
		status = "disabled";
	};

	ethrst: reset-controller {
		compatible = "ti,syscon-reset";
		#reset-cells = <1>;
	};


	switch1: switch@1fb58000 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "airoha,en7523-switch";
		reg = <0x1fb58000 0x8000>;
		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>;
		resets = <&ethrst 0>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			gsw_port1: port@1 {
				reg = <1>;
				label = "lan1";
				phy-mode = "internal";
				phy-handle = <&gsw_phy1>;
			};

			gsw_port2: port@2 {
				reg = <2>;
				label = "lan2";
				phy-mode = "internal";
				phy-handle = <&gsw_phy2>;
			};

			gsw_port3: port@3 {
				reg = <3>;
				label = "lan3";
				phy-mode = "internal";
				phy-handle = <&gsw_phy3>;
			};

			gsw_port4: port@4 {
				reg = <4>;
				label = "lan4";
				phy-mode = "internal";
				phy-handle = <&gsw_phy4>;
			};

			port@6 {
				reg = <6>;
				label = "cpu";
				ethernet = <&gmac0>;
				phy-mode = "internal";

				fixed-link {
					speed = <1000>;
					full-duplex;
					pause;
				};
			};
		};

		mdio {
			#address-cells = <1>;
			#size-cells = <0>;

			gsw_phy1: ethernet-phy@1 {
				compatible = "ethernet-phy-ieee802.3-c22";
				reg = <9>;
				phy-mode = "internal";

				leds {
					#address-cells = <1>;
					#size-cells = <0>;

					gsw_phy1_led0: gsw-phy1-led0@0 {
						reg = <0>;
						function = LED_FUNCTION_LAN;
						status = "disabled";
					};

					gsw_phy1_led1: gsw-phy1-led1@1 {
						reg = <1>;
						function = LED_FUNCTION_LAN;
						status = "disabled";
					};
				};
			};

			gsw_phy2: ethernet-phy@2 {
				compatible = "ethernet-phy-ieee802.3-c22";
				reg = <10>;
				phy-mode = "internal";

				leds {
					#address-cells = <1>;
					#size-cells = <0>;

					gsw_phy2_led0: gsw-phy2-led0@0 {
						reg = <0>;
						function = LED_FUNCTION_LAN;
						status = "disabled";
					};

					gsw_phy2_led1: gsw-phy2-led1@1 {
						reg = <1>;
						function = LED_FUNCTION_LAN;
						status = "disabled";
					};
				};
			};

			gsw_phy3: ethernet-phy@3 {
				compatible = "ethernet-phy-ieee802.3-c22";
				reg = <11>;
				phy-mode = "internal";

				leds {
					#address-cells = <1>;
					#size-cells = <0>;

					gsw_phy3_led0: gsw-phy3-led0@0 {
						reg = <0>;
						function = LED_FUNCTION_LAN;
						status = "disabled";
					};

					gsw_phy3_led1: gsw-phy3-led1@1 {
						reg = <1>;
						function = LED_FUNCTION_LAN;
						status = "disabled";
					};
				};
			};
			
			gsw_phy4: ethernet-phy@4 {
				compatible = "ethernet-phy-ieee802.3-c22";
				reg = <12>;
				phy-mode = "internal";

				leds {
					#address-cells = <1>;
					#size-cells = <0>;

					gsw_phy4_led0: gsw-phy4-led0@0 {
						reg = <0>;
						function = LED_FUNCTION_LAN;
						status = "disabled";
					};

					gsw_phy4_led1: gsw-phy4-led1@1 {
						reg = <1>;
						function = LED_FUNCTION_LAN;
						status = "disabled";
					};
				};
			};

		};
	};
};
