#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec 07 01:19:19 2016
# Process ID: 1948
# Current directory: C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3936 C:\Users\violi\Desktop\CPE 133 Project\CPE133-NoWinningAllowed\test_wrapper\test_wrapper.xpr
# Log file: C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/vivado.log
# Journal file: C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
remove_files {{C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button_Test.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close [ open {C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd} w ]
add_files {{C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: State_Machine_Wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:08 ; elapsed = 00:58:56 . Memory (MB): peak = 825.988 ; gain = 619.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'State_Machine_Wrapper' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:43]
INFO: [Synth 8-3491] module 'button_splitter' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd:34' bound to instance 'button_module' of component 'button_splitter' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:84]
INFO: [Synth 8-638] synthesizing module 'button_splitter' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd:40]
INFO: [Synth 8-3491] module 'Button' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd:17' bound to instance 'LeftButton' of component 'Button' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Button' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Button' (1#1) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd:23]
INFO: [Synth 8-3491] module 'Button' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd:17' bound to instance 'centerButton' of component 'Button' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd:53]
INFO: [Synth 8-3491] module 'Button' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd:17' bound to instance 'rightButton' of component 'Button' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'button_splitter' (2#1) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd:40]
INFO: [Synth 8-3491] module 'button_input' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd:34' bound to instance 'button_press_driver' of component 'button_input' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:87]
INFO: [Synth 8-638] synthesizing module 'button_input' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd:42]
WARNING: [Synth 8-614] signal 'active_buttons' is read in the process but is not in the sensitivity list [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'button_input' (3#1) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd:42]
INFO: [Synth 8-3491] module 'Game_State_Machine' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:34' bound to instance 'Game' of component 'Game_State_Machine' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Game_State_Machine' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:65]
WARNING: [Synth 8-614] signal 'initialize_button_in' is read in the process but is not in the sensitivity list [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:62]
WARNING: [Synth 8-614] signal 'selected_difficulty' is read in the process but is not in the sensitivity list [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:62]
WARNING: [Synth 8-614] signal 'game_over' is read in the process but is not in the sensitivity list [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:62]
WARNING: [Synth 8-3848] Net activate_difficulty_select in module/entity Game_State_Machine does not have driver. [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Game_State_Machine' (4#1) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:45]
INFO: [Synth 8-3491] module 'button_fsm' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd:6' bound to instance 'dif_select' of component 'button_fsm' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:99]
INFO: [Synth 8-638] synthesizing module 'button_fsm' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd:15]
WARNING: [Synth 8-614] signal 'choice' is read in the process but is not in the sensitivity list [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'button_fsm' (5#1) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd:15]
WARNING: [Synth 8-3848] Net current_state in module/entity State_Machine_Wrapper does not have driver. [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:80]
WARNING: [Synth 8-3848] Net game_over_wire in module/entity State_Machine_Wrapper does not have driver. [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:81]
WARNING: [Synth 8-3848] Net selected_difficulty_wire in module/entity State_Machine_Wrapper does not have driver. [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'State_Machine_Wrapper' (6#1) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:43]
WARNING: [Synth 8-3331] design Game_State_Machine has unconnected port activate_difficulty_select
WARNING: [Synth 8-3331] design State_Machine_Wrapper has unconnected port initialize_button_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:08 ; elapsed = 00:58:57 . Memory (MB): peak = 863.219 ; gain = 656.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin button_press_driver:current_state[3] to constant 0 [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:87]
WARNING: [Synth 8-3295] tying undriven pin button_press_driver:current_state[2] to constant 0 [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:87]
WARNING: [Synth 8-3295] tying undriven pin button_press_driver:current_state[1] to constant 0 [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:87]
WARNING: [Synth 8-3295] tying undriven pin button_press_driver:current_state[0] to constant 0 [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:87]
WARNING: [Synth 8-3295] tying undriven pin Game:game_over to constant 0 [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:91]
WARNING: [Synth 8-3295] tying undriven pin Game:selected_difficulty to constant 0 [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:08 ; elapsed = 00:58:57 . Memory (MB): peak = 863.219 ; gain = 656.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:17 ; elapsed = 00:59:08 . Memory (MB): peak = 1142.031 ; gain = 935.324
24 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1142.031 ; gain = 323.258
close_design
file mkdir C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new
file mkdir C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new
file mkdir C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new
file mkdir C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new
file mkdir C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new
file mkdir {C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new}
close [ open {C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd} w ]
add_files -fileset sim_1 {{C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd}}
update_compile_order -fileset sim_1
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/vivado_pid1948.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/vivado_pid1948.debug)
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Button
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Game_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_input
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_splitter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity State_Machine_Wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
ERROR: [VRFC 10-91] initalize_button_in is not declared [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd:51]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd:53]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd:53]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Button
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Game_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_input
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_splitter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity State_Machine_Wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
ERROR: [VRFC 10-91] initalize_button_in is not declared [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd:51]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Button
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Game_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_input
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_splitter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity State_Machine_Wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64fe5322e910496192224576d4daa070 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch_button of entity xil_defaultlib.Button [button_default]
Compiling architecture behavioral of entity xil_defaultlib.button_splitter [button_splitter_default]
Compiling architecture behavioral of entity xil_defaultlib.button_input [button_input_default]
Compiling architecture behavioral of entity xil_defaultlib.Game_State_Machine [game_state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.button_fsm [button_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.State_Machine_Wrapper [state_machine_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/violi/Desktop/CPE -notrace
couldn't read file "C:/Users/violi/Desktop/CPE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 07 02:43:37 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1153.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Button
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Game_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_input
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_splitter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity State_Machine_Wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd:56]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd:59]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Button
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Game_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_input
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_splitter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity State_Machine_Wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64fe5322e910496192224576d4daa070 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch_button of entity xil_defaultlib.Button [button_default]
Compiling architecture behavioral of entity xil_defaultlib.button_splitter [button_splitter_default]
Compiling architecture behavioral of entity xil_defaultlib.button_input [button_input_default]
Compiling architecture behavioral of entity xil_defaultlib.Game_State_Machine [game_state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.button_fsm [button_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.State_Machine_Wrapper [state_machine_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/violi/Desktop/CPE -notrace
couldn't read file "C:/Users/violi/Desktop/CPE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 07 02:46:27 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 s
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1153.648 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Button
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Game_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_input
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity button_splitter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity State_Machine_Wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64fe5322e910496192224576d4daa070 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch_button of entity xil_defaultlib.Button [button_default]
Compiling architecture behavioral of entity xil_defaultlib.button_splitter [button_splitter_default]
Compiling architecture behavioral of entity xil_defaultlib.button_input [button_input_default]
Compiling architecture behavioral of entity xil_defaultlib.Game_State_Machine [game_state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.button_fsm [button_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.State_Machine_Wrapper [state_machine_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/violi/Desktop/CPE -notrace
couldn't read file "C:/Users/violi/Desktop/CPE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 07 02:51:25 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: State_Machine_Wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:56 ; elapsed = 01:35:25 . Memory (MB): peak = 1153.648 ; gain = 946.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'State_Machine_Wrapper' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:20]
INFO: [Synth 8-3491] module 'button_splitter' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd:34' bound to instance 'button_module' of component 'button_splitter' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:64]
INFO: [Synth 8-638] synthesizing module 'button_splitter' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd:40]
INFO: [Synth 8-3491] module 'Button' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd:17' bound to instance 'LeftButton' of component 'Button' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Button' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Button' (1#1) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd:23]
INFO: [Synth 8-3491] module 'Button' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd:17' bound to instance 'centerButton' of component 'Button' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd:53]
INFO: [Synth 8-3491] module 'Button' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/Button/Button.srcs/sources_1/new/Button.vhd:17' bound to instance 'rightButton' of component 'Button' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'button_splitter' (2#1) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_splitter.vhd:40]
INFO: [Synth 8-3491] module 'button_input' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd:34' bound to instance 'button_press_driver' of component 'button_input' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'button_input' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd:42]
WARNING: [Synth 8-614] signal 'active_buttons' is read in the process but is not in the sensitivity list [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'button_input' (3#1) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/button_input.vhd:42]
INFO: [Synth 8-3491] module 'Game_State_Machine' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:34' bound to instance 'Game' of component 'Game_State_Machine' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Game_State_Machine' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:65]
WARNING: [Synth 8-614] signal 'initialize_button_in' is read in the process but is not in the sensitivity list [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:62]
WARNING: [Synth 8-614] signal 'selected_difficulty' is read in the process but is not in the sensitivity list [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:62]
WARNING: [Synth 8-614] signal 'game_over' is read in the process but is not in the sensitivity list [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:62]
WARNING: [Synth 8-3848] Net activate_difficulty_select in module/entity Game_State_Machine does not have driver. [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Game_State_Machine' (4#1) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/Game_State_Machine.vhd:45]
INFO: [Synth 8-3491] module 'button_fsm' declared at 'C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd:6' bound to instance 'dif_select' of component 'button_fsm' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:79]
INFO: [Synth 8-638] synthesizing module 'button_fsm' [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd:15]
WARNING: [Synth 8-614] signal 'choice' is read in the process but is not in the sensitivity list [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'button_fsm' (5#1) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/button_switch/button_switch.srcs/sources_1/new/button_fsm.vhd:15]
WARNING: [Synth 8-3848] Net current_state in module/entity State_Machine_Wrapper does not have driver. [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:60]
WARNING: [Synth 8-3848] Net game_over_wire in module/entity State_Machine_Wrapper does not have driver. [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:61]
WARNING: [Synth 8-3848] Net selected_difficulty_wire in module/entity State_Machine_Wrapper does not have driver. [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'State_Machine_Wrapper' (6#1) [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:20]
WARNING: [Synth 8-3331] design Game_State_Machine has unconnected port activate_difficulty_select
WARNING: [Synth 8-3331] design State_Machine_Wrapper has unconnected port initialize_button_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:56 ; elapsed = 01:35:26 . Memory (MB): peak = 1153.648 ; gain = 946.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin button_press_driver:current_state[3] to constant 0 [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:67]
WARNING: [Synth 8-3295] tying undriven pin button_press_driver:current_state[2] to constant 0 [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:67]
WARNING: [Synth 8-3295] tying undriven pin button_press_driver:current_state[1] to constant 0 [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:67]
WARNING: [Synth 8-3295] tying undriven pin button_press_driver:current_state[0] to constant 0 [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:67]
WARNING: [Synth 8-3295] tying undriven pin Game:game_over to constant 0 [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:71]
WARNING: [Synth 8-3295] tying undriven pin Game:selected_difficulty to constant 0 [C:/Users/violi/Desktop/CPE 133 Project/CPE133-NoWinningAllowed/test_wrapper/test_wrapper.srcs/sources_1/new/State_Machine_Wrapper.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:56 ; elapsed = 01:35:26 . Memory (MB): peak = 1153.648 ; gain = 946.941
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:05:59 ; elapsed = 01:35:28 . Memory (MB): peak = 1245.176 ; gain = 1038.469
23 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 07 02:56:04 2016...
