# riscv-cpu
A simple 5-stage pipelined 32-bit RISC-V CPU core implemented in Verilog.
