// Seed: 1314192031
module module_0 ();
  assign module_1.id_0 = 0;
  wire id_1;
  wire id_2;
  wire id_3;
  ;
  initial begin : LABEL_0
    $signed(49);
    ;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri id_5
);
  wire [-1 : -1] id_7 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1  id_0,
    input  tri   id_1,
    inout  tri0  id_2,
    output tri0  id_3,
    input  uwire id_4,
    output tri1  id_5
);
  wire  id_7;
  logic id_8 = (-1);
  module_0 modCall_1 ();
  assign id_3 = (id_4);
endmodule
