0.6
2019.1
May 24 2019
15:06:07
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/13_priority_encoder_4x2/13_priority_encoder_4x2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/13_priority_encoder_4x2/13_priority_encoder_4x2.srcs/sim_1/new/priority_encoder_4x2bit_tb.v,1660044402,verilog,,,,priority_encoder_4x2bit_tb,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/13_priority_encoder_4x2/13_priority_encoder_4x2.srcs/sources_1/new/priority_encoder_4x2.v,1660045065,verilog,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/13_priority_encoder_4x2/13_priority_encoder_4x2.srcs/sim_1/new/priority_encoder_4x2bit_tb.v,,priority_encoder_4x2,,,,,,,,
