
Dutch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c738  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  0800c8d8  0800c8d8  0000d8d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ccbc  0800ccbc  0000e1f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ccbc  0800ccbc  0000dcbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ccc4  0800ccc4  0000e1f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ccc4  0800ccc4  0000dcc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ccc8  0800ccc8  0000dcc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800cccc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000af8  200001f4  0800cec0  0000e1f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000cec  0800cec0  0000ecec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e1a4  00000000  00000000  0000e224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004525  00000000  00000000  0002c3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a68  00000000  00000000  000308f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001491  00000000  00000000  00032358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cde6  00000000  00000000  000337e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002244c  00000000  00000000  000505cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a79b6  00000000  00000000  00072a1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011a3d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000082b8  00000000  00000000  0011a414  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001226cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c8c0 	.word	0x0800c8c0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800c8c0 	.word	0x0800c8c0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee4:	b5b0      	push	{r4, r5, r7, lr}
 8000ee6:	b0b6      	sub	sp, #216	@ 0xd8
 8000ee8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eea:	f000 ff7d 	bl	8001de8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eee:	f000 f963 	bl	80011b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef2:	f000 fb2b 	bl	800154c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ef6:	f000 fa19 	bl	800132c <MX_I2C1_Init>
  MX_I2S2_Init();
 8000efa:	f000 fa45 	bl	8001388 <MX_I2S2_Init>
  MX_SPI1_Init();
 8000efe:	f000 fa71 	bl	80013e4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000f02:	f008 fb47 	bl	8009594 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 8000f06:	f000 faf7 	bl	80014f8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000f0a:	f000 faa1 	bl	8001450 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000f0e:	f000 f9bb 	bl	8001288 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f12:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	609a      	str	r2, [r3, #8]
 8000f1e:	60da      	str	r2, [r3, #12]
 8000f20:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	603b      	str	r3, [r7, #0]
 8000f26:	4b98      	ldr	r3, [pc, #608]	@ (8001188 <main+0x2a4>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	4a97      	ldr	r2, [pc, #604]	@ (8001188 <main+0x2a4>)
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f32:	4b95      	ldr	r3, [pc, #596]	@ (8001188 <main+0x2a4>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	603b      	str	r3, [r7, #0]
 8000f3c:	683b      	ldr	r3, [r7, #0]

  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f44:	2302      	movs	r3, #2
 8000f46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Pull = GPIO_PULLUP;           // <--- Enable internal pull-ups
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f50:	2300      	movs	r3, #0
 8000f52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;    // AF1 corresponds to TIM2 on PA0/PA1
 8000f56:	2301      	movs	r3, #1
 8000f58:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5c:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000f60:	4619      	mov	r1, r3
 8000f62:	488a      	ldr	r0, [pc, #552]	@ (800118c <main+0x2a8>)
 8000f64:	f001 fca6 	bl	80028b4 <HAL_GPIO_Init>

  #define ADC_BUFFER_SIZE 5
  int16_t counterValue = 0;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	f8a7 30ba 	strh.w	r3, [r7, #186]	@ 0xba
  float angleValue = 0.0f;
 8000f6e:	f04f 0300 	mov.w	r3, #0
 8000f72:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  float potentiometerPercent = 0.0f;
 8000f76:	f04f 0300 	mov.w	r3, #0
 8000f7a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

  uint32_t adcValue = 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t adcValueRead = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

  const int adc_max = 740;
 8000f8a:	f44f 7339 	mov.w	r3, #740	@ 0x2e4
 8000f8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  const int adc_min = 40;
 8000f92:	2328      	movs	r3, #40	@ 0x28
 8000f94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  char msg[120];

  uint32_t adcBuffer[ADC_BUFFER_SIZE] = {0};
 8000f98:	1d3b      	adds	r3, r7, #4
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	60da      	str	r2, [r3, #12]
 8000fa4:	611a      	str	r2, [r3, #16]
  uint8_t adcIndex = 0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab

  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000fac:	213c      	movs	r1, #60	@ 0x3c
 8000fae:	4878      	ldr	r0, [pc, #480]	@ (8001190 <main+0x2ac>)
 8000fb0:	f005 fc0f 	bl	80067d2 <HAL_TIM_Encoder_Start>

  /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
       {
    	counterValue = (int16_t)__HAL_TIM_GET_COUNTER(&htim2);
 8000fb4:	4b76      	ldr	r3, [pc, #472]	@ (8001190 <main+0x2ac>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fba:	f8a7 30ba 	strh.w	r3, [r7, #186]	@ 0xba
    	angleValue = fmodf((360.0f / 1200.0f) * counterValue, 900.0f);
 8000fbe:	f9b7 30ba 	ldrsh.w	r3, [r7, #186]	@ 0xba
 8000fc2:	ee07 3a90 	vmov	s15, r3
 8000fc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fca:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8001194 <main+0x2b0>
 8000fce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fd2:	eddf 0a71 	vldr	s1, [pc, #452]	@ 8001198 <main+0x2b4>
 8000fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8000fda:	f00b fbcf 	bl	800c77c <fmodf>
 8000fde:	ed87 0a33 	vstr	s0, [r7, #204]	@ 0xcc

		if (angleValue < 0) angleValue += 900.0f;
 8000fe2:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 8000fe6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fee:	d507      	bpl.n	8001000 <main+0x11c>
 8000ff0:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 8000ff4:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8001198 <main+0x2b4>
 8000ff8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000ffc:	edc7 7a33 	vstr	s15, [r7, #204]	@ 0xcc

		HAL_ADC_Start(&hadc1);
 8001000:	4866      	ldr	r0, [pc, #408]	@ (800119c <main+0x2b8>)
 8001002:	f000 ffcb 	bl	8001f9c <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK)
 8001006:	f04f 31ff 	mov.w	r1, #4294967295
 800100a:	4864      	ldr	r0, [pc, #400]	@ (800119c <main+0x2b8>)
 800100c:	f001 f87a 	bl	8002104 <HAL_ADC_PollForConversion>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	f040 8091 	bne.w	800113a <main+0x256>
		{
			adcValueRead = HAL_ADC_GetValue(&hadc1);
 8001018:	4860      	ldr	r0, [pc, #384]	@ (800119c <main+0x2b8>)
 800101a:	f001 f8fe 	bl	800221a <HAL_ADC_GetValue>
 800101e:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
			adcBuffer[adcIndex] = adcValueRead;
 8001022:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	33d0      	adds	r3, #208	@ 0xd0
 800102a:	443b      	add	r3, r7
 800102c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001030:	f843 2ccc 	str.w	r2, [r3, #-204]

			uint32_t adcSum = 0;
 8001034:	2300      	movs	r3, #0
 8001036:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
			for (int i = 0; i < ADC_BUFFER_SIZE; i++)
 800103a:	2300      	movs	r3, #0
 800103c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001040:	e010      	b.n	8001064 <main+0x180>
				adcSum += adcBuffer[i];
 8001042:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	33d0      	adds	r3, #208	@ 0xd0
 800104a:	443b      	add	r3, r7
 800104c:	f853 3ccc 	ldr.w	r3, [r3, #-204]
 8001050:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8001054:	4413      	add	r3, r2
 8001056:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
			for (int i = 0; i < ADC_BUFFER_SIZE; i++)
 800105a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800105e:	3301      	adds	r3, #1
 8001060:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001064:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001068:	2b04      	cmp	r3, #4
 800106a:	ddea      	ble.n	8001042 <main+0x15e>
			uint32_t adcValueAvg = adcSum / ADC_BUFFER_SIZE;
 800106c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001070:	4a4b      	ldr	r2, [pc, #300]	@ (80011a0 <main+0x2bc>)
 8001072:	fba2 2303 	umull	r2, r3, r2, r3
 8001076:	089b      	lsrs	r3, r3, #2
 8001078:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

			adcValue = adcValueAvg;
 800107c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001080:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
			sprintf(msg, "ADC: %lu\r\n", adcValue);
 8001084:	f107 0318 	add.w	r3, r7, #24
 8001088:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800108c:	4945      	ldr	r1, [pc, #276]	@ (80011a4 <main+0x2c0>)
 800108e:	4618      	mov	r0, r3
 8001090:	f009 faf8 	bl	800a684 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001094:	f107 0318 	add.w	r3, r7, #24
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff f8f1 	bl	8000280 <strlen>
 800109e:	4603      	mov	r3, r0
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	f107 0118 	add.w	r1, r7, #24
 80010a6:	f04f 33ff 	mov.w	r3, #4294967295
 80010aa:	483f      	ldr	r0, [pc, #252]	@ (80011a8 <main+0x2c4>)
 80010ac:	f005 fd8a 	bl	8006bc4 <HAL_UART_Transmit>

			if (adcValue > adc_max){
 80010b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80010b4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d903      	bls.n	80010c4 <main+0x1e0>
				adcValue = adc_max;
 80010bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80010c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
			}
			if (adcValue < adc_min){
 80010c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80010c8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d203      	bcs.n	80010d8 <main+0x1f4>
				adcValue = adc_min;
 80010d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80010d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
			}

			potentiometerPercent = (float)(adc_max - adcValue) * 100.0f / (float)(adc_max - adc_min);
 80010d8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80010dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	ee07 3a90 	vmov	s15, r3
 80010e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010ea:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80011ac <main+0x2c8>
 80010ee:	ee67 6a87 	vmul.f32	s13, s15, s14
 80010f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80010f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	ee07 3a90 	vmov	s15, r3
 8001100:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001104:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001108:	edc7 7a32 	vstr	s15, [r7, #200]	@ 0xc8
			if (potentiometerPercent < 0) potentiometerPercent = 0;
 800110c:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 8001110:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001118:	d503      	bpl.n	8001122 <main+0x23e>
 800111a:	f04f 0300 	mov.w	r3, #0
 800111e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
			if (potentiometerPercent > 100) potentiometerPercent = 100;
 8001122:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 8001126:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80011ac <main+0x2c8>
 800112a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800112e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001132:	dd02      	ble.n	800113a <main+0x256>
 8001134:	4b1e      	ldr	r3, [pc, #120]	@ (80011b0 <main+0x2cc>)
 8001136:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

		}

		sprintf(msg, "Wheel: %.2f | Accelerator: %.1f | Clutch: 0 | Brake: 0\r\n",
 800113a:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 800113e:	f7ff fa0b 	bl	8000558 <__aeabi_f2d>
 8001142:	4604      	mov	r4, r0
 8001144:	460d      	mov	r5, r1
 8001146:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 800114a:	f7ff fa05 	bl	8000558 <__aeabi_f2d>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	f107 0018 	add.w	r0, r7, #24
 8001156:	e9cd 2300 	strd	r2, r3, [sp]
 800115a:	4622      	mov	r2, r4
 800115c:	462b      	mov	r3, r5
 800115e:	4915      	ldr	r1, [pc, #84]	@ (80011b4 <main+0x2d0>)
 8001160:	f009 fa90 	bl	800a684 <siprintf>
		                angleValue, potentiometerPercent);
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001164:	f107 0318 	add.w	r3, r7, #24
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff f889 	bl	8000280 <strlen>
 800116e:	4603      	mov	r3, r0
 8001170:	b29a      	uxth	r2, r3
 8001172:	f107 0118 	add.w	r1, r7, #24
 8001176:	f04f 33ff 	mov.w	r3, #4294967295
 800117a:	480b      	ldr	r0, [pc, #44]	@ (80011a8 <main+0x2c4>)
 800117c:	f005 fd22 	bl	8006bc4 <HAL_UART_Transmit>

		HAL_Delay(10);
 8001180:	200a      	movs	r0, #10
 8001182:	f000 fea3 	bl	8001ecc <HAL_Delay>
    	counterValue = (int16_t)__HAL_TIM_GET_COUNTER(&htim2);
 8001186:	e715      	b.n	8000fb4 <main+0xd0>
 8001188:	40023800 	.word	0x40023800
 800118c:	40020000 	.word	0x40020000
 8001190:	2000034c 	.word	0x2000034c
 8001194:	3e99999a 	.word	0x3e99999a
 8001198:	44610000 	.word	0x44610000
 800119c:	20000210 	.word	0x20000210
 80011a0:	cccccccd 	.word	0xcccccccd
 80011a4:	0800c8d8 	.word	0x0800c8d8
 80011a8:	20000394 	.word	0x20000394
 80011ac:	42c80000 	.word	0x42c80000
 80011b0:	42c80000 	.word	0x42c80000
 80011b4:	0800c8e4 	.word	0x0800c8e4

080011b8 <SystemClock_Config>:
* @brief System Clock Configuration
* @retval None
*/

void SystemClock_Config(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b094      	sub	sp, #80	@ 0x50
 80011bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011be:	f107 0320 	add.w	r3, r7, #32
 80011c2:	2230      	movs	r2, #48	@ 0x30
 80011c4:	2100      	movs	r1, #0
 80011c6:	4618      	mov	r0, r3
 80011c8:	f009 fac1 	bl	800a74e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011dc:	2300      	movs	r3, #0
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	4b27      	ldr	r3, [pc, #156]	@ (8001280 <SystemClock_Config+0xc8>)
 80011e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e4:	4a26      	ldr	r2, [pc, #152]	@ (8001280 <SystemClock_Config+0xc8>)
 80011e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ec:	4b24      	ldr	r3, [pc, #144]	@ (8001280 <SystemClock_Config+0xc8>)
 80011ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f4:	60bb      	str	r3, [r7, #8]
 80011f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f8:	2300      	movs	r3, #0
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	4b21      	ldr	r3, [pc, #132]	@ (8001284 <SystemClock_Config+0xcc>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a20      	ldr	r2, [pc, #128]	@ (8001284 <SystemClock_Config+0xcc>)
 8001202:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	4b1e      	ldr	r3, [pc, #120]	@ (8001284 <SystemClock_Config+0xcc>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001210:	607b      	str	r3, [r7, #4]
 8001212:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001214:	2301      	movs	r3, #1
 8001216:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001218:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800121c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121e:	2302      	movs	r3, #2
 8001220:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001222:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001226:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001228:	2304      	movs	r3, #4
 800122a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800122c:	23c0      	movs	r3, #192	@ 0xc0
 800122e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001230:	2304      	movs	r3, #4
 8001232:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001234:	2308      	movs	r3, #8
 8001236:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001238:	f107 0320 	add.w	r3, r7, #32
 800123c:	4618      	mov	r0, r3
 800123e:	f004 fbaf 	bl	80059a0 <HAL_RCC_OscConfig>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001248:	f000 fa6e 	bl	8001728 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124c:	230f      	movs	r3, #15
 800124e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001250:	2302      	movs	r3, #2
 8001252:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001258:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800125c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800125e:	2300      	movs	r3, #0
 8001260:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001262:	f107 030c 	add.w	r3, r7, #12
 8001266:	2103      	movs	r1, #3
 8001268:	4618      	mov	r0, r3
 800126a:	f004 fe11 	bl	8005e90 <HAL_RCC_ClockConfig>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001274:	f000 fa58 	bl	8001728 <Error_Handler>
  }
}
 8001278:	bf00      	nop
 800127a:	3750      	adds	r7, #80	@ 0x50
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40023800 	.word	0x40023800
 8001284:	40007000 	.word	0x40007000

08001288 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800128e:	463b      	mov	r3, r7
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800129a:	4b21      	ldr	r3, [pc, #132]	@ (8001320 <MX_ADC1_Init+0x98>)
 800129c:	4a21      	ldr	r2, [pc, #132]	@ (8001324 <MX_ADC1_Init+0x9c>)
 800129e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001320 <MX_ADC1_Init+0x98>)
 80012a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001320 <MX_ADC1_Init+0x98>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001320 <MX_ADC1_Init+0x98>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001320 <MX_ADC1_Init+0x98>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012ba:	4b19      	ldr	r3, [pc, #100]	@ (8001320 <MX_ADC1_Init+0x98>)
 80012bc:	2200      	movs	r2, #0
 80012be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012c2:	4b17      	ldr	r3, [pc, #92]	@ (8001320 <MX_ADC1_Init+0x98>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012c8:	4b15      	ldr	r3, [pc, #84]	@ (8001320 <MX_ADC1_Init+0x98>)
 80012ca:	4a17      	ldr	r2, [pc, #92]	@ (8001328 <MX_ADC1_Init+0xa0>)
 80012cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012ce:	4b14      	ldr	r3, [pc, #80]	@ (8001320 <MX_ADC1_Init+0x98>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012d4:	4b12      	ldr	r3, [pc, #72]	@ (8001320 <MX_ADC1_Init+0x98>)
 80012d6:	2201      	movs	r2, #1
 80012d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012da:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <MX_ADC1_Init+0x98>)
 80012dc:	2200      	movs	r2, #0
 80012de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001320 <MX_ADC1_Init+0x98>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012e8:	480d      	ldr	r0, [pc, #52]	@ (8001320 <MX_ADC1_Init+0x98>)
 80012ea:	f000 fe13 	bl	8001f14 <HAL_ADC_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80012f4:	f000 fa18 	bl	8001728 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80012f8:	2304      	movs	r3, #4
 80012fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012fc:	2301      	movs	r3, #1
 80012fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001300:	2300      	movs	r3, #0
 8001302:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001304:	463b      	mov	r3, r7
 8001306:	4619      	mov	r1, r3
 8001308:	4805      	ldr	r0, [pc, #20]	@ (8001320 <MX_ADC1_Init+0x98>)
 800130a:	f000 ff93 	bl	8002234 <HAL_ADC_ConfigChannel>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001314:	f000 fa08 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001318:	bf00      	nop
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000210 	.word	0x20000210
 8001324:	40012000 	.word	0x40012000
 8001328:	0f000001 	.word	0x0f000001

0800132c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001330:	4b12      	ldr	r3, [pc, #72]	@ (800137c <MX_I2C1_Init+0x50>)
 8001332:	4a13      	ldr	r2, [pc, #76]	@ (8001380 <MX_I2C1_Init+0x54>)
 8001334:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001336:	4b11      	ldr	r3, [pc, #68]	@ (800137c <MX_I2C1_Init+0x50>)
 8001338:	4a12      	ldr	r2, [pc, #72]	@ (8001384 <MX_I2C1_Init+0x58>)
 800133a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800133c:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <MX_I2C1_Init+0x50>)
 800133e:	2200      	movs	r2, #0
 8001340:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001342:	4b0e      	ldr	r3, [pc, #56]	@ (800137c <MX_I2C1_Init+0x50>)
 8001344:	2200      	movs	r2, #0
 8001346:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001348:	4b0c      	ldr	r3, [pc, #48]	@ (800137c <MX_I2C1_Init+0x50>)
 800134a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800134e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001350:	4b0a      	ldr	r3, [pc, #40]	@ (800137c <MX_I2C1_Init+0x50>)
 8001352:	2200      	movs	r2, #0
 8001354:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001356:	4b09      	ldr	r3, [pc, #36]	@ (800137c <MX_I2C1_Init+0x50>)
 8001358:	2200      	movs	r2, #0
 800135a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800135c:	4b07      	ldr	r3, [pc, #28]	@ (800137c <MX_I2C1_Init+0x50>)
 800135e:	2200      	movs	r2, #0
 8001360:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001362:	4b06      	ldr	r3, [pc, #24]	@ (800137c <MX_I2C1_Init+0x50>)
 8001364:	2200      	movs	r2, #0
 8001366:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001368:	4804      	ldr	r0, [pc, #16]	@ (800137c <MX_I2C1_Init+0x50>)
 800136a:	f003 fd35 	bl	8004dd8 <HAL_I2C_Init>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001374:	f000 f9d8 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001378:	bf00      	nop
 800137a:	bd80      	pop	{r7, pc}
 800137c:	20000258 	.word	0x20000258
 8001380:	40005400 	.word	0x40005400
 8001384:	000186a0 	.word	0x000186a0

08001388 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800138c:	4b12      	ldr	r3, [pc, #72]	@ (80013d8 <MX_I2S2_Init+0x50>)
 800138e:	4a13      	ldr	r2, [pc, #76]	@ (80013dc <MX_I2S2_Init+0x54>)
 8001390:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001392:	4b11      	ldr	r3, [pc, #68]	@ (80013d8 <MX_I2S2_Init+0x50>)
 8001394:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001398:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800139a:	4b0f      	ldr	r3, [pc, #60]	@ (80013d8 <MX_I2S2_Init+0x50>)
 800139c:	2200      	movs	r2, #0
 800139e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80013a0:	4b0d      	ldr	r3, [pc, #52]	@ (80013d8 <MX_I2S2_Init+0x50>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80013a6:	4b0c      	ldr	r3, [pc, #48]	@ (80013d8 <MX_I2S2_Init+0x50>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80013ac:	4b0a      	ldr	r3, [pc, #40]	@ (80013d8 <MX_I2S2_Init+0x50>)
 80013ae:	4a0c      	ldr	r2, [pc, #48]	@ (80013e0 <MX_I2S2_Init+0x58>)
 80013b0:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80013b2:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <MX_I2S2_Init+0x50>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80013b8:	4b07      	ldr	r3, [pc, #28]	@ (80013d8 <MX_I2S2_Init+0x50>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80013be:	4b06      	ldr	r3, [pc, #24]	@ (80013d8 <MX_I2S2_Init+0x50>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80013c4:	4804      	ldr	r0, [pc, #16]	@ (80013d8 <MX_I2S2_Init+0x50>)
 80013c6:	f003 fe4b 	bl	8005060 <HAL_I2S_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 80013d0:	f000 f9aa 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	200002ac 	.word	0x200002ac
 80013dc:	40003800 	.word	0x40003800
 80013e0:	00017700 	.word	0x00017700

080013e4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013e8:	4b17      	ldr	r3, [pc, #92]	@ (8001448 <MX_SPI1_Init+0x64>)
 80013ea:	4a18      	ldr	r2, [pc, #96]	@ (800144c <MX_SPI1_Init+0x68>)
 80013ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013ee:	4b16      	ldr	r3, [pc, #88]	@ (8001448 <MX_SPI1_Init+0x64>)
 80013f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013f6:	4b14      	ldr	r3, [pc, #80]	@ (8001448 <MX_SPI1_Init+0x64>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013fc:	4b12      	ldr	r3, [pc, #72]	@ (8001448 <MX_SPI1_Init+0x64>)
 80013fe:	2200      	movs	r2, #0
 8001400:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001402:	4b11      	ldr	r3, [pc, #68]	@ (8001448 <MX_SPI1_Init+0x64>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001408:	4b0f      	ldr	r3, [pc, #60]	@ (8001448 <MX_SPI1_Init+0x64>)
 800140a:	2200      	movs	r2, #0
 800140c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800140e:	4b0e      	ldr	r3, [pc, #56]	@ (8001448 <MX_SPI1_Init+0x64>)
 8001410:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001414:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001416:	4b0c      	ldr	r3, [pc, #48]	@ (8001448 <MX_SPI1_Init+0x64>)
 8001418:	2200      	movs	r2, #0
 800141a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800141c:	4b0a      	ldr	r3, [pc, #40]	@ (8001448 <MX_SPI1_Init+0x64>)
 800141e:	2200      	movs	r2, #0
 8001420:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001422:	4b09      	ldr	r3, [pc, #36]	@ (8001448 <MX_SPI1_Init+0x64>)
 8001424:	2200      	movs	r2, #0
 8001426:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001428:	4b07      	ldr	r3, [pc, #28]	@ (8001448 <MX_SPI1_Init+0x64>)
 800142a:	2200      	movs	r2, #0
 800142c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800142e:	4b06      	ldr	r3, [pc, #24]	@ (8001448 <MX_SPI1_Init+0x64>)
 8001430:	220a      	movs	r2, #10
 8001432:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001434:	4804      	ldr	r0, [pc, #16]	@ (8001448 <MX_SPI1_Init+0x64>)
 8001436:	f005 f89d 	bl	8006574 <HAL_SPI_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001440:	f000 f972 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	200002f4 	.word	0x200002f4
 800144c:	40013000 	.word	0x40013000

08001450 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08c      	sub	sp, #48	@ 0x30
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001456:	f107 030c 	add.w	r3, r7, #12
 800145a:	2224      	movs	r2, #36	@ 0x24
 800145c:	2100      	movs	r1, #0
 800145e:	4618      	mov	r0, r3
 8001460:	f009 f975 	bl	800a74e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800146c:	4b21      	ldr	r3, [pc, #132]	@ (80014f4 <MX_TIM2_Init+0xa4>)
 800146e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001472:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001474:	4b1f      	ldr	r3, [pc, #124]	@ (80014f4 <MX_TIM2_Init+0xa4>)
 8001476:	2200      	movs	r2, #0
 8001478:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800147a:	4b1e      	ldr	r3, [pc, #120]	@ (80014f4 <MX_TIM2_Init+0xa4>)
 800147c:	2200      	movs	r2, #0
 800147e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001480:	4b1c      	ldr	r3, [pc, #112]	@ (80014f4 <MX_TIM2_Init+0xa4>)
 8001482:	f04f 32ff 	mov.w	r2, #4294967295
 8001486:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001488:	4b1a      	ldr	r3, [pc, #104]	@ (80014f4 <MX_TIM2_Init+0xa4>)
 800148a:	2200      	movs	r2, #0
 800148c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148e:	4b19      	ldr	r3, [pc, #100]	@ (80014f4 <MX_TIM2_Init+0xa4>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001494:	2301      	movs	r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001498:	2300      	movs	r3, #0
 800149a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800149c:	2301      	movs	r3, #1
 800149e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014a0:	2300      	movs	r3, #0
 80014a2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80014a4:	2305      	movs	r3, #5
 80014a6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014a8:	2300      	movs	r3, #0
 80014aa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014ac:	2301      	movs	r3, #1
 80014ae:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014b0:	2300      	movs	r3, #0
 80014b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	4619      	mov	r1, r3
 80014be:	480d      	ldr	r0, [pc, #52]	@ (80014f4 <MX_TIM2_Init+0xa4>)
 80014c0:	f005 f8e1 	bl	8006686 <HAL_TIM_Encoder_Init>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80014ca:	f000 f92d 	bl	8001728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ce:	2300      	movs	r3, #0
 80014d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014d6:	1d3b      	adds	r3, r7, #4
 80014d8:	4619      	mov	r1, r3
 80014da:	4806      	ldr	r0, [pc, #24]	@ (80014f4 <MX_TIM2_Init+0xa4>)
 80014dc:	f005 fab4 	bl	8006a48 <HAL_TIMEx_MasterConfigSynchronization>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80014e6:	f000 f91f 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	3730      	adds	r7, #48	@ 0x30
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	2000034c 	.word	0x2000034c

080014f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014fc:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <MX_USART2_UART_Init+0x4c>)
 80014fe:	4a12      	ldr	r2, [pc, #72]	@ (8001548 <MX_USART2_UART_Init+0x50>)
 8001500:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001502:	4b10      	ldr	r3, [pc, #64]	@ (8001544 <MX_USART2_UART_Init+0x4c>)
 8001504:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001508:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800150a:	4b0e      	ldr	r3, [pc, #56]	@ (8001544 <MX_USART2_UART_Init+0x4c>)
 800150c:	2200      	movs	r2, #0
 800150e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001510:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <MX_USART2_UART_Init+0x4c>)
 8001512:	2200      	movs	r2, #0
 8001514:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001516:	4b0b      	ldr	r3, [pc, #44]	@ (8001544 <MX_USART2_UART_Init+0x4c>)
 8001518:	2200      	movs	r2, #0
 800151a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800151c:	4b09      	ldr	r3, [pc, #36]	@ (8001544 <MX_USART2_UART_Init+0x4c>)
 800151e:	220c      	movs	r2, #12
 8001520:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001522:	4b08      	ldr	r3, [pc, #32]	@ (8001544 <MX_USART2_UART_Init+0x4c>)
 8001524:	2200      	movs	r2, #0
 8001526:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001528:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <MX_USART2_UART_Init+0x4c>)
 800152a:	2200      	movs	r2, #0
 800152c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800152e:	4805      	ldr	r0, [pc, #20]	@ (8001544 <MX_USART2_UART_Init+0x4c>)
 8001530:	f005 faf8 	bl	8006b24 <HAL_UART_Init>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800153a:	f000 f8f5 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	20000394 	.word	0x20000394
 8001548:	40004400 	.word	0x40004400

0800154c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08c      	sub	sp, #48	@ 0x30
 8001550:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001552:	f107 031c 	add.w	r3, r7, #28
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
 8001560:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	61bb      	str	r3, [r7, #24]
 8001566:	4b6b      	ldr	r3, [pc, #428]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156a:	4a6a      	ldr	r2, [pc, #424]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 800156c:	f043 0310 	orr.w	r3, r3, #16
 8001570:	6313      	str	r3, [r2, #48]	@ 0x30
 8001572:	4b68      	ldr	r3, [pc, #416]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	f003 0310 	and.w	r3, r3, #16
 800157a:	61bb      	str	r3, [r7, #24]
 800157c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	4b64      	ldr	r3, [pc, #400]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	4a63      	ldr	r2, [pc, #396]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 8001588:	f043 0304 	orr.w	r3, r3, #4
 800158c:	6313      	str	r3, [r2, #48]	@ 0x30
 800158e:	4b61      	ldr	r3, [pc, #388]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	f003 0304 	and.w	r3, r3, #4
 8001596:	617b      	str	r3, [r7, #20]
 8001598:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800159a:	2300      	movs	r3, #0
 800159c:	613b      	str	r3, [r7, #16]
 800159e:	4b5d      	ldr	r3, [pc, #372]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a2:	4a5c      	ldr	r2, [pc, #368]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 80015a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015aa:	4b5a      	ldr	r3, [pc, #360]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015b2:	613b      	str	r3, [r7, #16]
 80015b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b6:	2300      	movs	r3, #0
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	4b56      	ldr	r3, [pc, #344]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015be:	4a55      	ldr	r2, [pc, #340]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 80015c0:	f043 0301 	orr.w	r3, r3, #1
 80015c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c6:	4b53      	ldr	r3, [pc, #332]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	60bb      	str	r3, [r7, #8]
 80015d6:	4b4f      	ldr	r3, [pc, #316]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	4a4e      	ldr	r2, [pc, #312]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 80015dc:	f043 0302 	orr.w	r3, r3, #2
 80015e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e2:	4b4c      	ldr	r3, [pc, #304]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	60bb      	str	r3, [r7, #8]
 80015ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	607b      	str	r3, [r7, #4]
 80015f2:	4b48      	ldr	r3, [pc, #288]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f6:	4a47      	ldr	r2, [pc, #284]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 80015f8:	f043 0308 	orr.w	r3, r3, #8
 80015fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015fe:	4b45      	ldr	r3, [pc, #276]	@ (8001714 <MX_GPIO_Init+0x1c8>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	f003 0308 	and.w	r3, r3, #8
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800160a:	2200      	movs	r2, #0
 800160c:	2108      	movs	r1, #8
 800160e:	4842      	ldr	r0, [pc, #264]	@ (8001718 <MX_GPIO_Init+0x1cc>)
 8001610:	f001 fad4 	bl	8002bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001614:	2201      	movs	r2, #1
 8001616:	2101      	movs	r1, #1
 8001618:	4840      	ldr	r0, [pc, #256]	@ (800171c <MX_GPIO_Init+0x1d0>)
 800161a:	f001 facf 	bl	8002bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800161e:	2200      	movs	r2, #0
 8001620:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001624:	483e      	ldr	r0, [pc, #248]	@ (8001720 <MX_GPIO_Init+0x1d4>)
 8001626:	f001 fac9 	bl	8002bbc <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 800162a:	2304      	movs	r3, #4
 800162c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800162e:	2300      	movs	r3, #0
 8001630:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8001636:	f107 031c 	add.w	r3, r7, #28
 800163a:	4619      	mov	r1, r3
 800163c:	4836      	ldr	r0, [pc, #216]	@ (8001718 <MX_GPIO_Init+0x1cc>)
 800163e:	f001 f939 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001642:	2308      	movs	r3, #8
 8001644:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001646:	2301      	movs	r3, #1
 8001648:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164e:	2300      	movs	r3, #0
 8001650:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001652:	f107 031c 	add.w	r3, r7, #28
 8001656:	4619      	mov	r1, r3
 8001658:	482f      	ldr	r0, [pc, #188]	@ (8001718 <MX_GPIO_Init+0x1cc>)
 800165a:	f001 f92b 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 800165e:	2332      	movs	r3, #50	@ 0x32
 8001660:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001662:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001666:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001668:	2300      	movs	r3, #0
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800166c:	f107 031c 	add.w	r3, r7, #28
 8001670:	4619      	mov	r1, r3
 8001672:	4829      	ldr	r0, [pc, #164]	@ (8001718 <MX_GPIO_Init+0x1cc>)
 8001674:	f001 f91e 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001678:	2301      	movs	r3, #1
 800167a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167c:	2301      	movs	r3, #1
 800167e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001684:	2300      	movs	r3, #0
 8001686:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001688:	f107 031c 	add.w	r3, r7, #28
 800168c:	4619      	mov	r1, r3
 800168e:	4823      	ldr	r0, [pc, #140]	@ (800171c <MX_GPIO_Init+0x1d0>)
 8001690:	f001 f910 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001694:	2301      	movs	r3, #1
 8001696:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001698:	2302      	movs	r3, #2
 800169a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	2300      	movs	r3, #0
 800169e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a0:	2300      	movs	r3, #0
 80016a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80016a4:	2302      	movs	r3, #2
 80016a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a8:	f107 031c 	add.w	r3, r7, #28
 80016ac:	4619      	mov	r1, r3
 80016ae:	481d      	ldr	r0, [pc, #116]	@ (8001724 <MX_GPIO_Init+0x1d8>)
 80016b0:	f001 f900 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80016b4:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80016b8:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ba:	2301      	movs	r3, #1
 80016bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c2:	2300      	movs	r3, #0
 80016c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016c6:	f107 031c 	add.w	r3, r7, #28
 80016ca:	4619      	mov	r1, r3
 80016cc:	4814      	ldr	r0, [pc, #80]	@ (8001720 <MX_GPIO_Init+0x1d4>)
 80016ce:	f001 f8f1 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80016d2:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80016d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d8:	2302      	movs	r3, #2
 80016da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016dc:	2300      	movs	r3, #0
 80016de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e0:	2300      	movs	r3, #0
 80016e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80016e4:	2306      	movs	r3, #6
 80016e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e8:	f107 031c 	add.w	r3, r7, #28
 80016ec:	4619      	mov	r1, r3
 80016ee:	480b      	ldr	r0, [pc, #44]	@ (800171c <MX_GPIO_Init+0x1d0>)
 80016f0:	f001 f8e0 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80016f4:	2320      	movs	r3, #32
 80016f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f8:	2300      	movs	r3, #0
 80016fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001700:	f107 031c 	add.w	r3, r7, #28
 8001704:	4619      	mov	r1, r3
 8001706:	4806      	ldr	r0, [pc, #24]	@ (8001720 <MX_GPIO_Init+0x1d4>)
 8001708:	f001 f8d4 	bl	80028b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800170c:	bf00      	nop
 800170e:	3730      	adds	r7, #48	@ 0x30
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40023800 	.word	0x40023800
 8001718:	40021000 	.word	0x40021000
 800171c:	40020800 	.word	0x40020800
 8001720:	40020c00 	.word	0x40020c00
 8001724:	40020000 	.word	0x40020000

08001728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800172c:	b672      	cpsid	i
}
 800172e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <Error_Handler+0x8>

08001734 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	607b      	str	r3, [r7, #4]
 800173e:	4b10      	ldr	r3, [pc, #64]	@ (8001780 <HAL_MspInit+0x4c>)
 8001740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001742:	4a0f      	ldr	r2, [pc, #60]	@ (8001780 <HAL_MspInit+0x4c>)
 8001744:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001748:	6453      	str	r3, [r2, #68]	@ 0x44
 800174a:	4b0d      	ldr	r3, [pc, #52]	@ (8001780 <HAL_MspInit+0x4c>)
 800174c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	603b      	str	r3, [r7, #0]
 800175a:	4b09      	ldr	r3, [pc, #36]	@ (8001780 <HAL_MspInit+0x4c>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175e:	4a08      	ldr	r2, [pc, #32]	@ (8001780 <HAL_MspInit+0x4c>)
 8001760:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001764:	6413      	str	r3, [r2, #64]	@ 0x40
 8001766:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <HAL_MspInit+0x4c>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176e:	603b      	str	r3, [r7, #0]
 8001770:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001772:	2007      	movs	r0, #7
 8001774:	f001 f85c 	bl	8002830 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40023800 	.word	0x40023800

08001784 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08a      	sub	sp, #40	@ 0x28
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178c:	f107 0314 	add.w	r3, r7, #20
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]
 800179a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a17      	ldr	r2, [pc, #92]	@ (8001800 <HAL_ADC_MspInit+0x7c>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d127      	bne.n	80017f6 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	4b16      	ldr	r3, [pc, #88]	@ (8001804 <HAL_ADC_MspInit+0x80>)
 80017ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ae:	4a15      	ldr	r2, [pc, #84]	@ (8001804 <HAL_ADC_MspInit+0x80>)
 80017b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017b6:	4b13      	ldr	r3, [pc, #76]	@ (8001804 <HAL_ADC_MspInit+0x80>)
 80017b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001804 <HAL_ADC_MspInit+0x80>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001804 <HAL_ADC_MspInit+0x80>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001804 <HAL_ADC_MspInit+0x80>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80017de:	2310      	movs	r3, #16
 80017e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017e2:	2303      	movs	r3, #3
 80017e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	4619      	mov	r1, r3
 80017f0:	4805      	ldr	r0, [pc, #20]	@ (8001808 <HAL_ADC_MspInit+0x84>)
 80017f2:	f001 f85f 	bl	80028b4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80017f6:	bf00      	nop
 80017f8:	3728      	adds	r7, #40	@ 0x28
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40012000 	.word	0x40012000
 8001804:	40023800 	.word	0x40023800
 8001808:	40020000 	.word	0x40020000

0800180c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b08a      	sub	sp, #40	@ 0x28
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
 8001822:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a19      	ldr	r2, [pc, #100]	@ (8001890 <HAL_I2C_MspInit+0x84>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d12c      	bne.n	8001888 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	613b      	str	r3, [r7, #16]
 8001832:	4b18      	ldr	r3, [pc, #96]	@ (8001894 <HAL_I2C_MspInit+0x88>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	4a17      	ldr	r2, [pc, #92]	@ (8001894 <HAL_I2C_MspInit+0x88>)
 8001838:	f043 0302 	orr.w	r3, r3, #2
 800183c:	6313      	str	r3, [r2, #48]	@ 0x30
 800183e:	4b15      	ldr	r3, [pc, #84]	@ (8001894 <HAL_I2C_MspInit+0x88>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	613b      	str	r3, [r7, #16]
 8001848:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800184a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800184e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001850:	2312      	movs	r3, #18
 8001852:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001854:	2301      	movs	r3, #1
 8001856:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001858:	2300      	movs	r3, #0
 800185a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800185c:	2304      	movs	r3, #4
 800185e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	4619      	mov	r1, r3
 8001866:	480c      	ldr	r0, [pc, #48]	@ (8001898 <HAL_I2C_MspInit+0x8c>)
 8001868:	f001 f824 	bl	80028b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800186c:	2300      	movs	r3, #0
 800186e:	60fb      	str	r3, [r7, #12]
 8001870:	4b08      	ldr	r3, [pc, #32]	@ (8001894 <HAL_I2C_MspInit+0x88>)
 8001872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001874:	4a07      	ldr	r2, [pc, #28]	@ (8001894 <HAL_I2C_MspInit+0x88>)
 8001876:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800187a:	6413      	str	r3, [r2, #64]	@ 0x40
 800187c:	4b05      	ldr	r3, [pc, #20]	@ (8001894 <HAL_I2C_MspInit+0x88>)
 800187e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001880:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001888:	bf00      	nop
 800188a:	3728      	adds	r7, #40	@ 0x28
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40005400 	.word	0x40005400
 8001894:	40023800 	.word	0x40023800
 8001898:	40020400 	.word	0x40020400

0800189c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b090      	sub	sp, #64	@ 0x40
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	611a      	str	r2, [r3, #16]
 80018c4:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI2)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a3a      	ldr	r2, [pc, #232]	@ (80019b4 <HAL_I2S_MspInit+0x118>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d16c      	bne.n	80019aa <HAL_I2S_MspInit+0x10e>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80018d0:	2301      	movs	r3, #1
 80018d2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 80018d4:	23c8      	movs	r3, #200	@ 0xc8
 80018d6:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 80018d8:	2305      	movs	r3, #5
 80018da:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80018dc:	2302      	movs	r3, #2
 80018de:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	4618      	mov	r0, r3
 80018e6:	f004 fcf3 	bl	80062d0 <HAL_RCCEx_PeriphCLKConfig>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 80018f0:	f7ff ff1a 	bl	8001728 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018f4:	2300      	movs	r3, #0
 80018f6:	613b      	str	r3, [r7, #16]
 80018f8:	4b2f      	ldr	r3, [pc, #188]	@ (80019b8 <HAL_I2S_MspInit+0x11c>)
 80018fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fc:	4a2e      	ldr	r2, [pc, #184]	@ (80019b8 <HAL_I2S_MspInit+0x11c>)
 80018fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001902:	6413      	str	r3, [r2, #64]	@ 0x40
 8001904:	4b2c      	ldr	r3, [pc, #176]	@ (80019b8 <HAL_I2S_MspInit+0x11c>)
 8001906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001908:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800190c:	613b      	str	r3, [r7, #16]
 800190e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001910:	2300      	movs	r3, #0
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	4b28      	ldr	r3, [pc, #160]	@ (80019b8 <HAL_I2S_MspInit+0x11c>)
 8001916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001918:	4a27      	ldr	r2, [pc, #156]	@ (80019b8 <HAL_I2S_MspInit+0x11c>)
 800191a:	f043 0304 	orr.w	r3, r3, #4
 800191e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001920:	4b25      	ldr	r3, [pc, #148]	@ (80019b8 <HAL_I2S_MspInit+0x11c>)
 8001922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001924:	f003 0304 	and.w	r3, r3, #4
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800192c:	2300      	movs	r3, #0
 800192e:	60bb      	str	r3, [r7, #8]
 8001930:	4b21      	ldr	r3, [pc, #132]	@ (80019b8 <HAL_I2S_MspInit+0x11c>)
 8001932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001934:	4a20      	ldr	r2, [pc, #128]	@ (80019b8 <HAL_I2S_MspInit+0x11c>)
 8001936:	f043 0302 	orr.w	r3, r3, #2
 800193a:	6313      	str	r3, [r2, #48]	@ 0x30
 800193c:	4b1e      	ldr	r3, [pc, #120]	@ (80019b8 <HAL_I2S_MspInit+0x11c>)
 800193e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001948:	2304      	movs	r3, #4
 800194a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194c:	2302      	movs	r3, #2
 800194e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001954:	2300      	movs	r3, #0
 8001956:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8001958:	2306      	movs	r3, #6
 800195a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800195c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001960:	4619      	mov	r1, r3
 8001962:	4816      	ldr	r0, [pc, #88]	@ (80019bc <HAL_I2S_MspInit+0x120>)
 8001964:	f000 ffa6 	bl	80028b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001968:	2308      	movs	r3, #8
 800196a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196c:	2302      	movs	r3, #2
 800196e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001970:	2300      	movs	r3, #0
 8001972:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001974:	2300      	movs	r3, #0
 8001976:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001978:	2305      	movs	r3, #5
 800197a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800197c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001980:	4619      	mov	r1, r3
 8001982:	480e      	ldr	r0, [pc, #56]	@ (80019bc <HAL_I2S_MspInit+0x120>)
 8001984:	f000 ff96 	bl	80028b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8001988:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800198c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198e:	2302      	movs	r3, #2
 8001990:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001996:	2300      	movs	r3, #0
 8001998:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800199a:	2305      	movs	r3, #5
 800199c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800199e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019a2:	4619      	mov	r1, r3
 80019a4:	4806      	ldr	r0, [pc, #24]	@ (80019c0 <HAL_I2S_MspInit+0x124>)
 80019a6:	f000 ff85 	bl	80028b4 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80019aa:	bf00      	nop
 80019ac:	3740      	adds	r7, #64	@ 0x40
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40003800 	.word	0x40003800
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40020800 	.word	0x40020800
 80019c0:	40020400 	.word	0x40020400

080019c4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08a      	sub	sp, #40	@ 0x28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	605a      	str	r2, [r3, #4]
 80019d6:	609a      	str	r2, [r3, #8]
 80019d8:	60da      	str	r2, [r3, #12]
 80019da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a19      	ldr	r2, [pc, #100]	@ (8001a48 <HAL_SPI_MspInit+0x84>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d12b      	bne.n	8001a3e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	613b      	str	r3, [r7, #16]
 80019ea:	4b18      	ldr	r3, [pc, #96]	@ (8001a4c <HAL_SPI_MspInit+0x88>)
 80019ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ee:	4a17      	ldr	r2, [pc, #92]	@ (8001a4c <HAL_SPI_MspInit+0x88>)
 80019f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80019f6:	4b15      	ldr	r3, [pc, #84]	@ (8001a4c <HAL_SPI_MspInit+0x88>)
 80019f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019fe:	613b      	str	r3, [r7, #16]
 8001a00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <HAL_SPI_MspInit+0x88>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	4a10      	ldr	r2, [pc, #64]	@ (8001a4c <HAL_SPI_MspInit+0x88>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a12:	4b0e      	ldr	r3, [pc, #56]	@ (8001a4c <HAL_SPI_MspInit+0x88>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001a1e:	23e0      	movs	r3, #224	@ 0xe0
 8001a20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a22:	2302      	movs	r3, #2
 8001a24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a2e:	2305      	movs	r3, #5
 8001a30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	4805      	ldr	r0, [pc, #20]	@ (8001a50 <HAL_SPI_MspInit+0x8c>)
 8001a3a:	f000 ff3b 	bl	80028b4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001a3e:	bf00      	nop
 8001a40:	3728      	adds	r7, #40	@ 0x28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40013000 	.word	0x40013000
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40020000 	.word	0x40020000

08001a54 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08a      	sub	sp, #40	@ 0x28
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5c:	f107 0314 	add.w	r3, r7, #20
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	605a      	str	r2, [r3, #4]
 8001a66:	609a      	str	r2, [r3, #8]
 8001a68:	60da      	str	r2, [r3, #12]
 8001a6a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a74:	d12c      	bne.n	8001ad0 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	613b      	str	r3, [r7, #16]
 8001a7a:	4b17      	ldr	r3, [pc, #92]	@ (8001ad8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7e:	4a16      	ldr	r2, [pc, #88]	@ (8001ad8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001a80:	f043 0301 	orr.w	r3, r3, #1
 8001a84:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a86:	4b14      	ldr	r3, [pc, #80]	@ (8001ad8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	613b      	str	r3, [r7, #16]
 8001a90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	4b10      	ldr	r3, [pc, #64]	@ (8001ad8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	4a0f      	ldr	r2, [pc, #60]	@ (8001ad8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001a9c:	f043 0301 	orr.w	r3, r3, #1
 8001aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8001aae:	f248 0302 	movw	r3, #32770	@ 0x8002
 8001ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001abc:	2300      	movs	r3, #0
 8001abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4804      	ldr	r0, [pc, #16]	@ (8001adc <HAL_TIM_Encoder_MspInit+0x88>)
 8001acc:	f000 fef2 	bl	80028b4 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001ad0:	bf00      	nop
 8001ad2:	3728      	adds	r7, #40	@ 0x28
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40020000 	.word	0x40020000

08001ae0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08a      	sub	sp, #40	@ 0x28
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae8:	f107 0314 	add.w	r3, r7, #20
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]
 8001af6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a19      	ldr	r2, [pc, #100]	@ (8001b64 <HAL_UART_MspInit+0x84>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d12b      	bne.n	8001b5a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
 8001b06:	4b18      	ldr	r3, [pc, #96]	@ (8001b68 <HAL_UART_MspInit+0x88>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0a:	4a17      	ldr	r2, [pc, #92]	@ (8001b68 <HAL_UART_MspInit+0x88>)
 8001b0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b12:	4b15      	ldr	r3, [pc, #84]	@ (8001b68 <HAL_UART_MspInit+0x88>)
 8001b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b1a:	613b      	str	r3, [r7, #16]
 8001b1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60fb      	str	r3, [r7, #12]
 8001b22:	4b11      	ldr	r3, [pc, #68]	@ (8001b68 <HAL_UART_MspInit+0x88>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b26:	4a10      	ldr	r2, [pc, #64]	@ (8001b68 <HAL_UART_MspInit+0x88>)
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b68 <HAL_UART_MspInit+0x88>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b3a:	230c      	movs	r3, #12
 8001b3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b46:	2303      	movs	r3, #3
 8001b48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b4a:	2307      	movs	r3, #7
 8001b4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b4e:	f107 0314 	add.w	r3, r7, #20
 8001b52:	4619      	mov	r1, r3
 8001b54:	4805      	ldr	r0, [pc, #20]	@ (8001b6c <HAL_UART_MspInit+0x8c>)
 8001b56:	f000 fead 	bl	80028b4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001b5a:	bf00      	nop
 8001b5c:	3728      	adds	r7, #40	@ 0x28
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40004400 	.word	0x40004400
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	40020000 	.word	0x40020000

08001b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b74:	bf00      	nop
 8001b76:	e7fd      	b.n	8001b74 <NMI_Handler+0x4>

08001b78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7c:	bf00      	nop
 8001b7e:	e7fd      	b.n	8001b7c <HardFault_Handler+0x4>

08001b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b84:	bf00      	nop
 8001b86:	e7fd      	b.n	8001b84 <MemManage_Handler+0x4>

08001b88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <BusFault_Handler+0x4>

08001b90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b94:	bf00      	nop
 8001b96:	e7fd      	b.n	8001b94 <UsageFault_Handler+0x4>

08001b98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b9c:	bf00      	nop
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bc6:	f000 f961 	bl	8001e8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001bd4:	4802      	ldr	r0, [pc, #8]	@ (8001be0 <OTG_FS_IRQHandler+0x10>)
 8001bd6:	f001 fac7 	bl	8003168 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	200007c0 	.word	0x200007c0

08001be4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  return 1;
 8001be8:	2301      	movs	r3, #1
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <_kill>:

int _kill(int pid, int sig)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bfe:	f008 fe09 	bl	800a814 <__errno>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2216      	movs	r2, #22
 8001c06:	601a      	str	r2, [r3, #0]
  return -1;
 8001c08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <_exit>:

void _exit (int status)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff ffe7 	bl	8001bf4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c26:	bf00      	nop
 8001c28:	e7fd      	b.n	8001c26 <_exit+0x12>

08001c2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b086      	sub	sp, #24
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	60f8      	str	r0, [r7, #12]
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c36:	2300      	movs	r3, #0
 8001c38:	617b      	str	r3, [r7, #20]
 8001c3a:	e00a      	b.n	8001c52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c3c:	f3af 8000 	nop.w
 8001c40:	4601      	mov	r1, r0
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	1c5a      	adds	r2, r3, #1
 8001c46:	60ba      	str	r2, [r7, #8]
 8001c48:	b2ca      	uxtb	r2, r1
 8001c4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	617b      	str	r3, [r7, #20]
 8001c52:	697a      	ldr	r2, [r7, #20]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	dbf0      	blt.n	8001c3c <_read+0x12>
  }

  return len;
 8001c5a:	687b      	ldr	r3, [r7, #4]
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3718      	adds	r7, #24
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	e009      	b.n	8001c8a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	1c5a      	adds	r2, r3, #1
 8001c7a:	60ba      	str	r2, [r7, #8]
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	3301      	adds	r3, #1
 8001c88:	617b      	str	r3, [r7, #20]
 8001c8a:	697a      	ldr	r2, [r7, #20]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	dbf1      	blt.n	8001c76 <_write+0x12>
  }
  return len;
 8001c92:	687b      	ldr	r3, [r7, #4]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <_close>:

int _close(int file)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ca4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cc4:	605a      	str	r2, [r3, #4]
  return 0;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <_isatty>:

int _isatty(int file)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cdc:	2301      	movs	r3, #1
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b085      	sub	sp, #20
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	60f8      	str	r0, [r7, #12]
 8001cf2:	60b9      	str	r1, [r7, #8]
 8001cf4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cf6:	2300      	movs	r3, #0
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3714      	adds	r7, #20
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b086      	sub	sp, #24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d0c:	4a14      	ldr	r2, [pc, #80]	@ (8001d60 <_sbrk+0x5c>)
 8001d0e:	4b15      	ldr	r3, [pc, #84]	@ (8001d64 <_sbrk+0x60>)
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d18:	4b13      	ldr	r3, [pc, #76]	@ (8001d68 <_sbrk+0x64>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d102      	bne.n	8001d26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d20:	4b11      	ldr	r3, [pc, #68]	@ (8001d68 <_sbrk+0x64>)
 8001d22:	4a12      	ldr	r2, [pc, #72]	@ (8001d6c <_sbrk+0x68>)
 8001d24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d26:	4b10      	ldr	r3, [pc, #64]	@ (8001d68 <_sbrk+0x64>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d207      	bcs.n	8001d44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d34:	f008 fd6e 	bl	800a814 <__errno>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	220c      	movs	r2, #12
 8001d3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d42:	e009      	b.n	8001d58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d44:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <_sbrk+0x64>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d4a:	4b07      	ldr	r3, [pc, #28]	@ (8001d68 <_sbrk+0x64>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4413      	add	r3, r2
 8001d52:	4a05      	ldr	r2, [pc, #20]	@ (8001d68 <_sbrk+0x64>)
 8001d54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d56:	68fb      	ldr	r3, [r7, #12]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3718      	adds	r7, #24
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20020000 	.word	0x20020000
 8001d64:	00000400 	.word	0x00000400
 8001d68:	200003dc 	.word	0x200003dc
 8001d6c:	20000cf0 	.word	0x20000cf0

08001d70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d74:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <SystemInit+0x20>)
 8001d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d7a:	4a05      	ldr	r2, [pc, #20]	@ (8001d90 <SystemInit+0x20>)
 8001d7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d84:	bf00      	nop
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	e000ed00 	.word	0xe000ed00

08001d94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dcc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d98:	f7ff ffea 	bl	8001d70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d9c:	480c      	ldr	r0, [pc, #48]	@ (8001dd0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d9e:	490d      	ldr	r1, [pc, #52]	@ (8001dd4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001da0:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001da2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001da4:	e002      	b.n	8001dac <LoopCopyDataInit>

08001da6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001da6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001da8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001daa:	3304      	adds	r3, #4

08001dac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001db0:	d3f9      	bcc.n	8001da6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001db2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ddc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001db4:	4c0a      	ldr	r4, [pc, #40]	@ (8001de0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001db6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001db8:	e001      	b.n	8001dbe <LoopFillZerobss>

08001dba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dbc:	3204      	adds	r2, #4

08001dbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dc0:	d3fb      	bcc.n	8001dba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dc2:	f008 fd2d 	bl	800a820 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dc6:	f7ff f88d 	bl	8000ee4 <main>
  bx  lr    
 8001dca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001dcc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001dd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dd4:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001dd8:	0800cccc 	.word	0x0800cccc
  ldr r2, =_sbss
 8001ddc:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001de0:	20000cec 	.word	0x20000cec

08001de4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001de4:	e7fe      	b.n	8001de4 <ADC_IRQHandler>
	...

08001de8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dec:	4b0e      	ldr	r3, [pc, #56]	@ (8001e28 <HAL_Init+0x40>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a0d      	ldr	r2, [pc, #52]	@ (8001e28 <HAL_Init+0x40>)
 8001df2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001df6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001df8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <HAL_Init+0x40>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8001e28 <HAL_Init+0x40>)
 8001dfe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e04:	4b08      	ldr	r3, [pc, #32]	@ (8001e28 <HAL_Init+0x40>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a07      	ldr	r2, [pc, #28]	@ (8001e28 <HAL_Init+0x40>)
 8001e0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e10:	2003      	movs	r0, #3
 8001e12:	f000 fd0d 	bl	8002830 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e16:	2000      	movs	r0, #0
 8001e18:	f000 f808 	bl	8001e2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e1c:	f7ff fc8a 	bl	8001734 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40023c00 	.word	0x40023c00

08001e2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e34:	4b12      	ldr	r3, [pc, #72]	@ (8001e80 <HAL_InitTick+0x54>)
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	4b12      	ldr	r3, [pc, #72]	@ (8001e84 <HAL_InitTick+0x58>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f000 fd25 	bl	800289a <HAL_SYSTICK_Config>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e00e      	b.n	8001e78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2b0f      	cmp	r3, #15
 8001e5e:	d80a      	bhi.n	8001e76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e60:	2200      	movs	r2, #0
 8001e62:	6879      	ldr	r1, [r7, #4]
 8001e64:	f04f 30ff 	mov.w	r0, #4294967295
 8001e68:	f000 fced 	bl	8002846 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e6c:	4a06      	ldr	r2, [pc, #24]	@ (8001e88 <HAL_InitTick+0x5c>)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e72:	2300      	movs	r3, #0
 8001e74:	e000      	b.n	8001e78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20000000 	.word	0x20000000
 8001e84:	20000008 	.word	0x20000008
 8001e88:	20000004 	.word	0x20000004

08001e8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e90:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <HAL_IncTick+0x20>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	461a      	mov	r2, r3
 8001e96:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <HAL_IncTick+0x24>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	4a04      	ldr	r2, [pc, #16]	@ (8001eb0 <HAL_IncTick+0x24>)
 8001e9e:	6013      	str	r3, [r2, #0]
}
 8001ea0:	bf00      	nop
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	20000008 	.word	0x20000008
 8001eb0:	200003e0 	.word	0x200003e0

08001eb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001eb8:	4b03      	ldr	r3, [pc, #12]	@ (8001ec8 <HAL_GetTick+0x14>)
 8001eba:	681b      	ldr	r3, [r3, #0]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	200003e0 	.word	0x200003e0

08001ecc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ed4:	f7ff ffee 	bl	8001eb4 <HAL_GetTick>
 8001ed8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ee4:	d005      	beq.n	8001ef2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f10 <HAL_Delay+0x44>)
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	461a      	mov	r2, r3
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	4413      	add	r3, r2
 8001ef0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ef2:	bf00      	nop
 8001ef4:	f7ff ffde 	bl	8001eb4 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	68fa      	ldr	r2, [r7, #12]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d8f7      	bhi.n	8001ef4 <HAL_Delay+0x28>
  {
  }
}
 8001f04:	bf00      	nop
 8001f06:	bf00      	nop
 8001f08:	3710      	adds	r7, #16
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000008 	.word	0x20000008

08001f14 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d101      	bne.n	8001f2a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e033      	b.n	8001f92 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d109      	bne.n	8001f46 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7ff fc26 	bl	8001784 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	f003 0310 	and.w	r3, r3, #16
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d118      	bne.n	8001f84 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f56:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f5a:	f023 0302 	bic.w	r3, r3, #2
 8001f5e:	f043 0202 	orr.w	r2, r3, #2
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 fa96 	bl	8002498 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f76:	f023 0303 	bic.w	r3, r3, #3
 8001f7a:	f043 0201 	orr.w	r2, r3, #1
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f82:	e001      	b.n	8001f88 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
	...

08001f9c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d101      	bne.n	8001fb6 <HAL_ADC_Start+0x1a>
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	e097      	b.n	80020e6 <HAL_ADC_Start+0x14a>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2201      	movs	r2, #1
 8001fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 0301 	and.w	r3, r3, #1
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d018      	beq.n	8001ffe <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	689a      	ldr	r2, [r3, #8]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f042 0201 	orr.w	r2, r2, #1
 8001fda:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fdc:	4b45      	ldr	r3, [pc, #276]	@ (80020f4 <HAL_ADC_Start+0x158>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a45      	ldr	r2, [pc, #276]	@ (80020f8 <HAL_ADC_Start+0x15c>)
 8001fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe6:	0c9a      	lsrs	r2, r3, #18
 8001fe8:	4613      	mov	r3, r2
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	4413      	add	r3, r2
 8001fee:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001ff0:	e002      	b.n	8001ff8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f9      	bne.n	8001ff2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	2b01      	cmp	r3, #1
 800200a:	d15f      	bne.n	80020cc <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002010:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002014:	f023 0301 	bic.w	r3, r3, #1
 8002018:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800202a:	2b00      	cmp	r3, #0
 800202c:	d007      	beq.n	800203e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002032:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002036:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002042:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002046:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800204a:	d106      	bne.n	800205a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002050:	f023 0206 	bic.w	r2, r3, #6
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	645a      	str	r2, [r3, #68]	@ 0x44
 8002058:	e002      	b.n	8002060 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002068:	4b24      	ldr	r3, [pc, #144]	@ (80020fc <HAL_ADC_Start+0x160>)
 800206a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002074:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f003 031f 	and.w	r3, r3, #31
 800207e:	2b00      	cmp	r3, #0
 8002080:	d10f      	bne.n	80020a2 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d129      	bne.n	80020e4 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	689a      	ldr	r2, [r3, #8]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	e020      	b.n	80020e4 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a16      	ldr	r2, [pc, #88]	@ (8002100 <HAL_ADC_Start+0x164>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d11b      	bne.n	80020e4 <HAL_ADC_Start+0x148>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d114      	bne.n	80020e4 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80020c8:	609a      	str	r2, [r3, #8]
 80020ca:	e00b      	b.n	80020e4 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d0:	f043 0210 	orr.w	r2, r3, #16
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020dc:	f043 0201 	orr.w	r2, r3, #1
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80020e4:	2300      	movs	r3, #0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3714      	adds	r7, #20
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	20000000 	.word	0x20000000
 80020f8:	431bde83 	.word	0x431bde83
 80020fc:	40012300 	.word	0x40012300
 8002100:	40012000 	.word	0x40012000

08002104 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800210e:	2300      	movs	r3, #0
 8002110:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800211c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002120:	d113      	bne.n	800214a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800212c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002130:	d10b      	bne.n	800214a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	f043 0220 	orr.w	r2, r3, #32
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e063      	b.n	8002212 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800214a:	f7ff feb3 	bl	8001eb4 <HAL_GetTick>
 800214e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002150:	e021      	b.n	8002196 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002158:	d01d      	beq.n	8002196 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d007      	beq.n	8002170 <HAL_ADC_PollForConversion+0x6c>
 8002160:	f7ff fea8 	bl	8001eb4 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	429a      	cmp	r2, r3
 800216e:	d212      	bcs.n	8002196 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	2b02      	cmp	r3, #2
 800217c:	d00b      	beq.n	8002196 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002182:	f043 0204 	orr.w	r2, r3, #4
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e03d      	b.n	8002212 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d1d6      	bne.n	8002152 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f06f 0212 	mvn.w	r2, #18
 80021ac:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d123      	bne.n	8002210 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d11f      	bne.n	8002210 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d006      	beq.n	80021ec <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d111      	bne.n	8002210 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d105      	bne.n	8002210 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002208:	f043 0201 	orr.w	r2, r3, #1
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800221a:	b480      	push	{r7}
 800221c:	b083      	sub	sp, #12
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002228:	4618      	mov	r0, r3
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002234:	b480      	push	{r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800223e:	2300      	movs	r3, #0
 8002240:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002248:	2b01      	cmp	r3, #1
 800224a:	d101      	bne.n	8002250 <HAL_ADC_ConfigChannel+0x1c>
 800224c:	2302      	movs	r3, #2
 800224e:	e113      	b.n	8002478 <HAL_ADC_ConfigChannel+0x244>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b09      	cmp	r3, #9
 800225e:	d925      	bls.n	80022ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	68d9      	ldr	r1, [r3, #12]
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	b29b      	uxth	r3, r3
 800226c:	461a      	mov	r2, r3
 800226e:	4613      	mov	r3, r2
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	4413      	add	r3, r2
 8002274:	3b1e      	subs	r3, #30
 8002276:	2207      	movs	r2, #7
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	43da      	mvns	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	400a      	ands	r2, r1
 8002284:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68d9      	ldr	r1, [r3, #12]
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	b29b      	uxth	r3, r3
 8002296:	4618      	mov	r0, r3
 8002298:	4603      	mov	r3, r0
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	4403      	add	r3, r0
 800229e:	3b1e      	subs	r3, #30
 80022a0:	409a      	lsls	r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	430a      	orrs	r2, r1
 80022a8:	60da      	str	r2, [r3, #12]
 80022aa:	e022      	b.n	80022f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	6919      	ldr	r1, [r3, #16]
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	461a      	mov	r2, r3
 80022ba:	4613      	mov	r3, r2
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	4413      	add	r3, r2
 80022c0:	2207      	movs	r2, #7
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43da      	mvns	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	400a      	ands	r2, r1
 80022ce:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	6919      	ldr	r1, [r3, #16]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	b29b      	uxth	r3, r3
 80022e0:	4618      	mov	r0, r3
 80022e2:	4603      	mov	r3, r0
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	4403      	add	r3, r0
 80022e8:	409a      	lsls	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	430a      	orrs	r2, r1
 80022f0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	2b06      	cmp	r3, #6
 80022f8:	d824      	bhi.n	8002344 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685a      	ldr	r2, [r3, #4]
 8002304:	4613      	mov	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4413      	add	r3, r2
 800230a:	3b05      	subs	r3, #5
 800230c:	221f      	movs	r2, #31
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	43da      	mvns	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	400a      	ands	r2, r1
 800231a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	b29b      	uxth	r3, r3
 8002328:	4618      	mov	r0, r3
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685a      	ldr	r2, [r3, #4]
 800232e:	4613      	mov	r3, r2
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	4413      	add	r3, r2
 8002334:	3b05      	subs	r3, #5
 8002336:	fa00 f203 	lsl.w	r2, r0, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	430a      	orrs	r2, r1
 8002340:	635a      	str	r2, [r3, #52]	@ 0x34
 8002342:	e04c      	b.n	80023de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	2b0c      	cmp	r3, #12
 800234a:	d824      	bhi.n	8002396 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685a      	ldr	r2, [r3, #4]
 8002356:	4613      	mov	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	3b23      	subs	r3, #35	@ 0x23
 800235e:	221f      	movs	r2, #31
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	43da      	mvns	r2, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	400a      	ands	r2, r1
 800236c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	b29b      	uxth	r3, r3
 800237a:	4618      	mov	r0, r3
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685a      	ldr	r2, [r3, #4]
 8002380:	4613      	mov	r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	4413      	add	r3, r2
 8002386:	3b23      	subs	r3, #35	@ 0x23
 8002388:	fa00 f203 	lsl.w	r2, r0, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	430a      	orrs	r2, r1
 8002392:	631a      	str	r2, [r3, #48]	@ 0x30
 8002394:	e023      	b.n	80023de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	685a      	ldr	r2, [r3, #4]
 80023a0:	4613      	mov	r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	4413      	add	r3, r2
 80023a6:	3b41      	subs	r3, #65	@ 0x41
 80023a8:	221f      	movs	r2, #31
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	43da      	mvns	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	400a      	ands	r2, r1
 80023b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	4618      	mov	r0, r3
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	685a      	ldr	r2, [r3, #4]
 80023ca:	4613      	mov	r3, r2
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	4413      	add	r3, r2
 80023d0:	3b41      	subs	r3, #65	@ 0x41
 80023d2:	fa00 f203 	lsl.w	r2, r0, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023de:	4b29      	ldr	r3, [pc, #164]	@ (8002484 <HAL_ADC_ConfigChannel+0x250>)
 80023e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a28      	ldr	r2, [pc, #160]	@ (8002488 <HAL_ADC_ConfigChannel+0x254>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d10f      	bne.n	800240c <HAL_ADC_ConfigChannel+0x1d8>
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b12      	cmp	r3, #18
 80023f2:	d10b      	bne.n	800240c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a1d      	ldr	r2, [pc, #116]	@ (8002488 <HAL_ADC_ConfigChannel+0x254>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d12b      	bne.n	800246e <HAL_ADC_ConfigChannel+0x23a>
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a1c      	ldr	r2, [pc, #112]	@ (800248c <HAL_ADC_ConfigChannel+0x258>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d003      	beq.n	8002428 <HAL_ADC_ConfigChannel+0x1f4>
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b11      	cmp	r3, #17
 8002426:	d122      	bne.n	800246e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a11      	ldr	r2, [pc, #68]	@ (800248c <HAL_ADC_ConfigChannel+0x258>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d111      	bne.n	800246e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800244a:	4b11      	ldr	r3, [pc, #68]	@ (8002490 <HAL_ADC_ConfigChannel+0x25c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a11      	ldr	r2, [pc, #68]	@ (8002494 <HAL_ADC_ConfigChannel+0x260>)
 8002450:	fba2 2303 	umull	r2, r3, r2, r3
 8002454:	0c9a      	lsrs	r2, r3, #18
 8002456:	4613      	mov	r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	4413      	add	r3, r2
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002460:	e002      	b.n	8002468 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	3b01      	subs	r3, #1
 8002466:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1f9      	bne.n	8002462 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3714      	adds	r7, #20
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr
 8002484:	40012300 	.word	0x40012300
 8002488:	40012000 	.word	0x40012000
 800248c:	10000012 	.word	0x10000012
 8002490:	20000000 	.word	0x20000000
 8002494:	431bde83 	.word	0x431bde83

08002498 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024a0:	4b79      	ldr	r3, [pc, #484]	@ (8002688 <ADC_Init+0x1f0>)
 80024a2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	685a      	ldr	r2, [r3, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	431a      	orrs	r2, r3
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6859      	ldr	r1, [r3, #4]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	021a      	lsls	r2, r3, #8
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80024f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	6859      	ldr	r1, [r3, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	430a      	orrs	r2, r1
 8002502:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	689a      	ldr	r2, [r3, #8]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002512:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	6899      	ldr	r1, [r3, #8]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	68da      	ldr	r2, [r3, #12]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	430a      	orrs	r2, r1
 8002524:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800252a:	4a58      	ldr	r2, [pc, #352]	@ (800268c <ADC_Init+0x1f4>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d022      	beq.n	8002576 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	689a      	ldr	r2, [r3, #8]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800253e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	6899      	ldr	r1, [r3, #8]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	430a      	orrs	r2, r1
 8002550:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689a      	ldr	r2, [r3, #8]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002560:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6899      	ldr	r1, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	430a      	orrs	r2, r1
 8002572:	609a      	str	r2, [r3, #8]
 8002574:	e00f      	b.n	8002596 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002584:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002594:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 0202 	bic.w	r2, r2, #2
 80025a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	6899      	ldr	r1, [r3, #8]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	7e1b      	ldrb	r3, [r3, #24]
 80025b0:	005a      	lsls	r2, r3, #1
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d01b      	beq.n	80025fc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	685a      	ldr	r2, [r3, #4]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025d2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80025e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6859      	ldr	r1, [r3, #4]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ee:	3b01      	subs	r3, #1
 80025f0:	035a      	lsls	r2, r3, #13
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	605a      	str	r2, [r3, #4]
 80025fa:	e007      	b.n	800260c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	685a      	ldr	r2, [r3, #4]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800260a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800261a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	69db      	ldr	r3, [r3, #28]
 8002626:	3b01      	subs	r3, #1
 8002628:	051a      	lsls	r2, r3, #20
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	430a      	orrs	r2, r1
 8002630:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002640:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	6899      	ldr	r1, [r3, #8]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800264e:	025a      	lsls	r2, r3, #9
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	430a      	orrs	r2, r1
 8002656:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	689a      	ldr	r2, [r3, #8]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002666:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6899      	ldr	r1, [r3, #8]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	029a      	lsls	r2, r3, #10
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	430a      	orrs	r2, r1
 800267a:	609a      	str	r2, [r3, #8]
}
 800267c:	bf00      	nop
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	40012300 	.word	0x40012300
 800268c:	0f000001 	.word	0x0f000001

08002690 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f003 0307 	and.w	r3, r3, #7
 800269e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026a0:	4b0c      	ldr	r3, [pc, #48]	@ (80026d4 <__NVIC_SetPriorityGrouping+0x44>)
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026a6:	68ba      	ldr	r2, [r7, #8]
 80026a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026ac:	4013      	ands	r3, r2
 80026ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026c2:	4a04      	ldr	r2, [pc, #16]	@ (80026d4 <__NVIC_SetPriorityGrouping+0x44>)
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	60d3      	str	r3, [r2, #12]
}
 80026c8:	bf00      	nop
 80026ca:	3714      	adds	r7, #20
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	e000ed00 	.word	0xe000ed00

080026d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026dc:	4b04      	ldr	r3, [pc, #16]	@ (80026f0 <__NVIC_GetPriorityGrouping+0x18>)
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	0a1b      	lsrs	r3, r3, #8
 80026e2:	f003 0307 	and.w	r3, r3, #7
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	e000ed00 	.word	0xe000ed00

080026f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	4603      	mov	r3, r0
 80026fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002702:	2b00      	cmp	r3, #0
 8002704:	db0b      	blt.n	800271e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002706:	79fb      	ldrb	r3, [r7, #7]
 8002708:	f003 021f 	and.w	r2, r3, #31
 800270c:	4907      	ldr	r1, [pc, #28]	@ (800272c <__NVIC_EnableIRQ+0x38>)
 800270e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002712:	095b      	lsrs	r3, r3, #5
 8002714:	2001      	movs	r0, #1
 8002716:	fa00 f202 	lsl.w	r2, r0, r2
 800271a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	e000e100 	.word	0xe000e100

08002730 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	6039      	str	r1, [r7, #0]
 800273a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800273c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002740:	2b00      	cmp	r3, #0
 8002742:	db0a      	blt.n	800275a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	b2da      	uxtb	r2, r3
 8002748:	490c      	ldr	r1, [pc, #48]	@ (800277c <__NVIC_SetPriority+0x4c>)
 800274a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274e:	0112      	lsls	r2, r2, #4
 8002750:	b2d2      	uxtb	r2, r2
 8002752:	440b      	add	r3, r1
 8002754:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002758:	e00a      	b.n	8002770 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	b2da      	uxtb	r2, r3
 800275e:	4908      	ldr	r1, [pc, #32]	@ (8002780 <__NVIC_SetPriority+0x50>)
 8002760:	79fb      	ldrb	r3, [r7, #7]
 8002762:	f003 030f 	and.w	r3, r3, #15
 8002766:	3b04      	subs	r3, #4
 8002768:	0112      	lsls	r2, r2, #4
 800276a:	b2d2      	uxtb	r2, r2
 800276c:	440b      	add	r3, r1
 800276e:	761a      	strb	r2, [r3, #24]
}
 8002770:	bf00      	nop
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr
 800277c:	e000e100 	.word	0xe000e100
 8002780:	e000ed00 	.word	0xe000ed00

08002784 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002784:	b480      	push	{r7}
 8002786:	b089      	sub	sp, #36	@ 0x24
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f003 0307 	and.w	r3, r3, #7
 8002796:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	f1c3 0307 	rsb	r3, r3, #7
 800279e:	2b04      	cmp	r3, #4
 80027a0:	bf28      	it	cs
 80027a2:	2304      	movcs	r3, #4
 80027a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	3304      	adds	r3, #4
 80027aa:	2b06      	cmp	r3, #6
 80027ac:	d902      	bls.n	80027b4 <NVIC_EncodePriority+0x30>
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	3b03      	subs	r3, #3
 80027b2:	e000      	b.n	80027b6 <NVIC_EncodePriority+0x32>
 80027b4:	2300      	movs	r3, #0
 80027b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b8:	f04f 32ff 	mov.w	r2, #4294967295
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	fa02 f303 	lsl.w	r3, r2, r3
 80027c2:	43da      	mvns	r2, r3
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	401a      	ands	r2, r3
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027cc:	f04f 31ff 	mov.w	r1, #4294967295
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	fa01 f303 	lsl.w	r3, r1, r3
 80027d6:	43d9      	mvns	r1, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027dc:	4313      	orrs	r3, r2
         );
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3724      	adds	r7, #36	@ 0x24
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
	...

080027ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027fc:	d301      	bcc.n	8002802 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027fe:	2301      	movs	r3, #1
 8002800:	e00f      	b.n	8002822 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002802:	4a0a      	ldr	r2, [pc, #40]	@ (800282c <SysTick_Config+0x40>)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	3b01      	subs	r3, #1
 8002808:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800280a:	210f      	movs	r1, #15
 800280c:	f04f 30ff 	mov.w	r0, #4294967295
 8002810:	f7ff ff8e 	bl	8002730 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002814:	4b05      	ldr	r3, [pc, #20]	@ (800282c <SysTick_Config+0x40>)
 8002816:	2200      	movs	r2, #0
 8002818:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800281a:	4b04      	ldr	r3, [pc, #16]	@ (800282c <SysTick_Config+0x40>)
 800281c:	2207      	movs	r2, #7
 800281e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	e000e010 	.word	0xe000e010

08002830 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f7ff ff29 	bl	8002690 <__NVIC_SetPriorityGrouping>
}
 800283e:	bf00      	nop
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002846:	b580      	push	{r7, lr}
 8002848:	b086      	sub	sp, #24
 800284a:	af00      	add	r7, sp, #0
 800284c:	4603      	mov	r3, r0
 800284e:	60b9      	str	r1, [r7, #8]
 8002850:	607a      	str	r2, [r7, #4]
 8002852:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002854:	2300      	movs	r3, #0
 8002856:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002858:	f7ff ff3e 	bl	80026d8 <__NVIC_GetPriorityGrouping>
 800285c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	68b9      	ldr	r1, [r7, #8]
 8002862:	6978      	ldr	r0, [r7, #20]
 8002864:	f7ff ff8e 	bl	8002784 <NVIC_EncodePriority>
 8002868:	4602      	mov	r2, r0
 800286a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800286e:	4611      	mov	r1, r2
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff ff5d 	bl	8002730 <__NVIC_SetPriority>
}
 8002876:	bf00      	nop
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b082      	sub	sp, #8
 8002882:	af00      	add	r7, sp, #0
 8002884:	4603      	mov	r3, r0
 8002886:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff ff31 	bl	80026f4 <__NVIC_EnableIRQ>
}
 8002892:	bf00      	nop
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b082      	sub	sp, #8
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff ffa2 	bl	80027ec <SysTick_Config>
 80028a8:	4603      	mov	r3, r0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
	...

080028b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b089      	sub	sp, #36	@ 0x24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028be:	2300      	movs	r3, #0
 80028c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028c2:	2300      	movs	r3, #0
 80028c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028ca:	2300      	movs	r3, #0
 80028cc:	61fb      	str	r3, [r7, #28]
 80028ce:	e159      	b.n	8002b84 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028d0:	2201      	movs	r2, #1
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	697a      	ldr	r2, [r7, #20]
 80028e0:	4013      	ands	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	f040 8148 	bne.w	8002b7e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d005      	beq.n	8002906 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002902:	2b02      	cmp	r3, #2
 8002904:	d130      	bne.n	8002968 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	2203      	movs	r2, #3
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	43db      	mvns	r3, r3
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	4013      	ands	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	68da      	ldr	r2, [r3, #12]
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4313      	orrs	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800293c:	2201      	movs	r2, #1
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	43db      	mvns	r3, r3
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4013      	ands	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	091b      	lsrs	r3, r3, #4
 8002952:	f003 0201 	and.w	r2, r3, #1
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	fa02 f303 	lsl.w	r3, r2, r3
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	4313      	orrs	r3, r2
 8002960:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f003 0303 	and.w	r3, r3, #3
 8002970:	2b03      	cmp	r3, #3
 8002972:	d017      	beq.n	80029a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	2203      	movs	r2, #3
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	43db      	mvns	r3, r3
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	4013      	ands	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	689a      	ldr	r2, [r3, #8]
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	fa02 f303 	lsl.w	r3, r2, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4313      	orrs	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f003 0303 	and.w	r3, r3, #3
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d123      	bne.n	80029f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	08da      	lsrs	r2, r3, #3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	3208      	adds	r2, #8
 80029b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	f003 0307 	and.w	r3, r3, #7
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	220f      	movs	r2, #15
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	43db      	mvns	r3, r3
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	4013      	ands	r3, r2
 80029d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	691a      	ldr	r2, [r3, #16]
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	08da      	lsrs	r2, r3, #3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	3208      	adds	r2, #8
 80029f2:	69b9      	ldr	r1, [r7, #24]
 80029f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	2203      	movs	r2, #3
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 0203 	and.w	r2, r3, #3
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f000 80a2 	beq.w	8002b7e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	60fb      	str	r3, [r7, #12]
 8002a3e:	4b57      	ldr	r3, [pc, #348]	@ (8002b9c <HAL_GPIO_Init+0x2e8>)
 8002a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a42:	4a56      	ldr	r2, [pc, #344]	@ (8002b9c <HAL_GPIO_Init+0x2e8>)
 8002a44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a48:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a4a:	4b54      	ldr	r3, [pc, #336]	@ (8002b9c <HAL_GPIO_Init+0x2e8>)
 8002a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a52:	60fb      	str	r3, [r7, #12]
 8002a54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a56:	4a52      	ldr	r2, [pc, #328]	@ (8002ba0 <HAL_GPIO_Init+0x2ec>)
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	089b      	lsrs	r3, r3, #2
 8002a5c:	3302      	adds	r3, #2
 8002a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	f003 0303 	and.w	r3, r3, #3
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	220f      	movs	r2, #15
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	43db      	mvns	r3, r3
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	4013      	ands	r3, r2
 8002a78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a49      	ldr	r2, [pc, #292]	@ (8002ba4 <HAL_GPIO_Init+0x2f0>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d019      	beq.n	8002ab6 <HAL_GPIO_Init+0x202>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a48      	ldr	r2, [pc, #288]	@ (8002ba8 <HAL_GPIO_Init+0x2f4>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d013      	beq.n	8002ab2 <HAL_GPIO_Init+0x1fe>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a47      	ldr	r2, [pc, #284]	@ (8002bac <HAL_GPIO_Init+0x2f8>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d00d      	beq.n	8002aae <HAL_GPIO_Init+0x1fa>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a46      	ldr	r2, [pc, #280]	@ (8002bb0 <HAL_GPIO_Init+0x2fc>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d007      	beq.n	8002aaa <HAL_GPIO_Init+0x1f6>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a45      	ldr	r2, [pc, #276]	@ (8002bb4 <HAL_GPIO_Init+0x300>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d101      	bne.n	8002aa6 <HAL_GPIO_Init+0x1f2>
 8002aa2:	2304      	movs	r3, #4
 8002aa4:	e008      	b.n	8002ab8 <HAL_GPIO_Init+0x204>
 8002aa6:	2307      	movs	r3, #7
 8002aa8:	e006      	b.n	8002ab8 <HAL_GPIO_Init+0x204>
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e004      	b.n	8002ab8 <HAL_GPIO_Init+0x204>
 8002aae:	2302      	movs	r3, #2
 8002ab0:	e002      	b.n	8002ab8 <HAL_GPIO_Init+0x204>
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e000      	b.n	8002ab8 <HAL_GPIO_Init+0x204>
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	69fa      	ldr	r2, [r7, #28]
 8002aba:	f002 0203 	and.w	r2, r2, #3
 8002abe:	0092      	lsls	r2, r2, #2
 8002ac0:	4093      	lsls	r3, r2
 8002ac2:	69ba      	ldr	r2, [r7, #24]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ac8:	4935      	ldr	r1, [pc, #212]	@ (8002ba0 <HAL_GPIO_Init+0x2ec>)
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	089b      	lsrs	r3, r3, #2
 8002ace:	3302      	adds	r3, #2
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ad6:	4b38      	ldr	r3, [pc, #224]	@ (8002bb8 <HAL_GPIO_Init+0x304>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d003      	beq.n	8002afa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002afa:	4a2f      	ldr	r2, [pc, #188]	@ (8002bb8 <HAL_GPIO_Init+0x304>)
 8002afc:	69bb      	ldr	r3, [r7, #24]
 8002afe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b00:	4b2d      	ldr	r3, [pc, #180]	@ (8002bb8 <HAL_GPIO_Init+0x304>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d003      	beq.n	8002b24 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b24:	4a24      	ldr	r2, [pc, #144]	@ (8002bb8 <HAL_GPIO_Init+0x304>)
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b2a:	4b23      	ldr	r3, [pc, #140]	@ (8002bb8 <HAL_GPIO_Init+0x304>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	43db      	mvns	r3, r3
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	4013      	ands	r3, r2
 8002b38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b4e:	4a1a      	ldr	r2, [pc, #104]	@ (8002bb8 <HAL_GPIO_Init+0x304>)
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b54:	4b18      	ldr	r3, [pc, #96]	@ (8002bb8 <HAL_GPIO_Init+0x304>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	43db      	mvns	r3, r3
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	4013      	ands	r3, r2
 8002b62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d003      	beq.n	8002b78 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b78:	4a0f      	ldr	r2, [pc, #60]	@ (8002bb8 <HAL_GPIO_Init+0x304>)
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	3301      	adds	r3, #1
 8002b82:	61fb      	str	r3, [r7, #28]
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	2b0f      	cmp	r3, #15
 8002b88:	f67f aea2 	bls.w	80028d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b8c:	bf00      	nop
 8002b8e:	bf00      	nop
 8002b90:	3724      	adds	r7, #36	@ 0x24
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	40023800 	.word	0x40023800
 8002ba0:	40013800 	.word	0x40013800
 8002ba4:	40020000 	.word	0x40020000
 8002ba8:	40020400 	.word	0x40020400
 8002bac:	40020800 	.word	0x40020800
 8002bb0:	40020c00 	.word	0x40020c00
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	40013c00 	.word	0x40013c00

08002bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	807b      	strh	r3, [r7, #2]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bcc:	787b      	ldrb	r3, [r7, #1]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d003      	beq.n	8002bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bd2:	887a      	ldrh	r2, [r7, #2]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002bd8:	e003      	b.n	8002be2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002bda:	887b      	ldrh	r3, [r7, #2]
 8002bdc:	041a      	lsls	r2, r3, #16
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	619a      	str	r2, [r3, #24]
}
 8002be2:	bf00      	nop
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b086      	sub	sp, #24
 8002bf2:	af02      	add	r7, sp, #8
 8002bf4:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e059      	b.n	8002cb4 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d106      	bne.n	8002c20 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f006 fd0e 	bl	800963c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2203      	movs	r2, #3
 8002c24:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c2e:	d102      	bne.n	8002c36 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f004 fbf3 	bl	8007426 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6818      	ldr	r0, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	7c1a      	ldrb	r2, [r3, #16]
 8002c48:	f88d 2000 	strb.w	r2, [sp]
 8002c4c:	3304      	adds	r3, #4
 8002c4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c50:	f004 fb74 	bl	800733c <USB_CoreInit>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d005      	beq.n	8002c66 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e026      	b.n	8002cb4 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f004 fbeb 	bl	8007448 <USB_SetCurrentMode>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d005      	beq.n	8002c84 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2202      	movs	r2, #2
 8002c7c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e017      	b.n	8002cb4 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6818      	ldr	r0, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	7c1a      	ldrb	r2, [r3, #16]
 8002c8c:	f88d 2000 	strb.w	r2, [sp]
 8002c90:	3304      	adds	r3, #4
 8002c92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c94:	f004 fd94 	bl	80077c0 <USB_HostInit>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d005      	beq.n	8002caa <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2202      	movs	r2, #2
 8002ca2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e004      	b.n	8002cb4 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2201      	movs	r2, #1
 8002cae:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3710      	adds	r7, #16
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002cbc:	b590      	push	{r4, r7, lr}
 8002cbe:	b08b      	sub	sp, #44	@ 0x2c
 8002cc0:	af04      	add	r7, sp, #16
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	4608      	mov	r0, r1
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	461a      	mov	r2, r3
 8002cca:	4603      	mov	r3, r0
 8002ccc:	70fb      	strb	r3, [r7, #3]
 8002cce:	460b      	mov	r3, r1
 8002cd0:	70bb      	strb	r3, [r7, #2]
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002cd6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002cd8:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <HAL_HCD_HC_Init+0x2c>
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	e09d      	b.n	8002e24 <HAL_HCD_HC_Init+0x168>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002cf0:	78fa      	ldrb	r2, [r7, #3]
 8002cf2:	6879      	ldr	r1, [r7, #4]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	011b      	lsls	r3, r3, #4
 8002cf8:	1a9b      	subs	r3, r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	440b      	add	r3, r1
 8002cfe:	3319      	adds	r3, #25
 8002d00:	2200      	movs	r2, #0
 8002d02:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002d04:	78fa      	ldrb	r2, [r7, #3]
 8002d06:	6879      	ldr	r1, [r7, #4]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	011b      	lsls	r3, r3, #4
 8002d0c:	1a9b      	subs	r3, r3, r2
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	440b      	add	r3, r1
 8002d12:	3314      	adds	r3, #20
 8002d14:	787a      	ldrb	r2, [r7, #1]
 8002d16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002d18:	78fa      	ldrb	r2, [r7, #3]
 8002d1a:	6879      	ldr	r1, [r7, #4]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	011b      	lsls	r3, r3, #4
 8002d20:	1a9b      	subs	r3, r3, r2
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	440b      	add	r3, r1
 8002d26:	3315      	adds	r3, #21
 8002d28:	78fa      	ldrb	r2, [r7, #3]
 8002d2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002d2c:	78fa      	ldrb	r2, [r7, #3]
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	4613      	mov	r3, r2
 8002d32:	011b      	lsls	r3, r3, #4
 8002d34:	1a9b      	subs	r3, r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	3326      	adds	r3, #38	@ 0x26
 8002d3c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002d40:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002d42:	78fa      	ldrb	r2, [r7, #3]
 8002d44:	78bb      	ldrb	r3, [r7, #2]
 8002d46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d4a:	b2d8      	uxtb	r0, r3
 8002d4c:	6879      	ldr	r1, [r7, #4]
 8002d4e:	4613      	mov	r3, r2
 8002d50:	011b      	lsls	r3, r3, #4
 8002d52:	1a9b      	subs	r3, r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	440b      	add	r3, r1
 8002d58:	3316      	adds	r3, #22
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002d5e:	78fb      	ldrb	r3, [r7, #3]
 8002d60:	4619      	mov	r1, r3
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 fb88 	bl	8003478 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002d68:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	da0a      	bge.n	8002d86 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002d70:	78fa      	ldrb	r2, [r7, #3]
 8002d72:	6879      	ldr	r1, [r7, #4]
 8002d74:	4613      	mov	r3, r2
 8002d76:	011b      	lsls	r3, r3, #4
 8002d78:	1a9b      	subs	r3, r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	3317      	adds	r3, #23
 8002d80:	2201      	movs	r2, #1
 8002d82:	701a      	strb	r2, [r3, #0]
 8002d84:	e009      	b.n	8002d9a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002d86:	78fa      	ldrb	r2, [r7, #3]
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	011b      	lsls	r3, r3, #4
 8002d8e:	1a9b      	subs	r3, r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	440b      	add	r3, r1
 8002d94:	3317      	adds	r3, #23
 8002d96:	2200      	movs	r2, #0
 8002d98:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f004 fe32 	bl	8007a08 <USB_GetHostSpeed>
 8002da4:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002da6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d10b      	bne.n	8002dc6 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002dae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d107      	bne.n	8002dc6 <HAL_HCD_HC_Init+0x10a>
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d104      	bne.n	8002dc6 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	2bbc      	cmp	r3, #188	@ 0xbc
 8002dc0:	d901      	bls.n	8002dc6 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002dc2:	23bc      	movs	r3, #188	@ 0xbc
 8002dc4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002dc6:	78fa      	ldrb	r2, [r7, #3]
 8002dc8:	6879      	ldr	r1, [r7, #4]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	011b      	lsls	r3, r3, #4
 8002dce:	1a9b      	subs	r3, r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	3318      	adds	r3, #24
 8002dd6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002dda:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002ddc:	78fa      	ldrb	r2, [r7, #3]
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	b298      	uxth	r0, r3
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	011b      	lsls	r3, r3, #4
 8002de8:	1a9b      	subs	r3, r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	3328      	adds	r3, #40	@ 0x28
 8002df0:	4602      	mov	r2, r0
 8002df2:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6818      	ldr	r0, [r3, #0]
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	787c      	ldrb	r4, [r7, #1]
 8002dfe:	78ba      	ldrb	r2, [r7, #2]
 8002e00:	78f9      	ldrb	r1, [r7, #3]
 8002e02:	9302      	str	r3, [sp, #8]
 8002e04:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002e08:	9301      	str	r3, [sp, #4]
 8002e0a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002e0e:	9300      	str	r3, [sp, #0]
 8002e10:	4623      	mov	r3, r4
 8002e12:	f004 fe21 	bl	8007a58 <USB_HC_Init>
 8002e16:	4603      	mov	r3, r0
 8002e18:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	371c      	adds	r7, #28
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd90      	pop	{r4, r7, pc}

08002e2c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	4608      	mov	r0, r1
 8002e36:	4611      	mov	r1, r2
 8002e38:	461a      	mov	r2, r3
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	70fb      	strb	r3, [r7, #3]
 8002e3e:	460b      	mov	r3, r1
 8002e40:	70bb      	strb	r3, [r7, #2]
 8002e42:	4613      	mov	r3, r2
 8002e44:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002e46:	78fa      	ldrb	r2, [r7, #3]
 8002e48:	6879      	ldr	r1, [r7, #4]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	011b      	lsls	r3, r3, #4
 8002e4e:	1a9b      	subs	r3, r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	440b      	add	r3, r1
 8002e54:	3317      	adds	r3, #23
 8002e56:	78ba      	ldrb	r2, [r7, #2]
 8002e58:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002e5a:	78fa      	ldrb	r2, [r7, #3]
 8002e5c:	6879      	ldr	r1, [r7, #4]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	011b      	lsls	r3, r3, #4
 8002e62:	1a9b      	subs	r3, r3, r2
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	440b      	add	r3, r1
 8002e68:	3326      	adds	r3, #38	@ 0x26
 8002e6a:	787a      	ldrb	r2, [r7, #1]
 8002e6c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002e6e:	7c3b      	ldrb	r3, [r7, #16]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d114      	bne.n	8002e9e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002e74:	78fa      	ldrb	r2, [r7, #3]
 8002e76:	6879      	ldr	r1, [r7, #4]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	1a9b      	subs	r3, r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	332a      	adds	r3, #42	@ 0x2a
 8002e84:	2203      	movs	r2, #3
 8002e86:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002e88:	78fa      	ldrb	r2, [r7, #3]
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	011b      	lsls	r3, r3, #4
 8002e90:	1a9b      	subs	r3, r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	440b      	add	r3, r1
 8002e96:	3319      	adds	r3, #25
 8002e98:	7f3a      	ldrb	r2, [r7, #28]
 8002e9a:	701a      	strb	r2, [r3, #0]
 8002e9c:	e009      	b.n	8002eb2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e9e:	78fa      	ldrb	r2, [r7, #3]
 8002ea0:	6879      	ldr	r1, [r7, #4]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	011b      	lsls	r3, r3, #4
 8002ea6:	1a9b      	subs	r3, r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	440b      	add	r3, r1
 8002eac:	332a      	adds	r3, #42	@ 0x2a
 8002eae:	2202      	movs	r2, #2
 8002eb0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002eb2:	787b      	ldrb	r3, [r7, #1]
 8002eb4:	2b03      	cmp	r3, #3
 8002eb6:	f200 8102 	bhi.w	80030be <HAL_HCD_HC_SubmitRequest+0x292>
 8002eba:	a201      	add	r2, pc, #4	@ (adr r2, 8002ec0 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec0:	08002ed1 	.word	0x08002ed1
 8002ec4:	080030a9 	.word	0x080030a9
 8002ec8:	08002f95 	.word	0x08002f95
 8002ecc:	0800301f 	.word	0x0800301f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002ed0:	7c3b      	ldrb	r3, [r7, #16]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	f040 80f5 	bne.w	80030c2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002ed8:	78bb      	ldrb	r3, [r7, #2]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d12d      	bne.n	8002f3a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002ede:	8b3b      	ldrh	r3, [r7, #24]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d109      	bne.n	8002ef8 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002ee4:	78fa      	ldrb	r2, [r7, #3]
 8002ee6:	6879      	ldr	r1, [r7, #4]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	011b      	lsls	r3, r3, #4
 8002eec:	1a9b      	subs	r3, r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	333d      	adds	r3, #61	@ 0x3d
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002ef8:	78fa      	ldrb	r2, [r7, #3]
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	4613      	mov	r3, r2
 8002efe:	011b      	lsls	r3, r3, #4
 8002f00:	1a9b      	subs	r3, r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	440b      	add	r3, r1
 8002f06:	333d      	adds	r3, #61	@ 0x3d
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d10a      	bne.n	8002f24 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f0e:	78fa      	ldrb	r2, [r7, #3]
 8002f10:	6879      	ldr	r1, [r7, #4]
 8002f12:	4613      	mov	r3, r2
 8002f14:	011b      	lsls	r3, r3, #4
 8002f16:	1a9b      	subs	r3, r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	440b      	add	r3, r1
 8002f1c:	332a      	adds	r3, #42	@ 0x2a
 8002f1e:	2200      	movs	r2, #0
 8002f20:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002f22:	e0ce      	b.n	80030c2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f24:	78fa      	ldrb	r2, [r7, #3]
 8002f26:	6879      	ldr	r1, [r7, #4]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	011b      	lsls	r3, r3, #4
 8002f2c:	1a9b      	subs	r3, r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	440b      	add	r3, r1
 8002f32:	332a      	adds	r3, #42	@ 0x2a
 8002f34:	2202      	movs	r2, #2
 8002f36:	701a      	strb	r2, [r3, #0]
      break;
 8002f38:	e0c3      	b.n	80030c2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002f3a:	78fa      	ldrb	r2, [r7, #3]
 8002f3c:	6879      	ldr	r1, [r7, #4]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	011b      	lsls	r3, r3, #4
 8002f42:	1a9b      	subs	r3, r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	440b      	add	r3, r1
 8002f48:	331a      	adds	r3, #26
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	f040 80b8 	bne.w	80030c2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002f52:	78fa      	ldrb	r2, [r7, #3]
 8002f54:	6879      	ldr	r1, [r7, #4]
 8002f56:	4613      	mov	r3, r2
 8002f58:	011b      	lsls	r3, r3, #4
 8002f5a:	1a9b      	subs	r3, r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	440b      	add	r3, r1
 8002f60:	333c      	adds	r3, #60	@ 0x3c
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d10a      	bne.n	8002f7e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f68:	78fa      	ldrb	r2, [r7, #3]
 8002f6a:	6879      	ldr	r1, [r7, #4]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	011b      	lsls	r3, r3, #4
 8002f70:	1a9b      	subs	r3, r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	440b      	add	r3, r1
 8002f76:	332a      	adds	r3, #42	@ 0x2a
 8002f78:	2200      	movs	r2, #0
 8002f7a:	701a      	strb	r2, [r3, #0]
      break;
 8002f7c:	e0a1      	b.n	80030c2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f7e:	78fa      	ldrb	r2, [r7, #3]
 8002f80:	6879      	ldr	r1, [r7, #4]
 8002f82:	4613      	mov	r3, r2
 8002f84:	011b      	lsls	r3, r3, #4
 8002f86:	1a9b      	subs	r3, r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	440b      	add	r3, r1
 8002f8c:	332a      	adds	r3, #42	@ 0x2a
 8002f8e:	2202      	movs	r2, #2
 8002f90:	701a      	strb	r2, [r3, #0]
      break;
 8002f92:	e096      	b.n	80030c2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002f94:	78bb      	ldrb	r3, [r7, #2]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d120      	bne.n	8002fdc <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f9a:	78fa      	ldrb	r2, [r7, #3]
 8002f9c:	6879      	ldr	r1, [r7, #4]
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	011b      	lsls	r3, r3, #4
 8002fa2:	1a9b      	subs	r3, r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	440b      	add	r3, r1
 8002fa8:	333d      	adds	r3, #61	@ 0x3d
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d10a      	bne.n	8002fc6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fb0:	78fa      	ldrb	r2, [r7, #3]
 8002fb2:	6879      	ldr	r1, [r7, #4]
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	011b      	lsls	r3, r3, #4
 8002fb8:	1a9b      	subs	r3, r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	332a      	adds	r3, #42	@ 0x2a
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002fc4:	e07e      	b.n	80030c4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fc6:	78fa      	ldrb	r2, [r7, #3]
 8002fc8:	6879      	ldr	r1, [r7, #4]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	011b      	lsls	r3, r3, #4
 8002fce:	1a9b      	subs	r3, r3, r2
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	440b      	add	r3, r1
 8002fd4:	332a      	adds	r3, #42	@ 0x2a
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	701a      	strb	r2, [r3, #0]
      break;
 8002fda:	e073      	b.n	80030c4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002fdc:	78fa      	ldrb	r2, [r7, #3]
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	011b      	lsls	r3, r3, #4
 8002fe4:	1a9b      	subs	r3, r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	440b      	add	r3, r1
 8002fea:	333c      	adds	r3, #60	@ 0x3c
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d10a      	bne.n	8003008 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ff2:	78fa      	ldrb	r2, [r7, #3]
 8002ff4:	6879      	ldr	r1, [r7, #4]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	011b      	lsls	r3, r3, #4
 8002ffa:	1a9b      	subs	r3, r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	440b      	add	r3, r1
 8003000:	332a      	adds	r3, #42	@ 0x2a
 8003002:	2200      	movs	r2, #0
 8003004:	701a      	strb	r2, [r3, #0]
      break;
 8003006:	e05d      	b.n	80030c4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003008:	78fa      	ldrb	r2, [r7, #3]
 800300a:	6879      	ldr	r1, [r7, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	011b      	lsls	r3, r3, #4
 8003010:	1a9b      	subs	r3, r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	332a      	adds	r3, #42	@ 0x2a
 8003018:	2202      	movs	r2, #2
 800301a:	701a      	strb	r2, [r3, #0]
      break;
 800301c:	e052      	b.n	80030c4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800301e:	78bb      	ldrb	r3, [r7, #2]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d120      	bne.n	8003066 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003024:	78fa      	ldrb	r2, [r7, #3]
 8003026:	6879      	ldr	r1, [r7, #4]
 8003028:	4613      	mov	r3, r2
 800302a:	011b      	lsls	r3, r3, #4
 800302c:	1a9b      	subs	r3, r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	440b      	add	r3, r1
 8003032:	333d      	adds	r3, #61	@ 0x3d
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d10a      	bne.n	8003050 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800303a:	78fa      	ldrb	r2, [r7, #3]
 800303c:	6879      	ldr	r1, [r7, #4]
 800303e:	4613      	mov	r3, r2
 8003040:	011b      	lsls	r3, r3, #4
 8003042:	1a9b      	subs	r3, r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	440b      	add	r3, r1
 8003048:	332a      	adds	r3, #42	@ 0x2a
 800304a:	2200      	movs	r2, #0
 800304c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800304e:	e039      	b.n	80030c4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003050:	78fa      	ldrb	r2, [r7, #3]
 8003052:	6879      	ldr	r1, [r7, #4]
 8003054:	4613      	mov	r3, r2
 8003056:	011b      	lsls	r3, r3, #4
 8003058:	1a9b      	subs	r3, r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	440b      	add	r3, r1
 800305e:	332a      	adds	r3, #42	@ 0x2a
 8003060:	2202      	movs	r2, #2
 8003062:	701a      	strb	r2, [r3, #0]
      break;
 8003064:	e02e      	b.n	80030c4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003066:	78fa      	ldrb	r2, [r7, #3]
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	4613      	mov	r3, r2
 800306c:	011b      	lsls	r3, r3, #4
 800306e:	1a9b      	subs	r3, r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	440b      	add	r3, r1
 8003074:	333c      	adds	r3, #60	@ 0x3c
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d10a      	bne.n	8003092 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800307c:	78fa      	ldrb	r2, [r7, #3]
 800307e:	6879      	ldr	r1, [r7, #4]
 8003080:	4613      	mov	r3, r2
 8003082:	011b      	lsls	r3, r3, #4
 8003084:	1a9b      	subs	r3, r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	440b      	add	r3, r1
 800308a:	332a      	adds	r3, #42	@ 0x2a
 800308c:	2200      	movs	r2, #0
 800308e:	701a      	strb	r2, [r3, #0]
      break;
 8003090:	e018      	b.n	80030c4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003092:	78fa      	ldrb	r2, [r7, #3]
 8003094:	6879      	ldr	r1, [r7, #4]
 8003096:	4613      	mov	r3, r2
 8003098:	011b      	lsls	r3, r3, #4
 800309a:	1a9b      	subs	r3, r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	440b      	add	r3, r1
 80030a0:	332a      	adds	r3, #42	@ 0x2a
 80030a2:	2202      	movs	r2, #2
 80030a4:	701a      	strb	r2, [r3, #0]
      break;
 80030a6:	e00d      	b.n	80030c4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030a8:	78fa      	ldrb	r2, [r7, #3]
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	4613      	mov	r3, r2
 80030ae:	011b      	lsls	r3, r3, #4
 80030b0:	1a9b      	subs	r3, r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	440b      	add	r3, r1
 80030b6:	332a      	adds	r3, #42	@ 0x2a
 80030b8:	2200      	movs	r2, #0
 80030ba:	701a      	strb	r2, [r3, #0]
      break;
 80030bc:	e002      	b.n	80030c4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80030be:	bf00      	nop
 80030c0:	e000      	b.n	80030c4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80030c2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80030c4:	78fa      	ldrb	r2, [r7, #3]
 80030c6:	6879      	ldr	r1, [r7, #4]
 80030c8:	4613      	mov	r3, r2
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	1a9b      	subs	r3, r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	440b      	add	r3, r1
 80030d2:	332c      	adds	r3, #44	@ 0x2c
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80030d8:	78fa      	ldrb	r2, [r7, #3]
 80030da:	8b39      	ldrh	r1, [r7, #24]
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	4613      	mov	r3, r2
 80030e0:	011b      	lsls	r3, r3, #4
 80030e2:	1a9b      	subs	r3, r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	4403      	add	r3, r0
 80030e8:	3334      	adds	r3, #52	@ 0x34
 80030ea:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80030ec:	78fa      	ldrb	r2, [r7, #3]
 80030ee:	6879      	ldr	r1, [r7, #4]
 80030f0:	4613      	mov	r3, r2
 80030f2:	011b      	lsls	r3, r3, #4
 80030f4:	1a9b      	subs	r3, r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	440b      	add	r3, r1
 80030fa:	334c      	adds	r3, #76	@ 0x4c
 80030fc:	2200      	movs	r2, #0
 80030fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003100:	78fa      	ldrb	r2, [r7, #3]
 8003102:	6879      	ldr	r1, [r7, #4]
 8003104:	4613      	mov	r3, r2
 8003106:	011b      	lsls	r3, r3, #4
 8003108:	1a9b      	subs	r3, r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	440b      	add	r3, r1
 800310e:	3338      	adds	r3, #56	@ 0x38
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003114:	78fa      	ldrb	r2, [r7, #3]
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	1a9b      	subs	r3, r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	3315      	adds	r3, #21
 8003124:	78fa      	ldrb	r2, [r7, #3]
 8003126:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003128:	78fa      	ldrb	r2, [r7, #3]
 800312a:	6879      	ldr	r1, [r7, #4]
 800312c:	4613      	mov	r3, r2
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	1a9b      	subs	r3, r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	334d      	adds	r3, #77	@ 0x4d
 8003138:	2200      	movs	r2, #0
 800313a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6818      	ldr	r0, [r3, #0]
 8003140:	78fa      	ldrb	r2, [r7, #3]
 8003142:	4613      	mov	r3, r2
 8003144:	011b      	lsls	r3, r3, #4
 8003146:	1a9b      	subs	r3, r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	3310      	adds	r3, #16
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	4413      	add	r3, r2
 8003150:	1d19      	adds	r1, r3, #4
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	799b      	ldrb	r3, [r3, #6]
 8003156:	461a      	mov	r2, r3
 8003158:	f004 fd94 	bl	8007c84 <USB_HC_StartXfer>
 800315c:	4603      	mov	r3, r0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop

08003168 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b086      	sub	sp, #24
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4618      	mov	r0, r3
 8003180:	f004 fad8 	bl	8007734 <USB_GetMode>
 8003184:	4603      	mov	r3, r0
 8003186:	2b01      	cmp	r3, #1
 8003188:	f040 80fb 	bne.w	8003382 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4618      	mov	r0, r3
 8003192:	f004 fa9b 	bl	80076cc <USB_ReadInterrupts>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	f000 80f1 	beq.w	8003380 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f004 fa92 	bl	80076cc <USB_ReadInterrupts>
 80031a8:	4603      	mov	r3, r0
 80031aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031b2:	d104      	bne.n	80031be <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80031bc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f004 fa82 	bl	80076cc <USB_ReadInterrupts>
 80031c8:	4603      	mov	r3, r0
 80031ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031d2:	d104      	bne.n	80031de <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80031dc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f004 fa72 	bl	80076cc <USB_ReadInterrupts>
 80031e8:	4603      	mov	r3, r0
 80031ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80031ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031f2:	d104      	bne.n	80031fe <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80031fc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4618      	mov	r0, r3
 8003204:	f004 fa62 	bl	80076cc <USB_ReadInterrupts>
 8003208:	4603      	mov	r3, r0
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b02      	cmp	r3, #2
 8003210:	d103      	bne.n	800321a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2202      	movs	r2, #2
 8003218:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4618      	mov	r0, r3
 8003220:	f004 fa54 	bl	80076cc <USB_ReadInterrupts>
 8003224:	4603      	mov	r3, r0
 8003226:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800322a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800322e:	d120      	bne.n	8003272 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003238:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b00      	cmp	r3, #0
 8003248:	d113      	bne.n	8003272 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800324a:	2110      	movs	r1, #16
 800324c:	6938      	ldr	r0, [r7, #16]
 800324e:	f004 f947 	bl	80074e0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003252:	6938      	ldr	r0, [r7, #16]
 8003254:	f004 f976 	bl	8007544 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	7a5b      	ldrb	r3, [r3, #9]
 800325c:	2b02      	cmp	r3, #2
 800325e:	d105      	bne.n	800326c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	2101      	movs	r1, #1
 8003266:	4618      	mov	r0, r3
 8003268:	f004 fb58 	bl	800791c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f006 fa63 	bl	8009738 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4618      	mov	r0, r3
 8003278:	f004 fa28 	bl	80076cc <USB_ReadInterrupts>
 800327c:	4603      	mov	r3, r0
 800327e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003282:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003286:	d102      	bne.n	800328e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f001 fd31 	bl	8004cf0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f004 fa1a 	bl	80076cc <USB_ReadInterrupts>
 8003298:	4603      	mov	r3, r0
 800329a:	f003 0308 	and.w	r3, r3, #8
 800329e:	2b08      	cmp	r3, #8
 80032a0:	d106      	bne.n	80032b0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f006 fa2c 	bl	8009700 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2208      	movs	r2, #8
 80032ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f004 fa09 	bl	80076cc <USB_ReadInterrupts>
 80032ba:	4603      	mov	r3, r0
 80032bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80032c4:	d139      	bne.n	800333a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4618      	mov	r0, r3
 80032cc:	f004 ff1e 	bl	800810c <USB_HC_ReadInterrupt>
 80032d0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80032d2:	2300      	movs	r3, #0
 80032d4:	617b      	str	r3, [r7, #20]
 80032d6:	e025      	b.n	8003324 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	68ba      	ldr	r2, [r7, #8]
 80032e0:	fa22 f303 	lsr.w	r3, r2, r3
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d018      	beq.n	800331e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	015a      	lsls	r2, r3, #5
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	4413      	add	r3, r2
 80032f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003302:	d106      	bne.n	8003312 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	b2db      	uxtb	r3, r3
 8003308:	4619      	mov	r1, r3
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 f8e9 	bl	80034e2 <HCD_HC_IN_IRQHandler>
 8003310:	e005      	b.n	800331e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	b2db      	uxtb	r3, r3
 8003316:	4619      	mov	r1, r3
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 ff4b 	bl	80041b4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	3301      	adds	r3, #1
 8003322:	617b      	str	r3, [r7, #20]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	795b      	ldrb	r3, [r3, #5]
 8003328:	461a      	mov	r2, r3
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	4293      	cmp	r3, r2
 800332e:	d3d3      	bcc.n	80032d8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003338:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4618      	mov	r0, r3
 8003340:	f004 f9c4 	bl	80076cc <USB_ReadInterrupts>
 8003344:	4603      	mov	r3, r0
 8003346:	f003 0310 	and.w	r3, r3, #16
 800334a:	2b10      	cmp	r3, #16
 800334c:	d101      	bne.n	8003352 <HAL_HCD_IRQHandler+0x1ea>
 800334e:	2301      	movs	r3, #1
 8003350:	e000      	b.n	8003354 <HAL_HCD_IRQHandler+0x1ec>
 8003352:	2300      	movs	r3, #0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d014      	beq.n	8003382 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	699a      	ldr	r2, [r3, #24]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0210 	bic.w	r2, r2, #16
 8003366:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f001 fbe2 	bl	8004b32 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	699a      	ldr	r2, [r3, #24]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f042 0210 	orr.w	r2, r2, #16
 800337c:	619a      	str	r2, [r3, #24]
 800337e:	e000      	b.n	8003382 <HAL_HCD_IRQHandler+0x21a>
      return;
 8003380:	bf00      	nop
    }
  }
}
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003396:	2b01      	cmp	r3, #1
 8003398:	d101      	bne.n	800339e <HAL_HCD_Start+0x16>
 800339a:	2302      	movs	r3, #2
 800339c:	e013      	b.n	80033c6 <HAL_HCD_Start+0x3e>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2101      	movs	r1, #1
 80033ac:	4618      	mov	r0, r3
 80033ae:	f004 faf2 	bl	8007996 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f004 f824 	bl	8007404 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b082      	sub	sp, #8
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d101      	bne.n	80033e4 <HAL_HCD_Stop+0x16>
 80033e0:	2302      	movs	r3, #2
 80033e2:	e00d      	b.n	8003400 <HAL_HCD_Stop+0x32>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f004 ffbc 	bl	800836e <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80033fe:	2300      	movs	r3, #0
}
 8003400:	4618      	mov	r0, r3
 8003402:	3708      	adds	r7, #8
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003414:	78fa      	ldrb	r2, [r7, #3]
 8003416:	6879      	ldr	r1, [r7, #4]
 8003418:	4613      	mov	r3, r2
 800341a:	011b      	lsls	r3, r3, #4
 800341c:	1a9b      	subs	r3, r3, r2
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	440b      	add	r3, r1
 8003422:	334c      	adds	r3, #76	@ 0x4c
 8003424:	781b      	ldrb	r3, [r3, #0]
}
 8003426:	4618      	mov	r0, r3
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr

08003432 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003432:	b480      	push	{r7}
 8003434:	b083      	sub	sp, #12
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
 800343a:	460b      	mov	r3, r1
 800343c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800343e:	78fa      	ldrb	r2, [r7, #3]
 8003440:	6879      	ldr	r1, [r7, #4]
 8003442:	4613      	mov	r3, r2
 8003444:	011b      	lsls	r3, r3, #4
 8003446:	1a9b      	subs	r3, r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	440b      	add	r3, r1
 800344c:	3338      	adds	r3, #56	@ 0x38
 800344e:	681b      	ldr	r3, [r3, #0]
}
 8003450:	4618      	mov	r0, r3
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr

0800345c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4618      	mov	r0, r3
 800346a:	f004 fae4 	bl	8007a36 <USB_GetCurrentFrame>
 800346e:	4603      	mov	r3, r0
}
 8003470:	4618      	mov	r0, r3
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	460b      	mov	r3, r1
 8003482:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003484:	78fa      	ldrb	r2, [r7, #3]
 8003486:	6879      	ldr	r1, [r7, #4]
 8003488:	4613      	mov	r3, r2
 800348a:	011b      	lsls	r3, r3, #4
 800348c:	1a9b      	subs	r3, r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	440b      	add	r3, r1
 8003492:	331a      	adds	r3, #26
 8003494:	2200      	movs	r2, #0
 8003496:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003498:	78fa      	ldrb	r2, [r7, #3]
 800349a:	6879      	ldr	r1, [r7, #4]
 800349c:	4613      	mov	r3, r2
 800349e:	011b      	lsls	r3, r3, #4
 80034a0:	1a9b      	subs	r3, r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	331b      	adds	r3, #27
 80034a8:	2200      	movs	r2, #0
 80034aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80034ac:	78fa      	ldrb	r2, [r7, #3]
 80034ae:	6879      	ldr	r1, [r7, #4]
 80034b0:	4613      	mov	r3, r2
 80034b2:	011b      	lsls	r3, r3, #4
 80034b4:	1a9b      	subs	r3, r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	440b      	add	r3, r1
 80034ba:	3325      	adds	r3, #37	@ 0x25
 80034bc:	2200      	movs	r2, #0
 80034be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80034c0:	78fa      	ldrb	r2, [r7, #3]
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	4613      	mov	r3, r2
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	1a9b      	subs	r3, r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	3324      	adds	r3, #36	@ 0x24
 80034d0:	2200      	movs	r2, #0
 80034d2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr

080034e2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b086      	sub	sp, #24
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
 80034ea:	460b      	mov	r3, r1
 80034ec:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	78fa      	ldrb	r2, [r7, #3]
 80034fe:	4611      	mov	r1, r2
 8003500:	4618      	mov	r0, r3
 8003502:	f004 f8f6 	bl	80076f2 <USB_ReadChInterrupts>
 8003506:	4603      	mov	r3, r0
 8003508:	f003 0304 	and.w	r3, r3, #4
 800350c:	2b04      	cmp	r3, #4
 800350e:	d11a      	bne.n	8003546 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003510:	78fb      	ldrb	r3, [r7, #3]
 8003512:	015a      	lsls	r2, r3, #5
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	4413      	add	r3, r2
 8003518:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800351c:	461a      	mov	r2, r3
 800351e:	2304      	movs	r3, #4
 8003520:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003522:	78fa      	ldrb	r2, [r7, #3]
 8003524:	6879      	ldr	r1, [r7, #4]
 8003526:	4613      	mov	r3, r2
 8003528:	011b      	lsls	r3, r3, #4
 800352a:	1a9b      	subs	r3, r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	440b      	add	r3, r1
 8003530:	334d      	adds	r3, #77	@ 0x4d
 8003532:	2207      	movs	r2, #7
 8003534:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	78fa      	ldrb	r2, [r7, #3]
 800353c:	4611      	mov	r1, r2
 800353e:	4618      	mov	r0, r3
 8003540:	f004 fdf5 	bl	800812e <USB_HC_Halt>
 8003544:	e09e      	b.n	8003684 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	78fa      	ldrb	r2, [r7, #3]
 800354c:	4611      	mov	r1, r2
 800354e:	4618      	mov	r0, r3
 8003550:	f004 f8cf 	bl	80076f2 <USB_ReadChInterrupts>
 8003554:	4603      	mov	r3, r0
 8003556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800355a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800355e:	d11b      	bne.n	8003598 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003560:	78fb      	ldrb	r3, [r7, #3]
 8003562:	015a      	lsls	r2, r3, #5
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	4413      	add	r3, r2
 8003568:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800356c:	461a      	mov	r2, r3
 800356e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003572:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003574:	78fa      	ldrb	r2, [r7, #3]
 8003576:	6879      	ldr	r1, [r7, #4]
 8003578:	4613      	mov	r3, r2
 800357a:	011b      	lsls	r3, r3, #4
 800357c:	1a9b      	subs	r3, r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	440b      	add	r3, r1
 8003582:	334d      	adds	r3, #77	@ 0x4d
 8003584:	2208      	movs	r2, #8
 8003586:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	78fa      	ldrb	r2, [r7, #3]
 800358e:	4611      	mov	r1, r2
 8003590:	4618      	mov	r0, r3
 8003592:	f004 fdcc 	bl	800812e <USB_HC_Halt>
 8003596:	e075      	b.n	8003684 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	78fa      	ldrb	r2, [r7, #3]
 800359e:	4611      	mov	r1, r2
 80035a0:	4618      	mov	r0, r3
 80035a2:	f004 f8a6 	bl	80076f2 <USB_ReadChInterrupts>
 80035a6:	4603      	mov	r3, r0
 80035a8:	f003 0308 	and.w	r3, r3, #8
 80035ac:	2b08      	cmp	r3, #8
 80035ae:	d11a      	bne.n	80035e6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80035b0:	78fb      	ldrb	r3, [r7, #3]
 80035b2:	015a      	lsls	r2, r3, #5
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	4413      	add	r3, r2
 80035b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035bc:	461a      	mov	r2, r3
 80035be:	2308      	movs	r3, #8
 80035c0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80035c2:	78fa      	ldrb	r2, [r7, #3]
 80035c4:	6879      	ldr	r1, [r7, #4]
 80035c6:	4613      	mov	r3, r2
 80035c8:	011b      	lsls	r3, r3, #4
 80035ca:	1a9b      	subs	r3, r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	440b      	add	r3, r1
 80035d0:	334d      	adds	r3, #77	@ 0x4d
 80035d2:	2206      	movs	r2, #6
 80035d4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	78fa      	ldrb	r2, [r7, #3]
 80035dc:	4611      	mov	r1, r2
 80035de:	4618      	mov	r0, r3
 80035e0:	f004 fda5 	bl	800812e <USB_HC_Halt>
 80035e4:	e04e      	b.n	8003684 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	78fa      	ldrb	r2, [r7, #3]
 80035ec:	4611      	mov	r1, r2
 80035ee:	4618      	mov	r0, r3
 80035f0:	f004 f87f 	bl	80076f2 <USB_ReadChInterrupts>
 80035f4:	4603      	mov	r3, r0
 80035f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035fe:	d11b      	bne.n	8003638 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003600:	78fb      	ldrb	r3, [r7, #3]
 8003602:	015a      	lsls	r2, r3, #5
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	4413      	add	r3, r2
 8003608:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800360c:	461a      	mov	r2, r3
 800360e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003612:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003614:	78fa      	ldrb	r2, [r7, #3]
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	4613      	mov	r3, r2
 800361a:	011b      	lsls	r3, r3, #4
 800361c:	1a9b      	subs	r3, r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	334d      	adds	r3, #77	@ 0x4d
 8003624:	2209      	movs	r2, #9
 8003626:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	78fa      	ldrb	r2, [r7, #3]
 800362e:	4611      	mov	r1, r2
 8003630:	4618      	mov	r0, r3
 8003632:	f004 fd7c 	bl	800812e <USB_HC_Halt>
 8003636:	e025      	b.n	8003684 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	78fa      	ldrb	r2, [r7, #3]
 800363e:	4611      	mov	r1, r2
 8003640:	4618      	mov	r0, r3
 8003642:	f004 f856 	bl	80076f2 <USB_ReadChInterrupts>
 8003646:	4603      	mov	r3, r0
 8003648:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800364c:	2b80      	cmp	r3, #128	@ 0x80
 800364e:	d119      	bne.n	8003684 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003650:	78fb      	ldrb	r3, [r7, #3]
 8003652:	015a      	lsls	r2, r3, #5
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	4413      	add	r3, r2
 8003658:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800365c:	461a      	mov	r2, r3
 800365e:	2380      	movs	r3, #128	@ 0x80
 8003660:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003662:	78fa      	ldrb	r2, [r7, #3]
 8003664:	6879      	ldr	r1, [r7, #4]
 8003666:	4613      	mov	r3, r2
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	1a9b      	subs	r3, r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	440b      	add	r3, r1
 8003670:	334d      	adds	r3, #77	@ 0x4d
 8003672:	2207      	movs	r2, #7
 8003674:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	78fa      	ldrb	r2, [r7, #3]
 800367c:	4611      	mov	r1, r2
 800367e:	4618      	mov	r0, r3
 8003680:	f004 fd55 	bl	800812e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	78fa      	ldrb	r2, [r7, #3]
 800368a:	4611      	mov	r1, r2
 800368c:	4618      	mov	r0, r3
 800368e:	f004 f830 	bl	80076f2 <USB_ReadChInterrupts>
 8003692:	4603      	mov	r3, r0
 8003694:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003698:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800369c:	d112      	bne.n	80036c4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	78fa      	ldrb	r2, [r7, #3]
 80036a4:	4611      	mov	r1, r2
 80036a6:	4618      	mov	r0, r3
 80036a8:	f004 fd41 	bl	800812e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80036ac:	78fb      	ldrb	r3, [r7, #3]
 80036ae:	015a      	lsls	r2, r3, #5
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	4413      	add	r3, r2
 80036b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036b8:	461a      	mov	r2, r3
 80036ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036be:	6093      	str	r3, [r2, #8]
 80036c0:	f000 bd75 	b.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	78fa      	ldrb	r2, [r7, #3]
 80036ca:	4611      	mov	r1, r2
 80036cc:	4618      	mov	r0, r3
 80036ce:	f004 f810 	bl	80076f2 <USB_ReadChInterrupts>
 80036d2:	4603      	mov	r3, r0
 80036d4:	f003 0301 	and.w	r3, r3, #1
 80036d8:	2b01      	cmp	r3, #1
 80036da:	f040 8128 	bne.w	800392e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80036de:	78fb      	ldrb	r3, [r7, #3]
 80036e0:	015a      	lsls	r2, r3, #5
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	4413      	add	r3, r2
 80036e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036ea:	461a      	mov	r2, r3
 80036ec:	2320      	movs	r3, #32
 80036ee:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80036f0:	78fa      	ldrb	r2, [r7, #3]
 80036f2:	6879      	ldr	r1, [r7, #4]
 80036f4:	4613      	mov	r3, r2
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	1a9b      	subs	r3, r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	331b      	adds	r3, #27
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	2b01      	cmp	r3, #1
 8003704:	d119      	bne.n	800373a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003706:	78fa      	ldrb	r2, [r7, #3]
 8003708:	6879      	ldr	r1, [r7, #4]
 800370a:	4613      	mov	r3, r2
 800370c:	011b      	lsls	r3, r3, #4
 800370e:	1a9b      	subs	r3, r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	440b      	add	r3, r1
 8003714:	331b      	adds	r3, #27
 8003716:	2200      	movs	r2, #0
 8003718:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800371a:	78fb      	ldrb	r3, [r7, #3]
 800371c:	015a      	lsls	r2, r3, #5
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	4413      	add	r3, r2
 8003722:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	78fa      	ldrb	r2, [r7, #3]
 800372a:	0151      	lsls	r1, r2, #5
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	440a      	add	r2, r1
 8003730:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003734:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003738:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	799b      	ldrb	r3, [r3, #6]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d01b      	beq.n	800377a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003742:	78fa      	ldrb	r2, [r7, #3]
 8003744:	6879      	ldr	r1, [r7, #4]
 8003746:	4613      	mov	r3, r2
 8003748:	011b      	lsls	r3, r3, #4
 800374a:	1a9b      	subs	r3, r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	440b      	add	r3, r1
 8003750:	3330      	adds	r3, #48	@ 0x30
 8003752:	6819      	ldr	r1, [r3, #0]
 8003754:	78fb      	ldrb	r3, [r7, #3]
 8003756:	015a      	lsls	r2, r3, #5
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	4413      	add	r3, r2
 800375c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003766:	78fa      	ldrb	r2, [r7, #3]
 8003768:	1ac9      	subs	r1, r1, r3
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	4613      	mov	r3, r2
 800376e:	011b      	lsls	r3, r3, #4
 8003770:	1a9b      	subs	r3, r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4403      	add	r3, r0
 8003776:	3338      	adds	r3, #56	@ 0x38
 8003778:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800377a:	78fa      	ldrb	r2, [r7, #3]
 800377c:	6879      	ldr	r1, [r7, #4]
 800377e:	4613      	mov	r3, r2
 8003780:	011b      	lsls	r3, r3, #4
 8003782:	1a9b      	subs	r3, r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	440b      	add	r3, r1
 8003788:	334d      	adds	r3, #77	@ 0x4d
 800378a:	2201      	movs	r2, #1
 800378c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800378e:	78fa      	ldrb	r2, [r7, #3]
 8003790:	6879      	ldr	r1, [r7, #4]
 8003792:	4613      	mov	r3, r2
 8003794:	011b      	lsls	r3, r3, #4
 8003796:	1a9b      	subs	r3, r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	440b      	add	r3, r1
 800379c:	3344      	adds	r3, #68	@ 0x44
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80037a2:	78fb      	ldrb	r3, [r7, #3]
 80037a4:	015a      	lsls	r2, r3, #5
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	4413      	add	r3, r2
 80037aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037ae:	461a      	mov	r2, r3
 80037b0:	2301      	movs	r3, #1
 80037b2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037b4:	78fa      	ldrb	r2, [r7, #3]
 80037b6:	6879      	ldr	r1, [r7, #4]
 80037b8:	4613      	mov	r3, r2
 80037ba:	011b      	lsls	r3, r3, #4
 80037bc:	1a9b      	subs	r3, r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	440b      	add	r3, r1
 80037c2:	3326      	adds	r3, #38	@ 0x26
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d00a      	beq.n	80037e0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80037ca:	78fa      	ldrb	r2, [r7, #3]
 80037cc:	6879      	ldr	r1, [r7, #4]
 80037ce:	4613      	mov	r3, r2
 80037d0:	011b      	lsls	r3, r3, #4
 80037d2:	1a9b      	subs	r3, r3, r2
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	440b      	add	r3, r1
 80037d8:	3326      	adds	r3, #38	@ 0x26
 80037da:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d110      	bne.n	8003802 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	78fa      	ldrb	r2, [r7, #3]
 80037e6:	4611      	mov	r1, r2
 80037e8:	4618      	mov	r0, r3
 80037ea:	f004 fca0 	bl	800812e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80037ee:	78fb      	ldrb	r3, [r7, #3]
 80037f0:	015a      	lsls	r2, r3, #5
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	4413      	add	r3, r2
 80037f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037fa:	461a      	mov	r2, r3
 80037fc:	2310      	movs	r3, #16
 80037fe:	6093      	str	r3, [r2, #8]
 8003800:	e03d      	b.n	800387e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003802:	78fa      	ldrb	r2, [r7, #3]
 8003804:	6879      	ldr	r1, [r7, #4]
 8003806:	4613      	mov	r3, r2
 8003808:	011b      	lsls	r3, r3, #4
 800380a:	1a9b      	subs	r3, r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	440b      	add	r3, r1
 8003810:	3326      	adds	r3, #38	@ 0x26
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	2b03      	cmp	r3, #3
 8003816:	d00a      	beq.n	800382e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003818:	78fa      	ldrb	r2, [r7, #3]
 800381a:	6879      	ldr	r1, [r7, #4]
 800381c:	4613      	mov	r3, r2
 800381e:	011b      	lsls	r3, r3, #4
 8003820:	1a9b      	subs	r3, r3, r2
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	440b      	add	r3, r1
 8003826:	3326      	adds	r3, #38	@ 0x26
 8003828:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800382a:	2b01      	cmp	r3, #1
 800382c:	d127      	bne.n	800387e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800382e:	78fb      	ldrb	r3, [r7, #3]
 8003830:	015a      	lsls	r2, r3, #5
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	4413      	add	r3, r2
 8003836:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	78fa      	ldrb	r2, [r7, #3]
 800383e:	0151      	lsls	r1, r2, #5
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	440a      	add	r2, r1
 8003844:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003848:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800384c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800384e:	78fa      	ldrb	r2, [r7, #3]
 8003850:	6879      	ldr	r1, [r7, #4]
 8003852:	4613      	mov	r3, r2
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	1a9b      	subs	r3, r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	440b      	add	r3, r1
 800385c:	334c      	adds	r3, #76	@ 0x4c
 800385e:	2201      	movs	r2, #1
 8003860:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003862:	78fa      	ldrb	r2, [r7, #3]
 8003864:	6879      	ldr	r1, [r7, #4]
 8003866:	4613      	mov	r3, r2
 8003868:	011b      	lsls	r3, r3, #4
 800386a:	1a9b      	subs	r3, r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	440b      	add	r3, r1
 8003870:	334c      	adds	r3, #76	@ 0x4c
 8003872:	781a      	ldrb	r2, [r3, #0]
 8003874:	78fb      	ldrb	r3, [r7, #3]
 8003876:	4619      	mov	r1, r3
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f005 ff6b 	bl	8009754 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	799b      	ldrb	r3, [r3, #6]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d13b      	bne.n	80038fe <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003886:	78fa      	ldrb	r2, [r7, #3]
 8003888:	6879      	ldr	r1, [r7, #4]
 800388a:	4613      	mov	r3, r2
 800388c:	011b      	lsls	r3, r3, #4
 800388e:	1a9b      	subs	r3, r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	440b      	add	r3, r1
 8003894:	3338      	adds	r3, #56	@ 0x38
 8003896:	6819      	ldr	r1, [r3, #0]
 8003898:	78fa      	ldrb	r2, [r7, #3]
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	4613      	mov	r3, r2
 800389e:	011b      	lsls	r3, r3, #4
 80038a0:	1a9b      	subs	r3, r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	4403      	add	r3, r0
 80038a6:	3328      	adds	r3, #40	@ 0x28
 80038a8:	881b      	ldrh	r3, [r3, #0]
 80038aa:	440b      	add	r3, r1
 80038ac:	1e59      	subs	r1, r3, #1
 80038ae:	78fa      	ldrb	r2, [r7, #3]
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	4613      	mov	r3, r2
 80038b4:	011b      	lsls	r3, r3, #4
 80038b6:	1a9b      	subs	r3, r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	4403      	add	r3, r0
 80038bc:	3328      	adds	r3, #40	@ 0x28
 80038be:	881b      	ldrh	r3, [r3, #0]
 80038c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80038c4:	f003 0301 	and.w	r3, r3, #1
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	f000 8470 	beq.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80038ce:	78fa      	ldrb	r2, [r7, #3]
 80038d0:	6879      	ldr	r1, [r7, #4]
 80038d2:	4613      	mov	r3, r2
 80038d4:	011b      	lsls	r3, r3, #4
 80038d6:	1a9b      	subs	r3, r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	440b      	add	r3, r1
 80038dc:	333c      	adds	r3, #60	@ 0x3c
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	78fa      	ldrb	r2, [r7, #3]
 80038e2:	f083 0301 	eor.w	r3, r3, #1
 80038e6:	b2d8      	uxtb	r0, r3
 80038e8:	6879      	ldr	r1, [r7, #4]
 80038ea:	4613      	mov	r3, r2
 80038ec:	011b      	lsls	r3, r3, #4
 80038ee:	1a9b      	subs	r3, r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	440b      	add	r3, r1
 80038f4:	333c      	adds	r3, #60	@ 0x3c
 80038f6:	4602      	mov	r2, r0
 80038f8:	701a      	strb	r2, [r3, #0]
 80038fa:	f000 bc58 	b.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80038fe:	78fa      	ldrb	r2, [r7, #3]
 8003900:	6879      	ldr	r1, [r7, #4]
 8003902:	4613      	mov	r3, r2
 8003904:	011b      	lsls	r3, r3, #4
 8003906:	1a9b      	subs	r3, r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	440b      	add	r3, r1
 800390c:	333c      	adds	r3, #60	@ 0x3c
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	78fa      	ldrb	r2, [r7, #3]
 8003912:	f083 0301 	eor.w	r3, r3, #1
 8003916:	b2d8      	uxtb	r0, r3
 8003918:	6879      	ldr	r1, [r7, #4]
 800391a:	4613      	mov	r3, r2
 800391c:	011b      	lsls	r3, r3, #4
 800391e:	1a9b      	subs	r3, r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	440b      	add	r3, r1
 8003924:	333c      	adds	r3, #60	@ 0x3c
 8003926:	4602      	mov	r2, r0
 8003928:	701a      	strb	r2, [r3, #0]
 800392a:	f000 bc40 	b.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	78fa      	ldrb	r2, [r7, #3]
 8003934:	4611      	mov	r1, r2
 8003936:	4618      	mov	r0, r3
 8003938:	f003 fedb 	bl	80076f2 <USB_ReadChInterrupts>
 800393c:	4603      	mov	r3, r0
 800393e:	f003 0320 	and.w	r3, r3, #32
 8003942:	2b20      	cmp	r3, #32
 8003944:	d131      	bne.n	80039aa <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003946:	78fb      	ldrb	r3, [r7, #3]
 8003948:	015a      	lsls	r2, r3, #5
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	4413      	add	r3, r2
 800394e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003952:	461a      	mov	r2, r3
 8003954:	2320      	movs	r3, #32
 8003956:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003958:	78fa      	ldrb	r2, [r7, #3]
 800395a:	6879      	ldr	r1, [r7, #4]
 800395c:	4613      	mov	r3, r2
 800395e:	011b      	lsls	r3, r3, #4
 8003960:	1a9b      	subs	r3, r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	440b      	add	r3, r1
 8003966:	331a      	adds	r3, #26
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	2b01      	cmp	r3, #1
 800396c:	f040 841f 	bne.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003970:	78fa      	ldrb	r2, [r7, #3]
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	4613      	mov	r3, r2
 8003976:	011b      	lsls	r3, r3, #4
 8003978:	1a9b      	subs	r3, r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	440b      	add	r3, r1
 800397e:	331b      	adds	r3, #27
 8003980:	2201      	movs	r2, #1
 8003982:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003984:	78fa      	ldrb	r2, [r7, #3]
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	4613      	mov	r3, r2
 800398a:	011b      	lsls	r3, r3, #4
 800398c:	1a9b      	subs	r3, r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	440b      	add	r3, r1
 8003992:	334d      	adds	r3, #77	@ 0x4d
 8003994:	2203      	movs	r2, #3
 8003996:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	78fa      	ldrb	r2, [r7, #3]
 800399e:	4611      	mov	r1, r2
 80039a0:	4618      	mov	r0, r3
 80039a2:	f004 fbc4 	bl	800812e <USB_HC_Halt>
 80039a6:	f000 bc02 	b.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	78fa      	ldrb	r2, [r7, #3]
 80039b0:	4611      	mov	r1, r2
 80039b2:	4618      	mov	r0, r3
 80039b4:	f003 fe9d 	bl	80076f2 <USB_ReadChInterrupts>
 80039b8:	4603      	mov	r3, r0
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b02      	cmp	r3, #2
 80039c0:	f040 8305 	bne.w	8003fce <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80039c4:	78fb      	ldrb	r3, [r7, #3]
 80039c6:	015a      	lsls	r2, r3, #5
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	4413      	add	r3, r2
 80039cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039d0:	461a      	mov	r2, r3
 80039d2:	2302      	movs	r3, #2
 80039d4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80039d6:	78fa      	ldrb	r2, [r7, #3]
 80039d8:	6879      	ldr	r1, [r7, #4]
 80039da:	4613      	mov	r3, r2
 80039dc:	011b      	lsls	r3, r3, #4
 80039de:	1a9b      	subs	r3, r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	440b      	add	r3, r1
 80039e4:	334d      	adds	r3, #77	@ 0x4d
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d114      	bne.n	8003a16 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80039ec:	78fa      	ldrb	r2, [r7, #3]
 80039ee:	6879      	ldr	r1, [r7, #4]
 80039f0:	4613      	mov	r3, r2
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	1a9b      	subs	r3, r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	334d      	adds	r3, #77	@ 0x4d
 80039fc:	2202      	movs	r2, #2
 80039fe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003a00:	78fa      	ldrb	r2, [r7, #3]
 8003a02:	6879      	ldr	r1, [r7, #4]
 8003a04:	4613      	mov	r3, r2
 8003a06:	011b      	lsls	r3, r3, #4
 8003a08:	1a9b      	subs	r3, r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	440b      	add	r3, r1
 8003a0e:	334c      	adds	r3, #76	@ 0x4c
 8003a10:	2201      	movs	r2, #1
 8003a12:	701a      	strb	r2, [r3, #0]
 8003a14:	e2cc      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003a16:	78fa      	ldrb	r2, [r7, #3]
 8003a18:	6879      	ldr	r1, [r7, #4]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	011b      	lsls	r3, r3, #4
 8003a1e:	1a9b      	subs	r3, r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	440b      	add	r3, r1
 8003a24:	334d      	adds	r3, #77	@ 0x4d
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	2b06      	cmp	r3, #6
 8003a2a:	d114      	bne.n	8003a56 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a2c:	78fa      	ldrb	r2, [r7, #3]
 8003a2e:	6879      	ldr	r1, [r7, #4]
 8003a30:	4613      	mov	r3, r2
 8003a32:	011b      	lsls	r3, r3, #4
 8003a34:	1a9b      	subs	r3, r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	440b      	add	r3, r1
 8003a3a:	334d      	adds	r3, #77	@ 0x4d
 8003a3c:	2202      	movs	r2, #2
 8003a3e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003a40:	78fa      	ldrb	r2, [r7, #3]
 8003a42:	6879      	ldr	r1, [r7, #4]
 8003a44:	4613      	mov	r3, r2
 8003a46:	011b      	lsls	r3, r3, #4
 8003a48:	1a9b      	subs	r3, r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	440b      	add	r3, r1
 8003a4e:	334c      	adds	r3, #76	@ 0x4c
 8003a50:	2205      	movs	r2, #5
 8003a52:	701a      	strb	r2, [r3, #0]
 8003a54:	e2ac      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003a56:	78fa      	ldrb	r2, [r7, #3]
 8003a58:	6879      	ldr	r1, [r7, #4]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	011b      	lsls	r3, r3, #4
 8003a5e:	1a9b      	subs	r3, r3, r2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	440b      	add	r3, r1
 8003a64:	334d      	adds	r3, #77	@ 0x4d
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	2b07      	cmp	r3, #7
 8003a6a:	d00b      	beq.n	8003a84 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003a6c:	78fa      	ldrb	r2, [r7, #3]
 8003a6e:	6879      	ldr	r1, [r7, #4]
 8003a70:	4613      	mov	r3, r2
 8003a72:	011b      	lsls	r3, r3, #4
 8003a74:	1a9b      	subs	r3, r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	440b      	add	r3, r1
 8003a7a:	334d      	adds	r3, #77	@ 0x4d
 8003a7c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003a7e:	2b09      	cmp	r3, #9
 8003a80:	f040 80a6 	bne.w	8003bd0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a84:	78fa      	ldrb	r2, [r7, #3]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	334d      	adds	r3, #77	@ 0x4d
 8003a94:	2202      	movs	r2, #2
 8003a96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003a98:	78fa      	ldrb	r2, [r7, #3]
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	011b      	lsls	r3, r3, #4
 8003aa0:	1a9b      	subs	r3, r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	440b      	add	r3, r1
 8003aa6:	3344      	adds	r3, #68	@ 0x44
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	1c59      	adds	r1, r3, #1
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	011b      	lsls	r3, r3, #4
 8003ab2:	1a9b      	subs	r3, r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	4403      	add	r3, r0
 8003ab8:	3344      	adds	r3, #68	@ 0x44
 8003aba:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003abc:	78fa      	ldrb	r2, [r7, #3]
 8003abe:	6879      	ldr	r1, [r7, #4]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	011b      	lsls	r3, r3, #4
 8003ac4:	1a9b      	subs	r3, r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	440b      	add	r3, r1
 8003aca:	3344      	adds	r3, #68	@ 0x44
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d943      	bls.n	8003b5a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003ad2:	78fa      	ldrb	r2, [r7, #3]
 8003ad4:	6879      	ldr	r1, [r7, #4]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	1a9b      	subs	r3, r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	440b      	add	r3, r1
 8003ae0:	3344      	adds	r3, #68	@ 0x44
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003ae6:	78fa      	ldrb	r2, [r7, #3]
 8003ae8:	6879      	ldr	r1, [r7, #4]
 8003aea:	4613      	mov	r3, r2
 8003aec:	011b      	lsls	r3, r3, #4
 8003aee:	1a9b      	subs	r3, r3, r2
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	440b      	add	r3, r1
 8003af4:	331a      	adds	r3, #26
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d123      	bne.n	8003b44 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	4613      	mov	r3, r2
 8003b02:	011b      	lsls	r3, r3, #4
 8003b04:	1a9b      	subs	r3, r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	331b      	adds	r3, #27
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003b10:	78fa      	ldrb	r2, [r7, #3]
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	4613      	mov	r3, r2
 8003b16:	011b      	lsls	r3, r3, #4
 8003b18:	1a9b      	subs	r3, r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	331c      	adds	r3, #28
 8003b20:	2200      	movs	r2, #0
 8003b22:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003b24:	78fb      	ldrb	r3, [r7, #3]
 8003b26:	015a      	lsls	r2, r3, #5
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	78fa      	ldrb	r2, [r7, #3]
 8003b34:	0151      	lsls	r1, r2, #5
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	440a      	add	r2, r1
 8003b3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b42:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003b44:	78fa      	ldrb	r2, [r7, #3]
 8003b46:	6879      	ldr	r1, [r7, #4]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	011b      	lsls	r3, r3, #4
 8003b4c:	1a9b      	subs	r3, r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	440b      	add	r3, r1
 8003b52:	334c      	adds	r3, #76	@ 0x4c
 8003b54:	2204      	movs	r2, #4
 8003b56:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b58:	e229      	b.n	8003fae <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b5a:	78fa      	ldrb	r2, [r7, #3]
 8003b5c:	6879      	ldr	r1, [r7, #4]
 8003b5e:	4613      	mov	r3, r2
 8003b60:	011b      	lsls	r3, r3, #4
 8003b62:	1a9b      	subs	r3, r3, r2
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	440b      	add	r3, r1
 8003b68:	334c      	adds	r3, #76	@ 0x4c
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003b6e:	78fa      	ldrb	r2, [r7, #3]
 8003b70:	6879      	ldr	r1, [r7, #4]
 8003b72:	4613      	mov	r3, r2
 8003b74:	011b      	lsls	r3, r3, #4
 8003b76:	1a9b      	subs	r3, r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	440b      	add	r3, r1
 8003b7c:	3326      	adds	r3, #38	@ 0x26
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d00b      	beq.n	8003b9c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003b84:	78fa      	ldrb	r2, [r7, #3]
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	011b      	lsls	r3, r3, #4
 8003b8c:	1a9b      	subs	r3, r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	440b      	add	r3, r1
 8003b92:	3326      	adds	r3, #38	@ 0x26
 8003b94:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	f040 8209 	bne.w	8003fae <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003b9c:	78fb      	ldrb	r3, [r7, #3]
 8003b9e:	015a      	lsls	r2, r3, #5
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003bb2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003bba:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003bbc:	78fb      	ldrb	r3, [r7, #3]
 8003bbe:	015a      	lsls	r2, r3, #5
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	4413      	add	r3, r2
 8003bc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bc8:	461a      	mov	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003bce:	e1ee      	b.n	8003fae <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003bd0:	78fa      	ldrb	r2, [r7, #3]
 8003bd2:	6879      	ldr	r1, [r7, #4]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	011b      	lsls	r3, r3, #4
 8003bd8:	1a9b      	subs	r3, r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	440b      	add	r3, r1
 8003bde:	334d      	adds	r3, #77	@ 0x4d
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	2b05      	cmp	r3, #5
 8003be4:	f040 80c8 	bne.w	8003d78 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003be8:	78fa      	ldrb	r2, [r7, #3]
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	4613      	mov	r3, r2
 8003bee:	011b      	lsls	r3, r3, #4
 8003bf0:	1a9b      	subs	r3, r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	334d      	adds	r3, #77	@ 0x4d
 8003bf8:	2202      	movs	r2, #2
 8003bfa:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003bfc:	78fa      	ldrb	r2, [r7, #3]
 8003bfe:	6879      	ldr	r1, [r7, #4]
 8003c00:	4613      	mov	r3, r2
 8003c02:	011b      	lsls	r3, r3, #4
 8003c04:	1a9b      	subs	r3, r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	331b      	adds	r3, #27
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	f040 81ce 	bne.w	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003c14:	78fa      	ldrb	r2, [r7, #3]
 8003c16:	6879      	ldr	r1, [r7, #4]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	011b      	lsls	r3, r3, #4
 8003c1c:	1a9b      	subs	r3, r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	440b      	add	r3, r1
 8003c22:	3326      	adds	r3, #38	@ 0x26
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	2b03      	cmp	r3, #3
 8003c28:	d16b      	bne.n	8003d02 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003c2a:	78fa      	ldrb	r2, [r7, #3]
 8003c2c:	6879      	ldr	r1, [r7, #4]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	011b      	lsls	r3, r3, #4
 8003c32:	1a9b      	subs	r3, r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	440b      	add	r3, r1
 8003c38:	3348      	adds	r3, #72	@ 0x48
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	1c59      	adds	r1, r3, #1
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	4613      	mov	r3, r2
 8003c42:	011b      	lsls	r3, r3, #4
 8003c44:	1a9b      	subs	r3, r3, r2
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	4403      	add	r3, r0
 8003c4a:	3348      	adds	r3, #72	@ 0x48
 8003c4c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003c4e:	78fa      	ldrb	r2, [r7, #3]
 8003c50:	6879      	ldr	r1, [r7, #4]
 8003c52:	4613      	mov	r3, r2
 8003c54:	011b      	lsls	r3, r3, #4
 8003c56:	1a9b      	subs	r3, r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	440b      	add	r3, r1
 8003c5c:	3348      	adds	r3, #72	@ 0x48
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d943      	bls.n	8003cec <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003c64:	78fa      	ldrb	r2, [r7, #3]
 8003c66:	6879      	ldr	r1, [r7, #4]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	011b      	lsls	r3, r3, #4
 8003c6c:	1a9b      	subs	r3, r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	440b      	add	r3, r1
 8003c72:	3348      	adds	r3, #72	@ 0x48
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003c78:	78fa      	ldrb	r2, [r7, #3]
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	011b      	lsls	r3, r3, #4
 8003c80:	1a9b      	subs	r3, r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	331b      	adds	r3, #27
 8003c88:	2200      	movs	r2, #0
 8003c8a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003c8c:	78fa      	ldrb	r2, [r7, #3]
 8003c8e:	6879      	ldr	r1, [r7, #4]
 8003c90:	4613      	mov	r3, r2
 8003c92:	011b      	lsls	r3, r3, #4
 8003c94:	1a9b      	subs	r3, r3, r2
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	440b      	add	r3, r1
 8003c9a:	3344      	adds	r3, #68	@ 0x44
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d809      	bhi.n	8003cb6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003ca2:	78fa      	ldrb	r2, [r7, #3]
 8003ca4:	6879      	ldr	r1, [r7, #4]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	1a9b      	subs	r3, r3, r2
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	440b      	add	r3, r1
 8003cb0:	331c      	adds	r3, #28
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003cb6:	78fb      	ldrb	r3, [r7, #3]
 8003cb8:	015a      	lsls	r2, r3, #5
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	78fa      	ldrb	r2, [r7, #3]
 8003cc6:	0151      	lsls	r1, r2, #5
 8003cc8:	693a      	ldr	r2, [r7, #16]
 8003cca:	440a      	add	r2, r1
 8003ccc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003cd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cd4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003cd6:	78fa      	ldrb	r2, [r7, #3]
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	1a9b      	subs	r3, r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	440b      	add	r3, r1
 8003ce4:	334c      	adds	r3, #76	@ 0x4c
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	701a      	strb	r2, [r3, #0]
 8003cea:	e014      	b.n	8003d16 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003cec:	78fa      	ldrb	r2, [r7, #3]
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	011b      	lsls	r3, r3, #4
 8003cf4:	1a9b      	subs	r3, r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	334c      	adds	r3, #76	@ 0x4c
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	701a      	strb	r2, [r3, #0]
 8003d00:	e009      	b.n	8003d16 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d02:	78fa      	ldrb	r2, [r7, #3]
 8003d04:	6879      	ldr	r1, [r7, #4]
 8003d06:	4613      	mov	r3, r2
 8003d08:	011b      	lsls	r3, r3, #4
 8003d0a:	1a9b      	subs	r3, r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	440b      	add	r3, r1
 8003d10:	334c      	adds	r3, #76	@ 0x4c
 8003d12:	2202      	movs	r2, #2
 8003d14:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d16:	78fa      	ldrb	r2, [r7, #3]
 8003d18:	6879      	ldr	r1, [r7, #4]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	011b      	lsls	r3, r3, #4
 8003d1e:	1a9b      	subs	r3, r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	440b      	add	r3, r1
 8003d24:	3326      	adds	r3, #38	@ 0x26
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d00b      	beq.n	8003d44 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003d2c:	78fa      	ldrb	r2, [r7, #3]
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	4613      	mov	r3, r2
 8003d32:	011b      	lsls	r3, r3, #4
 8003d34:	1a9b      	subs	r3, r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	440b      	add	r3, r1
 8003d3a:	3326      	adds	r3, #38	@ 0x26
 8003d3c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	f040 8136 	bne.w	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003d44:	78fb      	ldrb	r3, [r7, #3]
 8003d46:	015a      	lsls	r2, r3, #5
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003d5a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003d62:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003d64:	78fb      	ldrb	r3, [r7, #3]
 8003d66:	015a      	lsls	r2, r3, #5
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d70:	461a      	mov	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	e11b      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003d78:	78fa      	ldrb	r2, [r7, #3]
 8003d7a:	6879      	ldr	r1, [r7, #4]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	011b      	lsls	r3, r3, #4
 8003d80:	1a9b      	subs	r3, r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	440b      	add	r3, r1
 8003d86:	334d      	adds	r3, #77	@ 0x4d
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	2b03      	cmp	r3, #3
 8003d8c:	f040 8081 	bne.w	8003e92 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d90:	78fa      	ldrb	r2, [r7, #3]
 8003d92:	6879      	ldr	r1, [r7, #4]
 8003d94:	4613      	mov	r3, r2
 8003d96:	011b      	lsls	r3, r3, #4
 8003d98:	1a9b      	subs	r3, r3, r2
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	440b      	add	r3, r1
 8003d9e:	334d      	adds	r3, #77	@ 0x4d
 8003da0:	2202      	movs	r2, #2
 8003da2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003da4:	78fa      	ldrb	r2, [r7, #3]
 8003da6:	6879      	ldr	r1, [r7, #4]
 8003da8:	4613      	mov	r3, r2
 8003daa:	011b      	lsls	r3, r3, #4
 8003dac:	1a9b      	subs	r3, r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	440b      	add	r3, r1
 8003db2:	331b      	adds	r3, #27
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	f040 80fa 	bne.w	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003dbc:	78fa      	ldrb	r2, [r7, #3]
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	011b      	lsls	r3, r3, #4
 8003dc4:	1a9b      	subs	r3, r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	440b      	add	r3, r1
 8003dca:	334c      	adds	r3, #76	@ 0x4c
 8003dcc:	2202      	movs	r2, #2
 8003dce:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003dd0:	78fb      	ldrb	r3, [r7, #3]
 8003dd2:	015a      	lsls	r2, r3, #5
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	78fa      	ldrb	r2, [r7, #3]
 8003de0:	0151      	lsls	r1, r2, #5
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	440a      	add	r2, r1
 8003de6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003dea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dee:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003df0:	78fb      	ldrb	r3, [r7, #3]
 8003df2:	015a      	lsls	r2, r3, #5
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	4413      	add	r3, r2
 8003df8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	78fa      	ldrb	r2, [r7, #3]
 8003e00:	0151      	lsls	r1, r2, #5
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	440a      	add	r2, r1
 8003e06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e0e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003e10:	78fb      	ldrb	r3, [r7, #3]
 8003e12:	015a      	lsls	r2, r3, #5
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	4413      	add	r3, r2
 8003e18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	78fa      	ldrb	r2, [r7, #3]
 8003e20:	0151      	lsls	r1, r2, #5
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	440a      	add	r2, r1
 8003e26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e2a:	f023 0320 	bic.w	r3, r3, #32
 8003e2e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e30:	78fa      	ldrb	r2, [r7, #3]
 8003e32:	6879      	ldr	r1, [r7, #4]
 8003e34:	4613      	mov	r3, r2
 8003e36:	011b      	lsls	r3, r3, #4
 8003e38:	1a9b      	subs	r3, r3, r2
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	440b      	add	r3, r1
 8003e3e:	3326      	adds	r3, #38	@ 0x26
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00b      	beq.n	8003e5e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003e46:	78fa      	ldrb	r2, [r7, #3]
 8003e48:	6879      	ldr	r1, [r7, #4]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	011b      	lsls	r3, r3, #4
 8003e4e:	1a9b      	subs	r3, r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	440b      	add	r3, r1
 8003e54:	3326      	adds	r3, #38	@ 0x26
 8003e56:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	f040 80a9 	bne.w	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e5e:	78fb      	ldrb	r3, [r7, #3]
 8003e60:	015a      	lsls	r2, r3, #5
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	4413      	add	r3, r2
 8003e66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003e74:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003e7c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003e7e:	78fb      	ldrb	r3, [r7, #3]
 8003e80:	015a      	lsls	r2, r3, #5
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	4413      	add	r3, r2
 8003e86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6013      	str	r3, [r2, #0]
 8003e90:	e08e      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003e92:	78fa      	ldrb	r2, [r7, #3]
 8003e94:	6879      	ldr	r1, [r7, #4]
 8003e96:	4613      	mov	r3, r2
 8003e98:	011b      	lsls	r3, r3, #4
 8003e9a:	1a9b      	subs	r3, r3, r2
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	440b      	add	r3, r1
 8003ea0:	334d      	adds	r3, #77	@ 0x4d
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b04      	cmp	r3, #4
 8003ea6:	d143      	bne.n	8003f30 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4613      	mov	r3, r2
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	334d      	adds	r3, #77	@ 0x4d
 8003eb8:	2202      	movs	r2, #2
 8003eba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003ebc:	78fa      	ldrb	r2, [r7, #3]
 8003ebe:	6879      	ldr	r1, [r7, #4]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	011b      	lsls	r3, r3, #4
 8003ec4:	1a9b      	subs	r3, r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	440b      	add	r3, r1
 8003eca:	334c      	adds	r3, #76	@ 0x4c
 8003ecc:	2202      	movs	r2, #2
 8003ece:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ed0:	78fa      	ldrb	r2, [r7, #3]
 8003ed2:	6879      	ldr	r1, [r7, #4]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	011b      	lsls	r3, r3, #4
 8003ed8:	1a9b      	subs	r3, r3, r2
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	440b      	add	r3, r1
 8003ede:	3326      	adds	r3, #38	@ 0x26
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00a      	beq.n	8003efc <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003ee6:	78fa      	ldrb	r2, [r7, #3]
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	4613      	mov	r3, r2
 8003eec:	011b      	lsls	r3, r3, #4
 8003eee:	1a9b      	subs	r3, r3, r2
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	440b      	add	r3, r1
 8003ef4:	3326      	adds	r3, #38	@ 0x26
 8003ef6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d159      	bne.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003efc:	78fb      	ldrb	r3, [r7, #3]
 8003efe:	015a      	lsls	r2, r3, #5
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	4413      	add	r3, r2
 8003f04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003f12:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003f1a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003f1c:	78fb      	ldrb	r3, [r7, #3]
 8003f1e:	015a      	lsls	r2, r3, #5
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	4413      	add	r3, r2
 8003f24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f28:	461a      	mov	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6013      	str	r3, [r2, #0]
 8003f2e:	e03f      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003f30:	78fa      	ldrb	r2, [r7, #3]
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	4613      	mov	r3, r2
 8003f36:	011b      	lsls	r3, r3, #4
 8003f38:	1a9b      	subs	r3, r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	334d      	adds	r3, #77	@ 0x4d
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	2b08      	cmp	r3, #8
 8003f44:	d126      	bne.n	8003f94 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f46:	78fa      	ldrb	r2, [r7, #3]
 8003f48:	6879      	ldr	r1, [r7, #4]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	011b      	lsls	r3, r3, #4
 8003f4e:	1a9b      	subs	r3, r3, r2
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	440b      	add	r3, r1
 8003f54:	334d      	adds	r3, #77	@ 0x4d
 8003f56:	2202      	movs	r2, #2
 8003f58:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003f5a:	78fa      	ldrb	r2, [r7, #3]
 8003f5c:	6879      	ldr	r1, [r7, #4]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	011b      	lsls	r3, r3, #4
 8003f62:	1a9b      	subs	r3, r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	440b      	add	r3, r1
 8003f68:	3344      	adds	r3, #68	@ 0x44
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	1c59      	adds	r1, r3, #1
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	4613      	mov	r3, r2
 8003f72:	011b      	lsls	r3, r3, #4
 8003f74:	1a9b      	subs	r3, r3, r2
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	4403      	add	r3, r0
 8003f7a:	3344      	adds	r3, #68	@ 0x44
 8003f7c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003f7e:	78fa      	ldrb	r2, [r7, #3]
 8003f80:	6879      	ldr	r1, [r7, #4]
 8003f82:	4613      	mov	r3, r2
 8003f84:	011b      	lsls	r3, r3, #4
 8003f86:	1a9b      	subs	r3, r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	440b      	add	r3, r1
 8003f8c:	334c      	adds	r3, #76	@ 0x4c
 8003f8e:	2204      	movs	r2, #4
 8003f90:	701a      	strb	r2, [r3, #0]
 8003f92:	e00d      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003f94:	78fa      	ldrb	r2, [r7, #3]
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	1a9b      	subs	r3, r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	334d      	adds	r3, #77	@ 0x4d
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	f000 8100 	beq.w	80041ac <HCD_HC_IN_IRQHandler+0xcca>
 8003fac:	e000      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003fae:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003fb0:	78fa      	ldrb	r2, [r7, #3]
 8003fb2:	6879      	ldr	r1, [r7, #4]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	011b      	lsls	r3, r3, #4
 8003fb8:	1a9b      	subs	r3, r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	334c      	adds	r3, #76	@ 0x4c
 8003fc0:	781a      	ldrb	r2, [r3, #0]
 8003fc2:	78fb      	ldrb	r3, [r7, #3]
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f005 fbc4 	bl	8009754 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003fcc:	e0ef      	b.n	80041ae <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	78fa      	ldrb	r2, [r7, #3]
 8003fd4:	4611      	mov	r1, r2
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f003 fb8b 	bl	80076f2 <USB_ReadChInterrupts>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe2:	2b40      	cmp	r3, #64	@ 0x40
 8003fe4:	d12f      	bne.n	8004046 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003fe6:	78fb      	ldrb	r3, [r7, #3]
 8003fe8:	015a      	lsls	r2, r3, #5
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	4413      	add	r3, r2
 8003fee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	2340      	movs	r3, #64	@ 0x40
 8003ff6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003ff8:	78fa      	ldrb	r2, [r7, #3]
 8003ffa:	6879      	ldr	r1, [r7, #4]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	011b      	lsls	r3, r3, #4
 8004000:	1a9b      	subs	r3, r3, r2
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	440b      	add	r3, r1
 8004006:	334d      	adds	r3, #77	@ 0x4d
 8004008:	2205      	movs	r2, #5
 800400a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800400c:	78fa      	ldrb	r2, [r7, #3]
 800400e:	6879      	ldr	r1, [r7, #4]
 8004010:	4613      	mov	r3, r2
 8004012:	011b      	lsls	r3, r3, #4
 8004014:	1a9b      	subs	r3, r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	440b      	add	r3, r1
 800401a:	331a      	adds	r3, #26
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d109      	bne.n	8004036 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004022:	78fa      	ldrb	r2, [r7, #3]
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	4613      	mov	r3, r2
 8004028:	011b      	lsls	r3, r3, #4
 800402a:	1a9b      	subs	r3, r3, r2
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	440b      	add	r3, r1
 8004030:	3344      	adds	r3, #68	@ 0x44
 8004032:	2200      	movs	r2, #0
 8004034:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	78fa      	ldrb	r2, [r7, #3]
 800403c:	4611      	mov	r1, r2
 800403e:	4618      	mov	r0, r3
 8004040:	f004 f875 	bl	800812e <USB_HC_Halt>
 8004044:	e0b3      	b.n	80041ae <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	78fa      	ldrb	r2, [r7, #3]
 800404c:	4611      	mov	r1, r2
 800404e:	4618      	mov	r0, r3
 8004050:	f003 fb4f 	bl	80076f2 <USB_ReadChInterrupts>
 8004054:	4603      	mov	r3, r0
 8004056:	f003 0310 	and.w	r3, r3, #16
 800405a:	2b10      	cmp	r3, #16
 800405c:	f040 80a7 	bne.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004060:	78fa      	ldrb	r2, [r7, #3]
 8004062:	6879      	ldr	r1, [r7, #4]
 8004064:	4613      	mov	r3, r2
 8004066:	011b      	lsls	r3, r3, #4
 8004068:	1a9b      	subs	r3, r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	440b      	add	r3, r1
 800406e:	3326      	adds	r3, #38	@ 0x26
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	2b03      	cmp	r3, #3
 8004074:	d11b      	bne.n	80040ae <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004076:	78fa      	ldrb	r2, [r7, #3]
 8004078:	6879      	ldr	r1, [r7, #4]
 800407a:	4613      	mov	r3, r2
 800407c:	011b      	lsls	r3, r3, #4
 800407e:	1a9b      	subs	r3, r3, r2
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	440b      	add	r3, r1
 8004084:	3344      	adds	r3, #68	@ 0x44
 8004086:	2200      	movs	r2, #0
 8004088:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800408a:	78fa      	ldrb	r2, [r7, #3]
 800408c:	6879      	ldr	r1, [r7, #4]
 800408e:	4613      	mov	r3, r2
 8004090:	011b      	lsls	r3, r3, #4
 8004092:	1a9b      	subs	r3, r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	440b      	add	r3, r1
 8004098:	334d      	adds	r3, #77	@ 0x4d
 800409a:	2204      	movs	r2, #4
 800409c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	78fa      	ldrb	r2, [r7, #3]
 80040a4:	4611      	mov	r1, r2
 80040a6:	4618      	mov	r0, r3
 80040a8:	f004 f841 	bl	800812e <USB_HC_Halt>
 80040ac:	e03f      	b.n	800412e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80040ae:	78fa      	ldrb	r2, [r7, #3]
 80040b0:	6879      	ldr	r1, [r7, #4]
 80040b2:	4613      	mov	r3, r2
 80040b4:	011b      	lsls	r3, r3, #4
 80040b6:	1a9b      	subs	r3, r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	440b      	add	r3, r1
 80040bc:	3326      	adds	r3, #38	@ 0x26
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00a      	beq.n	80040da <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80040c4:	78fa      	ldrb	r2, [r7, #3]
 80040c6:	6879      	ldr	r1, [r7, #4]
 80040c8:	4613      	mov	r3, r2
 80040ca:	011b      	lsls	r3, r3, #4
 80040cc:	1a9b      	subs	r3, r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	440b      	add	r3, r1
 80040d2:	3326      	adds	r3, #38	@ 0x26
 80040d4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d129      	bne.n	800412e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80040da:	78fa      	ldrb	r2, [r7, #3]
 80040dc:	6879      	ldr	r1, [r7, #4]
 80040de:	4613      	mov	r3, r2
 80040e0:	011b      	lsls	r3, r3, #4
 80040e2:	1a9b      	subs	r3, r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	440b      	add	r3, r1
 80040e8:	3344      	adds	r3, #68	@ 0x44
 80040ea:	2200      	movs	r2, #0
 80040ec:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	799b      	ldrb	r3, [r3, #6]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00a      	beq.n	800410c <HCD_HC_IN_IRQHandler+0xc2a>
 80040f6:	78fa      	ldrb	r2, [r7, #3]
 80040f8:	6879      	ldr	r1, [r7, #4]
 80040fa:	4613      	mov	r3, r2
 80040fc:	011b      	lsls	r3, r3, #4
 80040fe:	1a9b      	subs	r3, r3, r2
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	440b      	add	r3, r1
 8004104:	331b      	adds	r3, #27
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	2b01      	cmp	r3, #1
 800410a:	d110      	bne.n	800412e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800410c:	78fa      	ldrb	r2, [r7, #3]
 800410e:	6879      	ldr	r1, [r7, #4]
 8004110:	4613      	mov	r3, r2
 8004112:	011b      	lsls	r3, r3, #4
 8004114:	1a9b      	subs	r3, r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	440b      	add	r3, r1
 800411a:	334d      	adds	r3, #77	@ 0x4d
 800411c:	2204      	movs	r2, #4
 800411e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	78fa      	ldrb	r2, [r7, #3]
 8004126:	4611      	mov	r1, r2
 8004128:	4618      	mov	r0, r3
 800412a:	f004 f800 	bl	800812e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800412e:	78fa      	ldrb	r2, [r7, #3]
 8004130:	6879      	ldr	r1, [r7, #4]
 8004132:	4613      	mov	r3, r2
 8004134:	011b      	lsls	r3, r3, #4
 8004136:	1a9b      	subs	r3, r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	440b      	add	r3, r1
 800413c:	331b      	adds	r3, #27
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d129      	bne.n	8004198 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004144:	78fa      	ldrb	r2, [r7, #3]
 8004146:	6879      	ldr	r1, [r7, #4]
 8004148:	4613      	mov	r3, r2
 800414a:	011b      	lsls	r3, r3, #4
 800414c:	1a9b      	subs	r3, r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	440b      	add	r3, r1
 8004152:	331b      	adds	r3, #27
 8004154:	2200      	movs	r2, #0
 8004156:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004158:	78fb      	ldrb	r3, [r7, #3]
 800415a:	015a      	lsls	r2, r3, #5
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	4413      	add	r3, r2
 8004160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	78fa      	ldrb	r2, [r7, #3]
 8004168:	0151      	lsls	r1, r2, #5
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	440a      	add	r2, r1
 800416e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004172:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004176:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004178:	78fb      	ldrb	r3, [r7, #3]
 800417a:	015a      	lsls	r2, r3, #5
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	4413      	add	r3, r2
 8004180:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	78fa      	ldrb	r2, [r7, #3]
 8004188:	0151      	lsls	r1, r2, #5
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	440a      	add	r2, r1
 800418e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004192:	f043 0320 	orr.w	r3, r3, #32
 8004196:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004198:	78fb      	ldrb	r3, [r7, #3]
 800419a:	015a      	lsls	r2, r3, #5
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	4413      	add	r3, r2
 80041a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041a4:	461a      	mov	r2, r3
 80041a6:	2310      	movs	r3, #16
 80041a8:	6093      	str	r3, [r2, #8]
 80041aa:	e000      	b.n	80041ae <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80041ac:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80041ae:	3718      	adds	r7, #24
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	460b      	mov	r3, r1
 80041be:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	78fa      	ldrb	r2, [r7, #3]
 80041d0:	4611      	mov	r1, r2
 80041d2:	4618      	mov	r0, r3
 80041d4:	f003 fa8d 	bl	80076f2 <USB_ReadChInterrupts>
 80041d8:	4603      	mov	r3, r0
 80041da:	f003 0304 	and.w	r3, r3, #4
 80041de:	2b04      	cmp	r3, #4
 80041e0:	d11b      	bne.n	800421a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80041e2:	78fb      	ldrb	r3, [r7, #3]
 80041e4:	015a      	lsls	r2, r3, #5
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	4413      	add	r3, r2
 80041ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041ee:	461a      	mov	r2, r3
 80041f0:	2304      	movs	r3, #4
 80041f2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80041f4:	78fa      	ldrb	r2, [r7, #3]
 80041f6:	6879      	ldr	r1, [r7, #4]
 80041f8:	4613      	mov	r3, r2
 80041fa:	011b      	lsls	r3, r3, #4
 80041fc:	1a9b      	subs	r3, r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	440b      	add	r3, r1
 8004202:	334d      	adds	r3, #77	@ 0x4d
 8004204:	2207      	movs	r2, #7
 8004206:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	78fa      	ldrb	r2, [r7, #3]
 800420e:	4611      	mov	r1, r2
 8004210:	4618      	mov	r0, r3
 8004212:	f003 ff8c 	bl	800812e <USB_HC_Halt>
 8004216:	f000 bc89 	b.w	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	78fa      	ldrb	r2, [r7, #3]
 8004220:	4611      	mov	r1, r2
 8004222:	4618      	mov	r0, r3
 8004224:	f003 fa65 	bl	80076f2 <USB_ReadChInterrupts>
 8004228:	4603      	mov	r3, r0
 800422a:	f003 0320 	and.w	r3, r3, #32
 800422e:	2b20      	cmp	r3, #32
 8004230:	f040 8082 	bne.w	8004338 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004234:	78fb      	ldrb	r3, [r7, #3]
 8004236:	015a      	lsls	r2, r3, #5
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	4413      	add	r3, r2
 800423c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004240:	461a      	mov	r2, r3
 8004242:	2320      	movs	r3, #32
 8004244:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004246:	78fa      	ldrb	r2, [r7, #3]
 8004248:	6879      	ldr	r1, [r7, #4]
 800424a:	4613      	mov	r3, r2
 800424c:	011b      	lsls	r3, r3, #4
 800424e:	1a9b      	subs	r3, r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	440b      	add	r3, r1
 8004254:	3319      	adds	r3, #25
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d124      	bne.n	80042a6 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800425c:	78fa      	ldrb	r2, [r7, #3]
 800425e:	6879      	ldr	r1, [r7, #4]
 8004260:	4613      	mov	r3, r2
 8004262:	011b      	lsls	r3, r3, #4
 8004264:	1a9b      	subs	r3, r3, r2
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	440b      	add	r3, r1
 800426a:	3319      	adds	r3, #25
 800426c:	2200      	movs	r2, #0
 800426e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004270:	78fa      	ldrb	r2, [r7, #3]
 8004272:	6879      	ldr	r1, [r7, #4]
 8004274:	4613      	mov	r3, r2
 8004276:	011b      	lsls	r3, r3, #4
 8004278:	1a9b      	subs	r3, r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	440b      	add	r3, r1
 800427e:	334c      	adds	r3, #76	@ 0x4c
 8004280:	2202      	movs	r2, #2
 8004282:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004284:	78fa      	ldrb	r2, [r7, #3]
 8004286:	6879      	ldr	r1, [r7, #4]
 8004288:	4613      	mov	r3, r2
 800428a:	011b      	lsls	r3, r3, #4
 800428c:	1a9b      	subs	r3, r3, r2
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	440b      	add	r3, r1
 8004292:	334d      	adds	r3, #77	@ 0x4d
 8004294:	2203      	movs	r2, #3
 8004296:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	78fa      	ldrb	r2, [r7, #3]
 800429e:	4611      	mov	r1, r2
 80042a0:	4618      	mov	r0, r3
 80042a2:	f003 ff44 	bl	800812e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80042a6:	78fa      	ldrb	r2, [r7, #3]
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	4613      	mov	r3, r2
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	1a9b      	subs	r3, r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	331a      	adds	r3, #26
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	f040 8437 	bne.w	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
 80042be:	78fa      	ldrb	r2, [r7, #3]
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	4613      	mov	r3, r2
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	1a9b      	subs	r3, r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	440b      	add	r3, r1
 80042cc:	331b      	adds	r3, #27
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f040 842b 	bne.w	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80042d6:	78fa      	ldrb	r2, [r7, #3]
 80042d8:	6879      	ldr	r1, [r7, #4]
 80042da:	4613      	mov	r3, r2
 80042dc:	011b      	lsls	r3, r3, #4
 80042de:	1a9b      	subs	r3, r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	440b      	add	r3, r1
 80042e4:	3326      	adds	r3, #38	@ 0x26
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d009      	beq.n	8004300 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80042ec:	78fa      	ldrb	r2, [r7, #3]
 80042ee:	6879      	ldr	r1, [r7, #4]
 80042f0:	4613      	mov	r3, r2
 80042f2:	011b      	lsls	r3, r3, #4
 80042f4:	1a9b      	subs	r3, r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	440b      	add	r3, r1
 80042fa:	331b      	adds	r3, #27
 80042fc:	2201      	movs	r2, #1
 80042fe:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004300:	78fa      	ldrb	r2, [r7, #3]
 8004302:	6879      	ldr	r1, [r7, #4]
 8004304:	4613      	mov	r3, r2
 8004306:	011b      	lsls	r3, r3, #4
 8004308:	1a9b      	subs	r3, r3, r2
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	440b      	add	r3, r1
 800430e:	334d      	adds	r3, #77	@ 0x4d
 8004310:	2203      	movs	r2, #3
 8004312:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	78fa      	ldrb	r2, [r7, #3]
 800431a:	4611      	mov	r1, r2
 800431c:	4618      	mov	r0, r3
 800431e:	f003 ff06 	bl	800812e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004322:	78fa      	ldrb	r2, [r7, #3]
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	011b      	lsls	r3, r3, #4
 800432a:	1a9b      	subs	r3, r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	3344      	adds	r3, #68	@ 0x44
 8004332:	2200      	movs	r2, #0
 8004334:	601a      	str	r2, [r3, #0]
 8004336:	e3f9      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	78fa      	ldrb	r2, [r7, #3]
 800433e:	4611      	mov	r1, r2
 8004340:	4618      	mov	r0, r3
 8004342:	f003 f9d6 	bl	80076f2 <USB_ReadChInterrupts>
 8004346:	4603      	mov	r3, r0
 8004348:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800434c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004350:	d111      	bne.n	8004376 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004352:	78fb      	ldrb	r3, [r7, #3]
 8004354:	015a      	lsls	r2, r3, #5
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	4413      	add	r3, r2
 800435a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800435e:	461a      	mov	r2, r3
 8004360:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004364:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	78fa      	ldrb	r2, [r7, #3]
 800436c:	4611      	mov	r1, r2
 800436e:	4618      	mov	r0, r3
 8004370:	f003 fedd 	bl	800812e <USB_HC_Halt>
 8004374:	e3da      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	78fa      	ldrb	r2, [r7, #3]
 800437c:	4611      	mov	r1, r2
 800437e:	4618      	mov	r0, r3
 8004380:	f003 f9b7 	bl	80076f2 <USB_ReadChInterrupts>
 8004384:	4603      	mov	r3, r0
 8004386:	f003 0301 	and.w	r3, r3, #1
 800438a:	2b01      	cmp	r3, #1
 800438c:	d168      	bne.n	8004460 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800438e:	78fa      	ldrb	r2, [r7, #3]
 8004390:	6879      	ldr	r1, [r7, #4]
 8004392:	4613      	mov	r3, r2
 8004394:	011b      	lsls	r3, r3, #4
 8004396:	1a9b      	subs	r3, r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	440b      	add	r3, r1
 800439c:	3344      	adds	r3, #68	@ 0x44
 800439e:	2200      	movs	r2, #0
 80043a0:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	78fa      	ldrb	r2, [r7, #3]
 80043a8:	4611      	mov	r1, r2
 80043aa:	4618      	mov	r0, r3
 80043ac:	f003 f9a1 	bl	80076f2 <USB_ReadChInterrupts>
 80043b0:	4603      	mov	r3, r0
 80043b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043b6:	2b40      	cmp	r3, #64	@ 0x40
 80043b8:	d112      	bne.n	80043e0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80043ba:	78fa      	ldrb	r2, [r7, #3]
 80043bc:	6879      	ldr	r1, [r7, #4]
 80043be:	4613      	mov	r3, r2
 80043c0:	011b      	lsls	r3, r3, #4
 80043c2:	1a9b      	subs	r3, r3, r2
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	440b      	add	r3, r1
 80043c8:	3319      	adds	r3, #25
 80043ca:	2201      	movs	r2, #1
 80043cc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80043ce:	78fb      	ldrb	r3, [r7, #3]
 80043d0:	015a      	lsls	r2, r3, #5
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	4413      	add	r3, r2
 80043d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043da:	461a      	mov	r2, r3
 80043dc:	2340      	movs	r3, #64	@ 0x40
 80043de:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80043e0:	78fa      	ldrb	r2, [r7, #3]
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	4613      	mov	r3, r2
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	331b      	adds	r3, #27
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d019      	beq.n	800442a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80043f6:	78fa      	ldrb	r2, [r7, #3]
 80043f8:	6879      	ldr	r1, [r7, #4]
 80043fa:	4613      	mov	r3, r2
 80043fc:	011b      	lsls	r3, r3, #4
 80043fe:	1a9b      	subs	r3, r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	440b      	add	r3, r1
 8004404:	331b      	adds	r3, #27
 8004406:	2200      	movs	r2, #0
 8004408:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800440a:	78fb      	ldrb	r3, [r7, #3]
 800440c:	015a      	lsls	r2, r3, #5
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	4413      	add	r3, r2
 8004412:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	78fa      	ldrb	r2, [r7, #3]
 800441a:	0151      	lsls	r1, r2, #5
 800441c:	693a      	ldr	r2, [r7, #16]
 800441e:	440a      	add	r2, r1
 8004420:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004424:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004428:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800442a:	78fb      	ldrb	r3, [r7, #3]
 800442c:	015a      	lsls	r2, r3, #5
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	4413      	add	r3, r2
 8004432:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004436:	461a      	mov	r2, r3
 8004438:	2301      	movs	r3, #1
 800443a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800443c:	78fa      	ldrb	r2, [r7, #3]
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	4613      	mov	r3, r2
 8004442:	011b      	lsls	r3, r3, #4
 8004444:	1a9b      	subs	r3, r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	440b      	add	r3, r1
 800444a:	334d      	adds	r3, #77	@ 0x4d
 800444c:	2201      	movs	r2, #1
 800444e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	78fa      	ldrb	r2, [r7, #3]
 8004456:	4611      	mov	r1, r2
 8004458:	4618      	mov	r0, r3
 800445a:	f003 fe68 	bl	800812e <USB_HC_Halt>
 800445e:	e365      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	78fa      	ldrb	r2, [r7, #3]
 8004466:	4611      	mov	r1, r2
 8004468:	4618      	mov	r0, r3
 800446a:	f003 f942 	bl	80076f2 <USB_ReadChInterrupts>
 800446e:	4603      	mov	r3, r0
 8004470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004474:	2b40      	cmp	r3, #64	@ 0x40
 8004476:	d139      	bne.n	80044ec <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004478:	78fa      	ldrb	r2, [r7, #3]
 800447a:	6879      	ldr	r1, [r7, #4]
 800447c:	4613      	mov	r3, r2
 800447e:	011b      	lsls	r3, r3, #4
 8004480:	1a9b      	subs	r3, r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	440b      	add	r3, r1
 8004486:	334d      	adds	r3, #77	@ 0x4d
 8004488:	2205      	movs	r2, #5
 800448a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800448c:	78fa      	ldrb	r2, [r7, #3]
 800448e:	6879      	ldr	r1, [r7, #4]
 8004490:	4613      	mov	r3, r2
 8004492:	011b      	lsls	r3, r3, #4
 8004494:	1a9b      	subs	r3, r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	440b      	add	r3, r1
 800449a:	331a      	adds	r3, #26
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d109      	bne.n	80044b6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80044a2:	78fa      	ldrb	r2, [r7, #3]
 80044a4:	6879      	ldr	r1, [r7, #4]
 80044a6:	4613      	mov	r3, r2
 80044a8:	011b      	lsls	r3, r3, #4
 80044aa:	1a9b      	subs	r3, r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	440b      	add	r3, r1
 80044b0:	3319      	adds	r3, #25
 80044b2:	2201      	movs	r2, #1
 80044b4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80044b6:	78fa      	ldrb	r2, [r7, #3]
 80044b8:	6879      	ldr	r1, [r7, #4]
 80044ba:	4613      	mov	r3, r2
 80044bc:	011b      	lsls	r3, r3, #4
 80044be:	1a9b      	subs	r3, r3, r2
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	440b      	add	r3, r1
 80044c4:	3344      	adds	r3, #68	@ 0x44
 80044c6:	2200      	movs	r2, #0
 80044c8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	78fa      	ldrb	r2, [r7, #3]
 80044d0:	4611      	mov	r1, r2
 80044d2:	4618      	mov	r0, r3
 80044d4:	f003 fe2b 	bl	800812e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80044d8:	78fb      	ldrb	r3, [r7, #3]
 80044da:	015a      	lsls	r2, r3, #5
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	4413      	add	r3, r2
 80044e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044e4:	461a      	mov	r2, r3
 80044e6:	2340      	movs	r3, #64	@ 0x40
 80044e8:	6093      	str	r3, [r2, #8]
 80044ea:	e31f      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	78fa      	ldrb	r2, [r7, #3]
 80044f2:	4611      	mov	r1, r2
 80044f4:	4618      	mov	r0, r3
 80044f6:	f003 f8fc 	bl	80076f2 <USB_ReadChInterrupts>
 80044fa:	4603      	mov	r3, r0
 80044fc:	f003 0308 	and.w	r3, r3, #8
 8004500:	2b08      	cmp	r3, #8
 8004502:	d11a      	bne.n	800453a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004504:	78fb      	ldrb	r3, [r7, #3]
 8004506:	015a      	lsls	r2, r3, #5
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	4413      	add	r3, r2
 800450c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004510:	461a      	mov	r2, r3
 8004512:	2308      	movs	r3, #8
 8004514:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004516:	78fa      	ldrb	r2, [r7, #3]
 8004518:	6879      	ldr	r1, [r7, #4]
 800451a:	4613      	mov	r3, r2
 800451c:	011b      	lsls	r3, r3, #4
 800451e:	1a9b      	subs	r3, r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	440b      	add	r3, r1
 8004524:	334d      	adds	r3, #77	@ 0x4d
 8004526:	2206      	movs	r2, #6
 8004528:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	78fa      	ldrb	r2, [r7, #3]
 8004530:	4611      	mov	r1, r2
 8004532:	4618      	mov	r0, r3
 8004534:	f003 fdfb 	bl	800812e <USB_HC_Halt>
 8004538:	e2f8      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	78fa      	ldrb	r2, [r7, #3]
 8004540:	4611      	mov	r1, r2
 8004542:	4618      	mov	r0, r3
 8004544:	f003 f8d5 	bl	80076f2 <USB_ReadChInterrupts>
 8004548:	4603      	mov	r3, r0
 800454a:	f003 0310 	and.w	r3, r3, #16
 800454e:	2b10      	cmp	r3, #16
 8004550:	d144      	bne.n	80045dc <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004552:	78fa      	ldrb	r2, [r7, #3]
 8004554:	6879      	ldr	r1, [r7, #4]
 8004556:	4613      	mov	r3, r2
 8004558:	011b      	lsls	r3, r3, #4
 800455a:	1a9b      	subs	r3, r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	440b      	add	r3, r1
 8004560:	3344      	adds	r3, #68	@ 0x44
 8004562:	2200      	movs	r2, #0
 8004564:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004566:	78fa      	ldrb	r2, [r7, #3]
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	4613      	mov	r3, r2
 800456c:	011b      	lsls	r3, r3, #4
 800456e:	1a9b      	subs	r3, r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	440b      	add	r3, r1
 8004574:	334d      	adds	r3, #77	@ 0x4d
 8004576:	2204      	movs	r2, #4
 8004578:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800457a:	78fa      	ldrb	r2, [r7, #3]
 800457c:	6879      	ldr	r1, [r7, #4]
 800457e:	4613      	mov	r3, r2
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	1a9b      	subs	r3, r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	440b      	add	r3, r1
 8004588:	3319      	adds	r3, #25
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d114      	bne.n	80045ba <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004590:	78fa      	ldrb	r2, [r7, #3]
 8004592:	6879      	ldr	r1, [r7, #4]
 8004594:	4613      	mov	r3, r2
 8004596:	011b      	lsls	r3, r3, #4
 8004598:	1a9b      	subs	r3, r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	440b      	add	r3, r1
 800459e:	3318      	adds	r3, #24
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d109      	bne.n	80045ba <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80045a6:	78fa      	ldrb	r2, [r7, #3]
 80045a8:	6879      	ldr	r1, [r7, #4]
 80045aa:	4613      	mov	r3, r2
 80045ac:	011b      	lsls	r3, r3, #4
 80045ae:	1a9b      	subs	r3, r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	440b      	add	r3, r1
 80045b4:	3319      	adds	r3, #25
 80045b6:	2201      	movs	r2, #1
 80045b8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	78fa      	ldrb	r2, [r7, #3]
 80045c0:	4611      	mov	r1, r2
 80045c2:	4618      	mov	r0, r3
 80045c4:	f003 fdb3 	bl	800812e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80045c8:	78fb      	ldrb	r3, [r7, #3]
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045d4:	461a      	mov	r2, r3
 80045d6:	2310      	movs	r3, #16
 80045d8:	6093      	str	r3, [r2, #8]
 80045da:	e2a7      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	78fa      	ldrb	r2, [r7, #3]
 80045e2:	4611      	mov	r1, r2
 80045e4:	4618      	mov	r0, r3
 80045e6:	f003 f884 	bl	80076f2 <USB_ReadChInterrupts>
 80045ea:	4603      	mov	r3, r0
 80045ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045f0:	2b80      	cmp	r3, #128	@ 0x80
 80045f2:	f040 8083 	bne.w	80046fc <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	799b      	ldrb	r3, [r3, #6]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d111      	bne.n	8004622 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80045fe:	78fa      	ldrb	r2, [r7, #3]
 8004600:	6879      	ldr	r1, [r7, #4]
 8004602:	4613      	mov	r3, r2
 8004604:	011b      	lsls	r3, r3, #4
 8004606:	1a9b      	subs	r3, r3, r2
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	440b      	add	r3, r1
 800460c:	334d      	adds	r3, #77	@ 0x4d
 800460e:	2207      	movs	r2, #7
 8004610:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	78fa      	ldrb	r2, [r7, #3]
 8004618:	4611      	mov	r1, r2
 800461a:	4618      	mov	r0, r3
 800461c:	f003 fd87 	bl	800812e <USB_HC_Halt>
 8004620:	e062      	b.n	80046e8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004622:	78fa      	ldrb	r2, [r7, #3]
 8004624:	6879      	ldr	r1, [r7, #4]
 8004626:	4613      	mov	r3, r2
 8004628:	011b      	lsls	r3, r3, #4
 800462a:	1a9b      	subs	r3, r3, r2
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	440b      	add	r3, r1
 8004630:	3344      	adds	r3, #68	@ 0x44
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	1c59      	adds	r1, r3, #1
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	4613      	mov	r3, r2
 800463a:	011b      	lsls	r3, r3, #4
 800463c:	1a9b      	subs	r3, r3, r2
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	4403      	add	r3, r0
 8004642:	3344      	adds	r3, #68	@ 0x44
 8004644:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004646:	78fa      	ldrb	r2, [r7, #3]
 8004648:	6879      	ldr	r1, [r7, #4]
 800464a:	4613      	mov	r3, r2
 800464c:	011b      	lsls	r3, r3, #4
 800464e:	1a9b      	subs	r3, r3, r2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	440b      	add	r3, r1
 8004654:	3344      	adds	r3, #68	@ 0x44
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2b02      	cmp	r3, #2
 800465a:	d922      	bls.n	80046a2 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800465c:	78fa      	ldrb	r2, [r7, #3]
 800465e:	6879      	ldr	r1, [r7, #4]
 8004660:	4613      	mov	r3, r2
 8004662:	011b      	lsls	r3, r3, #4
 8004664:	1a9b      	subs	r3, r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	440b      	add	r3, r1
 800466a:	3344      	adds	r3, #68	@ 0x44
 800466c:	2200      	movs	r2, #0
 800466e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004670:	78fa      	ldrb	r2, [r7, #3]
 8004672:	6879      	ldr	r1, [r7, #4]
 8004674:	4613      	mov	r3, r2
 8004676:	011b      	lsls	r3, r3, #4
 8004678:	1a9b      	subs	r3, r3, r2
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	440b      	add	r3, r1
 800467e:	334c      	adds	r3, #76	@ 0x4c
 8004680:	2204      	movs	r2, #4
 8004682:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004684:	78fa      	ldrb	r2, [r7, #3]
 8004686:	6879      	ldr	r1, [r7, #4]
 8004688:	4613      	mov	r3, r2
 800468a:	011b      	lsls	r3, r3, #4
 800468c:	1a9b      	subs	r3, r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	440b      	add	r3, r1
 8004692:	334c      	adds	r3, #76	@ 0x4c
 8004694:	781a      	ldrb	r2, [r3, #0]
 8004696:	78fb      	ldrb	r3, [r7, #3]
 8004698:	4619      	mov	r1, r3
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f005 f85a 	bl	8009754 <HAL_HCD_HC_NotifyURBChange_Callback>
 80046a0:	e022      	b.n	80046e8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046a2:	78fa      	ldrb	r2, [r7, #3]
 80046a4:	6879      	ldr	r1, [r7, #4]
 80046a6:	4613      	mov	r3, r2
 80046a8:	011b      	lsls	r3, r3, #4
 80046aa:	1a9b      	subs	r3, r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	440b      	add	r3, r1
 80046b0:	334c      	adds	r3, #76	@ 0x4c
 80046b2:	2202      	movs	r2, #2
 80046b4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80046b6:	78fb      	ldrb	r3, [r7, #3]
 80046b8:	015a      	lsls	r2, r3, #5
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	4413      	add	r3, r2
 80046be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80046cc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80046d4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80046d6:	78fb      	ldrb	r3, [r7, #3]
 80046d8:	015a      	lsls	r2, r3, #5
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046e2:	461a      	mov	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80046e8:	78fb      	ldrb	r3, [r7, #3]
 80046ea:	015a      	lsls	r2, r3, #5
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	4413      	add	r3, r2
 80046f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046f4:	461a      	mov	r2, r3
 80046f6:	2380      	movs	r3, #128	@ 0x80
 80046f8:	6093      	str	r3, [r2, #8]
 80046fa:	e217      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	78fa      	ldrb	r2, [r7, #3]
 8004702:	4611      	mov	r1, r2
 8004704:	4618      	mov	r0, r3
 8004706:	f002 fff4 	bl	80076f2 <USB_ReadChInterrupts>
 800470a:	4603      	mov	r3, r0
 800470c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004714:	d11b      	bne.n	800474e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004716:	78fa      	ldrb	r2, [r7, #3]
 8004718:	6879      	ldr	r1, [r7, #4]
 800471a:	4613      	mov	r3, r2
 800471c:	011b      	lsls	r3, r3, #4
 800471e:	1a9b      	subs	r3, r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	440b      	add	r3, r1
 8004724:	334d      	adds	r3, #77	@ 0x4d
 8004726:	2209      	movs	r2, #9
 8004728:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	78fa      	ldrb	r2, [r7, #3]
 8004730:	4611      	mov	r1, r2
 8004732:	4618      	mov	r0, r3
 8004734:	f003 fcfb 	bl	800812e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004738:	78fb      	ldrb	r3, [r7, #3]
 800473a:	015a      	lsls	r2, r3, #5
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	4413      	add	r3, r2
 8004740:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004744:	461a      	mov	r2, r3
 8004746:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800474a:	6093      	str	r3, [r2, #8]
 800474c:	e1ee      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	78fa      	ldrb	r2, [r7, #3]
 8004754:	4611      	mov	r1, r2
 8004756:	4618      	mov	r0, r3
 8004758:	f002 ffcb 	bl	80076f2 <USB_ReadChInterrupts>
 800475c:	4603      	mov	r3, r0
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b02      	cmp	r3, #2
 8004764:	f040 81df 	bne.w	8004b26 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004768:	78fb      	ldrb	r3, [r7, #3]
 800476a:	015a      	lsls	r2, r3, #5
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	4413      	add	r3, r2
 8004770:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004774:	461a      	mov	r2, r3
 8004776:	2302      	movs	r3, #2
 8004778:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800477a:	78fa      	ldrb	r2, [r7, #3]
 800477c:	6879      	ldr	r1, [r7, #4]
 800477e:	4613      	mov	r3, r2
 8004780:	011b      	lsls	r3, r3, #4
 8004782:	1a9b      	subs	r3, r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	440b      	add	r3, r1
 8004788:	334d      	adds	r3, #77	@ 0x4d
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	2b01      	cmp	r3, #1
 800478e:	f040 8093 	bne.w	80048b8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004792:	78fa      	ldrb	r2, [r7, #3]
 8004794:	6879      	ldr	r1, [r7, #4]
 8004796:	4613      	mov	r3, r2
 8004798:	011b      	lsls	r3, r3, #4
 800479a:	1a9b      	subs	r3, r3, r2
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	440b      	add	r3, r1
 80047a0:	334d      	adds	r3, #77	@ 0x4d
 80047a2:	2202      	movs	r2, #2
 80047a4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80047a6:	78fa      	ldrb	r2, [r7, #3]
 80047a8:	6879      	ldr	r1, [r7, #4]
 80047aa:	4613      	mov	r3, r2
 80047ac:	011b      	lsls	r3, r3, #4
 80047ae:	1a9b      	subs	r3, r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	440b      	add	r3, r1
 80047b4:	334c      	adds	r3, #76	@ 0x4c
 80047b6:	2201      	movs	r2, #1
 80047b8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80047ba:	78fa      	ldrb	r2, [r7, #3]
 80047bc:	6879      	ldr	r1, [r7, #4]
 80047be:	4613      	mov	r3, r2
 80047c0:	011b      	lsls	r3, r3, #4
 80047c2:	1a9b      	subs	r3, r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	440b      	add	r3, r1
 80047c8:	3326      	adds	r3, #38	@ 0x26
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d00b      	beq.n	80047e8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80047d0:	78fa      	ldrb	r2, [r7, #3]
 80047d2:	6879      	ldr	r1, [r7, #4]
 80047d4:	4613      	mov	r3, r2
 80047d6:	011b      	lsls	r3, r3, #4
 80047d8:	1a9b      	subs	r3, r3, r2
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	440b      	add	r3, r1
 80047de:	3326      	adds	r3, #38	@ 0x26
 80047e0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80047e2:	2b03      	cmp	r3, #3
 80047e4:	f040 8190 	bne.w	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	799b      	ldrb	r3, [r3, #6]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d115      	bne.n	800481c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80047f0:	78fa      	ldrb	r2, [r7, #3]
 80047f2:	6879      	ldr	r1, [r7, #4]
 80047f4:	4613      	mov	r3, r2
 80047f6:	011b      	lsls	r3, r3, #4
 80047f8:	1a9b      	subs	r3, r3, r2
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	440b      	add	r3, r1
 80047fe:	333d      	adds	r3, #61	@ 0x3d
 8004800:	781b      	ldrb	r3, [r3, #0]
 8004802:	78fa      	ldrb	r2, [r7, #3]
 8004804:	f083 0301 	eor.w	r3, r3, #1
 8004808:	b2d8      	uxtb	r0, r3
 800480a:	6879      	ldr	r1, [r7, #4]
 800480c:	4613      	mov	r3, r2
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	1a9b      	subs	r3, r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	440b      	add	r3, r1
 8004816:	333d      	adds	r3, #61	@ 0x3d
 8004818:	4602      	mov	r2, r0
 800481a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	799b      	ldrb	r3, [r3, #6]
 8004820:	2b01      	cmp	r3, #1
 8004822:	f040 8171 	bne.w	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	1a9b      	subs	r3, r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	3334      	adds	r3, #52	@ 0x34
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2b00      	cmp	r3, #0
 800483a:	f000 8165 	beq.w	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800483e:	78fa      	ldrb	r2, [r7, #3]
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	4613      	mov	r3, r2
 8004844:	011b      	lsls	r3, r3, #4
 8004846:	1a9b      	subs	r3, r3, r2
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	440b      	add	r3, r1
 800484c:	3334      	adds	r3, #52	@ 0x34
 800484e:	6819      	ldr	r1, [r3, #0]
 8004850:	78fa      	ldrb	r2, [r7, #3]
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	4613      	mov	r3, r2
 8004856:	011b      	lsls	r3, r3, #4
 8004858:	1a9b      	subs	r3, r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	4403      	add	r3, r0
 800485e:	3328      	adds	r3, #40	@ 0x28
 8004860:	881b      	ldrh	r3, [r3, #0]
 8004862:	440b      	add	r3, r1
 8004864:	1e59      	subs	r1, r3, #1
 8004866:	78fa      	ldrb	r2, [r7, #3]
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	4613      	mov	r3, r2
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	1a9b      	subs	r3, r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	4403      	add	r3, r0
 8004874:	3328      	adds	r3, #40	@ 0x28
 8004876:	881b      	ldrh	r3, [r3, #0]
 8004878:	fbb1 f3f3 	udiv	r3, r1, r3
 800487c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b00      	cmp	r3, #0
 8004886:	f000 813f 	beq.w	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800488a:	78fa      	ldrb	r2, [r7, #3]
 800488c:	6879      	ldr	r1, [r7, #4]
 800488e:	4613      	mov	r3, r2
 8004890:	011b      	lsls	r3, r3, #4
 8004892:	1a9b      	subs	r3, r3, r2
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	440b      	add	r3, r1
 8004898:	333d      	adds	r3, #61	@ 0x3d
 800489a:	781b      	ldrb	r3, [r3, #0]
 800489c:	78fa      	ldrb	r2, [r7, #3]
 800489e:	f083 0301 	eor.w	r3, r3, #1
 80048a2:	b2d8      	uxtb	r0, r3
 80048a4:	6879      	ldr	r1, [r7, #4]
 80048a6:	4613      	mov	r3, r2
 80048a8:	011b      	lsls	r3, r3, #4
 80048aa:	1a9b      	subs	r3, r3, r2
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	440b      	add	r3, r1
 80048b0:	333d      	adds	r3, #61	@ 0x3d
 80048b2:	4602      	mov	r2, r0
 80048b4:	701a      	strb	r2, [r3, #0]
 80048b6:	e127      	b.n	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80048b8:	78fa      	ldrb	r2, [r7, #3]
 80048ba:	6879      	ldr	r1, [r7, #4]
 80048bc:	4613      	mov	r3, r2
 80048be:	011b      	lsls	r3, r3, #4
 80048c0:	1a9b      	subs	r3, r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	440b      	add	r3, r1
 80048c6:	334d      	adds	r3, #77	@ 0x4d
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	2b03      	cmp	r3, #3
 80048cc:	d120      	bne.n	8004910 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80048ce:	78fa      	ldrb	r2, [r7, #3]
 80048d0:	6879      	ldr	r1, [r7, #4]
 80048d2:	4613      	mov	r3, r2
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	1a9b      	subs	r3, r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	440b      	add	r3, r1
 80048dc:	334d      	adds	r3, #77	@ 0x4d
 80048de:	2202      	movs	r2, #2
 80048e0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80048e2:	78fa      	ldrb	r2, [r7, #3]
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	4613      	mov	r3, r2
 80048e8:	011b      	lsls	r3, r3, #4
 80048ea:	1a9b      	subs	r3, r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	440b      	add	r3, r1
 80048f0:	331b      	adds	r3, #27
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	f040 8107 	bne.w	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80048fa:	78fa      	ldrb	r2, [r7, #3]
 80048fc:	6879      	ldr	r1, [r7, #4]
 80048fe:	4613      	mov	r3, r2
 8004900:	011b      	lsls	r3, r3, #4
 8004902:	1a9b      	subs	r3, r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	440b      	add	r3, r1
 8004908:	334c      	adds	r3, #76	@ 0x4c
 800490a:	2202      	movs	r2, #2
 800490c:	701a      	strb	r2, [r3, #0]
 800490e:	e0fb      	b.n	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004910:	78fa      	ldrb	r2, [r7, #3]
 8004912:	6879      	ldr	r1, [r7, #4]
 8004914:	4613      	mov	r3, r2
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	1a9b      	subs	r3, r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	334d      	adds	r3, #77	@ 0x4d
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	2b04      	cmp	r3, #4
 8004924:	d13a      	bne.n	800499c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004926:	78fa      	ldrb	r2, [r7, #3]
 8004928:	6879      	ldr	r1, [r7, #4]
 800492a:	4613      	mov	r3, r2
 800492c:	011b      	lsls	r3, r3, #4
 800492e:	1a9b      	subs	r3, r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	440b      	add	r3, r1
 8004934:	334d      	adds	r3, #77	@ 0x4d
 8004936:	2202      	movs	r2, #2
 8004938:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800493a:	78fa      	ldrb	r2, [r7, #3]
 800493c:	6879      	ldr	r1, [r7, #4]
 800493e:	4613      	mov	r3, r2
 8004940:	011b      	lsls	r3, r3, #4
 8004942:	1a9b      	subs	r3, r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	440b      	add	r3, r1
 8004948:	334c      	adds	r3, #76	@ 0x4c
 800494a:	2202      	movs	r2, #2
 800494c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800494e:	78fa      	ldrb	r2, [r7, #3]
 8004950:	6879      	ldr	r1, [r7, #4]
 8004952:	4613      	mov	r3, r2
 8004954:	011b      	lsls	r3, r3, #4
 8004956:	1a9b      	subs	r3, r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	440b      	add	r3, r1
 800495c:	331b      	adds	r3, #27
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	2b01      	cmp	r3, #1
 8004962:	f040 80d1 	bne.w	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004966:	78fa      	ldrb	r2, [r7, #3]
 8004968:	6879      	ldr	r1, [r7, #4]
 800496a:	4613      	mov	r3, r2
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	1a9b      	subs	r3, r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	440b      	add	r3, r1
 8004974:	331b      	adds	r3, #27
 8004976:	2200      	movs	r2, #0
 8004978:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800497a:	78fb      	ldrb	r3, [r7, #3]
 800497c:	015a      	lsls	r2, r3, #5
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	4413      	add	r3, r2
 8004982:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	78fa      	ldrb	r2, [r7, #3]
 800498a:	0151      	lsls	r1, r2, #5
 800498c:	693a      	ldr	r2, [r7, #16]
 800498e:	440a      	add	r2, r1
 8004990:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004994:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004998:	6053      	str	r3, [r2, #4]
 800499a:	e0b5      	b.n	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800499c:	78fa      	ldrb	r2, [r7, #3]
 800499e:	6879      	ldr	r1, [r7, #4]
 80049a0:	4613      	mov	r3, r2
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	1a9b      	subs	r3, r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	440b      	add	r3, r1
 80049aa:	334d      	adds	r3, #77	@ 0x4d
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	2b05      	cmp	r3, #5
 80049b0:	d114      	bne.n	80049dc <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049b2:	78fa      	ldrb	r2, [r7, #3]
 80049b4:	6879      	ldr	r1, [r7, #4]
 80049b6:	4613      	mov	r3, r2
 80049b8:	011b      	lsls	r3, r3, #4
 80049ba:	1a9b      	subs	r3, r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	440b      	add	r3, r1
 80049c0:	334d      	adds	r3, #77	@ 0x4d
 80049c2:	2202      	movs	r2, #2
 80049c4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80049c6:	78fa      	ldrb	r2, [r7, #3]
 80049c8:	6879      	ldr	r1, [r7, #4]
 80049ca:	4613      	mov	r3, r2
 80049cc:	011b      	lsls	r3, r3, #4
 80049ce:	1a9b      	subs	r3, r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	440b      	add	r3, r1
 80049d4:	334c      	adds	r3, #76	@ 0x4c
 80049d6:	2202      	movs	r2, #2
 80049d8:	701a      	strb	r2, [r3, #0]
 80049da:	e095      	b.n	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80049dc:	78fa      	ldrb	r2, [r7, #3]
 80049de:	6879      	ldr	r1, [r7, #4]
 80049e0:	4613      	mov	r3, r2
 80049e2:	011b      	lsls	r3, r3, #4
 80049e4:	1a9b      	subs	r3, r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	440b      	add	r3, r1
 80049ea:	334d      	adds	r3, #77	@ 0x4d
 80049ec:	781b      	ldrb	r3, [r3, #0]
 80049ee:	2b06      	cmp	r3, #6
 80049f0:	d114      	bne.n	8004a1c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049f2:	78fa      	ldrb	r2, [r7, #3]
 80049f4:	6879      	ldr	r1, [r7, #4]
 80049f6:	4613      	mov	r3, r2
 80049f8:	011b      	lsls	r3, r3, #4
 80049fa:	1a9b      	subs	r3, r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	440b      	add	r3, r1
 8004a00:	334d      	adds	r3, #77	@ 0x4d
 8004a02:	2202      	movs	r2, #2
 8004a04:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004a06:	78fa      	ldrb	r2, [r7, #3]
 8004a08:	6879      	ldr	r1, [r7, #4]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	011b      	lsls	r3, r3, #4
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	440b      	add	r3, r1
 8004a14:	334c      	adds	r3, #76	@ 0x4c
 8004a16:	2205      	movs	r2, #5
 8004a18:	701a      	strb	r2, [r3, #0]
 8004a1a:	e075      	b.n	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004a1c:	78fa      	ldrb	r2, [r7, #3]
 8004a1e:	6879      	ldr	r1, [r7, #4]
 8004a20:	4613      	mov	r3, r2
 8004a22:	011b      	lsls	r3, r3, #4
 8004a24:	1a9b      	subs	r3, r3, r2
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	440b      	add	r3, r1
 8004a2a:	334d      	adds	r3, #77	@ 0x4d
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	2b07      	cmp	r3, #7
 8004a30:	d00a      	beq.n	8004a48 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004a32:	78fa      	ldrb	r2, [r7, #3]
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	4613      	mov	r3, r2
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	1a9b      	subs	r3, r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	440b      	add	r3, r1
 8004a40:	334d      	adds	r3, #77	@ 0x4d
 8004a42:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004a44:	2b09      	cmp	r3, #9
 8004a46:	d170      	bne.n	8004b2a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a48:	78fa      	ldrb	r2, [r7, #3]
 8004a4a:	6879      	ldr	r1, [r7, #4]
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	011b      	lsls	r3, r3, #4
 8004a50:	1a9b      	subs	r3, r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	440b      	add	r3, r1
 8004a56:	334d      	adds	r3, #77	@ 0x4d
 8004a58:	2202      	movs	r2, #2
 8004a5a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004a5c:	78fa      	ldrb	r2, [r7, #3]
 8004a5e:	6879      	ldr	r1, [r7, #4]
 8004a60:	4613      	mov	r3, r2
 8004a62:	011b      	lsls	r3, r3, #4
 8004a64:	1a9b      	subs	r3, r3, r2
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	440b      	add	r3, r1
 8004a6a:	3344      	adds	r3, #68	@ 0x44
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	1c59      	adds	r1, r3, #1
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	4613      	mov	r3, r2
 8004a74:	011b      	lsls	r3, r3, #4
 8004a76:	1a9b      	subs	r3, r3, r2
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	4403      	add	r3, r0
 8004a7c:	3344      	adds	r3, #68	@ 0x44
 8004a7e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004a80:	78fa      	ldrb	r2, [r7, #3]
 8004a82:	6879      	ldr	r1, [r7, #4]
 8004a84:	4613      	mov	r3, r2
 8004a86:	011b      	lsls	r3, r3, #4
 8004a88:	1a9b      	subs	r3, r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	440b      	add	r3, r1
 8004a8e:	3344      	adds	r3, #68	@ 0x44
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d914      	bls.n	8004ac0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004a96:	78fa      	ldrb	r2, [r7, #3]
 8004a98:	6879      	ldr	r1, [r7, #4]
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	011b      	lsls	r3, r3, #4
 8004a9e:	1a9b      	subs	r3, r3, r2
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	440b      	add	r3, r1
 8004aa4:	3344      	adds	r3, #68	@ 0x44
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004aaa:	78fa      	ldrb	r2, [r7, #3]
 8004aac:	6879      	ldr	r1, [r7, #4]
 8004aae:	4613      	mov	r3, r2
 8004ab0:	011b      	lsls	r3, r3, #4
 8004ab2:	1a9b      	subs	r3, r3, r2
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	440b      	add	r3, r1
 8004ab8:	334c      	adds	r3, #76	@ 0x4c
 8004aba:	2204      	movs	r2, #4
 8004abc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004abe:	e022      	b.n	8004b06 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ac0:	78fa      	ldrb	r2, [r7, #3]
 8004ac2:	6879      	ldr	r1, [r7, #4]
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	1a9b      	subs	r3, r3, r2
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	440b      	add	r3, r1
 8004ace:	334c      	adds	r3, #76	@ 0x4c
 8004ad0:	2202      	movs	r2, #2
 8004ad2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004ad4:	78fb      	ldrb	r3, [r7, #3]
 8004ad6:	015a      	lsls	r2, r3, #5
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	4413      	add	r3, r2
 8004adc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004aea:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004af2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004af4:	78fb      	ldrb	r3, [r7, #3]
 8004af6:	015a      	lsls	r2, r3, #5
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	4413      	add	r3, r2
 8004afc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b00:	461a      	mov	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b06:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004b08:	78fa      	ldrb	r2, [r7, #3]
 8004b0a:	6879      	ldr	r1, [r7, #4]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	011b      	lsls	r3, r3, #4
 8004b10:	1a9b      	subs	r3, r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	440b      	add	r3, r1
 8004b16:	334c      	adds	r3, #76	@ 0x4c
 8004b18:	781a      	ldrb	r2, [r3, #0]
 8004b1a:	78fb      	ldrb	r3, [r7, #3]
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f004 fe18 	bl	8009754 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004b24:	e002      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004b26:	bf00      	nop
 8004b28:	e000      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004b2a:	bf00      	nop
  }
}
 8004b2c:	3718      	adds	r7, #24
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}

08004b32 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b08a      	sub	sp, #40	@ 0x28
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b42:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	0c5b      	lsrs	r3, r3, #17
 8004b58:	f003 030f 	and.w	r3, r3, #15
 8004b5c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	091b      	lsrs	r3, r3, #4
 8004b62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b66:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d004      	beq.n	8004b78 <HCD_RXQLVL_IRQHandler+0x46>
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	2b05      	cmp	r3, #5
 8004b72:	f000 80b6 	beq.w	8004ce2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004b76:	e0b7      	b.n	8004ce8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	f000 80b3 	beq.w	8004ce6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004b80:	6879      	ldr	r1, [r7, #4]
 8004b82:	69ba      	ldr	r2, [r7, #24]
 8004b84:	4613      	mov	r3, r2
 8004b86:	011b      	lsls	r3, r3, #4
 8004b88:	1a9b      	subs	r3, r3, r2
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	440b      	add	r3, r1
 8004b8e:	332c      	adds	r3, #44	@ 0x2c
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	f000 80a7 	beq.w	8004ce6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004b98:	6879      	ldr	r1, [r7, #4]
 8004b9a:	69ba      	ldr	r2, [r7, #24]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	011b      	lsls	r3, r3, #4
 8004ba0:	1a9b      	subs	r3, r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	440b      	add	r3, r1
 8004ba6:	3338      	adds	r3, #56	@ 0x38
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	18d1      	adds	r1, r2, r3
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	69ba      	ldr	r2, [r7, #24]
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	1a9b      	subs	r3, r3, r2
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	4403      	add	r3, r0
 8004bbc:	3334      	adds	r3, #52	@ 0x34
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4299      	cmp	r1, r3
 8004bc2:	f200 8083 	bhi.w	8004ccc <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6818      	ldr	r0, [r3, #0]
 8004bca:	6879      	ldr	r1, [r7, #4]
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	011b      	lsls	r3, r3, #4
 8004bd2:	1a9b      	subs	r3, r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	440b      	add	r3, r1
 8004bd8:	332c      	adds	r3, #44	@ 0x2c
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	b292      	uxth	r2, r2
 8004be0:	4619      	mov	r1, r3
 8004be2:	f002 fd1b 	bl	800761c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004be6:	6879      	ldr	r1, [r7, #4]
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	4613      	mov	r3, r2
 8004bec:	011b      	lsls	r3, r3, #4
 8004bee:	1a9b      	subs	r3, r3, r2
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	440b      	add	r3, r1
 8004bf4:	332c      	adds	r3, #44	@ 0x2c
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	18d1      	adds	r1, r2, r3
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	69ba      	ldr	r2, [r7, #24]
 8004c00:	4613      	mov	r3, r2
 8004c02:	011b      	lsls	r3, r3, #4
 8004c04:	1a9b      	subs	r3, r3, r2
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	4403      	add	r3, r0
 8004c0a:	332c      	adds	r3, #44	@ 0x2c
 8004c0c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004c0e:	6879      	ldr	r1, [r7, #4]
 8004c10:	69ba      	ldr	r2, [r7, #24]
 8004c12:	4613      	mov	r3, r2
 8004c14:	011b      	lsls	r3, r3, #4
 8004c16:	1a9b      	subs	r3, r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	440b      	add	r3, r1
 8004c1c:	3338      	adds	r3, #56	@ 0x38
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	18d1      	adds	r1, r2, r3
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	69ba      	ldr	r2, [r7, #24]
 8004c28:	4613      	mov	r3, r2
 8004c2a:	011b      	lsls	r3, r3, #4
 8004c2c:	1a9b      	subs	r3, r3, r2
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	4403      	add	r3, r0
 8004c32:	3338      	adds	r3, #56	@ 0x38
 8004c34:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	015a      	lsls	r2, r3, #5
 8004c3a:	6a3b      	ldr	r3, [r7, #32]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	0cdb      	lsrs	r3, r3, #19
 8004c46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c4a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004c4c:	6879      	ldr	r1, [r7, #4]
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	4613      	mov	r3, r2
 8004c52:	011b      	lsls	r3, r3, #4
 8004c54:	1a9b      	subs	r3, r3, r2
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	440b      	add	r3, r1
 8004c5a:	3328      	adds	r3, #40	@ 0x28
 8004c5c:	881b      	ldrh	r3, [r3, #0]
 8004c5e:	461a      	mov	r2, r3
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d13f      	bne.n	8004ce6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d03c      	beq.n	8004ce6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	015a      	lsls	r2, r3, #5
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	4413      	add	r3, r2
 8004c74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004c82:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004c8a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	015a      	lsls	r2, r3, #5
 8004c90:	6a3b      	ldr	r3, [r7, #32]
 8004c92:	4413      	add	r3, r2
 8004c94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c98:	461a      	mov	r2, r3
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004c9e:	6879      	ldr	r1, [r7, #4]
 8004ca0:	69ba      	ldr	r2, [r7, #24]
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	011b      	lsls	r3, r3, #4
 8004ca6:	1a9b      	subs	r3, r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	440b      	add	r3, r1
 8004cac:	333c      	adds	r3, #60	@ 0x3c
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	f083 0301 	eor.w	r3, r3, #1
 8004cb4:	b2d8      	uxtb	r0, r3
 8004cb6:	6879      	ldr	r1, [r7, #4]
 8004cb8:	69ba      	ldr	r2, [r7, #24]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	011b      	lsls	r3, r3, #4
 8004cbe:	1a9b      	subs	r3, r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	440b      	add	r3, r1
 8004cc4:	333c      	adds	r3, #60	@ 0x3c
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	701a      	strb	r2, [r3, #0]
      break;
 8004cca:	e00c      	b.n	8004ce6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004ccc:	6879      	ldr	r1, [r7, #4]
 8004cce:	69ba      	ldr	r2, [r7, #24]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	011b      	lsls	r3, r3, #4
 8004cd4:	1a9b      	subs	r3, r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	440b      	add	r3, r1
 8004cda:	334c      	adds	r3, #76	@ 0x4c
 8004cdc:	2204      	movs	r2, #4
 8004cde:	701a      	strb	r2, [r3, #0]
      break;
 8004ce0:	e001      	b.n	8004ce6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004ce2:	bf00      	nop
 8004ce4:	e000      	b.n	8004ce8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004ce6:	bf00      	nop
  }
}
 8004ce8:	bf00      	nop
 8004cea:	3728      	adds	r7, #40	@ 0x28
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b086      	sub	sp, #24
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004d1c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f003 0302 	and.w	r3, r3, #2
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d10b      	bne.n	8004d40 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d102      	bne.n	8004d38 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f004 fcf2 	bl	800971c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f043 0302 	orr.w	r3, r3, #2
 8004d3e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f003 0308 	and.w	r3, r3, #8
 8004d46:	2b08      	cmp	r3, #8
 8004d48:	d132      	bne.n	8004db0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	f043 0308 	orr.w	r3, r3, #8
 8004d50:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f003 0304 	and.w	r3, r3, #4
 8004d58:	2b04      	cmp	r3, #4
 8004d5a:	d126      	bne.n	8004daa <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	7a5b      	ldrb	r3, [r3, #9]
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d113      	bne.n	8004d8c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004d6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d6e:	d106      	bne.n	8004d7e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2102      	movs	r1, #2
 8004d76:	4618      	mov	r0, r3
 8004d78:	f002 fdd0 	bl	800791c <USB_InitFSLSPClkSel>
 8004d7c:	e011      	b.n	8004da2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2101      	movs	r1, #1
 8004d84:	4618      	mov	r0, r3
 8004d86:	f002 fdc9 	bl	800791c <USB_InitFSLSPClkSel>
 8004d8a:	e00a      	b.n	8004da2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	79db      	ldrb	r3, [r3, #7]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d106      	bne.n	8004da2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004da0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f004 fce4 	bl	8009770 <HAL_HCD_PortEnabled_Callback>
 8004da8:	e002      	b.n	8004db0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f004 fcee 	bl	800978c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f003 0320 	and.w	r3, r3, #32
 8004db6:	2b20      	cmp	r3, #32
 8004db8:	d103      	bne.n	8004dc2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f043 0320 	orr.w	r3, r3, #32
 8004dc0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004dc8:	461a      	mov	r2, r3
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	6013      	str	r3, [r2, #0]
}
 8004dce:	bf00      	nop
 8004dd0:	3718      	adds	r7, #24
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
	...

08004dd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e12b      	b.n	8005042 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d106      	bne.n	8004e04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f7fc fd04 	bl	800180c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2224      	movs	r2, #36	@ 0x24
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f022 0201 	bic.w	r2, r2, #1
 8004e1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e3c:	f001 fa20 	bl	8006280 <HAL_RCC_GetPCLK1Freq>
 8004e40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	4a81      	ldr	r2, [pc, #516]	@ (800504c <HAL_I2C_Init+0x274>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d807      	bhi.n	8004e5c <HAL_I2C_Init+0x84>
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	4a80      	ldr	r2, [pc, #512]	@ (8005050 <HAL_I2C_Init+0x278>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	bf94      	ite	ls
 8004e54:	2301      	movls	r3, #1
 8004e56:	2300      	movhi	r3, #0
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	e006      	b.n	8004e6a <HAL_I2C_Init+0x92>
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	4a7d      	ldr	r2, [pc, #500]	@ (8005054 <HAL_I2C_Init+0x27c>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	bf94      	ite	ls
 8004e64:	2301      	movls	r3, #1
 8004e66:	2300      	movhi	r3, #0
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e0e7      	b.n	8005042 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	4a78      	ldr	r2, [pc, #480]	@ (8005058 <HAL_I2C_Init+0x280>)
 8004e76:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7a:	0c9b      	lsrs	r3, r3, #18
 8004e7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68ba      	ldr	r2, [r7, #8]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	4a6a      	ldr	r2, [pc, #424]	@ (800504c <HAL_I2C_Init+0x274>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d802      	bhi.n	8004eac <HAL_I2C_Init+0xd4>
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	3301      	adds	r3, #1
 8004eaa:	e009      	b.n	8004ec0 <HAL_I2C_Init+0xe8>
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004eb2:	fb02 f303 	mul.w	r3, r2, r3
 8004eb6:	4a69      	ldr	r2, [pc, #420]	@ (800505c <HAL_I2C_Init+0x284>)
 8004eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ebc:	099b      	lsrs	r3, r3, #6
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	6812      	ldr	r2, [r2, #0]
 8004ec4:	430b      	orrs	r3, r1
 8004ec6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	69db      	ldr	r3, [r3, #28]
 8004ece:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004ed2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	495c      	ldr	r1, [pc, #368]	@ (800504c <HAL_I2C_Init+0x274>)
 8004edc:	428b      	cmp	r3, r1
 8004ede:	d819      	bhi.n	8004f14 <HAL_I2C_Init+0x13c>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	1e59      	subs	r1, r3, #1
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	fbb1 f3f3 	udiv	r3, r1, r3
 8004eee:	1c59      	adds	r1, r3, #1
 8004ef0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004ef4:	400b      	ands	r3, r1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00a      	beq.n	8004f10 <HAL_I2C_Init+0x138>
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	1e59      	subs	r1, r3, #1
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	005b      	lsls	r3, r3, #1
 8004f04:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f08:	3301      	adds	r3, #1
 8004f0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f0e:	e051      	b.n	8004fb4 <HAL_I2C_Init+0x1dc>
 8004f10:	2304      	movs	r3, #4
 8004f12:	e04f      	b.n	8004fb4 <HAL_I2C_Init+0x1dc>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d111      	bne.n	8004f40 <HAL_I2C_Init+0x168>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	1e58      	subs	r0, r3, #1
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6859      	ldr	r1, [r3, #4]
 8004f24:	460b      	mov	r3, r1
 8004f26:	005b      	lsls	r3, r3, #1
 8004f28:	440b      	add	r3, r1
 8004f2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f2e:	3301      	adds	r3, #1
 8004f30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	bf0c      	ite	eq
 8004f38:	2301      	moveq	r3, #1
 8004f3a:	2300      	movne	r3, #0
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	e012      	b.n	8004f66 <HAL_I2C_Init+0x18e>
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	1e58      	subs	r0, r3, #1
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6859      	ldr	r1, [r3, #4]
 8004f48:	460b      	mov	r3, r1
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	440b      	add	r3, r1
 8004f4e:	0099      	lsls	r1, r3, #2
 8004f50:	440b      	add	r3, r1
 8004f52:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f56:	3301      	adds	r3, #1
 8004f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	bf0c      	ite	eq
 8004f60:	2301      	moveq	r3, #1
 8004f62:	2300      	movne	r3, #0
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d001      	beq.n	8004f6e <HAL_I2C_Init+0x196>
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e022      	b.n	8004fb4 <HAL_I2C_Init+0x1dc>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d10e      	bne.n	8004f94 <HAL_I2C_Init+0x1bc>
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	1e58      	subs	r0, r3, #1
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6859      	ldr	r1, [r3, #4]
 8004f7e:	460b      	mov	r3, r1
 8004f80:	005b      	lsls	r3, r3, #1
 8004f82:	440b      	add	r3, r1
 8004f84:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f88:	3301      	adds	r3, #1
 8004f8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f92:	e00f      	b.n	8004fb4 <HAL_I2C_Init+0x1dc>
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	1e58      	subs	r0, r3, #1
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6859      	ldr	r1, [r3, #4]
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	440b      	add	r3, r1
 8004fa2:	0099      	lsls	r1, r3, #2
 8004fa4:	440b      	add	r3, r1
 8004fa6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004faa:	3301      	adds	r3, #1
 8004fac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004fb4:	6879      	ldr	r1, [r7, #4]
 8004fb6:	6809      	ldr	r1, [r1, #0]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	69da      	ldr	r2, [r3, #28]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
 8004fce:	431a      	orrs	r2, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004fe2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	6911      	ldr	r1, [r2, #16]
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	68d2      	ldr	r2, [r2, #12]
 8004fee:	4311      	orrs	r1, r2
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6812      	ldr	r2, [r2, #0]
 8004ff4:	430b      	orrs	r3, r1
 8004ff6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	695a      	ldr	r2, [r3, #20]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	431a      	orrs	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	430a      	orrs	r2, r1
 8005012:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f042 0201 	orr.w	r2, r2, #1
 8005022:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2220      	movs	r2, #32
 800502e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3710      	adds	r7, #16
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	000186a0 	.word	0x000186a0
 8005050:	001e847f 	.word	0x001e847f
 8005054:	003d08ff 	.word	0x003d08ff
 8005058:	431bde83 	.word	0x431bde83
 800505c:	10624dd3 	.word	0x10624dd3

08005060 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b088      	sub	sp, #32
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d101      	bne.n	8005072 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e128      	b.n	80052c4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b00      	cmp	r3, #0
 800507c:	d109      	bne.n	8005092 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a90      	ldr	r2, [pc, #576]	@ (80052cc <HAL_I2S_Init+0x26c>)
 800508a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f7fc fc05 	bl	800189c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2202      	movs	r2, #2
 8005096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	69db      	ldr	r3, [r3, #28]
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	6812      	ldr	r2, [r2, #0]
 80050a4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80050a8:	f023 030f 	bic.w	r3, r3, #15
 80050ac:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2202      	movs	r2, #2
 80050b4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d060      	beq.n	8005180 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d102      	bne.n	80050cc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80050c6:	2310      	movs	r3, #16
 80050c8:	617b      	str	r3, [r7, #20]
 80050ca:	e001      	b.n	80050d0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80050cc:	2320      	movs	r3, #32
 80050ce:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	2b20      	cmp	r3, #32
 80050d6:	d802      	bhi.n	80050de <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	005b      	lsls	r3, r3, #1
 80050dc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80050de:	2001      	movs	r0, #1
 80050e0:	f001 f9e6 	bl	80064b0 <HAL_RCCEx_GetPeriphCLKFreq>
 80050e4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	691b      	ldr	r3, [r3, #16]
 80050ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050ee:	d125      	bne.n	800513c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d010      	beq.n	800511a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8005102:	4613      	mov	r3, r2
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	4413      	add	r3, r2
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	461a      	mov	r2, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	695b      	ldr	r3, [r3, #20]
 8005110:	fbb2 f3f3 	udiv	r3, r2, r3
 8005114:	3305      	adds	r3, #5
 8005116:	613b      	str	r3, [r7, #16]
 8005118:	e01f      	b.n	800515a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	00db      	lsls	r3, r3, #3
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	fbb2 f2f3 	udiv	r2, r2, r3
 8005124:	4613      	mov	r3, r2
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	4413      	add	r3, r2
 800512a:	005b      	lsls	r3, r3, #1
 800512c:	461a      	mov	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	fbb2 f3f3 	udiv	r3, r2, r3
 8005136:	3305      	adds	r3, #5
 8005138:	613b      	str	r3, [r7, #16]
 800513a:	e00e      	b.n	800515a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800513c:	68fa      	ldr	r2, [r7, #12]
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	fbb2 f2f3 	udiv	r2, r2, r3
 8005144:	4613      	mov	r3, r2
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	4413      	add	r3, r2
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	461a      	mov	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	fbb2 f3f3 	udiv	r3, r2, r3
 8005156:	3305      	adds	r3, #5
 8005158:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	4a5c      	ldr	r2, [pc, #368]	@ (80052d0 <HAL_I2S_Init+0x270>)
 800515e:	fba2 2303 	umull	r2, r3, r2, r3
 8005162:	08db      	lsrs	r3, r3, #3
 8005164:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	f003 0301 	and.w	r3, r3, #1
 800516c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800516e:	693a      	ldr	r2, [r7, #16]
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	085b      	lsrs	r3, r3, #1
 8005176:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	021b      	lsls	r3, r3, #8
 800517c:	61bb      	str	r3, [r7, #24]
 800517e:	e003      	b.n	8005188 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005180:	2302      	movs	r3, #2
 8005182:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d902      	bls.n	8005194 <HAL_I2S_Init+0x134>
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	2bff      	cmp	r3, #255	@ 0xff
 8005192:	d907      	bls.n	80051a4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005198:	f043 0210 	orr.w	r2, r3, #16
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e08f      	b.n	80052c4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	691a      	ldr	r2, [r3, #16]
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	ea42 0103 	orr.w	r1, r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	69fa      	ldr	r2, [r7, #28]
 80051b4:	430a      	orrs	r2, r1
 80051b6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	69db      	ldr	r3, [r3, #28]
 80051be:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80051c2:	f023 030f 	bic.w	r3, r3, #15
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	6851      	ldr	r1, [r2, #4]
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	6892      	ldr	r2, [r2, #8]
 80051ce:	4311      	orrs	r1, r2
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	68d2      	ldr	r2, [r2, #12]
 80051d4:	4311      	orrs	r1, r2
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	6992      	ldr	r2, [r2, #24]
 80051da:	430a      	orrs	r2, r1
 80051dc:	431a      	orrs	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051e6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6a1b      	ldr	r3, [r3, #32]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d161      	bne.n	80052b4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	4a38      	ldr	r2, [pc, #224]	@ (80052d4 <HAL_I2S_Init+0x274>)
 80051f4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a37      	ldr	r2, [pc, #220]	@ (80052d8 <HAL_I2S_Init+0x278>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d101      	bne.n	8005204 <HAL_I2S_Init+0x1a4>
 8005200:	4b36      	ldr	r3, [pc, #216]	@ (80052dc <HAL_I2S_Init+0x27c>)
 8005202:	e001      	b.n	8005208 <HAL_I2S_Init+0x1a8>
 8005204:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	6812      	ldr	r2, [r2, #0]
 800520e:	4932      	ldr	r1, [pc, #200]	@ (80052d8 <HAL_I2S_Init+0x278>)
 8005210:	428a      	cmp	r2, r1
 8005212:	d101      	bne.n	8005218 <HAL_I2S_Init+0x1b8>
 8005214:	4a31      	ldr	r2, [pc, #196]	@ (80052dc <HAL_I2S_Init+0x27c>)
 8005216:	e001      	b.n	800521c <HAL_I2S_Init+0x1bc>
 8005218:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800521c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005220:	f023 030f 	bic.w	r3, r3, #15
 8005224:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a2b      	ldr	r2, [pc, #172]	@ (80052d8 <HAL_I2S_Init+0x278>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d101      	bne.n	8005234 <HAL_I2S_Init+0x1d4>
 8005230:	4b2a      	ldr	r3, [pc, #168]	@ (80052dc <HAL_I2S_Init+0x27c>)
 8005232:	e001      	b.n	8005238 <HAL_I2S_Init+0x1d8>
 8005234:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005238:	2202      	movs	r2, #2
 800523a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a25      	ldr	r2, [pc, #148]	@ (80052d8 <HAL_I2S_Init+0x278>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d101      	bne.n	800524a <HAL_I2S_Init+0x1ea>
 8005246:	4b25      	ldr	r3, [pc, #148]	@ (80052dc <HAL_I2S_Init+0x27c>)
 8005248:	e001      	b.n	800524e <HAL_I2S_Init+0x1ee>
 800524a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800524e:	69db      	ldr	r3, [r3, #28]
 8005250:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800525a:	d003      	beq.n	8005264 <HAL_I2S_Init+0x204>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d103      	bne.n	800526c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005264:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005268:	613b      	str	r3, [r7, #16]
 800526a:	e001      	b.n	8005270 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800526c:	2300      	movs	r3, #0
 800526e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800527a:	4313      	orrs	r3, r2
 800527c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005284:	4313      	orrs	r3, r2
 8005286:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	699b      	ldr	r3, [r3, #24]
 800528c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800528e:	4313      	orrs	r3, r2
 8005290:	b29a      	uxth	r2, r3
 8005292:	897b      	ldrh	r3, [r7, #10]
 8005294:	4313      	orrs	r3, r2
 8005296:	b29b      	uxth	r3, r3
 8005298:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800529c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a0d      	ldr	r2, [pc, #52]	@ (80052d8 <HAL_I2S_Init+0x278>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d101      	bne.n	80052ac <HAL_I2S_Init+0x24c>
 80052a8:	4b0c      	ldr	r3, [pc, #48]	@ (80052dc <HAL_I2S_Init+0x27c>)
 80052aa:	e001      	b.n	80052b0 <HAL_I2S_Init+0x250>
 80052ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052b0:	897a      	ldrh	r2, [r7, #10]
 80052b2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2201      	movs	r2, #1
 80052be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80052c2:	2300      	movs	r3, #0
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3720      	adds	r7, #32
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	080053d7 	.word	0x080053d7
 80052d0:	cccccccd 	.word	0xcccccccd
 80052d4:	080054ed 	.word	0x080054ed
 80052d8:	40003800 	.word	0x40003800
 80052dc:	40003400 	.word	0x40003400

080052e0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80052e8:	bf00      	nop
 80052ea:	370c      	adds	r7, #12
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80052fc:	bf00      	nop
 80052fe:	370c      	adds	r7, #12
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr

08005308 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005310:	bf00      	nop
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005328:	881a      	ldrh	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005334:	1c9a      	adds	r2, r3, #2
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800533e:	b29b      	uxth	r3, r3
 8005340:	3b01      	subs	r3, #1
 8005342:	b29a      	uxth	r2, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800534c:	b29b      	uxth	r3, r3
 800534e:	2b00      	cmp	r3, #0
 8005350:	d10e      	bne.n	8005370 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005360:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f7ff ffb8 	bl	80052e0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005370:	bf00      	nop
 8005372:	3708      	adds	r7, #8
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b082      	sub	sp, #8
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68da      	ldr	r2, [r3, #12]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800538a:	b292      	uxth	r2, r2
 800538c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005392:	1c9a      	adds	r2, r3, #2
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800539c:	b29b      	uxth	r3, r3
 800539e:	3b01      	subs	r3, #1
 80053a0:	b29a      	uxth	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80053aa:	b29b      	uxth	r3, r3
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d10e      	bne.n	80053ce <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685a      	ldr	r2, [r3, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80053be:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f7ff ff93 	bl	80052f4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80053ce:	bf00      	nop
 80053d0:	3708      	adds	r7, #8
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}

080053d6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80053d6:	b580      	push	{r7, lr}
 80053d8:	b086      	sub	sp, #24
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	2b04      	cmp	r3, #4
 80053f0:	d13a      	bne.n	8005468 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	f003 0301 	and.w	r3, r3, #1
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d109      	bne.n	8005410 <I2S_IRQHandler+0x3a>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005406:	2b40      	cmp	r3, #64	@ 0x40
 8005408:	d102      	bne.n	8005410 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f7ff ffb4 	bl	8005378 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005416:	2b40      	cmp	r3, #64	@ 0x40
 8005418:	d126      	bne.n	8005468 <I2S_IRQHandler+0x92>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f003 0320 	and.w	r3, r3, #32
 8005424:	2b20      	cmp	r3, #32
 8005426:	d11f      	bne.n	8005468 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005436:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005438:	2300      	movs	r3, #0
 800543a:	613b      	str	r3, [r7, #16]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	613b      	str	r3, [r7, #16]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	613b      	str	r3, [r7, #16]
 800544c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2201      	movs	r2, #1
 8005452:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800545a:	f043 0202 	orr.w	r2, r3, #2
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f7ff ff50 	bl	8005308 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b03      	cmp	r3, #3
 8005472:	d136      	bne.n	80054e2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b02      	cmp	r3, #2
 800547c:	d109      	bne.n	8005492 <I2S_IRQHandler+0xbc>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005488:	2b80      	cmp	r3, #128	@ 0x80
 800548a:	d102      	bne.n	8005492 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f7ff ff45 	bl	800531c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	f003 0308 	and.w	r3, r3, #8
 8005498:	2b08      	cmp	r3, #8
 800549a:	d122      	bne.n	80054e2 <I2S_IRQHandler+0x10c>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	f003 0320 	and.w	r3, r3, #32
 80054a6:	2b20      	cmp	r3, #32
 80054a8:	d11b      	bne.n	80054e2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	685a      	ldr	r2, [r3, #4]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80054b8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80054ba:	2300      	movs	r3, #0
 80054bc:	60fb      	str	r3, [r7, #12]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	60fb      	str	r3, [r7, #12]
 80054c6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054d4:	f043 0204 	orr.w	r2, r3, #4
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f7ff ff13 	bl	8005308 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80054e2:	bf00      	nop
 80054e4:	3718      	adds	r7, #24
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
	...

080054ec <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b088      	sub	sp, #32
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a92      	ldr	r2, [pc, #584]	@ (800574c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d101      	bne.n	800550a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005506:	4b92      	ldr	r3, [pc, #584]	@ (8005750 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005508:	e001      	b.n	800550e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800550a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a8b      	ldr	r2, [pc, #556]	@ (800574c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d101      	bne.n	8005528 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005524:	4b8a      	ldr	r3, [pc, #552]	@ (8005750 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005526:	e001      	b.n	800552c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005528:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005538:	d004      	beq.n	8005544 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	f040 8099 	bne.w	8005676 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	f003 0302 	and.w	r3, r3, #2
 800554a:	2b02      	cmp	r3, #2
 800554c:	d107      	bne.n	800555e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005554:	2b00      	cmp	r3, #0
 8005556:	d002      	beq.n	800555e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 f925 	bl	80057a8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	f003 0301 	and.w	r3, r3, #1
 8005564:	2b01      	cmp	r3, #1
 8005566:	d107      	bne.n	8005578 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800556e:	2b00      	cmp	r3, #0
 8005570:	d002      	beq.n	8005578 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 f9c8 	bl	8005908 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800557e:	2b40      	cmp	r3, #64	@ 0x40
 8005580:	d13a      	bne.n	80055f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	f003 0320 	and.w	r3, r3, #32
 8005588:	2b00      	cmp	r3, #0
 800558a:	d035      	beq.n	80055f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a6e      	ldr	r2, [pc, #440]	@ (800574c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d101      	bne.n	800559a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005596:	4b6e      	ldr	r3, [pc, #440]	@ (8005750 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005598:	e001      	b.n	800559e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800559a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800559e:	685a      	ldr	r2, [r3, #4]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4969      	ldr	r1, [pc, #420]	@ (800574c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80055a6:	428b      	cmp	r3, r1
 80055a8:	d101      	bne.n	80055ae <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80055aa:	4b69      	ldr	r3, [pc, #420]	@ (8005750 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80055ac:	e001      	b.n	80055b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80055ae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80055b2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80055b6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	685a      	ldr	r2, [r3, #4]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80055c6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80055c8:	2300      	movs	r3, #0
 80055ca:	60fb      	str	r3, [r7, #12]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	60fb      	str	r3, [r7, #12]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	60fb      	str	r3, [r7, #12]
 80055dc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ea:	f043 0202 	orr.w	r2, r3, #2
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f7ff fe88 	bl	8005308 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	f003 0308 	and.w	r3, r3, #8
 80055fe:	2b08      	cmp	r3, #8
 8005600:	f040 80c3 	bne.w	800578a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	f003 0320 	and.w	r3, r3, #32
 800560a:	2b00      	cmp	r3, #0
 800560c:	f000 80bd 	beq.w	800578a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685a      	ldr	r2, [r3, #4]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800561e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a49      	ldr	r2, [pc, #292]	@ (800574c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d101      	bne.n	800562e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800562a:	4b49      	ldr	r3, [pc, #292]	@ (8005750 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800562c:	e001      	b.n	8005632 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800562e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005632:	685a      	ldr	r2, [r3, #4]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4944      	ldr	r1, [pc, #272]	@ (800574c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800563a:	428b      	cmp	r3, r1
 800563c:	d101      	bne.n	8005642 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800563e:	4b44      	ldr	r3, [pc, #272]	@ (8005750 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005640:	e001      	b.n	8005646 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005642:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005646:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800564a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800564c:	2300      	movs	r3, #0
 800564e:	60bb      	str	r3, [r7, #8]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	60bb      	str	r3, [r7, #8]
 8005658:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2201      	movs	r2, #1
 800565e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005666:	f043 0204 	orr.w	r2, r3, #4
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f7ff fe4a 	bl	8005308 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005674:	e089      	b.n	800578a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	f003 0302 	and.w	r3, r3, #2
 800567c:	2b02      	cmp	r3, #2
 800567e:	d107      	bne.n	8005690 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005686:	2b00      	cmp	r3, #0
 8005688:	d002      	beq.n	8005690 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 f8be 	bl	800580c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	2b01      	cmp	r3, #1
 8005698:	d107      	bne.n	80056aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d002      	beq.n	80056aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f000 f8fd 	bl	80058a4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056b0:	2b40      	cmp	r3, #64	@ 0x40
 80056b2:	d12f      	bne.n	8005714 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	f003 0320 	and.w	r3, r3, #32
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d02a      	beq.n	8005714 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80056cc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a1e      	ldr	r2, [pc, #120]	@ (800574c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d101      	bne.n	80056dc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80056d8:	4b1d      	ldr	r3, [pc, #116]	@ (8005750 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80056da:	e001      	b.n	80056e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80056dc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80056e0:	685a      	ldr	r2, [r3, #4]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4919      	ldr	r1, [pc, #100]	@ (800574c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80056e8:	428b      	cmp	r3, r1
 80056ea:	d101      	bne.n	80056f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80056ec:	4b18      	ldr	r3, [pc, #96]	@ (8005750 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80056ee:	e001      	b.n	80056f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80056f0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80056f4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80056f8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2201      	movs	r2, #1
 80056fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005706:	f043 0202 	orr.w	r2, r3, #2
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f7ff fdfa 	bl	8005308 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005714:	69bb      	ldr	r3, [r7, #24]
 8005716:	f003 0308 	and.w	r3, r3, #8
 800571a:	2b08      	cmp	r3, #8
 800571c:	d136      	bne.n	800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	f003 0320 	and.w	r3, r3, #32
 8005724:	2b00      	cmp	r3, #0
 8005726:	d031      	beq.n	800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a07      	ldr	r2, [pc, #28]	@ (800574c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d101      	bne.n	8005736 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005732:	4b07      	ldr	r3, [pc, #28]	@ (8005750 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005734:	e001      	b.n	800573a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005736:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4902      	ldr	r1, [pc, #8]	@ (800574c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005742:	428b      	cmp	r3, r1
 8005744:	d106      	bne.n	8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005746:	4b02      	ldr	r3, [pc, #8]	@ (8005750 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005748:	e006      	b.n	8005758 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800574a:	bf00      	nop
 800574c:	40003800 	.word	0x40003800
 8005750:	40003400 	.word	0x40003400
 8005754:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005758:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800575c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	685a      	ldr	r2, [r3, #4]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800576c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2201      	movs	r2, #1
 8005772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800577a:	f043 0204 	orr.w	r2, r3, #4
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f7ff fdc0 	bl	8005308 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005788:	e000      	b.n	800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800578a:	bf00      	nop
}
 800578c:	bf00      	nop
 800578e:	3720      	adds	r7, #32
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800579c:	bf00      	nop
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b082      	sub	sp, #8
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b4:	1c99      	adds	r1, r3, #2
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	6251      	str	r1, [r2, #36]	@ 0x24
 80057ba:	881a      	ldrh	r2, [r3, #0]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	3b01      	subs	r3, #1
 80057ca:	b29a      	uxth	r2, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d113      	bne.n	8005802 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	685a      	ldr	r2, [r3, #4]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80057e8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d106      	bne.n	8005802 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f7ff ffc9 	bl	8005794 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005802:	bf00      	nop
 8005804:	3708      	adds	r7, #8
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
	...

0800580c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005818:	1c99      	adds	r1, r3, #2
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	6251      	str	r1, [r2, #36]	@ 0x24
 800581e:	8819      	ldrh	r1, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a1d      	ldr	r2, [pc, #116]	@ (800589c <I2SEx_TxISR_I2SExt+0x90>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d101      	bne.n	800582e <I2SEx_TxISR_I2SExt+0x22>
 800582a:	4b1d      	ldr	r3, [pc, #116]	@ (80058a0 <I2SEx_TxISR_I2SExt+0x94>)
 800582c:	e001      	b.n	8005832 <I2SEx_TxISR_I2SExt+0x26>
 800582e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005832:	460a      	mov	r2, r1
 8005834:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800583a:	b29b      	uxth	r3, r3
 800583c:	3b01      	subs	r3, #1
 800583e:	b29a      	uxth	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005848:	b29b      	uxth	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d121      	bne.n	8005892 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a12      	ldr	r2, [pc, #72]	@ (800589c <I2SEx_TxISR_I2SExt+0x90>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d101      	bne.n	800585c <I2SEx_TxISR_I2SExt+0x50>
 8005858:	4b11      	ldr	r3, [pc, #68]	@ (80058a0 <I2SEx_TxISR_I2SExt+0x94>)
 800585a:	e001      	b.n	8005860 <I2SEx_TxISR_I2SExt+0x54>
 800585c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005860:	685a      	ldr	r2, [r3, #4]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	490d      	ldr	r1, [pc, #52]	@ (800589c <I2SEx_TxISR_I2SExt+0x90>)
 8005868:	428b      	cmp	r3, r1
 800586a:	d101      	bne.n	8005870 <I2SEx_TxISR_I2SExt+0x64>
 800586c:	4b0c      	ldr	r3, [pc, #48]	@ (80058a0 <I2SEx_TxISR_I2SExt+0x94>)
 800586e:	e001      	b.n	8005874 <I2SEx_TxISR_I2SExt+0x68>
 8005870:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005874:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005878:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800587e:	b29b      	uxth	r3, r3
 8005880:	2b00      	cmp	r3, #0
 8005882:	d106      	bne.n	8005892 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f7ff ff81 	bl	8005794 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005892:	bf00      	nop
 8005894:	3708      	adds	r7, #8
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
 800589a:	bf00      	nop
 800589c:	40003800 	.word	0x40003800
 80058a0:	40003400 	.word	0x40003400

080058a4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68d8      	ldr	r0, [r3, #12]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058b6:	1c99      	adds	r1, r3, #2
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80058bc:	b282      	uxth	r2, r0
 80058be:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	3b01      	subs	r3, #1
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d113      	bne.n	8005900 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	685a      	ldr	r2, [r3, #4]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80058e6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d106      	bne.n	8005900 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f7ff ff4a 	bl	8005794 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005900:	bf00      	nop
 8005902:	3708      	adds	r7, #8
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b082      	sub	sp, #8
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a20      	ldr	r2, [pc, #128]	@ (8005998 <I2SEx_RxISR_I2SExt+0x90>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d101      	bne.n	800591e <I2SEx_RxISR_I2SExt+0x16>
 800591a:	4b20      	ldr	r3, [pc, #128]	@ (800599c <I2SEx_RxISR_I2SExt+0x94>)
 800591c:	e001      	b.n	8005922 <I2SEx_RxISR_I2SExt+0x1a>
 800591e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005922:	68d8      	ldr	r0, [r3, #12]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005928:	1c99      	adds	r1, r3, #2
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800592e:	b282      	uxth	r2, r0
 8005930:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005936:	b29b      	uxth	r3, r3
 8005938:	3b01      	subs	r3, #1
 800593a:	b29a      	uxth	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005944:	b29b      	uxth	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d121      	bne.n	800598e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a12      	ldr	r2, [pc, #72]	@ (8005998 <I2SEx_RxISR_I2SExt+0x90>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d101      	bne.n	8005958 <I2SEx_RxISR_I2SExt+0x50>
 8005954:	4b11      	ldr	r3, [pc, #68]	@ (800599c <I2SEx_RxISR_I2SExt+0x94>)
 8005956:	e001      	b.n	800595c <I2SEx_RxISR_I2SExt+0x54>
 8005958:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800595c:	685a      	ldr	r2, [r3, #4]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	490d      	ldr	r1, [pc, #52]	@ (8005998 <I2SEx_RxISR_I2SExt+0x90>)
 8005964:	428b      	cmp	r3, r1
 8005966:	d101      	bne.n	800596c <I2SEx_RxISR_I2SExt+0x64>
 8005968:	4b0c      	ldr	r3, [pc, #48]	@ (800599c <I2SEx_RxISR_I2SExt+0x94>)
 800596a:	e001      	b.n	8005970 <I2SEx_RxISR_I2SExt+0x68>
 800596c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005970:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005974:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800597a:	b29b      	uxth	r3, r3
 800597c:	2b00      	cmp	r3, #0
 800597e:	d106      	bne.n	800598e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f7ff ff03 	bl	8005794 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800598e:	bf00      	nop
 8005990:	3708      	adds	r7, #8
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	40003800 	.word	0x40003800
 800599c:	40003400 	.word	0x40003400

080059a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b086      	sub	sp, #24
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d101      	bne.n	80059b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e267      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0301 	and.w	r3, r3, #1
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d075      	beq.n	8005aaa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059be:	4b88      	ldr	r3, [pc, #544]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f003 030c 	and.w	r3, r3, #12
 80059c6:	2b04      	cmp	r3, #4
 80059c8:	d00c      	beq.n	80059e4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059ca:	4b85      	ldr	r3, [pc, #532]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059d2:	2b08      	cmp	r3, #8
 80059d4:	d112      	bne.n	80059fc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059d6:	4b82      	ldr	r3, [pc, #520]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059e2:	d10b      	bne.n	80059fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059e4:	4b7e      	ldr	r3, [pc, #504]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d05b      	beq.n	8005aa8 <HAL_RCC_OscConfig+0x108>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d157      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e242      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a04:	d106      	bne.n	8005a14 <HAL_RCC_OscConfig+0x74>
 8005a06:	4b76      	ldr	r3, [pc, #472]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a75      	ldr	r2, [pc, #468]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005a0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a10:	6013      	str	r3, [r2, #0]
 8005a12:	e01d      	b.n	8005a50 <HAL_RCC_OscConfig+0xb0>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a1c:	d10c      	bne.n	8005a38 <HAL_RCC_OscConfig+0x98>
 8005a1e:	4b70      	ldr	r3, [pc, #448]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a6f      	ldr	r2, [pc, #444]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005a24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a28:	6013      	str	r3, [r2, #0]
 8005a2a:	4b6d      	ldr	r3, [pc, #436]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a6c      	ldr	r2, [pc, #432]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a34:	6013      	str	r3, [r2, #0]
 8005a36:	e00b      	b.n	8005a50 <HAL_RCC_OscConfig+0xb0>
 8005a38:	4b69      	ldr	r3, [pc, #420]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a68      	ldr	r2, [pc, #416]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005a3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a42:	6013      	str	r3, [r2, #0]
 8005a44:	4b66      	ldr	r3, [pc, #408]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a65      	ldr	r2, [pc, #404]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005a4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d013      	beq.n	8005a80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a58:	f7fc fa2c 	bl	8001eb4 <HAL_GetTick>
 8005a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a5e:	e008      	b.n	8005a72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a60:	f7fc fa28 	bl	8001eb4 <HAL_GetTick>
 8005a64:	4602      	mov	r2, r0
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	2b64      	cmp	r3, #100	@ 0x64
 8005a6c:	d901      	bls.n	8005a72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e207      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a72:	4b5b      	ldr	r3, [pc, #364]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d0f0      	beq.n	8005a60 <HAL_RCC_OscConfig+0xc0>
 8005a7e:	e014      	b.n	8005aaa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a80:	f7fc fa18 	bl	8001eb4 <HAL_GetTick>
 8005a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a86:	e008      	b.n	8005a9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a88:	f7fc fa14 	bl	8001eb4 <HAL_GetTick>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	1ad3      	subs	r3, r2, r3
 8005a92:	2b64      	cmp	r3, #100	@ 0x64
 8005a94:	d901      	bls.n	8005a9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a96:	2303      	movs	r3, #3
 8005a98:	e1f3      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a9a:	4b51      	ldr	r3, [pc, #324]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1f0      	bne.n	8005a88 <HAL_RCC_OscConfig+0xe8>
 8005aa6:	e000      	b.n	8005aaa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 0302 	and.w	r3, r3, #2
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d063      	beq.n	8005b7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005ab6:	4b4a      	ldr	r3, [pc, #296]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	f003 030c 	and.w	r3, r3, #12
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00b      	beq.n	8005ada <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ac2:	4b47      	ldr	r3, [pc, #284]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005aca:	2b08      	cmp	r3, #8
 8005acc:	d11c      	bne.n	8005b08 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ace:	4b44      	ldr	r3, [pc, #272]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d116      	bne.n	8005b08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ada:	4b41      	ldr	r3, [pc, #260]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d005      	beq.n	8005af2 <HAL_RCC_OscConfig+0x152>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d001      	beq.n	8005af2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e1c7      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005af2:	4b3b      	ldr	r3, [pc, #236]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	00db      	lsls	r3, r3, #3
 8005b00:	4937      	ldr	r1, [pc, #220]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005b02:	4313      	orrs	r3, r2
 8005b04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b06:	e03a      	b.n	8005b7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d020      	beq.n	8005b52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b10:	4b34      	ldr	r3, [pc, #208]	@ (8005be4 <HAL_RCC_OscConfig+0x244>)
 8005b12:	2201      	movs	r2, #1
 8005b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b16:	f7fc f9cd 	bl	8001eb4 <HAL_GetTick>
 8005b1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b1c:	e008      	b.n	8005b30 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b1e:	f7fc f9c9 	bl	8001eb4 <HAL_GetTick>
 8005b22:	4602      	mov	r2, r0
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d901      	bls.n	8005b30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e1a8      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b30:	4b2b      	ldr	r3, [pc, #172]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 0302 	and.w	r3, r3, #2
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d0f0      	beq.n	8005b1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b3c:	4b28      	ldr	r3, [pc, #160]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	00db      	lsls	r3, r3, #3
 8005b4a:	4925      	ldr	r1, [pc, #148]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	600b      	str	r3, [r1, #0]
 8005b50:	e015      	b.n	8005b7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b52:	4b24      	ldr	r3, [pc, #144]	@ (8005be4 <HAL_RCC_OscConfig+0x244>)
 8005b54:	2200      	movs	r2, #0
 8005b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b58:	f7fc f9ac 	bl	8001eb4 <HAL_GetTick>
 8005b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b5e:	e008      	b.n	8005b72 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b60:	f7fc f9a8 	bl	8001eb4 <HAL_GetTick>
 8005b64:	4602      	mov	r2, r0
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	2b02      	cmp	r3, #2
 8005b6c:	d901      	bls.n	8005b72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e187      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b72:	4b1b      	ldr	r3, [pc, #108]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0302 	and.w	r3, r3, #2
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1f0      	bne.n	8005b60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 0308 	and.w	r3, r3, #8
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d036      	beq.n	8005bf8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d016      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b92:	4b15      	ldr	r3, [pc, #84]	@ (8005be8 <HAL_RCC_OscConfig+0x248>)
 8005b94:	2201      	movs	r2, #1
 8005b96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b98:	f7fc f98c 	bl	8001eb4 <HAL_GetTick>
 8005b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b9e:	e008      	b.n	8005bb2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ba0:	f7fc f988 	bl	8001eb4 <HAL_GetTick>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	2b02      	cmp	r3, #2
 8005bac:	d901      	bls.n	8005bb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e167      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8005be0 <HAL_RCC_OscConfig+0x240>)
 8005bb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bb6:	f003 0302 	and.w	r3, r3, #2
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d0f0      	beq.n	8005ba0 <HAL_RCC_OscConfig+0x200>
 8005bbe:	e01b      	b.n	8005bf8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bc0:	4b09      	ldr	r3, [pc, #36]	@ (8005be8 <HAL_RCC_OscConfig+0x248>)
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bc6:	f7fc f975 	bl	8001eb4 <HAL_GetTick>
 8005bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bcc:	e00e      	b.n	8005bec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bce:	f7fc f971 	bl	8001eb4 <HAL_GetTick>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	2b02      	cmp	r3, #2
 8005bda:	d907      	bls.n	8005bec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e150      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
 8005be0:	40023800 	.word	0x40023800
 8005be4:	42470000 	.word	0x42470000
 8005be8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bec:	4b88      	ldr	r3, [pc, #544]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005bee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d1ea      	bne.n	8005bce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0304 	and.w	r3, r3, #4
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f000 8097 	beq.w	8005d34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c06:	2300      	movs	r3, #0
 8005c08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c0a:	4b81      	ldr	r3, [pc, #516]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10f      	bne.n	8005c36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c16:	2300      	movs	r3, #0
 8005c18:	60bb      	str	r3, [r7, #8]
 8005c1a:	4b7d      	ldr	r3, [pc, #500]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c1e:	4a7c      	ldr	r2, [pc, #496]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005c20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c24:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c26:	4b7a      	ldr	r3, [pc, #488]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c2e:	60bb      	str	r3, [r7, #8]
 8005c30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c32:	2301      	movs	r3, #1
 8005c34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c36:	4b77      	ldr	r3, [pc, #476]	@ (8005e14 <HAL_RCC_OscConfig+0x474>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d118      	bne.n	8005c74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c42:	4b74      	ldr	r3, [pc, #464]	@ (8005e14 <HAL_RCC_OscConfig+0x474>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a73      	ldr	r2, [pc, #460]	@ (8005e14 <HAL_RCC_OscConfig+0x474>)
 8005c48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c4e:	f7fc f931 	bl	8001eb4 <HAL_GetTick>
 8005c52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c54:	e008      	b.n	8005c68 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c56:	f7fc f92d 	bl	8001eb4 <HAL_GetTick>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	d901      	bls.n	8005c68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e10c      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c68:	4b6a      	ldr	r3, [pc, #424]	@ (8005e14 <HAL_RCC_OscConfig+0x474>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d0f0      	beq.n	8005c56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d106      	bne.n	8005c8a <HAL_RCC_OscConfig+0x2ea>
 8005c7c:	4b64      	ldr	r3, [pc, #400]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005c7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c80:	4a63      	ldr	r2, [pc, #396]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005c82:	f043 0301 	orr.w	r3, r3, #1
 8005c86:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c88:	e01c      	b.n	8005cc4 <HAL_RCC_OscConfig+0x324>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	2b05      	cmp	r3, #5
 8005c90:	d10c      	bne.n	8005cac <HAL_RCC_OscConfig+0x30c>
 8005c92:	4b5f      	ldr	r3, [pc, #380]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c96:	4a5e      	ldr	r2, [pc, #376]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005c98:	f043 0304 	orr.w	r3, r3, #4
 8005c9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c9e:	4b5c      	ldr	r3, [pc, #368]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005ca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ca2:	4a5b      	ldr	r2, [pc, #364]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005ca4:	f043 0301 	orr.w	r3, r3, #1
 8005ca8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005caa:	e00b      	b.n	8005cc4 <HAL_RCC_OscConfig+0x324>
 8005cac:	4b58      	ldr	r3, [pc, #352]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005cae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cb0:	4a57      	ldr	r2, [pc, #348]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005cb2:	f023 0301 	bic.w	r3, r3, #1
 8005cb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cb8:	4b55      	ldr	r3, [pc, #340]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005cba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cbc:	4a54      	ldr	r2, [pc, #336]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005cbe:	f023 0304 	bic.w	r3, r3, #4
 8005cc2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d015      	beq.n	8005cf8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ccc:	f7fc f8f2 	bl	8001eb4 <HAL_GetTick>
 8005cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cd2:	e00a      	b.n	8005cea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cd4:	f7fc f8ee 	bl	8001eb4 <HAL_GetTick>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d901      	bls.n	8005cea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e0cb      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cea:	4b49      	ldr	r3, [pc, #292]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cee:	f003 0302 	and.w	r3, r3, #2
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d0ee      	beq.n	8005cd4 <HAL_RCC_OscConfig+0x334>
 8005cf6:	e014      	b.n	8005d22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cf8:	f7fc f8dc 	bl	8001eb4 <HAL_GetTick>
 8005cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cfe:	e00a      	b.n	8005d16 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d00:	f7fc f8d8 	bl	8001eb4 <HAL_GetTick>
 8005d04:	4602      	mov	r2, r0
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e0b5      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d16:	4b3e      	ldr	r3, [pc, #248]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1ee      	bne.n	8005d00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d22:	7dfb      	ldrb	r3, [r7, #23]
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d105      	bne.n	8005d34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d28:	4b39      	ldr	r3, [pc, #228]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d2c:	4a38      	ldr	r2, [pc, #224]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005d2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d32:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	699b      	ldr	r3, [r3, #24]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	f000 80a1 	beq.w	8005e80 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d3e:	4b34      	ldr	r3, [pc, #208]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	f003 030c 	and.w	r3, r3, #12
 8005d46:	2b08      	cmp	r3, #8
 8005d48:	d05c      	beq.n	8005e04 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	699b      	ldr	r3, [r3, #24]
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d141      	bne.n	8005dd6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d52:	4b31      	ldr	r3, [pc, #196]	@ (8005e18 <HAL_RCC_OscConfig+0x478>)
 8005d54:	2200      	movs	r2, #0
 8005d56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d58:	f7fc f8ac 	bl	8001eb4 <HAL_GetTick>
 8005d5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d5e:	e008      	b.n	8005d72 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d60:	f7fc f8a8 	bl	8001eb4 <HAL_GetTick>
 8005d64:	4602      	mov	r2, r0
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	1ad3      	subs	r3, r2, r3
 8005d6a:	2b02      	cmp	r3, #2
 8005d6c:	d901      	bls.n	8005d72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	e087      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d72:	4b27      	ldr	r3, [pc, #156]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1f0      	bne.n	8005d60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	69da      	ldr	r2, [r3, #28]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	431a      	orrs	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d8c:	019b      	lsls	r3, r3, #6
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d94:	085b      	lsrs	r3, r3, #1
 8005d96:	3b01      	subs	r3, #1
 8005d98:	041b      	lsls	r3, r3, #16
 8005d9a:	431a      	orrs	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da0:	061b      	lsls	r3, r3, #24
 8005da2:	491b      	ldr	r1, [pc, #108]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005da4:	4313      	orrs	r3, r2
 8005da6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005da8:	4b1b      	ldr	r3, [pc, #108]	@ (8005e18 <HAL_RCC_OscConfig+0x478>)
 8005daa:	2201      	movs	r2, #1
 8005dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dae:	f7fc f881 	bl	8001eb4 <HAL_GetTick>
 8005db2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005db4:	e008      	b.n	8005dc8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005db6:	f7fc f87d 	bl	8001eb4 <HAL_GetTick>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	1ad3      	subs	r3, r2, r3
 8005dc0:	2b02      	cmp	r3, #2
 8005dc2:	d901      	bls.n	8005dc8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e05c      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dc8:	4b11      	ldr	r3, [pc, #68]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d0f0      	beq.n	8005db6 <HAL_RCC_OscConfig+0x416>
 8005dd4:	e054      	b.n	8005e80 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dd6:	4b10      	ldr	r3, [pc, #64]	@ (8005e18 <HAL_RCC_OscConfig+0x478>)
 8005dd8:	2200      	movs	r2, #0
 8005dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ddc:	f7fc f86a 	bl	8001eb4 <HAL_GetTick>
 8005de0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005de2:	e008      	b.n	8005df6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005de4:	f7fc f866 	bl	8001eb4 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d901      	bls.n	8005df6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e045      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005df6:	4b06      	ldr	r3, [pc, #24]	@ (8005e10 <HAL_RCC_OscConfig+0x470>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1f0      	bne.n	8005de4 <HAL_RCC_OscConfig+0x444>
 8005e02:	e03d      	b.n	8005e80 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d107      	bne.n	8005e1c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e038      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
 8005e10:	40023800 	.word	0x40023800
 8005e14:	40007000 	.word	0x40007000
 8005e18:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8005e8c <HAL_RCC_OscConfig+0x4ec>)
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	699b      	ldr	r3, [r3, #24]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d028      	beq.n	8005e7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d121      	bne.n	8005e7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d11a      	bne.n	8005e7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e52:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d111      	bne.n	8005e7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e62:	085b      	lsrs	r3, r3, #1
 8005e64:	3b01      	subs	r3, #1
 8005e66:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d107      	bne.n	8005e7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e76:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d001      	beq.n	8005e80 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e000      	b.n	8005e82 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3718      	adds	r7, #24
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	40023800 	.word	0x40023800

08005e90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d101      	bne.n	8005ea4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e0cc      	b.n	800603e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ea4:	4b68      	ldr	r3, [pc, #416]	@ (8006048 <HAL_RCC_ClockConfig+0x1b8>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 0307 	and.w	r3, r3, #7
 8005eac:	683a      	ldr	r2, [r7, #0]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d90c      	bls.n	8005ecc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eb2:	4b65      	ldr	r3, [pc, #404]	@ (8006048 <HAL_RCC_ClockConfig+0x1b8>)
 8005eb4:	683a      	ldr	r2, [r7, #0]
 8005eb6:	b2d2      	uxtb	r2, r2
 8005eb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eba:	4b63      	ldr	r3, [pc, #396]	@ (8006048 <HAL_RCC_ClockConfig+0x1b8>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 0307 	and.w	r3, r3, #7
 8005ec2:	683a      	ldr	r2, [r7, #0]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d001      	beq.n	8005ecc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e0b8      	b.n	800603e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0302 	and.w	r3, r3, #2
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d020      	beq.n	8005f1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0304 	and.w	r3, r3, #4
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d005      	beq.n	8005ef0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ee4:	4b59      	ldr	r3, [pc, #356]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	4a58      	ldr	r2, [pc, #352]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005eea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005eee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0308 	and.w	r3, r3, #8
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d005      	beq.n	8005f08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005efc:	4b53      	ldr	r3, [pc, #332]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	4a52      	ldr	r2, [pc, #328]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005f02:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005f06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f08:	4b50      	ldr	r3, [pc, #320]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	494d      	ldr	r1, [pc, #308]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005f16:	4313      	orrs	r3, r2
 8005f18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0301 	and.w	r3, r3, #1
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d044      	beq.n	8005fb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d107      	bne.n	8005f3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f2e:	4b47      	ldr	r3, [pc, #284]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d119      	bne.n	8005f6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e07f      	b.n	800603e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	2b02      	cmp	r3, #2
 8005f44:	d003      	beq.n	8005f4e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f4a:	2b03      	cmp	r3, #3
 8005f4c:	d107      	bne.n	8005f5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f4e:	4b3f      	ldr	r3, [pc, #252]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d109      	bne.n	8005f6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e06f      	b.n	800603e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f5e:	4b3b      	ldr	r3, [pc, #236]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 0302 	and.w	r3, r3, #2
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d101      	bne.n	8005f6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e067      	b.n	800603e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f6e:	4b37      	ldr	r3, [pc, #220]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f023 0203 	bic.w	r2, r3, #3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	4934      	ldr	r1, [pc, #208]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f80:	f7fb ff98 	bl	8001eb4 <HAL_GetTick>
 8005f84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f86:	e00a      	b.n	8005f9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f88:	f7fb ff94 	bl	8001eb4 <HAL_GetTick>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d901      	bls.n	8005f9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e04f      	b.n	800603e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f9e:	4b2b      	ldr	r3, [pc, #172]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	f003 020c 	and.w	r2, r3, #12
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d1eb      	bne.n	8005f88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fb0:	4b25      	ldr	r3, [pc, #148]	@ (8006048 <HAL_RCC_ClockConfig+0x1b8>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0307 	and.w	r3, r3, #7
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d20c      	bcs.n	8005fd8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fbe:	4b22      	ldr	r3, [pc, #136]	@ (8006048 <HAL_RCC_ClockConfig+0x1b8>)
 8005fc0:	683a      	ldr	r2, [r7, #0]
 8005fc2:	b2d2      	uxtb	r2, r2
 8005fc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fc6:	4b20      	ldr	r3, [pc, #128]	@ (8006048 <HAL_RCC_ClockConfig+0x1b8>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 0307 	and.w	r3, r3, #7
 8005fce:	683a      	ldr	r2, [r7, #0]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d001      	beq.n	8005fd8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e032      	b.n	800603e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 0304 	and.w	r3, r3, #4
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d008      	beq.n	8005ff6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fe4:	4b19      	ldr	r3, [pc, #100]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	4916      	ldr	r1, [pc, #88]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 0308 	and.w	r3, r3, #8
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d009      	beq.n	8006016 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006002:	4b12      	ldr	r3, [pc, #72]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	00db      	lsls	r3, r3, #3
 8006010:	490e      	ldr	r1, [pc, #56]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 8006012:	4313      	orrs	r3, r2
 8006014:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006016:	f000 f821 	bl	800605c <HAL_RCC_GetSysClockFreq>
 800601a:	4602      	mov	r2, r0
 800601c:	4b0b      	ldr	r3, [pc, #44]	@ (800604c <HAL_RCC_ClockConfig+0x1bc>)
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	091b      	lsrs	r3, r3, #4
 8006022:	f003 030f 	and.w	r3, r3, #15
 8006026:	490a      	ldr	r1, [pc, #40]	@ (8006050 <HAL_RCC_ClockConfig+0x1c0>)
 8006028:	5ccb      	ldrb	r3, [r1, r3]
 800602a:	fa22 f303 	lsr.w	r3, r2, r3
 800602e:	4a09      	ldr	r2, [pc, #36]	@ (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8006030:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006032:	4b09      	ldr	r3, [pc, #36]	@ (8006058 <HAL_RCC_ClockConfig+0x1c8>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4618      	mov	r0, r3
 8006038:	f7fb fef8 	bl	8001e2c <HAL_InitTick>

  return HAL_OK;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	3710      	adds	r7, #16
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	40023c00 	.word	0x40023c00
 800604c:	40023800 	.word	0x40023800
 8006050:	0800c924 	.word	0x0800c924
 8006054:	20000000 	.word	0x20000000
 8006058:	20000004 	.word	0x20000004

0800605c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800605c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006060:	b094      	sub	sp, #80	@ 0x50
 8006062:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006064:	2300      	movs	r3, #0
 8006066:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006068:	2300      	movs	r3, #0
 800606a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800606c:	2300      	movs	r3, #0
 800606e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006070:	2300      	movs	r3, #0
 8006072:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006074:	4b79      	ldr	r3, [pc, #484]	@ (800625c <HAL_RCC_GetSysClockFreq+0x200>)
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	f003 030c 	and.w	r3, r3, #12
 800607c:	2b08      	cmp	r3, #8
 800607e:	d00d      	beq.n	800609c <HAL_RCC_GetSysClockFreq+0x40>
 8006080:	2b08      	cmp	r3, #8
 8006082:	f200 80e1 	bhi.w	8006248 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006086:	2b00      	cmp	r3, #0
 8006088:	d002      	beq.n	8006090 <HAL_RCC_GetSysClockFreq+0x34>
 800608a:	2b04      	cmp	r3, #4
 800608c:	d003      	beq.n	8006096 <HAL_RCC_GetSysClockFreq+0x3a>
 800608e:	e0db      	b.n	8006248 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006090:	4b73      	ldr	r3, [pc, #460]	@ (8006260 <HAL_RCC_GetSysClockFreq+0x204>)
 8006092:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006094:	e0db      	b.n	800624e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006096:	4b73      	ldr	r3, [pc, #460]	@ (8006264 <HAL_RCC_GetSysClockFreq+0x208>)
 8006098:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800609a:	e0d8      	b.n	800624e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800609c:	4b6f      	ldr	r3, [pc, #444]	@ (800625c <HAL_RCC_GetSysClockFreq+0x200>)
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060a4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060a6:	4b6d      	ldr	r3, [pc, #436]	@ (800625c <HAL_RCC_GetSysClockFreq+0x200>)
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d063      	beq.n	800617a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060b2:	4b6a      	ldr	r3, [pc, #424]	@ (800625c <HAL_RCC_GetSysClockFreq+0x200>)
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	099b      	lsrs	r3, r3, #6
 80060b8:	2200      	movs	r2, #0
 80060ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80060be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80060c6:	2300      	movs	r3, #0
 80060c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80060ce:	4622      	mov	r2, r4
 80060d0:	462b      	mov	r3, r5
 80060d2:	f04f 0000 	mov.w	r0, #0
 80060d6:	f04f 0100 	mov.w	r1, #0
 80060da:	0159      	lsls	r1, r3, #5
 80060dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060e0:	0150      	lsls	r0, r2, #5
 80060e2:	4602      	mov	r2, r0
 80060e4:	460b      	mov	r3, r1
 80060e6:	4621      	mov	r1, r4
 80060e8:	1a51      	subs	r1, r2, r1
 80060ea:	6139      	str	r1, [r7, #16]
 80060ec:	4629      	mov	r1, r5
 80060ee:	eb63 0301 	sbc.w	r3, r3, r1
 80060f2:	617b      	str	r3, [r7, #20]
 80060f4:	f04f 0200 	mov.w	r2, #0
 80060f8:	f04f 0300 	mov.w	r3, #0
 80060fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006100:	4659      	mov	r1, fp
 8006102:	018b      	lsls	r3, r1, #6
 8006104:	4651      	mov	r1, sl
 8006106:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800610a:	4651      	mov	r1, sl
 800610c:	018a      	lsls	r2, r1, #6
 800610e:	4651      	mov	r1, sl
 8006110:	ebb2 0801 	subs.w	r8, r2, r1
 8006114:	4659      	mov	r1, fp
 8006116:	eb63 0901 	sbc.w	r9, r3, r1
 800611a:	f04f 0200 	mov.w	r2, #0
 800611e:	f04f 0300 	mov.w	r3, #0
 8006122:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006126:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800612a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800612e:	4690      	mov	r8, r2
 8006130:	4699      	mov	r9, r3
 8006132:	4623      	mov	r3, r4
 8006134:	eb18 0303 	adds.w	r3, r8, r3
 8006138:	60bb      	str	r3, [r7, #8]
 800613a:	462b      	mov	r3, r5
 800613c:	eb49 0303 	adc.w	r3, r9, r3
 8006140:	60fb      	str	r3, [r7, #12]
 8006142:	f04f 0200 	mov.w	r2, #0
 8006146:	f04f 0300 	mov.w	r3, #0
 800614a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800614e:	4629      	mov	r1, r5
 8006150:	024b      	lsls	r3, r1, #9
 8006152:	4621      	mov	r1, r4
 8006154:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006158:	4621      	mov	r1, r4
 800615a:	024a      	lsls	r2, r1, #9
 800615c:	4610      	mov	r0, r2
 800615e:	4619      	mov	r1, r3
 8006160:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006162:	2200      	movs	r2, #0
 8006164:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006166:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006168:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800616c:	f7fa fd24 	bl	8000bb8 <__aeabi_uldivmod>
 8006170:	4602      	mov	r2, r0
 8006172:	460b      	mov	r3, r1
 8006174:	4613      	mov	r3, r2
 8006176:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006178:	e058      	b.n	800622c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800617a:	4b38      	ldr	r3, [pc, #224]	@ (800625c <HAL_RCC_GetSysClockFreq+0x200>)
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	099b      	lsrs	r3, r3, #6
 8006180:	2200      	movs	r2, #0
 8006182:	4618      	mov	r0, r3
 8006184:	4611      	mov	r1, r2
 8006186:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800618a:	623b      	str	r3, [r7, #32]
 800618c:	2300      	movs	r3, #0
 800618e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006190:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006194:	4642      	mov	r2, r8
 8006196:	464b      	mov	r3, r9
 8006198:	f04f 0000 	mov.w	r0, #0
 800619c:	f04f 0100 	mov.w	r1, #0
 80061a0:	0159      	lsls	r1, r3, #5
 80061a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061a6:	0150      	lsls	r0, r2, #5
 80061a8:	4602      	mov	r2, r0
 80061aa:	460b      	mov	r3, r1
 80061ac:	4641      	mov	r1, r8
 80061ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80061b2:	4649      	mov	r1, r9
 80061b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80061b8:	f04f 0200 	mov.w	r2, #0
 80061bc:	f04f 0300 	mov.w	r3, #0
 80061c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80061c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80061c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80061cc:	ebb2 040a 	subs.w	r4, r2, sl
 80061d0:	eb63 050b 	sbc.w	r5, r3, fp
 80061d4:	f04f 0200 	mov.w	r2, #0
 80061d8:	f04f 0300 	mov.w	r3, #0
 80061dc:	00eb      	lsls	r3, r5, #3
 80061de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061e2:	00e2      	lsls	r2, r4, #3
 80061e4:	4614      	mov	r4, r2
 80061e6:	461d      	mov	r5, r3
 80061e8:	4643      	mov	r3, r8
 80061ea:	18e3      	adds	r3, r4, r3
 80061ec:	603b      	str	r3, [r7, #0]
 80061ee:	464b      	mov	r3, r9
 80061f0:	eb45 0303 	adc.w	r3, r5, r3
 80061f4:	607b      	str	r3, [r7, #4]
 80061f6:	f04f 0200 	mov.w	r2, #0
 80061fa:	f04f 0300 	mov.w	r3, #0
 80061fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006202:	4629      	mov	r1, r5
 8006204:	028b      	lsls	r3, r1, #10
 8006206:	4621      	mov	r1, r4
 8006208:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800620c:	4621      	mov	r1, r4
 800620e:	028a      	lsls	r2, r1, #10
 8006210:	4610      	mov	r0, r2
 8006212:	4619      	mov	r1, r3
 8006214:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006216:	2200      	movs	r2, #0
 8006218:	61bb      	str	r3, [r7, #24]
 800621a:	61fa      	str	r2, [r7, #28]
 800621c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006220:	f7fa fcca 	bl	8000bb8 <__aeabi_uldivmod>
 8006224:	4602      	mov	r2, r0
 8006226:	460b      	mov	r3, r1
 8006228:	4613      	mov	r3, r2
 800622a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800622c:	4b0b      	ldr	r3, [pc, #44]	@ (800625c <HAL_RCC_GetSysClockFreq+0x200>)
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	0c1b      	lsrs	r3, r3, #16
 8006232:	f003 0303 	and.w	r3, r3, #3
 8006236:	3301      	adds	r3, #1
 8006238:	005b      	lsls	r3, r3, #1
 800623a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800623c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800623e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006240:	fbb2 f3f3 	udiv	r3, r2, r3
 8006244:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006246:	e002      	b.n	800624e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006248:	4b05      	ldr	r3, [pc, #20]	@ (8006260 <HAL_RCC_GetSysClockFreq+0x204>)
 800624a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800624c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800624e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006250:	4618      	mov	r0, r3
 8006252:	3750      	adds	r7, #80	@ 0x50
 8006254:	46bd      	mov	sp, r7
 8006256:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800625a:	bf00      	nop
 800625c:	40023800 	.word	0x40023800
 8006260:	00f42400 	.word	0x00f42400
 8006264:	007a1200 	.word	0x007a1200

08006268 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006268:	b480      	push	{r7}
 800626a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800626c:	4b03      	ldr	r3, [pc, #12]	@ (800627c <HAL_RCC_GetHCLKFreq+0x14>)
 800626e:	681b      	ldr	r3, [r3, #0]
}
 8006270:	4618      	mov	r0, r3
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr
 800627a:	bf00      	nop
 800627c:	20000000 	.word	0x20000000

08006280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006284:	f7ff fff0 	bl	8006268 <HAL_RCC_GetHCLKFreq>
 8006288:	4602      	mov	r2, r0
 800628a:	4b05      	ldr	r3, [pc, #20]	@ (80062a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	0a9b      	lsrs	r3, r3, #10
 8006290:	f003 0307 	and.w	r3, r3, #7
 8006294:	4903      	ldr	r1, [pc, #12]	@ (80062a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006296:	5ccb      	ldrb	r3, [r1, r3]
 8006298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800629c:	4618      	mov	r0, r3
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	40023800 	.word	0x40023800
 80062a4:	0800c934 	.word	0x0800c934

080062a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80062ac:	f7ff ffdc 	bl	8006268 <HAL_RCC_GetHCLKFreq>
 80062b0:	4602      	mov	r2, r0
 80062b2:	4b05      	ldr	r3, [pc, #20]	@ (80062c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	0b5b      	lsrs	r3, r3, #13
 80062b8:	f003 0307 	and.w	r3, r3, #7
 80062bc:	4903      	ldr	r1, [pc, #12]	@ (80062cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80062be:	5ccb      	ldrb	r3, [r1, r3]
 80062c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	40023800 	.word	0x40023800
 80062cc:	0800c934 	.word	0x0800c934

080062d0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b086      	sub	sp, #24
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062d8:	2300      	movs	r3, #0
 80062da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80062dc:	2300      	movs	r3, #0
 80062de:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 0301 	and.w	r3, r3, #1
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d105      	bne.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d038      	beq.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80062f8:	4b68      	ldr	r3, [pc, #416]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80062fa:	2200      	movs	r2, #0
 80062fc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80062fe:	f7fb fdd9 	bl	8001eb4 <HAL_GetTick>
 8006302:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006304:	e008      	b.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006306:	f7fb fdd5 	bl	8001eb4 <HAL_GetTick>
 800630a:	4602      	mov	r2, r0
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	1ad3      	subs	r3, r2, r3
 8006310:	2b02      	cmp	r3, #2
 8006312:	d901      	bls.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006314:	2303      	movs	r3, #3
 8006316:	e0bd      	b.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006318:	4b61      	ldr	r3, [pc, #388]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006320:	2b00      	cmp	r3, #0
 8006322:	d1f0      	bne.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	685a      	ldr	r2, [r3, #4]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	019b      	lsls	r3, r3, #6
 800632e:	431a      	orrs	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	071b      	lsls	r3, r3, #28
 8006336:	495a      	ldr	r1, [pc, #360]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006338:	4313      	orrs	r3, r2
 800633a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800633e:	4b57      	ldr	r3, [pc, #348]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006340:	2201      	movs	r2, #1
 8006342:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006344:	f7fb fdb6 	bl	8001eb4 <HAL_GetTick>
 8006348:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800634a:	e008      	b.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800634c:	f7fb fdb2 	bl	8001eb4 <HAL_GetTick>
 8006350:	4602      	mov	r2, r0
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	2b02      	cmp	r3, #2
 8006358:	d901      	bls.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800635a:	2303      	movs	r3, #3
 800635c:	e09a      	b.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800635e:	4b50      	ldr	r3, [pc, #320]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d0f0      	beq.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 0302 	and.w	r3, r3, #2
 8006372:	2b00      	cmp	r3, #0
 8006374:	f000 8083 	beq.w	800647e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006378:	2300      	movs	r3, #0
 800637a:	60fb      	str	r3, [r7, #12]
 800637c:	4b48      	ldr	r3, [pc, #288]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800637e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006380:	4a47      	ldr	r2, [pc, #284]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006386:	6413      	str	r3, [r2, #64]	@ 0x40
 8006388:	4b45      	ldr	r3, [pc, #276]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800638a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800638c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006390:	60fb      	str	r3, [r7, #12]
 8006392:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006394:	4b43      	ldr	r3, [pc, #268]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a42      	ldr	r2, [pc, #264]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800639a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800639e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80063a0:	f7fb fd88 	bl	8001eb4 <HAL_GetTick>
 80063a4:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80063a6:	e008      	b.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063a8:	f7fb fd84 	bl	8001eb4 <HAL_GetTick>
 80063ac:	4602      	mov	r2, r0
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d901      	bls.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e06c      	b.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80063ba:	4b3a      	ldr	r3, [pc, #232]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d0f0      	beq.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80063c6:	4b36      	ldr	r3, [pc, #216]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063ce:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d02f      	beq.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d028      	beq.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80063e4:	4b2e      	ldr	r3, [pc, #184]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063ec:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80063ee:	4b2e      	ldr	r3, [pc, #184]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80063f0:	2201      	movs	r2, #1
 80063f2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80063f4:	4b2c      	ldr	r3, [pc, #176]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80063f6:	2200      	movs	r2, #0
 80063f8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80063fa:	4a29      	ldr	r2, [pc, #164]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006400:	4b27      	ldr	r3, [pc, #156]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006402:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006404:	f003 0301 	and.w	r3, r3, #1
 8006408:	2b01      	cmp	r3, #1
 800640a:	d114      	bne.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800640c:	f7fb fd52 	bl	8001eb4 <HAL_GetTick>
 8006410:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006412:	e00a      	b.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006414:	f7fb fd4e 	bl	8001eb4 <HAL_GetTick>
 8006418:	4602      	mov	r2, r0
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006422:	4293      	cmp	r3, r2
 8006424:	d901      	bls.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8006426:	2303      	movs	r3, #3
 8006428:	e034      	b.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800642a:	4b1d      	ldr	r3, [pc, #116]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800642c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800642e:	f003 0302 	and.w	r3, r3, #2
 8006432:	2b00      	cmp	r3, #0
 8006434:	d0ee      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	691b      	ldr	r3, [r3, #16]
 800643a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800643e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006442:	d10d      	bne.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8006444:	4b16      	ldr	r3, [pc, #88]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006454:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006458:	4911      	ldr	r1, [pc, #68]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800645a:	4313      	orrs	r3, r2
 800645c:	608b      	str	r3, [r1, #8]
 800645e:	e005      	b.n	800646c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8006460:	4b0f      	ldr	r3, [pc, #60]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	4a0e      	ldr	r2, [pc, #56]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006466:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800646a:	6093      	str	r3, [r2, #8]
 800646c:	4b0c      	ldr	r3, [pc, #48]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800646e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	691b      	ldr	r3, [r3, #16]
 8006474:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006478:	4909      	ldr	r1, [pc, #36]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800647a:	4313      	orrs	r3, r2
 800647c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 0308 	and.w	r3, r3, #8
 8006486:	2b00      	cmp	r3, #0
 8006488:	d003      	beq.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	7d1a      	ldrb	r2, [r3, #20]
 800648e:	4b07      	ldr	r3, [pc, #28]	@ (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8006490:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3718      	adds	r7, #24
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}
 800649c:	42470068 	.word	0x42470068
 80064a0:	40023800 	.word	0x40023800
 80064a4:	40007000 	.word	0x40007000
 80064a8:	42470e40 	.word	0x42470e40
 80064ac:	424711e0 	.word	0x424711e0

080064b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b087      	sub	sp, #28
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80064b8:	2300      	movs	r3, #0
 80064ba:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80064bc:	2300      	movs	r3, #0
 80064be:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80064c0:	2300      	movs	r3, #0
 80064c2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80064c4:	2300      	movs	r3, #0
 80064c6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d141      	bne.n	8006552 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80064ce:	4b25      	ldr	r3, [pc, #148]	@ (8006564 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80064d6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d006      	beq.n	80064ec <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80064e4:	d131      	bne.n	800654a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80064e6:	4b20      	ldr	r3, [pc, #128]	@ (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80064e8:	617b      	str	r3, [r7, #20]
          break;
 80064ea:	e031      	b.n	8006550 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80064ec:	4b1d      	ldr	r3, [pc, #116]	@ (8006564 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064f8:	d109      	bne.n	800650e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80064fa:	4b1a      	ldr	r3, [pc, #104]	@ (8006564 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80064fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006500:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006504:	4a19      	ldr	r2, [pc, #100]	@ (800656c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8006506:	fbb2 f3f3 	udiv	r3, r2, r3
 800650a:	613b      	str	r3, [r7, #16]
 800650c:	e008      	b.n	8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800650e:	4b15      	ldr	r3, [pc, #84]	@ (8006564 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006510:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006514:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006518:	4a15      	ldr	r2, [pc, #84]	@ (8006570 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 800651a:	fbb2 f3f3 	udiv	r3, r2, r3
 800651e:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006520:	4b10      	ldr	r3, [pc, #64]	@ (8006564 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006522:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006526:	099b      	lsrs	r3, r3, #6
 8006528:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	fb02 f303 	mul.w	r3, r2, r3
 8006532:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006534:	4b0b      	ldr	r3, [pc, #44]	@ (8006564 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006536:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800653a:	0f1b      	lsrs	r3, r3, #28
 800653c:	f003 0307 	and.w	r3, r3, #7
 8006540:	68ba      	ldr	r2, [r7, #8]
 8006542:	fbb2 f3f3 	udiv	r3, r2, r3
 8006546:	617b      	str	r3, [r7, #20]
          break;
 8006548:	e002      	b.n	8006550 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800654a:	2300      	movs	r3, #0
 800654c:	617b      	str	r3, [r7, #20]
          break;
 800654e:	bf00      	nop
        }
      }
      break;
 8006550:	e000      	b.n	8006554 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8006552:	bf00      	nop
    }
  }
  return frequency;
 8006554:	697b      	ldr	r3, [r7, #20]
}
 8006556:	4618      	mov	r0, r3
 8006558:	371c      	adds	r7, #28
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	40023800 	.word	0x40023800
 8006568:	00bb8000 	.word	0x00bb8000
 800656c:	007a1200 	.word	0x007a1200
 8006570:	00f42400 	.word	0x00f42400

08006574 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d101      	bne.n	8006586 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e07b      	b.n	800667e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658a:	2b00      	cmp	r3, #0
 800658c:	d108      	bne.n	80065a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006596:	d009      	beq.n	80065ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	61da      	str	r2, [r3, #28]
 800659e:	e005      	b.n	80065ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d106      	bne.n	80065cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f7fb f9fc 	bl	80019c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2202      	movs	r2, #2
 80065d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065e2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80065f4:	431a      	orrs	r2, r3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065fe:	431a      	orrs	r2, r3
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	691b      	ldr	r3, [r3, #16]
 8006604:	f003 0302 	and.w	r3, r3, #2
 8006608:	431a      	orrs	r2, r3
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	695b      	ldr	r3, [r3, #20]
 800660e:	f003 0301 	and.w	r3, r3, #1
 8006612:	431a      	orrs	r2, r3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	699b      	ldr	r3, [r3, #24]
 8006618:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800661c:	431a      	orrs	r2, r3
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	69db      	ldr	r3, [r3, #28]
 8006622:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006626:	431a      	orrs	r2, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6a1b      	ldr	r3, [r3, #32]
 800662c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006630:	ea42 0103 	orr.w	r1, r2, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006638:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	430a      	orrs	r2, r1
 8006642:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	699b      	ldr	r3, [r3, #24]
 8006648:	0c1b      	lsrs	r3, r3, #16
 800664a:	f003 0104 	and.w	r1, r3, #4
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006652:	f003 0210 	and.w	r2, r3, #16
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	430a      	orrs	r2, r1
 800665c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	69da      	ldr	r2, [r3, #28]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800666c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800667c:	2300      	movs	r3, #0
}
 800667e:	4618      	mov	r0, r3
 8006680:	3708      	adds	r7, #8
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}

08006686 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006686:	b580      	push	{r7, lr}
 8006688:	b086      	sub	sp, #24
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
 800668e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d101      	bne.n	800669a <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	e097      	b.n	80067ca <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d106      	bne.n	80066b4 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f7fb f9d0 	bl	8001a54 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2202      	movs	r2, #2
 80066b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	6812      	ldr	r2, [r2, #0]
 80066c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066ca:	f023 0307 	bic.w	r3, r3, #7
 80066ce:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	3304      	adds	r3, #4
 80066d8:	4619      	mov	r1, r3
 80066da:	4610      	mov	r0, r2
 80066dc:	f000 f908 	bl	80068f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	699b      	ldr	r3, [r3, #24]
 80066ee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	697a      	ldr	r2, [r7, #20]
 80066fe:	4313      	orrs	r3, r2
 8006700:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006708:	f023 0303 	bic.w	r3, r3, #3
 800670c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	689a      	ldr	r2, [r3, #8]
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	699b      	ldr	r3, [r3, #24]
 8006716:	021b      	lsls	r3, r3, #8
 8006718:	4313      	orrs	r3, r2
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	4313      	orrs	r3, r2
 800671e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006726:	f023 030c 	bic.w	r3, r3, #12
 800672a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006732:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006736:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	68da      	ldr	r2, [r3, #12]
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	69db      	ldr	r3, [r3, #28]
 8006740:	021b      	lsls	r3, r3, #8
 8006742:	4313      	orrs	r3, r2
 8006744:	693a      	ldr	r2, [r7, #16]
 8006746:	4313      	orrs	r3, r2
 8006748:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	011a      	lsls	r2, r3, #4
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	6a1b      	ldr	r3, [r3, #32]
 8006754:	031b      	lsls	r3, r3, #12
 8006756:	4313      	orrs	r3, r2
 8006758:	693a      	ldr	r2, [r7, #16]
 800675a:	4313      	orrs	r3, r2
 800675c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006764:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800676c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	685a      	ldr	r2, [r3, #4]
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	695b      	ldr	r3, [r3, #20]
 8006776:	011b      	lsls	r3, r3, #4
 8006778:	4313      	orrs	r3, r2
 800677a:	68fa      	ldr	r2, [r7, #12]
 800677c:	4313      	orrs	r3, r2
 800677e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	697a      	ldr	r2, [r7, #20]
 8006786:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	68fa      	ldr	r2, [r7, #12]
 8006796:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3718      	adds	r7, #24
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}

080067d2 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067d2:	b580      	push	{r7, lr}
 80067d4:	b084      	sub	sp, #16
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
 80067da:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80067e2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80067ea:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067f2:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80067fa:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d110      	bne.n	8006824 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006802:	7bfb      	ldrb	r3, [r7, #15]
 8006804:	2b01      	cmp	r3, #1
 8006806:	d102      	bne.n	800680e <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006808:	7b7b      	ldrb	r3, [r7, #13]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d001      	beq.n	8006812 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e069      	b.n	80068e6 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2202      	movs	r2, #2
 8006816:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2202      	movs	r2, #2
 800681e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006822:	e031      	b.n	8006888 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	2b04      	cmp	r3, #4
 8006828:	d110      	bne.n	800684c <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800682a:	7bbb      	ldrb	r3, [r7, #14]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d102      	bne.n	8006836 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006830:	7b3b      	ldrb	r3, [r7, #12]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d001      	beq.n	800683a <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e055      	b.n	80068e6 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2202      	movs	r2, #2
 800683e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2202      	movs	r2, #2
 8006846:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800684a:	e01d      	b.n	8006888 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800684c:	7bfb      	ldrb	r3, [r7, #15]
 800684e:	2b01      	cmp	r3, #1
 8006850:	d108      	bne.n	8006864 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006852:	7bbb      	ldrb	r3, [r7, #14]
 8006854:	2b01      	cmp	r3, #1
 8006856:	d105      	bne.n	8006864 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006858:	7b7b      	ldrb	r3, [r7, #13]
 800685a:	2b01      	cmp	r3, #1
 800685c:	d102      	bne.n	8006864 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800685e:	7b3b      	ldrb	r3, [r7, #12]
 8006860:	2b01      	cmp	r3, #1
 8006862:	d001      	beq.n	8006868 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006864:	2301      	movs	r3, #1
 8006866:	e03e      	b.n	80068e6 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2202      	movs	r2, #2
 800686c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2202      	movs	r2, #2
 8006874:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2202      	movs	r2, #2
 8006884:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d003      	beq.n	8006896 <HAL_TIM_Encoder_Start+0xc4>
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	2b04      	cmp	r3, #4
 8006892:	d008      	beq.n	80068a6 <HAL_TIM_Encoder_Start+0xd4>
 8006894:	e00f      	b.n	80068b6 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2201      	movs	r2, #1
 800689c:	2100      	movs	r1, #0
 800689e:	4618      	mov	r0, r3
 80068a0:	f000 f8ac 	bl	80069fc <TIM_CCxChannelCmd>
      break;
 80068a4:	e016      	b.n	80068d4 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2201      	movs	r2, #1
 80068ac:	2104      	movs	r1, #4
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 f8a4 	bl	80069fc <TIM_CCxChannelCmd>
      break;
 80068b4:	e00e      	b.n	80068d4 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2201      	movs	r2, #1
 80068bc:	2100      	movs	r1, #0
 80068be:	4618      	mov	r0, r3
 80068c0:	f000 f89c 	bl	80069fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	2201      	movs	r2, #1
 80068ca:	2104      	movs	r1, #4
 80068cc:	4618      	mov	r0, r3
 80068ce:	f000 f895 	bl	80069fc <TIM_CCxChannelCmd>
      break;
 80068d2:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f042 0201 	orr.w	r2, r2, #1
 80068e2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3710      	adds	r7, #16
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
	...

080068f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a37      	ldr	r2, [pc, #220]	@ (80069e0 <TIM_Base_SetConfig+0xf0>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d00f      	beq.n	8006928 <TIM_Base_SetConfig+0x38>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800690e:	d00b      	beq.n	8006928 <TIM_Base_SetConfig+0x38>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a34      	ldr	r2, [pc, #208]	@ (80069e4 <TIM_Base_SetConfig+0xf4>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d007      	beq.n	8006928 <TIM_Base_SetConfig+0x38>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a33      	ldr	r2, [pc, #204]	@ (80069e8 <TIM_Base_SetConfig+0xf8>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d003      	beq.n	8006928 <TIM_Base_SetConfig+0x38>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a32      	ldr	r2, [pc, #200]	@ (80069ec <TIM_Base_SetConfig+0xfc>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d108      	bne.n	800693a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800692e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	4313      	orrs	r3, r2
 8006938:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a28      	ldr	r2, [pc, #160]	@ (80069e0 <TIM_Base_SetConfig+0xf0>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d01b      	beq.n	800697a <TIM_Base_SetConfig+0x8a>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006948:	d017      	beq.n	800697a <TIM_Base_SetConfig+0x8a>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a25      	ldr	r2, [pc, #148]	@ (80069e4 <TIM_Base_SetConfig+0xf4>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d013      	beq.n	800697a <TIM_Base_SetConfig+0x8a>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a24      	ldr	r2, [pc, #144]	@ (80069e8 <TIM_Base_SetConfig+0xf8>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d00f      	beq.n	800697a <TIM_Base_SetConfig+0x8a>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a23      	ldr	r2, [pc, #140]	@ (80069ec <TIM_Base_SetConfig+0xfc>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d00b      	beq.n	800697a <TIM_Base_SetConfig+0x8a>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a22      	ldr	r2, [pc, #136]	@ (80069f0 <TIM_Base_SetConfig+0x100>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d007      	beq.n	800697a <TIM_Base_SetConfig+0x8a>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a21      	ldr	r2, [pc, #132]	@ (80069f4 <TIM_Base_SetConfig+0x104>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d003      	beq.n	800697a <TIM_Base_SetConfig+0x8a>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4a20      	ldr	r2, [pc, #128]	@ (80069f8 <TIM_Base_SetConfig+0x108>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d108      	bne.n	800698c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006980:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	4313      	orrs	r3, r2
 800698a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	695b      	ldr	r3, [r3, #20]
 8006996:	4313      	orrs	r3, r2
 8006998:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	689a      	ldr	r2, [r3, #8]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4a0c      	ldr	r2, [pc, #48]	@ (80069e0 <TIM_Base_SetConfig+0xf0>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d103      	bne.n	80069ba <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	691a      	ldr	r2, [r3, #16]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f043 0204 	orr.w	r2, r3, #4
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2201      	movs	r2, #1
 80069ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	68fa      	ldr	r2, [r7, #12]
 80069d0:	601a      	str	r2, [r3, #0]
}
 80069d2:	bf00      	nop
 80069d4:	3714      	adds	r7, #20
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	40010000 	.word	0x40010000
 80069e4:	40000400 	.word	0x40000400
 80069e8:	40000800 	.word	0x40000800
 80069ec:	40000c00 	.word	0x40000c00
 80069f0:	40014000 	.word	0x40014000
 80069f4:	40014400 	.word	0x40014400
 80069f8:	40014800 	.word	0x40014800

080069fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	f003 031f 	and.w	r3, r3, #31
 8006a0e:	2201      	movs	r2, #1
 8006a10:	fa02 f303 	lsl.w	r3, r2, r3
 8006a14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6a1a      	ldr	r2, [r3, #32]
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	43db      	mvns	r3, r3
 8006a1e:	401a      	ands	r2, r3
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6a1a      	ldr	r2, [r3, #32]
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	f003 031f 	and.w	r3, r3, #31
 8006a2e:	6879      	ldr	r1, [r7, #4]
 8006a30:	fa01 f303 	lsl.w	r3, r1, r3
 8006a34:	431a      	orrs	r2, r3
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	621a      	str	r2, [r3, #32]
}
 8006a3a:	bf00      	nop
 8006a3c:	371c      	adds	r7, #28
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
	...

08006a48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b085      	sub	sp, #20
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d101      	bne.n	8006a60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a5c:	2302      	movs	r3, #2
 8006a5e:	e050      	b.n	8006b02 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2202      	movs	r2, #2
 8006a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68fa      	ldr	r2, [r7, #12]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a1c      	ldr	r2, [pc, #112]	@ (8006b10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d018      	beq.n	8006ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aac:	d013      	beq.n	8006ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a18      	ldr	r2, [pc, #96]	@ (8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d00e      	beq.n	8006ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a16      	ldr	r2, [pc, #88]	@ (8006b18 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d009      	beq.n	8006ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a15      	ldr	r2, [pc, #84]	@ (8006b1c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d004      	beq.n	8006ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a13      	ldr	r2, [pc, #76]	@ (8006b20 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d10c      	bne.n	8006af0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006adc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	68ba      	ldr	r2, [r7, #8]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68ba      	ldr	r2, [r7, #8]
 8006aee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3714      	adds	r7, #20
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop
 8006b10:	40010000 	.word	0x40010000
 8006b14:	40000400 	.word	0x40000400
 8006b18:	40000800 	.word	0x40000800
 8006b1c:	40000c00 	.word	0x40000c00
 8006b20:	40014000 	.word	0x40014000

08006b24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b082      	sub	sp, #8
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d101      	bne.n	8006b36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e042      	b.n	8006bbc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d106      	bne.n	8006b50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7fa ffc8 	bl	8001ae0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2224      	movs	r2, #36	@ 0x24
 8006b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68da      	ldr	r2, [r3, #12]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f000 f973 	bl	8006e54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	691a      	ldr	r2, [r3, #16]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	695a      	ldr	r2, [r3, #20]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68da      	ldr	r2, [r3, #12]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2220      	movs	r2, #32
 8006ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006bba:	2300      	movs	r3, #0
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3708      	adds	r7, #8
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b08a      	sub	sp, #40	@ 0x28
 8006bc8:	af02      	add	r7, sp, #8
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	603b      	str	r3, [r7, #0]
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	2b20      	cmp	r3, #32
 8006be2:	d175      	bne.n	8006cd0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d002      	beq.n	8006bf0 <HAL_UART_Transmit+0x2c>
 8006bea:	88fb      	ldrh	r3, [r7, #6]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d101      	bne.n	8006bf4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e06e      	b.n	8006cd2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2221      	movs	r2, #33	@ 0x21
 8006bfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c02:	f7fb f957 	bl	8001eb4 <HAL_GetTick>
 8006c06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	88fa      	ldrh	r2, [r7, #6]
 8006c0c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	88fa      	ldrh	r2, [r7, #6]
 8006c12:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c1c:	d108      	bne.n	8006c30 <HAL_UART_Transmit+0x6c>
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	691b      	ldr	r3, [r3, #16]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d104      	bne.n	8006c30 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006c26:	2300      	movs	r3, #0
 8006c28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	61bb      	str	r3, [r7, #24]
 8006c2e:	e003      	b.n	8006c38 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c34:	2300      	movs	r3, #0
 8006c36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c38:	e02e      	b.n	8006c98 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	9300      	str	r3, [sp, #0]
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	2200      	movs	r2, #0
 8006c42:	2180      	movs	r1, #128	@ 0x80
 8006c44:	68f8      	ldr	r0, [r7, #12]
 8006c46:	f000 f848 	bl	8006cda <UART_WaitOnFlagUntilTimeout>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d005      	beq.n	8006c5c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2220      	movs	r2, #32
 8006c54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006c58:	2303      	movs	r3, #3
 8006c5a:	e03a      	b.n	8006cd2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d10b      	bne.n	8006c7a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	881b      	ldrh	r3, [r3, #0]
 8006c66:	461a      	mov	r2, r3
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	3302      	adds	r3, #2
 8006c76:	61bb      	str	r3, [r7, #24]
 8006c78:	e007      	b.n	8006c8a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c7a:	69fb      	ldr	r3, [r7, #28]
 8006c7c:	781a      	ldrb	r2, [r3, #0]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	3301      	adds	r3, #1
 8006c88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c8e:	b29b      	uxth	r3, r3
 8006c90:	3b01      	subs	r3, #1
 8006c92:	b29a      	uxth	r2, r3
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d1cb      	bne.n	8006c3a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	9300      	str	r3, [sp, #0]
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	2140      	movs	r1, #64	@ 0x40
 8006cac:	68f8      	ldr	r0, [r7, #12]
 8006cae:	f000 f814 	bl	8006cda <UART_WaitOnFlagUntilTimeout>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d005      	beq.n	8006cc4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2220      	movs	r2, #32
 8006cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006cc0:	2303      	movs	r3, #3
 8006cc2:	e006      	b.n	8006cd2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2220      	movs	r2, #32
 8006cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	e000      	b.n	8006cd2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006cd0:	2302      	movs	r3, #2
  }
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3720      	adds	r7, #32
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}

08006cda <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006cda:	b580      	push	{r7, lr}
 8006cdc:	b086      	sub	sp, #24
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	60f8      	str	r0, [r7, #12]
 8006ce2:	60b9      	str	r1, [r7, #8]
 8006ce4:	603b      	str	r3, [r7, #0]
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cea:	e03b      	b.n	8006d64 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cec:	6a3b      	ldr	r3, [r7, #32]
 8006cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cf2:	d037      	beq.n	8006d64 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cf4:	f7fb f8de 	bl	8001eb4 <HAL_GetTick>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	6a3a      	ldr	r2, [r7, #32]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d302      	bcc.n	8006d0a <UART_WaitOnFlagUntilTimeout+0x30>
 8006d04:	6a3b      	ldr	r3, [r7, #32]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d101      	bne.n	8006d0e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e03a      	b.n	8006d84 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	68db      	ldr	r3, [r3, #12]
 8006d14:	f003 0304 	and.w	r3, r3, #4
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d023      	beq.n	8006d64 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	2b80      	cmp	r3, #128	@ 0x80
 8006d20:	d020      	beq.n	8006d64 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	2b40      	cmp	r3, #64	@ 0x40
 8006d26:	d01d      	beq.n	8006d64 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 0308 	and.w	r3, r3, #8
 8006d32:	2b08      	cmp	r3, #8
 8006d34:	d116      	bne.n	8006d64 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006d36:	2300      	movs	r3, #0
 8006d38:	617b      	str	r3, [r7, #20]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	617b      	str	r3, [r7, #20]
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	617b      	str	r3, [r7, #20]
 8006d4a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d4c:	68f8      	ldr	r0, [r7, #12]
 8006d4e:	f000 f81d 	bl	8006d8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2208      	movs	r2, #8
 8006d56:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e00f      	b.n	8006d84 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	429a      	cmp	r2, r3
 8006d72:	bf0c      	ite	eq
 8006d74:	2301      	moveq	r3, #1
 8006d76:	2300      	movne	r3, #0
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	79fb      	ldrb	r3, [r7, #7]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d0b4      	beq.n	8006cec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d82:	2300      	movs	r3, #0
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3718      	adds	r7, #24
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b095      	sub	sp, #84	@ 0x54
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	330c      	adds	r3, #12
 8006d9a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d9e:	e853 3f00 	ldrex	r3, [r3]
 8006da2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	330c      	adds	r3, #12
 8006db2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006db4:	643a      	str	r2, [r7, #64]	@ 0x40
 8006db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006dba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006dbc:	e841 2300 	strex	r3, r2, [r1]
 8006dc0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d1e5      	bne.n	8006d94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	3314      	adds	r3, #20
 8006dce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd0:	6a3b      	ldr	r3, [r7, #32]
 8006dd2:	e853 3f00 	ldrex	r3, [r3]
 8006dd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	f023 0301 	bic.w	r3, r3, #1
 8006dde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	3314      	adds	r3, #20
 8006de6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006de8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006dea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006dee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006df0:	e841 2300 	strex	r3, r2, [r1]
 8006df4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d1e5      	bne.n	8006dc8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d119      	bne.n	8006e38 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	330c      	adds	r3, #12
 8006e0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	e853 3f00 	ldrex	r3, [r3]
 8006e12:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	f023 0310 	bic.w	r3, r3, #16
 8006e1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	330c      	adds	r3, #12
 8006e22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e24:	61ba      	str	r2, [r7, #24]
 8006e26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e28:	6979      	ldr	r1, [r7, #20]
 8006e2a:	69ba      	ldr	r2, [r7, #24]
 8006e2c:	e841 2300 	strex	r3, r2, [r1]
 8006e30:	613b      	str	r3, [r7, #16]
   return(result);
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d1e5      	bne.n	8006e04 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2220      	movs	r2, #32
 8006e3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006e46:	bf00      	nop
 8006e48:	3754      	adds	r7, #84	@ 0x54
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
	...

08006e54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e58:	b0c0      	sub	sp, #256	@ 0x100
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	691b      	ldr	r3, [r3, #16]
 8006e68:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e70:	68d9      	ldr	r1, [r3, #12]
 8006e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	ea40 0301 	orr.w	r3, r0, r1
 8006e7c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e82:	689a      	ldr	r2, [r3, #8]
 8006e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e88:	691b      	ldr	r3, [r3, #16]
 8006e8a:	431a      	orrs	r2, r3
 8006e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e90:	695b      	ldr	r3, [r3, #20]
 8006e92:	431a      	orrs	r2, r3
 8006e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e98:	69db      	ldr	r3, [r3, #28]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006eac:	f021 010c 	bic.w	r1, r1, #12
 8006eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006eba:	430b      	orrs	r3, r1
 8006ebc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	695b      	ldr	r3, [r3, #20]
 8006ec6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ece:	6999      	ldr	r1, [r3, #24]
 8006ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	ea40 0301 	orr.w	r3, r0, r1
 8006eda:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	4b8f      	ldr	r3, [pc, #572]	@ (8007120 <UART_SetConfig+0x2cc>)
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	d005      	beq.n	8006ef4 <UART_SetConfig+0xa0>
 8006ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	4b8d      	ldr	r3, [pc, #564]	@ (8007124 <UART_SetConfig+0x2d0>)
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d104      	bne.n	8006efe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006ef4:	f7ff f9d8 	bl	80062a8 <HAL_RCC_GetPCLK2Freq>
 8006ef8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006efc:	e003      	b.n	8006f06 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006efe:	f7ff f9bf 	bl	8006280 <HAL_RCC_GetPCLK1Freq>
 8006f02:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f0a:	69db      	ldr	r3, [r3, #28]
 8006f0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f10:	f040 810c 	bne.w	800712c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006f14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006f1e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006f22:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006f26:	4622      	mov	r2, r4
 8006f28:	462b      	mov	r3, r5
 8006f2a:	1891      	adds	r1, r2, r2
 8006f2c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006f2e:	415b      	adcs	r3, r3
 8006f30:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f32:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006f36:	4621      	mov	r1, r4
 8006f38:	eb12 0801 	adds.w	r8, r2, r1
 8006f3c:	4629      	mov	r1, r5
 8006f3e:	eb43 0901 	adc.w	r9, r3, r1
 8006f42:	f04f 0200 	mov.w	r2, #0
 8006f46:	f04f 0300 	mov.w	r3, #0
 8006f4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f56:	4690      	mov	r8, r2
 8006f58:	4699      	mov	r9, r3
 8006f5a:	4623      	mov	r3, r4
 8006f5c:	eb18 0303 	adds.w	r3, r8, r3
 8006f60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006f64:	462b      	mov	r3, r5
 8006f66:	eb49 0303 	adc.w	r3, r9, r3
 8006f6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006f7a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006f7e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006f82:	460b      	mov	r3, r1
 8006f84:	18db      	adds	r3, r3, r3
 8006f86:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f88:	4613      	mov	r3, r2
 8006f8a:	eb42 0303 	adc.w	r3, r2, r3
 8006f8e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f90:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006f94:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006f98:	f7f9 fe0e 	bl	8000bb8 <__aeabi_uldivmod>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	460b      	mov	r3, r1
 8006fa0:	4b61      	ldr	r3, [pc, #388]	@ (8007128 <UART_SetConfig+0x2d4>)
 8006fa2:	fba3 2302 	umull	r2, r3, r3, r2
 8006fa6:	095b      	lsrs	r3, r3, #5
 8006fa8:	011c      	lsls	r4, r3, #4
 8006faa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006fb4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006fb8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006fbc:	4642      	mov	r2, r8
 8006fbe:	464b      	mov	r3, r9
 8006fc0:	1891      	adds	r1, r2, r2
 8006fc2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006fc4:	415b      	adcs	r3, r3
 8006fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fc8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006fcc:	4641      	mov	r1, r8
 8006fce:	eb12 0a01 	adds.w	sl, r2, r1
 8006fd2:	4649      	mov	r1, r9
 8006fd4:	eb43 0b01 	adc.w	fp, r3, r1
 8006fd8:	f04f 0200 	mov.w	r2, #0
 8006fdc:	f04f 0300 	mov.w	r3, #0
 8006fe0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006fe4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006fe8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006fec:	4692      	mov	sl, r2
 8006fee:	469b      	mov	fp, r3
 8006ff0:	4643      	mov	r3, r8
 8006ff2:	eb1a 0303 	adds.w	r3, sl, r3
 8006ff6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006ffa:	464b      	mov	r3, r9
 8006ffc:	eb4b 0303 	adc.w	r3, fp, r3
 8007000:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007010:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007014:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007018:	460b      	mov	r3, r1
 800701a:	18db      	adds	r3, r3, r3
 800701c:	643b      	str	r3, [r7, #64]	@ 0x40
 800701e:	4613      	mov	r3, r2
 8007020:	eb42 0303 	adc.w	r3, r2, r3
 8007024:	647b      	str	r3, [r7, #68]	@ 0x44
 8007026:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800702a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800702e:	f7f9 fdc3 	bl	8000bb8 <__aeabi_uldivmod>
 8007032:	4602      	mov	r2, r0
 8007034:	460b      	mov	r3, r1
 8007036:	4611      	mov	r1, r2
 8007038:	4b3b      	ldr	r3, [pc, #236]	@ (8007128 <UART_SetConfig+0x2d4>)
 800703a:	fba3 2301 	umull	r2, r3, r3, r1
 800703e:	095b      	lsrs	r3, r3, #5
 8007040:	2264      	movs	r2, #100	@ 0x64
 8007042:	fb02 f303 	mul.w	r3, r2, r3
 8007046:	1acb      	subs	r3, r1, r3
 8007048:	00db      	lsls	r3, r3, #3
 800704a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800704e:	4b36      	ldr	r3, [pc, #216]	@ (8007128 <UART_SetConfig+0x2d4>)
 8007050:	fba3 2302 	umull	r2, r3, r3, r2
 8007054:	095b      	lsrs	r3, r3, #5
 8007056:	005b      	lsls	r3, r3, #1
 8007058:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800705c:	441c      	add	r4, r3
 800705e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007062:	2200      	movs	r2, #0
 8007064:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007068:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800706c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007070:	4642      	mov	r2, r8
 8007072:	464b      	mov	r3, r9
 8007074:	1891      	adds	r1, r2, r2
 8007076:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007078:	415b      	adcs	r3, r3
 800707a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800707c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007080:	4641      	mov	r1, r8
 8007082:	1851      	adds	r1, r2, r1
 8007084:	6339      	str	r1, [r7, #48]	@ 0x30
 8007086:	4649      	mov	r1, r9
 8007088:	414b      	adcs	r3, r1
 800708a:	637b      	str	r3, [r7, #52]	@ 0x34
 800708c:	f04f 0200 	mov.w	r2, #0
 8007090:	f04f 0300 	mov.w	r3, #0
 8007094:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007098:	4659      	mov	r1, fp
 800709a:	00cb      	lsls	r3, r1, #3
 800709c:	4651      	mov	r1, sl
 800709e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070a2:	4651      	mov	r1, sl
 80070a4:	00ca      	lsls	r2, r1, #3
 80070a6:	4610      	mov	r0, r2
 80070a8:	4619      	mov	r1, r3
 80070aa:	4603      	mov	r3, r0
 80070ac:	4642      	mov	r2, r8
 80070ae:	189b      	adds	r3, r3, r2
 80070b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80070b4:	464b      	mov	r3, r9
 80070b6:	460a      	mov	r2, r1
 80070b8:	eb42 0303 	adc.w	r3, r2, r3
 80070bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80070c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80070cc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80070d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80070d4:	460b      	mov	r3, r1
 80070d6:	18db      	adds	r3, r3, r3
 80070d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80070da:	4613      	mov	r3, r2
 80070dc:	eb42 0303 	adc.w	r3, r2, r3
 80070e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80070e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80070ea:	f7f9 fd65 	bl	8000bb8 <__aeabi_uldivmod>
 80070ee:	4602      	mov	r2, r0
 80070f0:	460b      	mov	r3, r1
 80070f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007128 <UART_SetConfig+0x2d4>)
 80070f4:	fba3 1302 	umull	r1, r3, r3, r2
 80070f8:	095b      	lsrs	r3, r3, #5
 80070fa:	2164      	movs	r1, #100	@ 0x64
 80070fc:	fb01 f303 	mul.w	r3, r1, r3
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	00db      	lsls	r3, r3, #3
 8007104:	3332      	adds	r3, #50	@ 0x32
 8007106:	4a08      	ldr	r2, [pc, #32]	@ (8007128 <UART_SetConfig+0x2d4>)
 8007108:	fba2 2303 	umull	r2, r3, r2, r3
 800710c:	095b      	lsrs	r3, r3, #5
 800710e:	f003 0207 	and.w	r2, r3, #7
 8007112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4422      	add	r2, r4
 800711a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800711c:	e106      	b.n	800732c <UART_SetConfig+0x4d8>
 800711e:	bf00      	nop
 8007120:	40011000 	.word	0x40011000
 8007124:	40011400 	.word	0x40011400
 8007128:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800712c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007130:	2200      	movs	r2, #0
 8007132:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007136:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800713a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800713e:	4642      	mov	r2, r8
 8007140:	464b      	mov	r3, r9
 8007142:	1891      	adds	r1, r2, r2
 8007144:	6239      	str	r1, [r7, #32]
 8007146:	415b      	adcs	r3, r3
 8007148:	627b      	str	r3, [r7, #36]	@ 0x24
 800714a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800714e:	4641      	mov	r1, r8
 8007150:	1854      	adds	r4, r2, r1
 8007152:	4649      	mov	r1, r9
 8007154:	eb43 0501 	adc.w	r5, r3, r1
 8007158:	f04f 0200 	mov.w	r2, #0
 800715c:	f04f 0300 	mov.w	r3, #0
 8007160:	00eb      	lsls	r3, r5, #3
 8007162:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007166:	00e2      	lsls	r2, r4, #3
 8007168:	4614      	mov	r4, r2
 800716a:	461d      	mov	r5, r3
 800716c:	4643      	mov	r3, r8
 800716e:	18e3      	adds	r3, r4, r3
 8007170:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007174:	464b      	mov	r3, r9
 8007176:	eb45 0303 	adc.w	r3, r5, r3
 800717a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800717e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800718a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800718e:	f04f 0200 	mov.w	r2, #0
 8007192:	f04f 0300 	mov.w	r3, #0
 8007196:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800719a:	4629      	mov	r1, r5
 800719c:	008b      	lsls	r3, r1, #2
 800719e:	4621      	mov	r1, r4
 80071a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071a4:	4621      	mov	r1, r4
 80071a6:	008a      	lsls	r2, r1, #2
 80071a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80071ac:	f7f9 fd04 	bl	8000bb8 <__aeabi_uldivmod>
 80071b0:	4602      	mov	r2, r0
 80071b2:	460b      	mov	r3, r1
 80071b4:	4b60      	ldr	r3, [pc, #384]	@ (8007338 <UART_SetConfig+0x4e4>)
 80071b6:	fba3 2302 	umull	r2, r3, r3, r2
 80071ba:	095b      	lsrs	r3, r3, #5
 80071bc:	011c      	lsls	r4, r3, #4
 80071be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071c2:	2200      	movs	r2, #0
 80071c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80071c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80071cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80071d0:	4642      	mov	r2, r8
 80071d2:	464b      	mov	r3, r9
 80071d4:	1891      	adds	r1, r2, r2
 80071d6:	61b9      	str	r1, [r7, #24]
 80071d8:	415b      	adcs	r3, r3
 80071da:	61fb      	str	r3, [r7, #28]
 80071dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80071e0:	4641      	mov	r1, r8
 80071e2:	1851      	adds	r1, r2, r1
 80071e4:	6139      	str	r1, [r7, #16]
 80071e6:	4649      	mov	r1, r9
 80071e8:	414b      	adcs	r3, r1
 80071ea:	617b      	str	r3, [r7, #20]
 80071ec:	f04f 0200 	mov.w	r2, #0
 80071f0:	f04f 0300 	mov.w	r3, #0
 80071f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80071f8:	4659      	mov	r1, fp
 80071fa:	00cb      	lsls	r3, r1, #3
 80071fc:	4651      	mov	r1, sl
 80071fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007202:	4651      	mov	r1, sl
 8007204:	00ca      	lsls	r2, r1, #3
 8007206:	4610      	mov	r0, r2
 8007208:	4619      	mov	r1, r3
 800720a:	4603      	mov	r3, r0
 800720c:	4642      	mov	r2, r8
 800720e:	189b      	adds	r3, r3, r2
 8007210:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007214:	464b      	mov	r3, r9
 8007216:	460a      	mov	r2, r1
 8007218:	eb42 0303 	adc.w	r3, r2, r3
 800721c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	2200      	movs	r2, #0
 8007228:	67bb      	str	r3, [r7, #120]	@ 0x78
 800722a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800722c:	f04f 0200 	mov.w	r2, #0
 8007230:	f04f 0300 	mov.w	r3, #0
 8007234:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007238:	4649      	mov	r1, r9
 800723a:	008b      	lsls	r3, r1, #2
 800723c:	4641      	mov	r1, r8
 800723e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007242:	4641      	mov	r1, r8
 8007244:	008a      	lsls	r2, r1, #2
 8007246:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800724a:	f7f9 fcb5 	bl	8000bb8 <__aeabi_uldivmod>
 800724e:	4602      	mov	r2, r0
 8007250:	460b      	mov	r3, r1
 8007252:	4611      	mov	r1, r2
 8007254:	4b38      	ldr	r3, [pc, #224]	@ (8007338 <UART_SetConfig+0x4e4>)
 8007256:	fba3 2301 	umull	r2, r3, r3, r1
 800725a:	095b      	lsrs	r3, r3, #5
 800725c:	2264      	movs	r2, #100	@ 0x64
 800725e:	fb02 f303 	mul.w	r3, r2, r3
 8007262:	1acb      	subs	r3, r1, r3
 8007264:	011b      	lsls	r3, r3, #4
 8007266:	3332      	adds	r3, #50	@ 0x32
 8007268:	4a33      	ldr	r2, [pc, #204]	@ (8007338 <UART_SetConfig+0x4e4>)
 800726a:	fba2 2303 	umull	r2, r3, r2, r3
 800726e:	095b      	lsrs	r3, r3, #5
 8007270:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007274:	441c      	add	r4, r3
 8007276:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800727a:	2200      	movs	r2, #0
 800727c:	673b      	str	r3, [r7, #112]	@ 0x70
 800727e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007280:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007284:	4642      	mov	r2, r8
 8007286:	464b      	mov	r3, r9
 8007288:	1891      	adds	r1, r2, r2
 800728a:	60b9      	str	r1, [r7, #8]
 800728c:	415b      	adcs	r3, r3
 800728e:	60fb      	str	r3, [r7, #12]
 8007290:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007294:	4641      	mov	r1, r8
 8007296:	1851      	adds	r1, r2, r1
 8007298:	6039      	str	r1, [r7, #0]
 800729a:	4649      	mov	r1, r9
 800729c:	414b      	adcs	r3, r1
 800729e:	607b      	str	r3, [r7, #4]
 80072a0:	f04f 0200 	mov.w	r2, #0
 80072a4:	f04f 0300 	mov.w	r3, #0
 80072a8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80072ac:	4659      	mov	r1, fp
 80072ae:	00cb      	lsls	r3, r1, #3
 80072b0:	4651      	mov	r1, sl
 80072b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072b6:	4651      	mov	r1, sl
 80072b8:	00ca      	lsls	r2, r1, #3
 80072ba:	4610      	mov	r0, r2
 80072bc:	4619      	mov	r1, r3
 80072be:	4603      	mov	r3, r0
 80072c0:	4642      	mov	r2, r8
 80072c2:	189b      	adds	r3, r3, r2
 80072c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072c6:	464b      	mov	r3, r9
 80072c8:	460a      	mov	r2, r1
 80072ca:	eb42 0303 	adc.w	r3, r2, r3
 80072ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80072d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80072da:	667a      	str	r2, [r7, #100]	@ 0x64
 80072dc:	f04f 0200 	mov.w	r2, #0
 80072e0:	f04f 0300 	mov.w	r3, #0
 80072e4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80072e8:	4649      	mov	r1, r9
 80072ea:	008b      	lsls	r3, r1, #2
 80072ec:	4641      	mov	r1, r8
 80072ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80072f2:	4641      	mov	r1, r8
 80072f4:	008a      	lsls	r2, r1, #2
 80072f6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80072fa:	f7f9 fc5d 	bl	8000bb8 <__aeabi_uldivmod>
 80072fe:	4602      	mov	r2, r0
 8007300:	460b      	mov	r3, r1
 8007302:	4b0d      	ldr	r3, [pc, #52]	@ (8007338 <UART_SetConfig+0x4e4>)
 8007304:	fba3 1302 	umull	r1, r3, r3, r2
 8007308:	095b      	lsrs	r3, r3, #5
 800730a:	2164      	movs	r1, #100	@ 0x64
 800730c:	fb01 f303 	mul.w	r3, r1, r3
 8007310:	1ad3      	subs	r3, r2, r3
 8007312:	011b      	lsls	r3, r3, #4
 8007314:	3332      	adds	r3, #50	@ 0x32
 8007316:	4a08      	ldr	r2, [pc, #32]	@ (8007338 <UART_SetConfig+0x4e4>)
 8007318:	fba2 2303 	umull	r2, r3, r2, r3
 800731c:	095b      	lsrs	r3, r3, #5
 800731e:	f003 020f 	and.w	r2, r3, #15
 8007322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4422      	add	r2, r4
 800732a:	609a      	str	r2, [r3, #8]
}
 800732c:	bf00      	nop
 800732e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007332:	46bd      	mov	sp, r7
 8007334:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007338:	51eb851f 	.word	0x51eb851f

0800733c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800733c:	b084      	sub	sp, #16
 800733e:	b580      	push	{r7, lr}
 8007340:	b084      	sub	sp, #16
 8007342:	af00      	add	r7, sp, #0
 8007344:	6078      	str	r0, [r7, #4]
 8007346:	f107 001c 	add.w	r0, r7, #28
 800734a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800734e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007352:	2b01      	cmp	r3, #1
 8007354:	d123      	bne.n	800739e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800735a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800736a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800737e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007382:	2b01      	cmp	r3, #1
 8007384:	d105      	bne.n	8007392 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 f9dc 	bl	8007750 <USB_CoreReset>
 8007398:	4603      	mov	r3, r0
 800739a:	73fb      	strb	r3, [r7, #15]
 800739c:	e01b      	b.n	80073d6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f9d0 	bl	8007750 <USB_CoreReset>
 80073b0:	4603      	mov	r3, r0
 80073b2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80073b4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d106      	bne.n	80073ca <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	639a      	str	r2, [r3, #56]	@ 0x38
 80073c8:	e005      	b.n	80073d6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80073d6:	7fbb      	ldrb	r3, [r7, #30]
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d10b      	bne.n	80073f4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	f043 0206 	orr.w	r2, r3, #6
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f043 0220 	orr.w	r2, r3, #32
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80073f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3710      	adds	r7, #16
 80073fa:	46bd      	mov	sp, r7
 80073fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007400:	b004      	add	sp, #16
 8007402:	4770      	bx	lr

08007404 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	f043 0201 	orr.w	r2, r3, #1
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	4618      	mov	r0, r3
 800741c:	370c      	adds	r7, #12
 800741e:	46bd      	mov	sp, r7
 8007420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007424:	4770      	bx	lr

08007426 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007426:	b480      	push	{r7}
 8007428:	b083      	sub	sp, #12
 800742a:	af00      	add	r7, sp, #0
 800742c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f023 0201 	bic.w	r2, r3, #1
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	370c      	adds	r7, #12
 8007440:	46bd      	mov	sp, r7
 8007442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007446:	4770      	bx	lr

08007448 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	460b      	mov	r3, r1
 8007452:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007454:	2300      	movs	r3, #0
 8007456:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007464:	78fb      	ldrb	r3, [r7, #3]
 8007466:	2b01      	cmp	r3, #1
 8007468:	d115      	bne.n	8007496 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	68db      	ldr	r3, [r3, #12]
 800746e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007476:	200a      	movs	r0, #10
 8007478:	f7fa fd28 	bl	8001ecc <HAL_Delay>
      ms += 10U;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	330a      	adds	r3, #10
 8007480:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f000 f956 	bl	8007734 <USB_GetMode>
 8007488:	4603      	mov	r3, r0
 800748a:	2b01      	cmp	r3, #1
 800748c:	d01e      	beq.n	80074cc <USB_SetCurrentMode+0x84>
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2bc7      	cmp	r3, #199	@ 0xc7
 8007492:	d9f0      	bls.n	8007476 <USB_SetCurrentMode+0x2e>
 8007494:	e01a      	b.n	80074cc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007496:	78fb      	ldrb	r3, [r7, #3]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d115      	bne.n	80074c8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	68db      	ldr	r3, [r3, #12]
 80074a0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80074a8:	200a      	movs	r0, #10
 80074aa:	f7fa fd0f 	bl	8001ecc <HAL_Delay>
      ms += 10U;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	330a      	adds	r3, #10
 80074b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f000 f93d 	bl	8007734 <USB_GetMode>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d005      	beq.n	80074cc <USB_SetCurrentMode+0x84>
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2bc7      	cmp	r3, #199	@ 0xc7
 80074c4:	d9f0      	bls.n	80074a8 <USB_SetCurrentMode+0x60>
 80074c6:	e001      	b.n	80074cc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	e005      	b.n	80074d8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2bc8      	cmp	r3, #200	@ 0xc8
 80074d0:	d101      	bne.n	80074d6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80074d2:	2301      	movs	r3, #1
 80074d4:	e000      	b.n	80074d8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80074d6:	2300      	movs	r3, #0
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3710      	adds	r7, #16
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}

080074e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80074ea:	2300      	movs	r3, #0
 80074ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	3301      	adds	r3, #1
 80074f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074fa:	d901      	bls.n	8007500 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80074fc:	2303      	movs	r3, #3
 80074fe:	e01b      	b.n	8007538 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	691b      	ldr	r3, [r3, #16]
 8007504:	2b00      	cmp	r3, #0
 8007506:	daf2      	bge.n	80074ee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007508:	2300      	movs	r3, #0
 800750a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	019b      	lsls	r3, r3, #6
 8007510:	f043 0220 	orr.w	r2, r3, #32
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	3301      	adds	r3, #1
 800751c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007524:	d901      	bls.n	800752a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007526:	2303      	movs	r3, #3
 8007528:	e006      	b.n	8007538 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	691b      	ldr	r3, [r3, #16]
 800752e:	f003 0320 	and.w	r3, r3, #32
 8007532:	2b20      	cmp	r3, #32
 8007534:	d0f0      	beq.n	8007518 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007536:	2300      	movs	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	3714      	adds	r7, #20
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007544:	b480      	push	{r7}
 8007546:	b085      	sub	sp, #20
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800754c:	2300      	movs	r3, #0
 800754e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	3301      	adds	r3, #1
 8007554:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800755c:	d901      	bls.n	8007562 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800755e:	2303      	movs	r3, #3
 8007560:	e018      	b.n	8007594 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	2b00      	cmp	r3, #0
 8007568:	daf2      	bge.n	8007550 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800756a:	2300      	movs	r3, #0
 800756c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2210      	movs	r2, #16
 8007572:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	3301      	adds	r3, #1
 8007578:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007580:	d901      	bls.n	8007586 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007582:	2303      	movs	r3, #3
 8007584:	e006      	b.n	8007594 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	f003 0310 	and.w	r3, r3, #16
 800758e:	2b10      	cmp	r3, #16
 8007590:	d0f0      	beq.n	8007574 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007592:	2300      	movs	r3, #0
}
 8007594:	4618      	mov	r0, r3
 8007596:	3714      	adds	r7, #20
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr

080075a0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b089      	sub	sp, #36	@ 0x24
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	4611      	mov	r1, r2
 80075ac:	461a      	mov	r2, r3
 80075ae:	460b      	mov	r3, r1
 80075b0:	71fb      	strb	r3, [r7, #7]
 80075b2:	4613      	mov	r3, r2
 80075b4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80075be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d123      	bne.n	800760e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80075c6:	88bb      	ldrh	r3, [r7, #4]
 80075c8:	3303      	adds	r3, #3
 80075ca:	089b      	lsrs	r3, r3, #2
 80075cc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80075ce:	2300      	movs	r3, #0
 80075d0:	61bb      	str	r3, [r7, #24]
 80075d2:	e018      	b.n	8007606 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80075d4:	79fb      	ldrb	r3, [r7, #7]
 80075d6:	031a      	lsls	r2, r3, #12
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	4413      	add	r3, r2
 80075dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075e0:	461a      	mov	r2, r3
 80075e2:	69fb      	ldr	r3, [r7, #28]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80075e8:	69fb      	ldr	r3, [r7, #28]
 80075ea:	3301      	adds	r3, #1
 80075ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	3301      	adds	r3, #1
 80075f2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80075f4:	69fb      	ldr	r3, [r7, #28]
 80075f6:	3301      	adds	r3, #1
 80075f8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	3301      	adds	r3, #1
 80075fe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	3301      	adds	r3, #1
 8007604:	61bb      	str	r3, [r7, #24]
 8007606:	69ba      	ldr	r2, [r7, #24]
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	429a      	cmp	r2, r3
 800760c:	d3e2      	bcc.n	80075d4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800760e:	2300      	movs	r3, #0
}
 8007610:	4618      	mov	r0, r3
 8007612:	3724      	adds	r7, #36	@ 0x24
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800761c:	b480      	push	{r7}
 800761e:	b08b      	sub	sp, #44	@ 0x2c
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	4613      	mov	r3, r2
 8007628:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007632:	88fb      	ldrh	r3, [r7, #6]
 8007634:	089b      	lsrs	r3, r3, #2
 8007636:	b29b      	uxth	r3, r3
 8007638:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800763a:	88fb      	ldrh	r3, [r7, #6]
 800763c:	f003 0303 	and.w	r3, r3, #3
 8007640:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007642:	2300      	movs	r3, #0
 8007644:	623b      	str	r3, [r7, #32]
 8007646:	e014      	b.n	8007672 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007652:	601a      	str	r2, [r3, #0]
    pDest++;
 8007654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007656:	3301      	adds	r3, #1
 8007658:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800765a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800765c:	3301      	adds	r3, #1
 800765e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007662:	3301      	adds	r3, #1
 8007664:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007668:	3301      	adds	r3, #1
 800766a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800766c:	6a3b      	ldr	r3, [r7, #32]
 800766e:	3301      	adds	r3, #1
 8007670:	623b      	str	r3, [r7, #32]
 8007672:	6a3a      	ldr	r2, [r7, #32]
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	429a      	cmp	r2, r3
 8007678:	d3e6      	bcc.n	8007648 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800767a:	8bfb      	ldrh	r3, [r7, #30]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d01e      	beq.n	80076be <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007680:	2300      	movs	r3, #0
 8007682:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007684:	69bb      	ldr	r3, [r7, #24]
 8007686:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800768a:	461a      	mov	r2, r3
 800768c:	f107 0310 	add.w	r3, r7, #16
 8007690:	6812      	ldr	r2, [r2, #0]
 8007692:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007694:	693a      	ldr	r2, [r7, #16]
 8007696:	6a3b      	ldr	r3, [r7, #32]
 8007698:	b2db      	uxtb	r3, r3
 800769a:	00db      	lsls	r3, r3, #3
 800769c:	fa22 f303 	lsr.w	r3, r2, r3
 80076a0:	b2da      	uxtb	r2, r3
 80076a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a4:	701a      	strb	r2, [r3, #0]
      i++;
 80076a6:	6a3b      	ldr	r3, [r7, #32]
 80076a8:	3301      	adds	r3, #1
 80076aa:	623b      	str	r3, [r7, #32]
      pDest++;
 80076ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ae:	3301      	adds	r3, #1
 80076b0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80076b2:	8bfb      	ldrh	r3, [r7, #30]
 80076b4:	3b01      	subs	r3, #1
 80076b6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80076b8:	8bfb      	ldrh	r3, [r7, #30]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d1ea      	bne.n	8007694 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80076be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	372c      	adds	r7, #44	@ 0x2c
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr

080076cc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b085      	sub	sp, #20
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	695b      	ldr	r3, [r3, #20]
 80076d8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	699b      	ldr	r3, [r3, #24]
 80076de:	68fa      	ldr	r2, [r7, #12]
 80076e0:	4013      	ands	r3, r2
 80076e2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80076e4:	68fb      	ldr	r3, [r7, #12]
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3714      	adds	r7, #20
 80076ea:	46bd      	mov	sp, r7
 80076ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f0:	4770      	bx	lr

080076f2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80076f2:	b480      	push	{r7}
 80076f4:	b085      	sub	sp, #20
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	6078      	str	r0, [r7, #4]
 80076fa:	460b      	mov	r3, r1
 80076fc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8007702:	78fb      	ldrb	r3, [r7, #3]
 8007704:	015a      	lsls	r2, r3, #5
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	4413      	add	r3, r2
 800770a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8007712:	78fb      	ldrb	r3, [r7, #3]
 8007714:	015a      	lsls	r2, r3, #5
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	4413      	add	r3, r2
 800771a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	68ba      	ldr	r2, [r7, #8]
 8007722:	4013      	ands	r3, r2
 8007724:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007726:	68bb      	ldr	r3, [r7, #8]
}
 8007728:	4618      	mov	r0, r3
 800772a:	3714      	adds	r7, #20
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr

08007734 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007734:	b480      	push	{r7}
 8007736:	b083      	sub	sp, #12
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	695b      	ldr	r3, [r3, #20]
 8007740:	f003 0301 	and.w	r3, r3, #1
}
 8007744:	4618      	mov	r0, r3
 8007746:	370c      	adds	r7, #12
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr

08007750 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007750:	b480      	push	{r7}
 8007752:	b085      	sub	sp, #20
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007758:	2300      	movs	r3, #0
 800775a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	3301      	adds	r3, #1
 8007760:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007768:	d901      	bls.n	800776e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800776a:	2303      	movs	r3, #3
 800776c:	e022      	b.n	80077b4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	691b      	ldr	r3, [r3, #16]
 8007772:	2b00      	cmp	r3, #0
 8007774:	daf2      	bge.n	800775c <USB_CoreReset+0xc>

  count = 10U;
 8007776:	230a      	movs	r3, #10
 8007778:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800777a:	e002      	b.n	8007782 <USB_CoreReset+0x32>
  {
    count--;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	3b01      	subs	r3, #1
 8007780:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d1f9      	bne.n	800777c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	691b      	ldr	r3, [r3, #16]
 800778c:	f043 0201 	orr.w	r2, r3, #1
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	3301      	adds	r3, #1
 8007798:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80077a0:	d901      	bls.n	80077a6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80077a2:	2303      	movs	r3, #3
 80077a4:	e006      	b.n	80077b4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	691b      	ldr	r3, [r3, #16]
 80077aa:	f003 0301 	and.w	r3, r3, #1
 80077ae:	2b01      	cmp	r3, #1
 80077b0:	d0f0      	beq.n	8007794 <USB_CoreReset+0x44>

  return HAL_OK;
 80077b2:	2300      	movs	r3, #0
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3714      	adds	r7, #20
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80077c0:	b084      	sub	sp, #16
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b086      	sub	sp, #24
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80077ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80077d2:	2300      	movs	r3, #0
 80077d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80077e0:	461a      	mov	r2, r3
 80077e2:	2300      	movs	r3, #0
 80077e4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077ea:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077f6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007802:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007812:	2b00      	cmp	r3, #0
 8007814:	d119      	bne.n	800784a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007816:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800781a:	2b01      	cmp	r3, #1
 800781c:	d10a      	bne.n	8007834 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	68fa      	ldr	r2, [r7, #12]
 8007828:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800782c:	f043 0304 	orr.w	r3, r3, #4
 8007830:	6013      	str	r3, [r2, #0]
 8007832:	e014      	b.n	800785e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	68fa      	ldr	r2, [r7, #12]
 800783e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007842:	f023 0304 	bic.w	r3, r3, #4
 8007846:	6013      	str	r3, [r2, #0]
 8007848:	e009      	b.n	800785e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007858:	f023 0304 	bic.w	r3, r3, #4
 800785c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800785e:	2110      	movs	r1, #16
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f7ff fe3d 	bl	80074e0 <USB_FlushTxFifo>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d001      	beq.n	8007870 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800786c:	2301      	movs	r3, #1
 800786e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f7ff fe67 	bl	8007544 <USB_FlushRxFifo>
 8007876:	4603      	mov	r3, r0
 8007878:	2b00      	cmp	r3, #0
 800787a:	d001      	beq.n	8007880 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007880:	2300      	movs	r3, #0
 8007882:	613b      	str	r3, [r7, #16]
 8007884:	e015      	b.n	80078b2 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	015a      	lsls	r2, r3, #5
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	4413      	add	r3, r2
 800788e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007892:	461a      	mov	r2, r3
 8007894:	f04f 33ff 	mov.w	r3, #4294967295
 8007898:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	015a      	lsls	r2, r3, #5
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	4413      	add	r3, r2
 80078a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078a6:	461a      	mov	r2, r3
 80078a8:	2300      	movs	r3, #0
 80078aa:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	3301      	adds	r3, #1
 80078b0:	613b      	str	r3, [r7, #16]
 80078b2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80078b6:	461a      	mov	r2, r3
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d3e3      	bcc.n	8007886 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f04f 32ff 	mov.w	r2, #4294967295
 80078ca:	615a      	str	r2, [r3, #20]
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2280      	movs	r2, #128	@ 0x80
 80078d0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a0e      	ldr	r2, [pc, #56]	@ (8007910 <USB_HostInit+0x150>)
 80078d6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	4a0e      	ldr	r2, [pc, #56]	@ (8007914 <USB_HostInit+0x154>)
 80078dc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80078e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d105      	bne.n	80078f4 <USB_HostInit+0x134>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	699b      	ldr	r3, [r3, #24]
 80078ec:	f043 0210 	orr.w	r2, r3, #16
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	699a      	ldr	r2, [r3, #24]
 80078f8:	4b07      	ldr	r3, [pc, #28]	@ (8007918 <USB_HostInit+0x158>)
 80078fa:	4313      	orrs	r3, r2
 80078fc:	687a      	ldr	r2, [r7, #4]
 80078fe:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007900:	7dfb      	ldrb	r3, [r7, #23]
}
 8007902:	4618      	mov	r0, r3
 8007904:	3718      	adds	r7, #24
 8007906:	46bd      	mov	sp, r7
 8007908:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800790c:	b004      	add	sp, #16
 800790e:	4770      	bx	lr
 8007910:	00600080 	.word	0x00600080
 8007914:	004000e0 	.word	0x004000e0
 8007918:	a3200008 	.word	0xa3200008

0800791c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800791c:	b480      	push	{r7}
 800791e:	b085      	sub	sp, #20
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	460b      	mov	r3, r1
 8007926:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	68fa      	ldr	r2, [r7, #12]
 8007936:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800793a:	f023 0303 	bic.w	r3, r3, #3
 800793e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	78fb      	ldrb	r3, [r7, #3]
 800794a:	f003 0303 	and.w	r3, r3, #3
 800794e:	68f9      	ldr	r1, [r7, #12]
 8007950:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007954:	4313      	orrs	r3, r2
 8007956:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007958:	78fb      	ldrb	r3, [r7, #3]
 800795a:	2b01      	cmp	r3, #1
 800795c:	d107      	bne.n	800796e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007964:	461a      	mov	r2, r3
 8007966:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800796a:	6053      	str	r3, [r2, #4]
 800796c:	e00c      	b.n	8007988 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800796e:	78fb      	ldrb	r3, [r7, #3]
 8007970:	2b02      	cmp	r3, #2
 8007972:	d107      	bne.n	8007984 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800797a:	461a      	mov	r2, r3
 800797c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007980:	6053      	str	r3, [r2, #4]
 8007982:	e001      	b.n	8007988 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	e000      	b.n	800798a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007988:	2300      	movs	r3, #0
}
 800798a:	4618      	mov	r0, r3
 800798c:	3714      	adds	r7, #20
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr

08007996 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007996:	b480      	push	{r7}
 8007998:	b085      	sub	sp, #20
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
 800799e:	460b      	mov	r3, r1
 80079a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80079a6:	2300      	movs	r3, #0
 80079a8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80079ba:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d109      	bne.n	80079da <USB_DriveVbus+0x44>
 80079c6:	78fb      	ldrb	r3, [r7, #3]
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d106      	bne.n	80079da <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	68fa      	ldr	r2, [r7, #12]
 80079d0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80079d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80079d8:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80079e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079e4:	d109      	bne.n	80079fa <USB_DriveVbus+0x64>
 80079e6:	78fb      	ldrb	r3, [r7, #3]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d106      	bne.n	80079fa <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	68fa      	ldr	r2, [r7, #12]
 80079f0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80079f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079f8:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80079fa:	2300      	movs	r3, #0
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	3714      	adds	r7, #20
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b085      	sub	sp, #20
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007a14:	2300      	movs	r3, #0
 8007a16:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	0c5b      	lsrs	r3, r3, #17
 8007a26:	f003 0303 	and.w	r3, r3, #3
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3714      	adds	r7, #20
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr

08007a36 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007a36:	b480      	push	{r7}
 8007a38:	b085      	sub	sp, #20
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	b29b      	uxth	r3, r3
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3714      	adds	r7, #20
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b088      	sub	sp, #32
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	4608      	mov	r0, r1
 8007a62:	4611      	mov	r1, r2
 8007a64:	461a      	mov	r2, r3
 8007a66:	4603      	mov	r3, r0
 8007a68:	70fb      	strb	r3, [r7, #3]
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	70bb      	strb	r3, [r7, #2]
 8007a6e:	4613      	mov	r3, r2
 8007a70:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a72:	2300      	movs	r3, #0
 8007a74:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007a7a:	78fb      	ldrb	r3, [r7, #3]
 8007a7c:	015a      	lsls	r2, r3, #5
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	4413      	add	r3, r2
 8007a82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a86:	461a      	mov	r2, r3
 8007a88:	f04f 33ff 	mov.w	r3, #4294967295
 8007a8c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007a8e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007a92:	2b03      	cmp	r3, #3
 8007a94:	d867      	bhi.n	8007b66 <USB_HC_Init+0x10e>
 8007a96:	a201      	add	r2, pc, #4	@ (adr r2, 8007a9c <USB_HC_Init+0x44>)
 8007a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a9c:	08007aad 	.word	0x08007aad
 8007aa0:	08007b29 	.word	0x08007b29
 8007aa4:	08007aad 	.word	0x08007aad
 8007aa8:	08007aeb 	.word	0x08007aeb
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007aac:	78fb      	ldrb	r3, [r7, #3]
 8007aae:	015a      	lsls	r2, r3, #5
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	4413      	add	r3, r2
 8007ab4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ab8:	461a      	mov	r2, r3
 8007aba:	f240 439d 	movw	r3, #1181	@ 0x49d
 8007abe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007ac0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	da51      	bge.n	8007b6c <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007ac8:	78fb      	ldrb	r3, [r7, #3]
 8007aca:	015a      	lsls	r2, r3, #5
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	4413      	add	r3, r2
 8007ad0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ad4:	68db      	ldr	r3, [r3, #12]
 8007ad6:	78fa      	ldrb	r2, [r7, #3]
 8007ad8:	0151      	lsls	r1, r2, #5
 8007ada:	693a      	ldr	r2, [r7, #16]
 8007adc:	440a      	add	r2, r1
 8007ade:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ae2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ae6:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007ae8:	e040      	b.n	8007b6c <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007aea:	78fb      	ldrb	r3, [r7, #3]
 8007aec:	015a      	lsls	r2, r3, #5
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	4413      	add	r3, r2
 8007af2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007af6:	461a      	mov	r2, r3
 8007af8:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007afc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007afe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	da34      	bge.n	8007b70 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007b06:	78fb      	ldrb	r3, [r7, #3]
 8007b08:	015a      	lsls	r2, r3, #5
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	4413      	add	r3, r2
 8007b0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b12:	68db      	ldr	r3, [r3, #12]
 8007b14:	78fa      	ldrb	r2, [r7, #3]
 8007b16:	0151      	lsls	r1, r2, #5
 8007b18:	693a      	ldr	r2, [r7, #16]
 8007b1a:	440a      	add	r2, r1
 8007b1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b24:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007b26:	e023      	b.n	8007b70 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007b28:	78fb      	ldrb	r3, [r7, #3]
 8007b2a:	015a      	lsls	r2, r3, #5
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	4413      	add	r3, r2
 8007b30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b34:	461a      	mov	r2, r3
 8007b36:	f240 2325 	movw	r3, #549	@ 0x225
 8007b3a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007b3c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	da17      	bge.n	8007b74 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007b44:	78fb      	ldrb	r3, [r7, #3]
 8007b46:	015a      	lsls	r2, r3, #5
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b50:	68db      	ldr	r3, [r3, #12]
 8007b52:	78fa      	ldrb	r2, [r7, #3]
 8007b54:	0151      	lsls	r1, r2, #5
 8007b56:	693a      	ldr	r2, [r7, #16]
 8007b58:	440a      	add	r2, r1
 8007b5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b5e:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007b62:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007b64:	e006      	b.n	8007b74 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
 8007b68:	77fb      	strb	r3, [r7, #31]
      break;
 8007b6a:	e004      	b.n	8007b76 <USB_HC_Init+0x11e>
      break;
 8007b6c:	bf00      	nop
 8007b6e:	e002      	b.n	8007b76 <USB_HC_Init+0x11e>
      break;
 8007b70:	bf00      	nop
 8007b72:	e000      	b.n	8007b76 <USB_HC_Init+0x11e>
      break;
 8007b74:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007b76:	78fb      	ldrb	r3, [r7, #3]
 8007b78:	015a      	lsls	r2, r3, #5
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	4413      	add	r3, r2
 8007b7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b82:	461a      	mov	r2, r3
 8007b84:	2300      	movs	r3, #0
 8007b86:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007b88:	78fb      	ldrb	r3, [r7, #3]
 8007b8a:	015a      	lsls	r2, r3, #5
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	4413      	add	r3, r2
 8007b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b94:	68db      	ldr	r3, [r3, #12]
 8007b96:	78fa      	ldrb	r2, [r7, #3]
 8007b98:	0151      	lsls	r1, r2, #5
 8007b9a:	693a      	ldr	r2, [r7, #16]
 8007b9c:	440a      	add	r2, r1
 8007b9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ba2:	f043 0302 	orr.w	r3, r3, #2
 8007ba6:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007bae:	699a      	ldr	r2, [r3, #24]
 8007bb0:	78fb      	ldrb	r3, [r7, #3]
 8007bb2:	f003 030f 	and.w	r3, r3, #15
 8007bb6:	2101      	movs	r1, #1
 8007bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8007bbc:	6939      	ldr	r1, [r7, #16]
 8007bbe:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	699b      	ldr	r3, [r3, #24]
 8007bca:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007bd2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	da03      	bge.n	8007be2 <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007bda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bde:	61bb      	str	r3, [r7, #24]
 8007be0:	e001      	b.n	8007be6 <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 8007be2:	2300      	movs	r3, #0
 8007be4:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f7ff ff0e 	bl	8007a08 <USB_GetHostSpeed>
 8007bec:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007bee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007bf2:	2b02      	cmp	r3, #2
 8007bf4:	d106      	bne.n	8007c04 <USB_HC_Init+0x1ac>
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2b02      	cmp	r3, #2
 8007bfa:	d003      	beq.n	8007c04 <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007bfc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007c00:	617b      	str	r3, [r7, #20]
 8007c02:	e001      	b.n	8007c08 <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007c04:	2300      	movs	r3, #0
 8007c06:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c08:	787b      	ldrb	r3, [r7, #1]
 8007c0a:	059b      	lsls	r3, r3, #22
 8007c0c:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007c10:	78bb      	ldrb	r3, [r7, #2]
 8007c12:	02db      	lsls	r3, r3, #11
 8007c14:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c18:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007c1a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c1e:	049b      	lsls	r3, r3, #18
 8007c20:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007c24:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8007c26:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007c28:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007c2c:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007c2e:	69bb      	ldr	r3, [r7, #24]
 8007c30:	431a      	orrs	r2, r3
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c36:	78fa      	ldrb	r2, [r7, #3]
 8007c38:	0151      	lsls	r1, r2, #5
 8007c3a:	693a      	ldr	r2, [r7, #16]
 8007c3c:	440a      	add	r2, r1
 8007c3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007c42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c46:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007c48:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c4c:	2b03      	cmp	r3, #3
 8007c4e:	d003      	beq.n	8007c58 <USB_HC_Init+0x200>
 8007c50:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d10f      	bne.n	8007c78 <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007c58:	78fb      	ldrb	r3, [r7, #3]
 8007c5a:	015a      	lsls	r2, r3, #5
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	4413      	add	r3, r2
 8007c60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	78fa      	ldrb	r2, [r7, #3]
 8007c68:	0151      	lsls	r1, r2, #5
 8007c6a:	693a      	ldr	r2, [r7, #16]
 8007c6c:	440a      	add	r2, r1
 8007c6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c72:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007c76:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007c78:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	3720      	adds	r7, #32
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bd80      	pop	{r7, pc}
 8007c82:	bf00      	nop

08007c84 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b08c      	sub	sp, #48	@ 0x30
 8007c88:	af02      	add	r7, sp, #8
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	4613      	mov	r3, r2
 8007c90:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	785b      	ldrb	r3, [r3, #1]
 8007c9a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007c9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007ca0:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	799b      	ldrb	r3, [r3, #6]
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d158      	bne.n	8007d5c <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007caa:	2301      	movs	r3, #1
 8007cac:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	78db      	ldrb	r3, [r3, #3]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d007      	beq.n	8007cc6 <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007cb6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007cb8:	68ba      	ldr	r2, [r7, #8]
 8007cba:	8a92      	ldrh	r2, [r2, #20]
 8007cbc:	fb03 f202 	mul.w	r2, r3, r2
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	61da      	str	r2, [r3, #28]
 8007cc4:	e079      	b.n	8007dba <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	7c9b      	ldrb	r3, [r3, #18]
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d130      	bne.n	8007d30 <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	2bbc      	cmp	r3, #188	@ 0xbc
 8007cd4:	d918      	bls.n	8007d08 <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	8a9b      	ldrh	r3, [r3, #20]
 8007cda:	461a      	mov	r2, r3
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	69da      	ldr	r2, [r3, #28]
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d003      	beq.n	8007cf8 <USB_HC_StartXfer+0x74>
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	68db      	ldr	r3, [r3, #12]
 8007cf4:	2b02      	cmp	r3, #2
 8007cf6:	d103      	bne.n	8007d00 <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	2202      	movs	r2, #2
 8007cfc:	60da      	str	r2, [r3, #12]
 8007cfe:	e05c      	b.n	8007dba <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	2201      	movs	r2, #1
 8007d04:	60da      	str	r2, [r3, #12]
 8007d06:	e058      	b.n	8007dba <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	6a1a      	ldr	r2, [r3, #32]
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d007      	beq.n	8007d28 <USB_HC_StartXfer+0xa4>
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	68db      	ldr	r3, [r3, #12]
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d003      	beq.n	8007d28 <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	2204      	movs	r2, #4
 8007d24:	60da      	str	r2, [r3, #12]
 8007d26:	e048      	b.n	8007dba <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	2203      	movs	r2, #3
 8007d2c:	60da      	str	r2, [r3, #12]
 8007d2e:	e044      	b.n	8007dba <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007d30:	79fb      	ldrb	r3, [r7, #7]
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d10d      	bne.n	8007d52 <USB_HC_StartXfer+0xce>
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	6a1b      	ldr	r3, [r3, #32]
 8007d3a:	68ba      	ldr	r2, [r7, #8]
 8007d3c:	8a92      	ldrh	r2, [r2, #20]
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d907      	bls.n	8007d52 <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007d42:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007d44:	68ba      	ldr	r2, [r7, #8]
 8007d46:	8a92      	ldrh	r2, [r2, #20]
 8007d48:	fb03 f202 	mul.w	r2, r3, r2
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	61da      	str	r2, [r3, #28]
 8007d50:	e033      	b.n	8007dba <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	6a1a      	ldr	r2, [r3, #32]
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	61da      	str	r2, [r3, #28]
 8007d5a:	e02e      	b.n	8007dba <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	6a1b      	ldr	r3, [r3, #32]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d018      	beq.n	8007d96 <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	6a1b      	ldr	r3, [r3, #32]
 8007d68:	68ba      	ldr	r2, [r7, #8]
 8007d6a:	8a92      	ldrh	r2, [r2, #20]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	3b01      	subs	r3, #1
 8007d70:	68ba      	ldr	r2, [r7, #8]
 8007d72:	8a92      	ldrh	r2, [r2, #20]
 8007d74:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d78:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007d7a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007d7c:	8b7b      	ldrh	r3, [r7, #26]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d90b      	bls.n	8007d9a <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 8007d82:	8b7b      	ldrh	r3, [r7, #26]
 8007d84:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007d86:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007d88:	68ba      	ldr	r2, [r7, #8]
 8007d8a:	8a92      	ldrh	r2, [r2, #20]
 8007d8c:	fb03 f202 	mul.w	r2, r3, r2
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	61da      	str	r2, [r3, #28]
 8007d94:	e001      	b.n	8007d9a <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 8007d96:	2301      	movs	r3, #1
 8007d98:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	78db      	ldrb	r3, [r3, #3]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d007      	beq.n	8007db2 <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007da2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007da4:	68ba      	ldr	r2, [r7, #8]
 8007da6:	8a92      	ldrh	r2, [r2, #20]
 8007da8:	fb03 f202 	mul.w	r2, r3, r2
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	61da      	str	r2, [r3, #28]
 8007db0:	e003      	b.n	8007dba <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	6a1a      	ldr	r2, [r3, #32]
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	69db      	ldr	r3, [r3, #28]
 8007dbe:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007dc2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007dc4:	04d9      	lsls	r1, r3, #19
 8007dc6:	4ba4      	ldr	r3, [pc, #656]	@ (8008058 <USB_HC_StartXfer+0x3d4>)
 8007dc8:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007dca:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	7d9b      	ldrb	r3, [r3, #22]
 8007dd0:	075b      	lsls	r3, r3, #29
 8007dd2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007dd6:	69f9      	ldr	r1, [r7, #28]
 8007dd8:	0148      	lsls	r0, r1, #5
 8007dda:	6a39      	ldr	r1, [r7, #32]
 8007ddc:	4401      	add	r1, r0
 8007dde:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007de2:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007de4:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007de6:	79fb      	ldrb	r3, [r7, #7]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d009      	beq.n	8007e00 <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	6999      	ldr	r1, [r3, #24]
 8007df0:	69fb      	ldr	r3, [r7, #28]
 8007df2:	015a      	lsls	r2, r3, #5
 8007df4:	6a3b      	ldr	r3, [r7, #32]
 8007df6:	4413      	add	r3, r2
 8007df8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dfc:	460a      	mov	r2, r1
 8007dfe:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007e00:	6a3b      	ldr	r3, [r7, #32]
 8007e02:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	f003 0301 	and.w	r3, r3, #1
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	bf0c      	ite	eq
 8007e10:	2301      	moveq	r3, #1
 8007e12:	2300      	movne	r3, #0
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	015a      	lsls	r2, r3, #5
 8007e1c:	6a3b      	ldr	r3, [r7, #32]
 8007e1e:	4413      	add	r3, r2
 8007e20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	69fa      	ldr	r2, [r7, #28]
 8007e28:	0151      	lsls	r1, r2, #5
 8007e2a:	6a3a      	ldr	r2, [r7, #32]
 8007e2c:	440a      	add	r2, r1
 8007e2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e32:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007e36:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007e38:	69fb      	ldr	r3, [r7, #28]
 8007e3a:	015a      	lsls	r2, r3, #5
 8007e3c:	6a3b      	ldr	r3, [r7, #32]
 8007e3e:	4413      	add	r3, r2
 8007e40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	7e7b      	ldrb	r3, [r7, #25]
 8007e48:	075b      	lsls	r3, r3, #29
 8007e4a:	69f9      	ldr	r1, [r7, #28]
 8007e4c:	0148      	lsls	r0, r1, #5
 8007e4e:	6a39      	ldr	r1, [r7, #32]
 8007e50:	4401      	add	r1, r0
 8007e52:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007e56:	4313      	orrs	r3, r2
 8007e58:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	799b      	ldrb	r3, [r3, #6]
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	f040 80c4 	bne.w	8007fec <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	7c5b      	ldrb	r3, [r3, #17]
 8007e68:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007e6a:	68ba      	ldr	r2, [r7, #8]
 8007e6c:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	69fa      	ldr	r2, [r7, #28]
 8007e72:	0151      	lsls	r1, r2, #5
 8007e74:	6a3a      	ldr	r2, [r7, #32]
 8007e76:	440a      	add	r2, r1
 8007e78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007e7c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007e80:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007e82:	69fb      	ldr	r3, [r7, #28]
 8007e84:	015a      	lsls	r2, r3, #5
 8007e86:	6a3b      	ldr	r3, [r7, #32]
 8007e88:	4413      	add	r3, r2
 8007e8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	69fa      	ldr	r2, [r7, #28]
 8007e92:	0151      	lsls	r1, r2, #5
 8007e94:	6a3a      	ldr	r2, [r7, #32]
 8007e96:	440a      	add	r2, r1
 8007e98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e9c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007ea0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	79db      	ldrb	r3, [r3, #7]
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d123      	bne.n	8007ef2 <USB_HC_StartXfer+0x26e>
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	78db      	ldrb	r3, [r3, #3]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d11f      	bne.n	8007ef2 <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007eb2:	69fb      	ldr	r3, [r7, #28]
 8007eb4:	015a      	lsls	r2, r3, #5
 8007eb6:	6a3b      	ldr	r3, [r7, #32]
 8007eb8:	4413      	add	r3, r2
 8007eba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	69fa      	ldr	r2, [r7, #28]
 8007ec2:	0151      	lsls	r1, r2, #5
 8007ec4:	6a3a      	ldr	r2, [r7, #32]
 8007ec6:	440a      	add	r2, r1
 8007ec8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ed0:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007ed2:	69fb      	ldr	r3, [r7, #28]
 8007ed4:	015a      	lsls	r2, r3, #5
 8007ed6:	6a3b      	ldr	r3, [r7, #32]
 8007ed8:	4413      	add	r3, r2
 8007eda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ede:	68db      	ldr	r3, [r3, #12]
 8007ee0:	69fa      	ldr	r2, [r7, #28]
 8007ee2:	0151      	lsls	r1, r2, #5
 8007ee4:	6a3a      	ldr	r2, [r7, #32]
 8007ee6:	440a      	add	r2, r1
 8007ee8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007eec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ef0:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	7c9b      	ldrb	r3, [r3, #18]
 8007ef6:	2b01      	cmp	r3, #1
 8007ef8:	d003      	beq.n	8007f02 <USB_HC_StartXfer+0x27e>
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	7c9b      	ldrb	r3, [r3, #18]
 8007efe:	2b03      	cmp	r3, #3
 8007f00:	d117      	bne.n	8007f32 <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d113      	bne.n	8007f32 <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	78db      	ldrb	r3, [r3, #3]
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	d10f      	bne.n	8007f32 <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007f12:	69fb      	ldr	r3, [r7, #28]
 8007f14:	015a      	lsls	r2, r3, #5
 8007f16:	6a3b      	ldr	r3, [r7, #32]
 8007f18:	4413      	add	r3, r2
 8007f1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	69fa      	ldr	r2, [r7, #28]
 8007f22:	0151      	lsls	r1, r2, #5
 8007f24:	6a3a      	ldr	r2, [r7, #32]
 8007f26:	440a      	add	r2, r1
 8007f28:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f30:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	7c9b      	ldrb	r3, [r3, #18]
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d163      	bne.n	8008002 <USB_HC_StartXfer+0x37e>
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	78db      	ldrb	r3, [r3, #3]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d15f      	bne.n	8008002 <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	68db      	ldr	r3, [r3, #12]
 8007f46:	3b01      	subs	r3, #1
 8007f48:	2b03      	cmp	r3, #3
 8007f4a:	d859      	bhi.n	8008000 <USB_HC_StartXfer+0x37c>
 8007f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8007f54 <USB_HC_StartXfer+0x2d0>)
 8007f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f52:	bf00      	nop
 8007f54:	08007f65 	.word	0x08007f65
 8007f58:	08007f87 	.word	0x08007f87
 8007f5c:	08007fa9 	.word	0x08007fa9
 8007f60:	08007fcb 	.word	0x08007fcb
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007f64:	69fb      	ldr	r3, [r7, #28]
 8007f66:	015a      	lsls	r2, r3, #5
 8007f68:	6a3b      	ldr	r3, [r7, #32]
 8007f6a:	4413      	add	r3, r2
 8007f6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	69fa      	ldr	r2, [r7, #28]
 8007f74:	0151      	lsls	r1, r2, #5
 8007f76:	6a3a      	ldr	r2, [r7, #32]
 8007f78:	440a      	add	r2, r1
 8007f7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f82:	6053      	str	r3, [r2, #4]
          break;
 8007f84:	e03d      	b.n	8008002 <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007f86:	69fb      	ldr	r3, [r7, #28]
 8007f88:	015a      	lsls	r2, r3, #5
 8007f8a:	6a3b      	ldr	r3, [r7, #32]
 8007f8c:	4413      	add	r3, r2
 8007f8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	69fa      	ldr	r2, [r7, #28]
 8007f96:	0151      	lsls	r1, r2, #5
 8007f98:	6a3a      	ldr	r2, [r7, #32]
 8007f9a:	440a      	add	r2, r1
 8007f9c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fa0:	f043 030e 	orr.w	r3, r3, #14
 8007fa4:	6053      	str	r3, [r2, #4]
          break;
 8007fa6:	e02c      	b.n	8008002 <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	015a      	lsls	r2, r3, #5
 8007fac:	6a3b      	ldr	r3, [r7, #32]
 8007fae:	4413      	add	r3, r2
 8007fb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	69fa      	ldr	r2, [r7, #28]
 8007fb8:	0151      	lsls	r1, r2, #5
 8007fba:	6a3a      	ldr	r2, [r7, #32]
 8007fbc:	440a      	add	r2, r1
 8007fbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fc2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007fc6:	6053      	str	r3, [r2, #4]
          break;
 8007fc8:	e01b      	b.n	8008002 <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007fca:	69fb      	ldr	r3, [r7, #28]
 8007fcc:	015a      	lsls	r2, r3, #5
 8007fce:	6a3b      	ldr	r3, [r7, #32]
 8007fd0:	4413      	add	r3, r2
 8007fd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	69fa      	ldr	r2, [r7, #28]
 8007fda:	0151      	lsls	r1, r2, #5
 8007fdc:	6a3a      	ldr	r2, [r7, #32]
 8007fde:	440a      	add	r2, r1
 8007fe0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fe4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007fe8:	6053      	str	r3, [r2, #4]
          break;
 8007fea:	e00a      	b.n	8008002 <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	015a      	lsls	r2, r3, #5
 8007ff0:	6a3b      	ldr	r3, [r7, #32]
 8007ff2:	4413      	add	r3, r2
 8007ff4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	6053      	str	r3, [r2, #4]
 8007ffe:	e000      	b.n	8008002 <USB_HC_StartXfer+0x37e>
          break;
 8008000:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008002:	69fb      	ldr	r3, [r7, #28]
 8008004:	015a      	lsls	r2, r3, #5
 8008006:	6a3b      	ldr	r3, [r7, #32]
 8008008:	4413      	add	r3, r2
 800800a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008018:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	78db      	ldrb	r3, [r3, #3]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d004      	beq.n	800802c <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008028:	613b      	str	r3, [r7, #16]
 800802a:	e003      	b.n	8008034 <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008032:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800803a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	015a      	lsls	r2, r3, #5
 8008040:	6a3b      	ldr	r3, [r7, #32]
 8008042:	4413      	add	r3, r2
 8008044:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008048:	461a      	mov	r2, r3
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800804e:	79fb      	ldrb	r3, [r7, #7]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d003      	beq.n	800805c <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 8008054:	2300      	movs	r3, #0
 8008056:	e055      	b.n	8008104 <USB_HC_StartXfer+0x480>
 8008058:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	78db      	ldrb	r3, [r3, #3]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d14e      	bne.n	8008102 <USB_HC_StartXfer+0x47e>
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	6a1b      	ldr	r3, [r3, #32]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d04a      	beq.n	8008102 <USB_HC_StartXfer+0x47e>
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	79db      	ldrb	r3, [r3, #7]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d146      	bne.n	8008102 <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	7c9b      	ldrb	r3, [r3, #18]
 8008078:	2b03      	cmp	r3, #3
 800807a:	d831      	bhi.n	80080e0 <USB_HC_StartXfer+0x45c>
 800807c:	a201      	add	r2, pc, #4	@ (adr r2, 8008084 <USB_HC_StartXfer+0x400>)
 800807e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008082:	bf00      	nop
 8008084:	08008095 	.word	0x08008095
 8008088:	080080b9 	.word	0x080080b9
 800808c:	08008095 	.word	0x08008095
 8008090:	080080b9 	.word	0x080080b9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	6a1b      	ldr	r3, [r3, #32]
 8008098:	3303      	adds	r3, #3
 800809a:	089b      	lsrs	r3, r3, #2
 800809c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800809e:	8afa      	ldrh	r2, [r7, #22]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a4:	b29b      	uxth	r3, r3
 80080a6:	429a      	cmp	r2, r3
 80080a8:	d91c      	bls.n	80080e4 <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	699b      	ldr	r3, [r3, #24]
 80080ae:	f043 0220 	orr.w	r2, r3, #32
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	619a      	str	r2, [r3, #24]
        }
        break;
 80080b6:	e015      	b.n	80080e4 <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	6a1b      	ldr	r3, [r3, #32]
 80080bc:	3303      	adds	r3, #3
 80080be:	089b      	lsrs	r3, r3, #2
 80080c0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80080c2:	8afa      	ldrh	r2, [r7, #22]
 80080c4:	6a3b      	ldr	r3, [r7, #32]
 80080c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080ca:	691b      	ldr	r3, [r3, #16]
 80080cc:	b29b      	uxth	r3, r3
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d90a      	bls.n	80080e8 <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	699b      	ldr	r3, [r3, #24]
 80080d6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	619a      	str	r2, [r3, #24]
        }
        break;
 80080de:	e003      	b.n	80080e8 <USB_HC_StartXfer+0x464>

      default:
        break;
 80080e0:	bf00      	nop
 80080e2:	e002      	b.n	80080ea <USB_HC_StartXfer+0x466>
        break;
 80080e4:	bf00      	nop
 80080e6:	e000      	b.n	80080ea <USB_HC_StartXfer+0x466>
        break;
 80080e8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	6999      	ldr	r1, [r3, #24]
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	785a      	ldrb	r2, [r3, #1]
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	6a1b      	ldr	r3, [r3, #32]
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	2000      	movs	r0, #0
 80080fa:	9000      	str	r0, [sp, #0]
 80080fc:	68f8      	ldr	r0, [r7, #12]
 80080fe:	f7ff fa4f 	bl	80075a0 <USB_WritePacket>
  }

  return HAL_OK;
 8008102:	2300      	movs	r3, #0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3728      	adds	r7, #40	@ 0x28
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800810c:	b480      	push	{r7}
 800810e:	b085      	sub	sp, #20
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800811e:	695b      	ldr	r3, [r3, #20]
 8008120:	b29b      	uxth	r3, r3
}
 8008122:	4618      	mov	r0, r3
 8008124:	3714      	adds	r7, #20
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr

0800812e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800812e:	b480      	push	{r7}
 8008130:	b089      	sub	sp, #36	@ 0x24
 8008132:	af00      	add	r7, sp, #0
 8008134:	6078      	str	r0, [r7, #4]
 8008136:	460b      	mov	r3, r1
 8008138:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800813e:	78fb      	ldrb	r3, [r7, #3]
 8008140:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008142:	2300      	movs	r3, #0
 8008144:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008146:	69bb      	ldr	r3, [r7, #24]
 8008148:	015a      	lsls	r2, r3, #5
 800814a:	69fb      	ldr	r3, [r7, #28]
 800814c:	4413      	add	r3, r2
 800814e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	0c9b      	lsrs	r3, r3, #18
 8008156:	f003 0303 	and.w	r3, r3, #3
 800815a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	015a      	lsls	r2, r3, #5
 8008160:	69fb      	ldr	r3, [r7, #28]
 8008162:	4413      	add	r3, r2
 8008164:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	0fdb      	lsrs	r3, r3, #31
 800816c:	f003 0301 	and.w	r3, r3, #1
 8008170:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008172:	69bb      	ldr	r3, [r7, #24]
 8008174:	015a      	lsls	r2, r3, #5
 8008176:	69fb      	ldr	r3, [r7, #28]
 8008178:	4413      	add	r3, r2
 800817a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	0fdb      	lsrs	r3, r3, #31
 8008182:	f003 0301 	and.w	r3, r3, #1
 8008186:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	f003 0320 	and.w	r3, r3, #32
 8008190:	2b20      	cmp	r3, #32
 8008192:	d10d      	bne.n	80081b0 <USB_HC_Halt+0x82>
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d10a      	bne.n	80081b0 <USB_HC_Halt+0x82>
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d005      	beq.n	80081ac <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	2b01      	cmp	r3, #1
 80081a4:	d002      	beq.n	80081ac <USB_HC_Halt+0x7e>
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	2b03      	cmp	r3, #3
 80081aa:	d101      	bne.n	80081b0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80081ac:	2300      	movs	r3, #0
 80081ae:	e0d8      	b.n	8008362 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d002      	beq.n	80081bc <USB_HC_Halt+0x8e>
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	2b02      	cmp	r3, #2
 80081ba:	d173      	bne.n	80082a4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80081bc:	69bb      	ldr	r3, [r7, #24]
 80081be:	015a      	lsls	r2, r3, #5
 80081c0:	69fb      	ldr	r3, [r7, #28]
 80081c2:	4413      	add	r3, r2
 80081c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	69ba      	ldr	r2, [r7, #24]
 80081cc:	0151      	lsls	r1, r2, #5
 80081ce:	69fa      	ldr	r2, [r7, #28]
 80081d0:	440a      	add	r2, r1
 80081d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80081d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80081da:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	f003 0320 	and.w	r3, r3, #32
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d14a      	bne.n	800827e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d133      	bne.n	800825c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80081f4:	69bb      	ldr	r3, [r7, #24]
 80081f6:	015a      	lsls	r2, r3, #5
 80081f8:	69fb      	ldr	r3, [r7, #28]
 80081fa:	4413      	add	r3, r2
 80081fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	69ba      	ldr	r2, [r7, #24]
 8008204:	0151      	lsls	r1, r2, #5
 8008206:	69fa      	ldr	r2, [r7, #28]
 8008208:	440a      	add	r2, r1
 800820a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800820e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008212:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008214:	69bb      	ldr	r3, [r7, #24]
 8008216:	015a      	lsls	r2, r3, #5
 8008218:	69fb      	ldr	r3, [r7, #28]
 800821a:	4413      	add	r3, r2
 800821c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	69ba      	ldr	r2, [r7, #24]
 8008224:	0151      	lsls	r1, r2, #5
 8008226:	69fa      	ldr	r2, [r7, #28]
 8008228:	440a      	add	r2, r1
 800822a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800822e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008232:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	3301      	adds	r3, #1
 8008238:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008240:	d82e      	bhi.n	80082a0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008242:	69bb      	ldr	r3, [r7, #24]
 8008244:	015a      	lsls	r2, r3, #5
 8008246:	69fb      	ldr	r3, [r7, #28]
 8008248:	4413      	add	r3, r2
 800824a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008254:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008258:	d0ec      	beq.n	8008234 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800825a:	e081      	b.n	8008360 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800825c:	69bb      	ldr	r3, [r7, #24]
 800825e:	015a      	lsls	r2, r3, #5
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	4413      	add	r3, r2
 8008264:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	69ba      	ldr	r2, [r7, #24]
 800826c:	0151      	lsls	r1, r2, #5
 800826e:	69fa      	ldr	r2, [r7, #28]
 8008270:	440a      	add	r2, r1
 8008272:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008276:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800827a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800827c:	e070      	b.n	8008360 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	015a      	lsls	r2, r3, #5
 8008282:	69fb      	ldr	r3, [r7, #28]
 8008284:	4413      	add	r3, r2
 8008286:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	69ba      	ldr	r2, [r7, #24]
 800828e:	0151      	lsls	r1, r2, #5
 8008290:	69fa      	ldr	r2, [r7, #28]
 8008292:	440a      	add	r2, r1
 8008294:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008298:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800829c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800829e:	e05f      	b.n	8008360 <USB_HC_Halt+0x232>
            break;
 80082a0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80082a2:	e05d      	b.n	8008360 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	015a      	lsls	r2, r3, #5
 80082a8:	69fb      	ldr	r3, [r7, #28]
 80082aa:	4413      	add	r3, r2
 80082ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	69ba      	ldr	r2, [r7, #24]
 80082b4:	0151      	lsls	r1, r2, #5
 80082b6:	69fa      	ldr	r2, [r7, #28]
 80082b8:	440a      	add	r2, r1
 80082ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082be:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80082c2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80082c4:	69fb      	ldr	r3, [r7, #28]
 80082c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80082ca:	691b      	ldr	r3, [r3, #16]
 80082cc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d133      	bne.n	800833c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	015a      	lsls	r2, r3, #5
 80082d8:	69fb      	ldr	r3, [r7, #28]
 80082da:	4413      	add	r3, r2
 80082dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	69ba      	ldr	r2, [r7, #24]
 80082e4:	0151      	lsls	r1, r2, #5
 80082e6:	69fa      	ldr	r2, [r7, #28]
 80082e8:	440a      	add	r2, r1
 80082ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80082f2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	015a      	lsls	r2, r3, #5
 80082f8:	69fb      	ldr	r3, [r7, #28]
 80082fa:	4413      	add	r3, r2
 80082fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	69ba      	ldr	r2, [r7, #24]
 8008304:	0151      	lsls	r1, r2, #5
 8008306:	69fa      	ldr	r2, [r7, #28]
 8008308:	440a      	add	r2, r1
 800830a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800830e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008312:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	3301      	adds	r3, #1
 8008318:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008320:	d81d      	bhi.n	800835e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	015a      	lsls	r2, r3, #5
 8008326:	69fb      	ldr	r3, [r7, #28]
 8008328:	4413      	add	r3, r2
 800832a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008334:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008338:	d0ec      	beq.n	8008314 <USB_HC_Halt+0x1e6>
 800833a:	e011      	b.n	8008360 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800833c:	69bb      	ldr	r3, [r7, #24]
 800833e:	015a      	lsls	r2, r3, #5
 8008340:	69fb      	ldr	r3, [r7, #28]
 8008342:	4413      	add	r3, r2
 8008344:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	69ba      	ldr	r2, [r7, #24]
 800834c:	0151      	lsls	r1, r2, #5
 800834e:	69fa      	ldr	r2, [r7, #28]
 8008350:	440a      	add	r2, r1
 8008352:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008356:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800835a:	6013      	str	r3, [r2, #0]
 800835c:	e000      	b.n	8008360 <USB_HC_Halt+0x232>
          break;
 800835e:	bf00      	nop
    }
  }

  return HAL_OK;
 8008360:	2300      	movs	r3, #0
}
 8008362:	4618      	mov	r0, r3
 8008364:	3724      	adds	r7, #36	@ 0x24
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr

0800836e <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800836e:	b580      	push	{r7, lr}
 8008370:	b088      	sub	sp, #32
 8008372:	af00      	add	r7, sp, #0
 8008374:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008376:	2300      	movs	r3, #0
 8008378:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800837e:	2300      	movs	r3, #0
 8008380:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f7ff f84f 	bl	8007426 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008388:	2110      	movs	r1, #16
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f7ff f8a8 	bl	80074e0 <USB_FlushTxFifo>
 8008390:	4603      	mov	r3, r0
 8008392:	2b00      	cmp	r3, #0
 8008394:	d001      	beq.n	800839a <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f7ff f8d2 	bl	8007544 <USB_FlushRxFifo>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d001      	beq.n	80083aa <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80083aa:	2300      	movs	r3, #0
 80083ac:	61bb      	str	r3, [r7, #24]
 80083ae:	e01f      	b.n	80083f0 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80083b0:	69bb      	ldr	r3, [r7, #24]
 80083b2:	015a      	lsls	r2, r3, #5
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	4413      	add	r3, r2
 80083b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083c6:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80083ce:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80083d6:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80083d8:	69bb      	ldr	r3, [r7, #24]
 80083da:	015a      	lsls	r2, r3, #5
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	4413      	add	r3, r2
 80083e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083e4:	461a      	mov	r2, r3
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80083ea:	69bb      	ldr	r3, [r7, #24]
 80083ec:	3301      	adds	r3, #1
 80083ee:	61bb      	str	r3, [r7, #24]
 80083f0:	69bb      	ldr	r3, [r7, #24]
 80083f2:	2b0f      	cmp	r3, #15
 80083f4:	d9dc      	bls.n	80083b0 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80083f6:	2300      	movs	r3, #0
 80083f8:	61bb      	str	r3, [r7, #24]
 80083fa:	e034      	b.n	8008466 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80083fc:	69bb      	ldr	r3, [r7, #24]
 80083fe:	015a      	lsls	r2, r3, #5
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	4413      	add	r3, r2
 8008404:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800840c:	693b      	ldr	r3, [r7, #16]
 800840e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008412:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800841a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008422:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008424:	69bb      	ldr	r3, [r7, #24]
 8008426:	015a      	lsls	r2, r3, #5
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	4413      	add	r3, r2
 800842c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008430:	461a      	mov	r2, r3
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	3301      	adds	r3, #1
 800843a:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008442:	d80c      	bhi.n	800845e <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	015a      	lsls	r2, r3, #5
 8008448:	697b      	ldr	r3, [r7, #20]
 800844a:	4413      	add	r3, r2
 800844c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008456:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800845a:	d0ec      	beq.n	8008436 <USB_StopHost+0xc8>
 800845c:	e000      	b.n	8008460 <USB_StopHost+0xf2>
        break;
 800845e:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	3301      	adds	r3, #1
 8008464:	61bb      	str	r3, [r7, #24]
 8008466:	69bb      	ldr	r3, [r7, #24]
 8008468:	2b0f      	cmp	r3, #15
 800846a:	d9c7      	bls.n	80083fc <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008472:	461a      	mov	r2, r3
 8008474:	f04f 33ff 	mov.w	r3, #4294967295
 8008478:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f04f 32ff 	mov.w	r2, #4294967295
 8008480:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f7fe ffbe 	bl	8007404 <USB_EnableGlobalInt>

  return ret;
 8008488:	7ffb      	ldrb	r3, [r7, #31]
}
 800848a:	4618      	mov	r0, r3
 800848c:	3720      	adds	r7, #32
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008492:	b590      	push	{r4, r7, lr}
 8008494:	b089      	sub	sp, #36	@ 0x24
 8008496:	af04      	add	r7, sp, #16
 8008498:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800849a:	2301      	movs	r3, #1
 800849c:	2202      	movs	r2, #2
 800849e:	2102      	movs	r1, #2
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 fc84 	bl	8008dae <USBH_FindInterface>
 80084a6:	4603      	mov	r3, r0
 80084a8:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80084aa:	7bfb      	ldrb	r3, [r7, #15]
 80084ac:	2bff      	cmp	r3, #255	@ 0xff
 80084ae:	d002      	beq.n	80084b6 <USBH_CDC_InterfaceInit+0x24>
 80084b0:	7bfb      	ldrb	r3, [r7, #15]
 80084b2:	2b01      	cmp	r3, #1
 80084b4:	d901      	bls.n	80084ba <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80084b6:	2302      	movs	r3, #2
 80084b8:	e13d      	b.n	8008736 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80084ba:	7bfb      	ldrb	r3, [r7, #15]
 80084bc:	4619      	mov	r1, r3
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f000 fc59 	bl	8008d76 <USBH_SelectInterface>
 80084c4:	4603      	mov	r3, r0
 80084c6:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80084c8:	7bbb      	ldrb	r3, [r7, #14]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d001      	beq.n	80084d2 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80084ce:	2302      	movs	r3, #2
 80084d0:	e131      	b.n	8008736 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80084d8:	2050      	movs	r0, #80	@ 0x50
 80084da:	f001 fafd 	bl	8009ad8 <malloc>
 80084de:	4603      	mov	r3, r0
 80084e0:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084e8:	69db      	ldr	r3, [r3, #28]
 80084ea:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d101      	bne.n	80084f6 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80084f2:	2302      	movs	r3, #2
 80084f4:	e11f      	b.n	8008736 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80084f6:	2250      	movs	r2, #80	@ 0x50
 80084f8:	2100      	movs	r1, #0
 80084fa:	68b8      	ldr	r0, [r7, #8]
 80084fc:	f002 f927 	bl	800a74e <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008500:	7bfb      	ldrb	r3, [r7, #15]
 8008502:	687a      	ldr	r2, [r7, #4]
 8008504:	211a      	movs	r1, #26
 8008506:	fb01 f303 	mul.w	r3, r1, r3
 800850a:	4413      	add	r3, r2
 800850c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008510:	781b      	ldrb	r3, [r3, #0]
 8008512:	b25b      	sxtb	r3, r3
 8008514:	2b00      	cmp	r3, #0
 8008516:	da15      	bge.n	8008544 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008518:	7bfb      	ldrb	r3, [r7, #15]
 800851a:	687a      	ldr	r2, [r7, #4]
 800851c:	211a      	movs	r1, #26
 800851e:	fb01 f303 	mul.w	r3, r1, r3
 8008522:	4413      	add	r3, r2
 8008524:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008528:	781a      	ldrb	r2, [r3, #0]
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800852e:	7bfb      	ldrb	r3, [r7, #15]
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	211a      	movs	r1, #26
 8008534:	fb01 f303 	mul.w	r3, r1, r3
 8008538:	4413      	add	r3, r2
 800853a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800853e:	881a      	ldrh	r2, [r3, #0]
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	785b      	ldrb	r3, [r3, #1]
 8008548:	4619      	mov	r1, r3
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f000 ffbf 	bl	80094ce <USBH_AllocPipe>
 8008550:	4603      	mov	r3, r0
 8008552:	461a      	mov	r2, r3
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	7819      	ldrb	r1, [r3, #0]
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	7858      	ldrb	r0, [r3, #1]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800856c:	68ba      	ldr	r2, [r7, #8]
 800856e:	8952      	ldrh	r2, [r2, #10]
 8008570:	9202      	str	r2, [sp, #8]
 8008572:	2203      	movs	r2, #3
 8008574:	9201      	str	r2, [sp, #4]
 8008576:	9300      	str	r3, [sp, #0]
 8008578:	4623      	mov	r3, r4
 800857a:	4602      	mov	r2, r0
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f000 ff77 	bl	8009470 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	781b      	ldrb	r3, [r3, #0]
 8008586:	2200      	movs	r2, #0
 8008588:	4619      	mov	r1, r3
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f001 fa28 	bl	80099e0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008590:	2300      	movs	r3, #0
 8008592:	2200      	movs	r2, #0
 8008594:	210a      	movs	r1, #10
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f000 fc09 	bl	8008dae <USBH_FindInterface>
 800859c:	4603      	mov	r3, r0
 800859e:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80085a0:	7bfb      	ldrb	r3, [r7, #15]
 80085a2:	2bff      	cmp	r3, #255	@ 0xff
 80085a4:	d002      	beq.n	80085ac <USBH_CDC_InterfaceInit+0x11a>
 80085a6:	7bfb      	ldrb	r3, [r7, #15]
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	d901      	bls.n	80085b0 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80085ac:	2302      	movs	r3, #2
 80085ae:	e0c2      	b.n	8008736 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80085b0:	7bfb      	ldrb	r3, [r7, #15]
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	211a      	movs	r1, #26
 80085b6:	fb01 f303 	mul.w	r3, r1, r3
 80085ba:	4413      	add	r3, r2
 80085bc:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	b25b      	sxtb	r3, r3
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	da16      	bge.n	80085f6 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80085c8:	7bfb      	ldrb	r3, [r7, #15]
 80085ca:	687a      	ldr	r2, [r7, #4]
 80085cc:	211a      	movs	r1, #26
 80085ce:	fb01 f303 	mul.w	r3, r1, r3
 80085d2:	4413      	add	r3, r2
 80085d4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80085d8:	781a      	ldrb	r2, [r3, #0]
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80085de:	7bfb      	ldrb	r3, [r7, #15]
 80085e0:	687a      	ldr	r2, [r7, #4]
 80085e2:	211a      	movs	r1, #26
 80085e4:	fb01 f303 	mul.w	r3, r1, r3
 80085e8:	4413      	add	r3, r2
 80085ea:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80085ee:	881a      	ldrh	r2, [r3, #0]
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	835a      	strh	r2, [r3, #26]
 80085f4:	e015      	b.n	8008622 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80085f6:	7bfb      	ldrb	r3, [r7, #15]
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	211a      	movs	r1, #26
 80085fc:	fb01 f303 	mul.w	r3, r1, r3
 8008600:	4413      	add	r3, r2
 8008602:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008606:	781a      	ldrb	r2, [r3, #0]
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800860c:	7bfb      	ldrb	r3, [r7, #15]
 800860e:	687a      	ldr	r2, [r7, #4]
 8008610:	211a      	movs	r1, #26
 8008612:	fb01 f303 	mul.w	r3, r1, r3
 8008616:	4413      	add	r3, r2
 8008618:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800861c:	881a      	ldrh	r2, [r3, #0]
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008622:	7bfb      	ldrb	r3, [r7, #15]
 8008624:	687a      	ldr	r2, [r7, #4]
 8008626:	211a      	movs	r1, #26
 8008628:	fb01 f303 	mul.w	r3, r1, r3
 800862c:	4413      	add	r3, r2
 800862e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	b25b      	sxtb	r3, r3
 8008636:	2b00      	cmp	r3, #0
 8008638:	da16      	bge.n	8008668 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800863a:	7bfb      	ldrb	r3, [r7, #15]
 800863c:	687a      	ldr	r2, [r7, #4]
 800863e:	211a      	movs	r1, #26
 8008640:	fb01 f303 	mul.w	r3, r1, r3
 8008644:	4413      	add	r3, r2
 8008646:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800864a:	781a      	ldrb	r2, [r3, #0]
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008650:	7bfb      	ldrb	r3, [r7, #15]
 8008652:	687a      	ldr	r2, [r7, #4]
 8008654:	211a      	movs	r1, #26
 8008656:	fb01 f303 	mul.w	r3, r1, r3
 800865a:	4413      	add	r3, r2
 800865c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008660:	881a      	ldrh	r2, [r3, #0]
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	835a      	strh	r2, [r3, #26]
 8008666:	e015      	b.n	8008694 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008668:	7bfb      	ldrb	r3, [r7, #15]
 800866a:	687a      	ldr	r2, [r7, #4]
 800866c:	211a      	movs	r1, #26
 800866e:	fb01 f303 	mul.w	r3, r1, r3
 8008672:	4413      	add	r3, r2
 8008674:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008678:	781a      	ldrb	r2, [r3, #0]
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800867e:	7bfb      	ldrb	r3, [r7, #15]
 8008680:	687a      	ldr	r2, [r7, #4]
 8008682:	211a      	movs	r1, #26
 8008684:	fb01 f303 	mul.w	r3, r1, r3
 8008688:	4413      	add	r3, r2
 800868a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800868e:	881a      	ldrh	r2, [r3, #0]
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	7b9b      	ldrb	r3, [r3, #14]
 8008698:	4619      	mov	r1, r3
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 ff17 	bl	80094ce <USBH_AllocPipe>
 80086a0:	4603      	mov	r3, r0
 80086a2:	461a      	mov	r2, r3
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	7bdb      	ldrb	r3, [r3, #15]
 80086ac:	4619      	mov	r1, r3
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f000 ff0d 	bl	80094ce <USBH_AllocPipe>
 80086b4:	4603      	mov	r3, r0
 80086b6:	461a      	mov	r2, r3
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	7b59      	ldrb	r1, [r3, #13]
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	7b98      	ldrb	r0, [r3, #14]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80086d0:	68ba      	ldr	r2, [r7, #8]
 80086d2:	8b12      	ldrh	r2, [r2, #24]
 80086d4:	9202      	str	r2, [sp, #8]
 80086d6:	2202      	movs	r2, #2
 80086d8:	9201      	str	r2, [sp, #4]
 80086da:	9300      	str	r3, [sp, #0]
 80086dc:	4623      	mov	r3, r4
 80086de:	4602      	mov	r2, r0
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f000 fec5 	bl	8009470 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	7b19      	ldrb	r1, [r3, #12]
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	7bd8      	ldrb	r0, [r3, #15]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80086fa:	68ba      	ldr	r2, [r7, #8]
 80086fc:	8b52      	ldrh	r2, [r2, #26]
 80086fe:	9202      	str	r2, [sp, #8]
 8008700:	2202      	movs	r2, #2
 8008702:	9201      	str	r2, [sp, #4]
 8008704:	9300      	str	r3, [sp, #0]
 8008706:	4623      	mov	r3, r4
 8008708:	4602      	mov	r2, r0
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f000 feb0 	bl	8009470 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	2200      	movs	r2, #0
 8008714:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	7b5b      	ldrb	r3, [r3, #13]
 800871c:	2200      	movs	r2, #0
 800871e:	4619      	mov	r1, r3
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f001 f95d 	bl	80099e0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	7b1b      	ldrb	r3, [r3, #12]
 800872a:	2200      	movs	r2, #0
 800872c:	4619      	mov	r1, r3
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f001 f956 	bl	80099e0 <USBH_LL_SetToggle>

  return USBH_OK;
 8008734:	2300      	movs	r3, #0
}
 8008736:	4618      	mov	r0, r3
 8008738:	3714      	adds	r7, #20
 800873a:	46bd      	mov	sp, r7
 800873c:	bd90      	pop	{r4, r7, pc}

0800873e <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800873e:	b580      	push	{r7, lr}
 8008740:	b084      	sub	sp, #16
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800874c:	69db      	ldr	r3, [r3, #28]
 800874e:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	781b      	ldrb	r3, [r3, #0]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d00e      	beq.n	8008776 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	781b      	ldrb	r3, [r3, #0]
 800875c:	4619      	mov	r1, r3
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f000 fea5 	bl	80094ae <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	781b      	ldrb	r3, [r3, #0]
 8008768:	4619      	mov	r1, r3
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 fed0 	bl	8009510 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2200      	movs	r2, #0
 8008774:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	7b1b      	ldrb	r3, [r3, #12]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d00e      	beq.n	800879c <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	7b1b      	ldrb	r3, [r3, #12]
 8008782:	4619      	mov	r1, r3
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f000 fe92 	bl	80094ae <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	7b1b      	ldrb	r3, [r3, #12]
 800878e:	4619      	mov	r1, r3
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f000 febd 	bl	8009510 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2200      	movs	r2, #0
 800879a:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	7b5b      	ldrb	r3, [r3, #13]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d00e      	beq.n	80087c2 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	7b5b      	ldrb	r3, [r3, #13]
 80087a8:	4619      	mov	r1, r3
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 fe7f 	bl	80094ae <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	7b5b      	ldrb	r3, [r3, #13]
 80087b4:	4619      	mov	r1, r3
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 feaa 	bl	8009510 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	2200      	movs	r2, #0
 80087c0:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80087c8:	69db      	ldr	r3, [r3, #28]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00b      	beq.n	80087e6 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80087d4:	69db      	ldr	r3, [r3, #28]
 80087d6:	4618      	mov	r0, r3
 80087d8:	f001 f986 	bl	8009ae8 <free>
    phost->pActiveClass->pData = 0U;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80087e2:	2200      	movs	r2, #0
 80087e4:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80087e6:	2300      	movs	r3, #0
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3710      	adds	r7, #16
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}

080087f0 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b084      	sub	sp, #16
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80087fe:	69db      	ldr	r3, [r3, #28]
 8008800:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	3340      	adds	r3, #64	@ 0x40
 8008806:	4619      	mov	r1, r3
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f000 f8b2 	bl	8008972 <GetLineCoding>
 800880e:	4603      	mov	r3, r0
 8008810:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008812:	7afb      	ldrb	r3, [r7, #11]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d105      	bne.n	8008824 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800881e:	2102      	movs	r1, #2
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008824:	7afb      	ldrb	r3, [r7, #11]
}
 8008826:	4618      	mov	r0, r3
 8008828:	3710      	adds	r7, #16
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}
	...

08008830 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b084      	sub	sp, #16
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008838:	2301      	movs	r3, #1
 800883a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800883c:	2300      	movs	r3, #0
 800883e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008846:	69db      	ldr	r3, [r3, #28]
 8008848:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008850:	2b04      	cmp	r3, #4
 8008852:	d877      	bhi.n	8008944 <USBH_CDC_Process+0x114>
 8008854:	a201      	add	r2, pc, #4	@ (adr r2, 800885c <USBH_CDC_Process+0x2c>)
 8008856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800885a:	bf00      	nop
 800885c:	08008871 	.word	0x08008871
 8008860:	08008877 	.word	0x08008877
 8008864:	080088a7 	.word	0x080088a7
 8008868:	0800891b 	.word	0x0800891b
 800886c:	08008929 	.word	0x08008929
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008870:	2300      	movs	r3, #0
 8008872:	73fb      	strb	r3, [r7, #15]
      break;
 8008874:	e06d      	b.n	8008952 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800887a:	4619      	mov	r1, r3
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f000 f897 	bl	80089b0 <SetLineCoding>
 8008882:	4603      	mov	r3, r0
 8008884:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008886:	7bbb      	ldrb	r3, [r7, #14]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d104      	bne.n	8008896 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	2202      	movs	r2, #2
 8008890:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008894:	e058      	b.n	8008948 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008896:	7bbb      	ldrb	r3, [r7, #14]
 8008898:	2b01      	cmp	r3, #1
 800889a:	d055      	beq.n	8008948 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	2204      	movs	r2, #4
 80088a0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80088a4:	e050      	b.n	8008948 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	3340      	adds	r3, #64	@ 0x40
 80088aa:	4619      	mov	r1, r3
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f000 f860 	bl	8008972 <GetLineCoding>
 80088b2:	4603      	mov	r3, r0
 80088b4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80088b6:	7bbb      	ldrb	r3, [r7, #14]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d126      	bne.n	800890a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	2200      	movs	r2, #0
 80088c0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088ce:	791b      	ldrb	r3, [r3, #4]
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d13b      	bne.n	800894c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088de:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80088e0:	429a      	cmp	r2, r3
 80088e2:	d133      	bne.n	800894c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088ee:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d12b      	bne.n	800894c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088fc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80088fe:	429a      	cmp	r2, r3
 8008900:	d124      	bne.n	800894c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 f958 	bl	8008bb8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008908:	e020      	b.n	800894c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800890a:	7bbb      	ldrb	r3, [r7, #14]
 800890c:	2b01      	cmp	r3, #1
 800890e:	d01d      	beq.n	800894c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	2204      	movs	r2, #4
 8008914:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008918:	e018      	b.n	800894c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 f867 	bl	80089ee <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f000 f8da 	bl	8008ada <CDC_ProcessReception>
      break;
 8008926:	e014      	b.n	8008952 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008928:	2100      	movs	r1, #0
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 fb29 	bl	8008f82 <USBH_ClrFeature>
 8008930:	4603      	mov	r3, r0
 8008932:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008934:	7bbb      	ldrb	r3, [r7, #14]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d10a      	bne.n	8008950 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	2200      	movs	r2, #0
 800893e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8008942:	e005      	b.n	8008950 <USBH_CDC_Process+0x120>

    default:
      break;
 8008944:	bf00      	nop
 8008946:	e004      	b.n	8008952 <USBH_CDC_Process+0x122>
      break;
 8008948:	bf00      	nop
 800894a:	e002      	b.n	8008952 <USBH_CDC_Process+0x122>
      break;
 800894c:	bf00      	nop
 800894e:	e000      	b.n	8008952 <USBH_CDC_Process+0x122>
      break;
 8008950:	bf00      	nop

  }

  return status;
 8008952:	7bfb      	ldrb	r3, [r7, #15]
}
 8008954:	4618      	mov	r0, r3
 8008956:	3710      	adds	r7, #16
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}

0800895c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800895c:	b480      	push	{r7}
 800895e:	b083      	sub	sp, #12
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	370c      	adds	r7, #12
 800896a:	46bd      	mov	sp, r7
 800896c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008970:	4770      	bx	lr

08008972 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008972:	b580      	push	{r7, lr}
 8008974:	b082      	sub	sp, #8
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
 800897a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	22a1      	movs	r2, #161	@ 0xa1
 8008980:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2221      	movs	r2, #33	@ 0x21
 8008986:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2200      	movs	r2, #0
 800898c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2200      	movs	r2, #0
 8008992:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2207      	movs	r2, #7
 8008998:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	2207      	movs	r2, #7
 800899e:	4619      	mov	r1, r3
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f000 fb12 	bl	8008fca <USBH_CtlReq>
 80089a6:	4603      	mov	r3, r0
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	3708      	adds	r7, #8
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b082      	sub	sp, #8
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2221      	movs	r2, #33	@ 0x21
 80089be:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2220      	movs	r2, #32
 80089c4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2200      	movs	r2, #0
 80089ca:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2200      	movs	r2, #0
 80089d0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2207      	movs	r2, #7
 80089d6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	2207      	movs	r2, #7
 80089dc:	4619      	mov	r1, r3
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f000 faf3 	bl	8008fca <USBH_CtlReq>
 80089e4:	4603      	mov	r3, r0
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3708      	adds	r7, #8
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}

080089ee <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80089ee:	b580      	push	{r7, lr}
 80089f0:	b086      	sub	sp, #24
 80089f2:	af02      	add	r7, sp, #8
 80089f4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089fc:	69db      	ldr	r3, [r3, #28]
 80089fe:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008a00:	2300      	movs	r3, #0
 8008a02:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008a0a:	2b01      	cmp	r3, #1
 8008a0c:	d002      	beq.n	8008a14 <CDC_ProcessTransmission+0x26>
 8008a0e:	2b02      	cmp	r3, #2
 8008a10:	d023      	beq.n	8008a5a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008a12:	e05e      	b.n	8008ad2 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a18:	68fa      	ldr	r2, [r7, #12]
 8008a1a:	8b12      	ldrh	r2, [r2, #24]
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d90b      	bls.n	8008a38 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	69d9      	ldr	r1, [r3, #28]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	8b1a      	ldrh	r2, [r3, #24]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	7b5b      	ldrb	r3, [r3, #13]
 8008a2c:	2001      	movs	r0, #1
 8008a2e:	9000      	str	r0, [sp, #0]
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 fcda 	bl	80093ea <USBH_BulkSendData>
 8008a36:	e00b      	b.n	8008a50 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	7b5b      	ldrb	r3, [r3, #13]
 8008a46:	2001      	movs	r0, #1
 8008a48:	9000      	str	r0, [sp, #0]
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 fccd 	bl	80093ea <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2202      	movs	r2, #2
 8008a54:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008a58:	e03b      	b.n	8008ad2 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	7b5b      	ldrb	r3, [r3, #13]
 8008a5e:	4619      	mov	r1, r3
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f000 ff93 	bl	800998c <USBH_LL_GetURBState>
 8008a66:	4603      	mov	r3, r0
 8008a68:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008a6a:	7afb      	ldrb	r3, [r7, #11]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d128      	bne.n	8008ac2 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a74:	68fa      	ldr	r2, [r7, #12]
 8008a76:	8b12      	ldrh	r2, [r2, #24]
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d90e      	bls.n	8008a9a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	8b12      	ldrh	r2, [r2, #24]
 8008a84:	1a9a      	subs	r2, r3, r2
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	69db      	ldr	r3, [r3, #28]
 8008a8e:	68fa      	ldr	r2, [r7, #12]
 8008a90:	8b12      	ldrh	r2, [r2, #24]
 8008a92:	441a      	add	r2, r3
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	61da      	str	r2, [r3, #28]
 8008a98:	e002      	b.n	8008aa0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d004      	beq.n	8008ab2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008ab0:	e00e      	b.n	8008ad0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f000 f868 	bl	8008b90 <USBH_CDC_TransmitCallback>
      break;
 8008ac0:	e006      	b.n	8008ad0 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008ac2:	7afb      	ldrb	r3, [r7, #11]
 8008ac4:	2b02      	cmp	r3, #2
 8008ac6:	d103      	bne.n	8008ad0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008ad0:	bf00      	nop
  }
}
 8008ad2:	bf00      	nop
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008ada:	b580      	push	{r7, lr}
 8008adc:	b086      	sub	sp, #24
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ae8:	69db      	ldr	r3, [r3, #28]
 8008aea:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008aec:	2300      	movs	r3, #0
 8008aee:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008af6:	2b03      	cmp	r3, #3
 8008af8:	d002      	beq.n	8008b00 <CDC_ProcessReception+0x26>
 8008afa:	2b04      	cmp	r3, #4
 8008afc:	d00e      	beq.n	8008b1c <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8008afe:	e043      	b.n	8008b88 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	6a19      	ldr	r1, [r3, #32]
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	8b5a      	ldrh	r2, [r3, #26]
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	7b1b      	ldrb	r3, [r3, #12]
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f000 fc91 	bl	8009434 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	2204      	movs	r2, #4
 8008b16:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008b1a:	e035      	b.n	8008b88 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	7b1b      	ldrb	r3, [r3, #12]
 8008b20:	4619      	mov	r1, r3
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f000 ff32 	bl	800998c <USBH_LL_GetURBState>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008b2c:	7cfb      	ldrb	r3, [r7, #19]
 8008b2e:	2b01      	cmp	r3, #1
 8008b30:	d129      	bne.n	8008b86 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	7b1b      	ldrb	r3, [r3, #12]
 8008b36:	4619      	mov	r1, r3
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 fea7 	bl	800988c <USBH_LL_GetLastXferSize>
 8008b3e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008b40:	697b      	ldr	r3, [r7, #20]
 8008b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b44:	68fa      	ldr	r2, [r7, #12]
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d016      	beq.n	8008b78 <CDC_ProcessReception+0x9e>
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	8b5b      	ldrh	r3, [r3, #26]
 8008b4e:	461a      	mov	r2, r3
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d110      	bne.n	8008b78 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	1ad2      	subs	r2, r2, r3
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	6a1a      	ldr	r2, [r3, #32]
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	441a      	add	r2, r3
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	2203      	movs	r2, #3
 8008b72:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008b76:	e006      	b.n	8008b86 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f000 f80f 	bl	8008ba4 <USBH_CDC_ReceiveCallback>
      break;
 8008b86:	bf00      	nop
  }
}
 8008b88:	bf00      	nop
 8008b8a:	3718      	adds	r7, #24
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b083      	sub	sp, #12
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008b98:	bf00      	nop
 8008b9a:	370c      	adds	r7, #12
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b083      	sub	sp, #12
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008bac:	bf00      	nop
 8008bae:	370c      	adds	r7, #12
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb6:	4770      	bx	lr

08008bb8 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b083      	sub	sp, #12
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008bc0:	bf00      	nop
 8008bc2:	370c      	adds	r7, #12
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bca:	4770      	bx	lr

08008bcc <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	60f8      	str	r0, [r7, #12]
 8008bd4:	60b9      	str	r1, [r7, #8]
 8008bd6:	4613      	mov	r3, r2
 8008bd8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d101      	bne.n	8008be4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008be0:	2302      	movs	r3, #2
 8008be2:	e029      	b.n	8008c38 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	79fa      	ldrb	r2, [r7, #7]
 8008be8:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008bfc:	68f8      	ldr	r0, [r7, #12]
 8008bfe:	f000 f81f 	bl	8008c40 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	2200      	movs	r2, #0
 8008c06:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2200      	movs	r2, #0
 8008c16:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d003      	beq.n	8008c30 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	68ba      	ldr	r2, [r7, #8]
 8008c2c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008c30:	68f8      	ldr	r0, [r7, #12]
 8008c32:	f000 fdb9 	bl	80097a8 <USBH_LL_Init>

  return USBH_OK;
 8008c36:	2300      	movs	r3, #0
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3710      	adds	r7, #16
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b084      	sub	sp, #16
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008c48:	2300      	movs	r3, #0
 8008c4a:	60fb      	str	r3, [r7, #12]
 8008c4c:	e009      	b.n	8008c62 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8008c4e:	687a      	ldr	r2, [r7, #4]
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	33e0      	adds	r3, #224	@ 0xe0
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	4413      	add	r3, r2
 8008c58:	2200      	movs	r2, #0
 8008c5a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	60fb      	str	r3, [r7, #12]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2b0f      	cmp	r3, #15
 8008c66:	d9f2      	bls.n	8008c4e <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008c68:	2300      	movs	r3, #0
 8008c6a:	60fb      	str	r3, [r7, #12]
 8008c6c:	e009      	b.n	8008c82 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	4413      	add	r3, r2
 8008c74:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008c78:	2200      	movs	r2, #0
 8008c7a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	3301      	adds	r3, #1
 8008c80:	60fb      	str	r3, [r7, #12]
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c88:	d3f1      	bcc.n	8008c6e <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2201      	movs	r2, #1
 8008c9a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2240      	movs	r2, #64	@ 0x40
 8008cae:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	331c      	adds	r3, #28
 8008cda:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008cde:	2100      	movs	r1, #0
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f001 fd34 	bl	800a74e <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008cec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008cf0:	2100      	movs	r1, #0
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f001 fd2b 	bl	800a74e <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008cfe:	2212      	movs	r2, #18
 8008d00:	2100      	movs	r1, #0
 8008d02:	4618      	mov	r0, r3
 8008d04:	f001 fd23 	bl	800a74e <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008d0e:	223e      	movs	r2, #62	@ 0x3e
 8008d10:	2100      	movs	r1, #0
 8008d12:	4618      	mov	r0, r3
 8008d14:	f001 fd1b 	bl	800a74e <memset>

  return USBH_OK;
 8008d18:	2300      	movs	r3, #0
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3710      	adds	r7, #16
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008d22:	b480      	push	{r7}
 8008d24:	b085      	sub	sp, #20
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
 8008d2a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d016      	beq.n	8008d64 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d10e      	bne.n	8008d5e <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008d46:	1c59      	adds	r1, r3, #1
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008d4e:	687a      	ldr	r2, [r7, #4]
 8008d50:	33de      	adds	r3, #222	@ 0xde
 8008d52:	6839      	ldr	r1, [r7, #0]
 8008d54:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	73fb      	strb	r3, [r7, #15]
 8008d5c:	e004      	b.n	8008d68 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008d5e:	2302      	movs	r3, #2
 8008d60:	73fb      	strb	r3, [r7, #15]
 8008d62:	e001      	b.n	8008d68 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008d64:	2302      	movs	r3, #2
 8008d66:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3714      	adds	r7, #20
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr

08008d76 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008d76:	b480      	push	{r7}
 8008d78:	b085      	sub	sp, #20
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
 8008d7e:	460b      	mov	r3, r1
 8008d80:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008d82:	2300      	movs	r3, #0
 8008d84:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008d8c:	78fa      	ldrb	r2, [r7, #3]
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d204      	bcs.n	8008d9c <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	78fa      	ldrb	r2, [r7, #3]
 8008d96:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008d9a:	e001      	b.n	8008da0 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008d9c:	2302      	movs	r3, #2
 8008d9e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3714      	adds	r7, #20
 8008da6:	46bd      	mov	sp, r7
 8008da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dac:	4770      	bx	lr

08008dae <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008dae:	b480      	push	{r7}
 8008db0:	b087      	sub	sp, #28
 8008db2:	af00      	add	r7, sp, #0
 8008db4:	6078      	str	r0, [r7, #4]
 8008db6:	4608      	mov	r0, r1
 8008db8:	4611      	mov	r1, r2
 8008dba:	461a      	mov	r2, r3
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	70fb      	strb	r3, [r7, #3]
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	70bb      	strb	r3, [r7, #2]
 8008dc4:	4613      	mov	r3, r2
 8008dc6:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008dd6:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008dd8:	e025      	b.n	8008e26 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008dda:	7dfb      	ldrb	r3, [r7, #23]
 8008ddc:	221a      	movs	r2, #26
 8008dde:	fb02 f303 	mul.w	r3, r2, r3
 8008de2:	3308      	adds	r3, #8
 8008de4:	68fa      	ldr	r2, [r7, #12]
 8008de6:	4413      	add	r3, r2
 8008de8:	3302      	adds	r3, #2
 8008dea:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	795b      	ldrb	r3, [r3, #5]
 8008df0:	78fa      	ldrb	r2, [r7, #3]
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d002      	beq.n	8008dfc <USBH_FindInterface+0x4e>
 8008df6:	78fb      	ldrb	r3, [r7, #3]
 8008df8:	2bff      	cmp	r3, #255	@ 0xff
 8008dfa:	d111      	bne.n	8008e20 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008e00:	78ba      	ldrb	r2, [r7, #2]
 8008e02:	429a      	cmp	r2, r3
 8008e04:	d002      	beq.n	8008e0c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008e06:	78bb      	ldrb	r3, [r7, #2]
 8008e08:	2bff      	cmp	r3, #255	@ 0xff
 8008e0a:	d109      	bne.n	8008e20 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008e10:	787a      	ldrb	r2, [r7, #1]
 8008e12:	429a      	cmp	r2, r3
 8008e14:	d002      	beq.n	8008e1c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008e16:	787b      	ldrb	r3, [r7, #1]
 8008e18:	2bff      	cmp	r3, #255	@ 0xff
 8008e1a:	d101      	bne.n	8008e20 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008e1c:	7dfb      	ldrb	r3, [r7, #23]
 8008e1e:	e006      	b.n	8008e2e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008e20:	7dfb      	ldrb	r3, [r7, #23]
 8008e22:	3301      	adds	r3, #1
 8008e24:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008e26:	7dfb      	ldrb	r3, [r7, #23]
 8008e28:	2b01      	cmp	r3, #1
 8008e2a:	d9d6      	bls.n	8008dda <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008e2c:	23ff      	movs	r3, #255	@ 0xff
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	371c      	adds	r7, #28
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr

08008e3a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008e3a:	b580      	push	{r7, lr}
 8008e3c:	b082      	sub	sp, #8
 8008e3e:	af00      	add	r7, sp, #0
 8008e40:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 fcec 	bl	8009820 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008e48:	2101      	movs	r1, #1
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f000 fdb1 	bl	80099b2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008e50:	2300      	movs	r3, #0
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	3708      	adds	r7, #8
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}

08008e5a <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008e5a:	b480      	push	{r7}
 8008e5c:	b083      	sub	sp, #12
 8008e5e:	af00      	add	r7, sp, #0
 8008e60:	6078      	str	r0, [r7, #4]
 8008e62:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	683a      	ldr	r2, [r7, #0]
 8008e68:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008e6c:	bf00      	nop
 8008e6e:	370c      	adds	r7, #12
 8008e70:	46bd      	mov	sp, r7
 8008e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e76:	4770      	bx	lr

08008e78 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e86:	1c5a      	adds	r2, r3, #1
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f000 f804 	bl	8008e9c <USBH_HandleSof>
}
 8008e94:	bf00      	nop
 8008e96:	3708      	adds	r7, #8
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}

08008e9c <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	781b      	ldrb	r3, [r3, #0]
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	2b0b      	cmp	r3, #11
 8008eac:	d10a      	bne.n	8008ec4 <USBH_HandleSof+0x28>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d005      	beq.n	8008ec4 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ebe:	699b      	ldr	r3, [r3, #24]
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	4798      	blx	r3
  }
}
 8008ec4:	bf00      	nop
 8008ec6:	3708      	adds	r7, #8
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}

08008ecc <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b083      	sub	sp, #12
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8008edc:	bf00      	nop
}
 8008ede:	370c      	adds	r7, #12
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr

08008ee8 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b083      	sub	sp, #12
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2201      	movs	r2, #1
 8008efc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8008f00:	bf00      	nop
}
 8008f02:	370c      	adds	r7, #12
 8008f04:	46bd      	mov	sp, r7
 8008f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0a:	4770      	bx	lr

08008f0c <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b083      	sub	sp, #12
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2201      	movs	r2, #1
 8008f18:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2200      	movs	r2, #0
 8008f28:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008f2c:	2300      	movs	r3, #0
}
 8008f2e:	4618      	mov	r0, r3
 8008f30:	370c      	adds	r7, #12
 8008f32:	46bd      	mov	sp, r7
 8008f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f38:	4770      	bx	lr

08008f3a <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008f3a:	b580      	push	{r7, lr}
 8008f3c:	b082      	sub	sp, #8
 8008f3e:	af00      	add	r7, sp, #0
 8008f40:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2201      	movs	r2, #1
 8008f46:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2200      	movs	r2, #0
 8008f56:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 fc7b 	bl	8009856 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	791b      	ldrb	r3, [r3, #4]
 8008f64:	4619      	mov	r1, r3
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 fad2 	bl	8009510 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	795b      	ldrb	r3, [r3, #5]
 8008f70:	4619      	mov	r1, r3
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 facc 	bl	8009510 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008f78:	2300      	movs	r3, #0
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3708      	adds	r7, #8
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}

08008f82 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008f82:	b580      	push	{r7, lr}
 8008f84:	b082      	sub	sp, #8
 8008f86:	af00      	add	r7, sp, #0
 8008f88:	6078      	str	r0, [r7, #4]
 8008f8a:	460b      	mov	r3, r1
 8008f8c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	789b      	ldrb	r3, [r3, #2]
 8008f92:	2b01      	cmp	r3, #1
 8008f94:	d10f      	bne.n	8008fb6 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2202      	movs	r2, #2
 8008f9a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008fa8:	78fb      	ldrb	r3, [r7, #3]
 8008faa:	b29a      	uxth	r2, r3
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	2100      	movs	r1, #0
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 f805 	bl	8008fca <USBH_CtlReq>
 8008fc0:	4603      	mov	r3, r0
}
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	3708      	adds	r7, #8
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}

08008fca <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008fca:	b580      	push	{r7, lr}
 8008fcc:	b086      	sub	sp, #24
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	60f8      	str	r0, [r7, #12]
 8008fd2:	60b9      	str	r1, [r7, #8]
 8008fd4:	4613      	mov	r3, r2
 8008fd6:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008fd8:	2301      	movs	r3, #1
 8008fda:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	789b      	ldrb	r3, [r3, #2]
 8008fe0:	2b01      	cmp	r3, #1
 8008fe2:	d002      	beq.n	8008fea <USBH_CtlReq+0x20>
 8008fe4:	2b02      	cmp	r3, #2
 8008fe6:	d00f      	beq.n	8009008 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8008fe8:	e027      	b.n	800903a <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	68ba      	ldr	r2, [r7, #8]
 8008fee:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	88fa      	ldrh	r2, [r7, #6]
 8008ff4:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2202      	movs	r2, #2
 8009000:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009002:	2301      	movs	r3, #1
 8009004:	75fb      	strb	r3, [r7, #23]
      break;
 8009006:	e018      	b.n	800903a <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009008:	68f8      	ldr	r0, [r7, #12]
 800900a:	f000 f81b 	bl	8009044 <USBH_HandleControl>
 800900e:	4603      	mov	r3, r0
 8009010:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009012:	7dfb      	ldrb	r3, [r7, #23]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d002      	beq.n	800901e <USBH_CtlReq+0x54>
 8009018:	7dfb      	ldrb	r3, [r7, #23]
 800901a:	2b03      	cmp	r3, #3
 800901c:	d106      	bne.n	800902c <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2201      	movs	r2, #1
 8009022:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2200      	movs	r2, #0
 8009028:	761a      	strb	r2, [r3, #24]
      break;
 800902a:	e005      	b.n	8009038 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800902c:	7dfb      	ldrb	r3, [r7, #23]
 800902e:	2b02      	cmp	r3, #2
 8009030:	d102      	bne.n	8009038 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2201      	movs	r2, #1
 8009036:	709a      	strb	r2, [r3, #2]
      break;
 8009038:	bf00      	nop
  }
  return status;
 800903a:	7dfb      	ldrb	r3, [r7, #23]
}
 800903c:	4618      	mov	r0, r3
 800903e:	3718      	adds	r7, #24
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b086      	sub	sp, #24
 8009048:	af02      	add	r7, sp, #8
 800904a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800904c:	2301      	movs	r3, #1
 800904e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009050:	2300      	movs	r3, #0
 8009052:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	7e1b      	ldrb	r3, [r3, #24]
 8009058:	3b01      	subs	r3, #1
 800905a:	2b0a      	cmp	r3, #10
 800905c:	f200 8157 	bhi.w	800930e <USBH_HandleControl+0x2ca>
 8009060:	a201      	add	r2, pc, #4	@ (adr r2, 8009068 <USBH_HandleControl+0x24>)
 8009062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009066:	bf00      	nop
 8009068:	08009095 	.word	0x08009095
 800906c:	080090af 	.word	0x080090af
 8009070:	08009119 	.word	0x08009119
 8009074:	0800913f 	.word	0x0800913f
 8009078:	08009179 	.word	0x08009179
 800907c:	080091a3 	.word	0x080091a3
 8009080:	080091f5 	.word	0x080091f5
 8009084:	08009217 	.word	0x08009217
 8009088:	08009253 	.word	0x08009253
 800908c:	08009279 	.word	0x08009279
 8009090:	080092b7 	.word	0x080092b7
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	f103 0110 	add.w	r1, r3, #16
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	795b      	ldrb	r3, [r3, #5]
 800909e:	461a      	mov	r2, r3
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 f945 	bl	8009330 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2202      	movs	r2, #2
 80090aa:	761a      	strb	r2, [r3, #24]
      break;
 80090ac:	e13a      	b.n	8009324 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	795b      	ldrb	r3, [r3, #5]
 80090b2:	4619      	mov	r1, r3
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f000 fc69 	bl	800998c <USBH_LL_GetURBState>
 80090ba:	4603      	mov	r3, r0
 80090bc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80090be:	7bbb      	ldrb	r3, [r7, #14]
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d11e      	bne.n	8009102 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	7c1b      	ldrb	r3, [r3, #16]
 80090c8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80090cc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	8adb      	ldrh	r3, [r3, #22]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d00a      	beq.n	80090ec <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80090d6:	7b7b      	ldrb	r3, [r7, #13]
 80090d8:	2b80      	cmp	r3, #128	@ 0x80
 80090da:	d103      	bne.n	80090e4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2203      	movs	r2, #3
 80090e0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80090e2:	e116      	b.n	8009312 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2205      	movs	r2, #5
 80090e8:	761a      	strb	r2, [r3, #24]
      break;
 80090ea:	e112      	b.n	8009312 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 80090ec:	7b7b      	ldrb	r3, [r7, #13]
 80090ee:	2b80      	cmp	r3, #128	@ 0x80
 80090f0:	d103      	bne.n	80090fa <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2209      	movs	r2, #9
 80090f6:	761a      	strb	r2, [r3, #24]
      break;
 80090f8:	e10b      	b.n	8009312 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2207      	movs	r2, #7
 80090fe:	761a      	strb	r2, [r3, #24]
      break;
 8009100:	e107      	b.n	8009312 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009102:	7bbb      	ldrb	r3, [r7, #14]
 8009104:	2b04      	cmp	r3, #4
 8009106:	d003      	beq.n	8009110 <USBH_HandleControl+0xcc>
 8009108:	7bbb      	ldrb	r3, [r7, #14]
 800910a:	2b02      	cmp	r3, #2
 800910c:	f040 8101 	bne.w	8009312 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	220b      	movs	r2, #11
 8009114:	761a      	strb	r2, [r3, #24]
      break;
 8009116:	e0fc      	b.n	8009312 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800911e:	b29a      	uxth	r2, r3
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	6899      	ldr	r1, [r3, #8]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	899a      	ldrh	r2, [r3, #12]
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	791b      	ldrb	r3, [r3, #4]
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f000 f93c 	bl	80093ae <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2204      	movs	r2, #4
 800913a:	761a      	strb	r2, [r3, #24]
      break;
 800913c:	e0f2      	b.n	8009324 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	791b      	ldrb	r3, [r3, #4]
 8009142:	4619      	mov	r1, r3
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f000 fc21 	bl	800998c <USBH_LL_GetURBState>
 800914a:	4603      	mov	r3, r0
 800914c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800914e:	7bbb      	ldrb	r3, [r7, #14]
 8009150:	2b01      	cmp	r3, #1
 8009152:	d103      	bne.n	800915c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2209      	movs	r2, #9
 8009158:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800915a:	e0dc      	b.n	8009316 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800915c:	7bbb      	ldrb	r3, [r7, #14]
 800915e:	2b05      	cmp	r3, #5
 8009160:	d102      	bne.n	8009168 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8009162:	2303      	movs	r3, #3
 8009164:	73fb      	strb	r3, [r7, #15]
      break;
 8009166:	e0d6      	b.n	8009316 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8009168:	7bbb      	ldrb	r3, [r7, #14]
 800916a:	2b04      	cmp	r3, #4
 800916c:	f040 80d3 	bne.w	8009316 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	220b      	movs	r2, #11
 8009174:	761a      	strb	r2, [r3, #24]
      break;
 8009176:	e0ce      	b.n	8009316 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6899      	ldr	r1, [r3, #8]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	899a      	ldrh	r2, [r3, #12]
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	795b      	ldrb	r3, [r3, #5]
 8009184:	2001      	movs	r0, #1
 8009186:	9000      	str	r0, [sp, #0]
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f000 f8eb 	bl	8009364 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009194:	b29a      	uxth	r2, r3
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2206      	movs	r2, #6
 800919e:	761a      	strb	r2, [r3, #24]
      break;
 80091a0:	e0c0      	b.n	8009324 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	795b      	ldrb	r3, [r3, #5]
 80091a6:	4619      	mov	r1, r3
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f000 fbef 	bl	800998c <USBH_LL_GetURBState>
 80091ae:	4603      	mov	r3, r0
 80091b0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80091b2:	7bbb      	ldrb	r3, [r7, #14]
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d103      	bne.n	80091c0 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2207      	movs	r2, #7
 80091bc:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80091be:	e0ac      	b.n	800931a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 80091c0:	7bbb      	ldrb	r3, [r7, #14]
 80091c2:	2b05      	cmp	r3, #5
 80091c4:	d105      	bne.n	80091d2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	220c      	movs	r2, #12
 80091ca:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80091cc:	2303      	movs	r3, #3
 80091ce:	73fb      	strb	r3, [r7, #15]
      break;
 80091d0:	e0a3      	b.n	800931a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 80091d2:	7bbb      	ldrb	r3, [r7, #14]
 80091d4:	2b02      	cmp	r3, #2
 80091d6:	d103      	bne.n	80091e0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2205      	movs	r2, #5
 80091dc:	761a      	strb	r2, [r3, #24]
      break;
 80091de:	e09c      	b.n	800931a <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 80091e0:	7bbb      	ldrb	r3, [r7, #14]
 80091e2:	2b04      	cmp	r3, #4
 80091e4:	f040 8099 	bne.w	800931a <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	220b      	movs	r2, #11
 80091ec:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80091ee:	2302      	movs	r3, #2
 80091f0:	73fb      	strb	r3, [r7, #15]
      break;
 80091f2:	e092      	b.n	800931a <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	791b      	ldrb	r3, [r3, #4]
 80091f8:	2200      	movs	r2, #0
 80091fa:	2100      	movs	r1, #0
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f000 f8d6 	bl	80093ae <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009208:	b29a      	uxth	r2, r3
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2208      	movs	r2, #8
 8009212:	761a      	strb	r2, [r3, #24]

      break;
 8009214:	e086      	b.n	8009324 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	791b      	ldrb	r3, [r3, #4]
 800921a:	4619      	mov	r1, r3
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f000 fbb5 	bl	800998c <USBH_LL_GetURBState>
 8009222:	4603      	mov	r3, r0
 8009224:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009226:	7bbb      	ldrb	r3, [r7, #14]
 8009228:	2b01      	cmp	r3, #1
 800922a:	d105      	bne.n	8009238 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	220d      	movs	r2, #13
 8009230:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009232:	2300      	movs	r3, #0
 8009234:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009236:	e072      	b.n	800931e <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8009238:	7bbb      	ldrb	r3, [r7, #14]
 800923a:	2b04      	cmp	r3, #4
 800923c:	d103      	bne.n	8009246 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	220b      	movs	r2, #11
 8009242:	761a      	strb	r2, [r3, #24]
      break;
 8009244:	e06b      	b.n	800931e <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8009246:	7bbb      	ldrb	r3, [r7, #14]
 8009248:	2b05      	cmp	r3, #5
 800924a:	d168      	bne.n	800931e <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800924c:	2303      	movs	r3, #3
 800924e:	73fb      	strb	r3, [r7, #15]
      break;
 8009250:	e065      	b.n	800931e <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	795b      	ldrb	r3, [r3, #5]
 8009256:	2201      	movs	r2, #1
 8009258:	9200      	str	r2, [sp, #0]
 800925a:	2200      	movs	r2, #0
 800925c:	2100      	movs	r1, #0
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f000 f880 	bl	8009364 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800926a:	b29a      	uxth	r2, r3
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	220a      	movs	r2, #10
 8009274:	761a      	strb	r2, [r3, #24]
      break;
 8009276:	e055      	b.n	8009324 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	795b      	ldrb	r3, [r3, #5]
 800927c:	4619      	mov	r1, r3
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f000 fb84 	bl	800998c <USBH_LL_GetURBState>
 8009284:	4603      	mov	r3, r0
 8009286:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009288:	7bbb      	ldrb	r3, [r7, #14]
 800928a:	2b01      	cmp	r3, #1
 800928c:	d105      	bne.n	800929a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800928e:	2300      	movs	r3, #0
 8009290:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	220d      	movs	r2, #13
 8009296:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009298:	e043      	b.n	8009322 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800929a:	7bbb      	ldrb	r3, [r7, #14]
 800929c:	2b02      	cmp	r3, #2
 800929e:	d103      	bne.n	80092a8 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2209      	movs	r2, #9
 80092a4:	761a      	strb	r2, [r3, #24]
      break;
 80092a6:	e03c      	b.n	8009322 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 80092a8:	7bbb      	ldrb	r3, [r7, #14]
 80092aa:	2b04      	cmp	r3, #4
 80092ac:	d139      	bne.n	8009322 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	220b      	movs	r2, #11
 80092b2:	761a      	strb	r2, [r3, #24]
      break;
 80092b4:	e035      	b.n	8009322 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	7e5b      	ldrb	r3, [r3, #25]
 80092ba:	3301      	adds	r3, #1
 80092bc:	b2da      	uxtb	r2, r3
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	765a      	strb	r2, [r3, #25]
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	7e5b      	ldrb	r3, [r3, #25]
 80092c6:	2b02      	cmp	r3, #2
 80092c8:	d806      	bhi.n	80092d8 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2201      	movs	r2, #1
 80092ce:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2201      	movs	r2, #1
 80092d4:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80092d6:	e025      	b.n	8009324 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80092de:	2106      	movs	r1, #6
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2200      	movs	r2, #0
 80092e8:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	795b      	ldrb	r3, [r3, #5]
 80092ee:	4619      	mov	r1, r3
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f000 f90d 	bl	8009510 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	791b      	ldrb	r3, [r3, #4]
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 f907 	bl	8009510 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2200      	movs	r2, #0
 8009306:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009308:	2302      	movs	r3, #2
 800930a:	73fb      	strb	r3, [r7, #15]
      break;
 800930c:	e00a      	b.n	8009324 <USBH_HandleControl+0x2e0>

    default:
      break;
 800930e:	bf00      	nop
 8009310:	e008      	b.n	8009324 <USBH_HandleControl+0x2e0>
      break;
 8009312:	bf00      	nop
 8009314:	e006      	b.n	8009324 <USBH_HandleControl+0x2e0>
      break;
 8009316:	bf00      	nop
 8009318:	e004      	b.n	8009324 <USBH_HandleControl+0x2e0>
      break;
 800931a:	bf00      	nop
 800931c:	e002      	b.n	8009324 <USBH_HandleControl+0x2e0>
      break;
 800931e:	bf00      	nop
 8009320:	e000      	b.n	8009324 <USBH_HandleControl+0x2e0>
      break;
 8009322:	bf00      	nop
  }

  return status;
 8009324:	7bfb      	ldrb	r3, [r7, #15]
}
 8009326:	4618      	mov	r0, r3
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
 800932e:	bf00      	nop

08009330 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b088      	sub	sp, #32
 8009334:	af04      	add	r7, sp, #16
 8009336:	60f8      	str	r0, [r7, #12]
 8009338:	60b9      	str	r1, [r7, #8]
 800933a:	4613      	mov	r3, r2
 800933c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800933e:	79f9      	ldrb	r1, [r7, #7]
 8009340:	2300      	movs	r3, #0
 8009342:	9303      	str	r3, [sp, #12]
 8009344:	2308      	movs	r3, #8
 8009346:	9302      	str	r3, [sp, #8]
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	9301      	str	r3, [sp, #4]
 800934c:	2300      	movs	r3, #0
 800934e:	9300      	str	r3, [sp, #0]
 8009350:	2300      	movs	r3, #0
 8009352:	2200      	movs	r2, #0
 8009354:	68f8      	ldr	r0, [r7, #12]
 8009356:	f000 fae8 	bl	800992a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800935a:	2300      	movs	r3, #0
}
 800935c:	4618      	mov	r0, r3
 800935e:	3710      	adds	r7, #16
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}

08009364 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b088      	sub	sp, #32
 8009368:	af04      	add	r7, sp, #16
 800936a:	60f8      	str	r0, [r7, #12]
 800936c:	60b9      	str	r1, [r7, #8]
 800936e:	4611      	mov	r1, r2
 8009370:	461a      	mov	r2, r3
 8009372:	460b      	mov	r3, r1
 8009374:	80fb      	strh	r3, [r7, #6]
 8009376:	4613      	mov	r3, r2
 8009378:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009380:	2b00      	cmp	r3, #0
 8009382:	d001      	beq.n	8009388 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009384:	2300      	movs	r3, #0
 8009386:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009388:	7979      	ldrb	r1, [r7, #5]
 800938a:	7e3b      	ldrb	r3, [r7, #24]
 800938c:	9303      	str	r3, [sp, #12]
 800938e:	88fb      	ldrh	r3, [r7, #6]
 8009390:	9302      	str	r3, [sp, #8]
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	9301      	str	r3, [sp, #4]
 8009396:	2301      	movs	r3, #1
 8009398:	9300      	str	r3, [sp, #0]
 800939a:	2300      	movs	r3, #0
 800939c:	2200      	movs	r2, #0
 800939e:	68f8      	ldr	r0, [r7, #12]
 80093a0:	f000 fac3 	bl	800992a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80093a4:	2300      	movs	r3, #0
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3710      	adds	r7, #16
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}

080093ae <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80093ae:	b580      	push	{r7, lr}
 80093b0:	b088      	sub	sp, #32
 80093b2:	af04      	add	r7, sp, #16
 80093b4:	60f8      	str	r0, [r7, #12]
 80093b6:	60b9      	str	r1, [r7, #8]
 80093b8:	4611      	mov	r1, r2
 80093ba:	461a      	mov	r2, r3
 80093bc:	460b      	mov	r3, r1
 80093be:	80fb      	strh	r3, [r7, #6]
 80093c0:	4613      	mov	r3, r2
 80093c2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80093c4:	7979      	ldrb	r1, [r7, #5]
 80093c6:	2300      	movs	r3, #0
 80093c8:	9303      	str	r3, [sp, #12]
 80093ca:	88fb      	ldrh	r3, [r7, #6]
 80093cc:	9302      	str	r3, [sp, #8]
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	9301      	str	r3, [sp, #4]
 80093d2:	2301      	movs	r3, #1
 80093d4:	9300      	str	r3, [sp, #0]
 80093d6:	2300      	movs	r3, #0
 80093d8:	2201      	movs	r2, #1
 80093da:	68f8      	ldr	r0, [r7, #12]
 80093dc:	f000 faa5 	bl	800992a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80093e0:	2300      	movs	r3, #0

}
 80093e2:	4618      	mov	r0, r3
 80093e4:	3710      	adds	r7, #16
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}

080093ea <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80093ea:	b580      	push	{r7, lr}
 80093ec:	b088      	sub	sp, #32
 80093ee:	af04      	add	r7, sp, #16
 80093f0:	60f8      	str	r0, [r7, #12]
 80093f2:	60b9      	str	r1, [r7, #8]
 80093f4:	4611      	mov	r1, r2
 80093f6:	461a      	mov	r2, r3
 80093f8:	460b      	mov	r3, r1
 80093fa:	80fb      	strh	r3, [r7, #6]
 80093fc:	4613      	mov	r3, r2
 80093fe:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009406:	2b00      	cmp	r3, #0
 8009408:	d001      	beq.n	800940e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800940a:	2300      	movs	r3, #0
 800940c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800940e:	7979      	ldrb	r1, [r7, #5]
 8009410:	7e3b      	ldrb	r3, [r7, #24]
 8009412:	9303      	str	r3, [sp, #12]
 8009414:	88fb      	ldrh	r3, [r7, #6]
 8009416:	9302      	str	r3, [sp, #8]
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	9301      	str	r3, [sp, #4]
 800941c:	2301      	movs	r3, #1
 800941e:	9300      	str	r3, [sp, #0]
 8009420:	2302      	movs	r3, #2
 8009422:	2200      	movs	r2, #0
 8009424:	68f8      	ldr	r0, [r7, #12]
 8009426:	f000 fa80 	bl	800992a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800942a:	2300      	movs	r3, #0
}
 800942c:	4618      	mov	r0, r3
 800942e:	3710      	adds	r7, #16
 8009430:	46bd      	mov	sp, r7
 8009432:	bd80      	pop	{r7, pc}

08009434 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b088      	sub	sp, #32
 8009438:	af04      	add	r7, sp, #16
 800943a:	60f8      	str	r0, [r7, #12]
 800943c:	60b9      	str	r1, [r7, #8]
 800943e:	4611      	mov	r1, r2
 8009440:	461a      	mov	r2, r3
 8009442:	460b      	mov	r3, r1
 8009444:	80fb      	strh	r3, [r7, #6]
 8009446:	4613      	mov	r3, r2
 8009448:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800944a:	7979      	ldrb	r1, [r7, #5]
 800944c:	2300      	movs	r3, #0
 800944e:	9303      	str	r3, [sp, #12]
 8009450:	88fb      	ldrh	r3, [r7, #6]
 8009452:	9302      	str	r3, [sp, #8]
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	9301      	str	r3, [sp, #4]
 8009458:	2301      	movs	r3, #1
 800945a:	9300      	str	r3, [sp, #0]
 800945c:	2302      	movs	r3, #2
 800945e:	2201      	movs	r2, #1
 8009460:	68f8      	ldr	r0, [r7, #12]
 8009462:	f000 fa62 	bl	800992a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009466:	2300      	movs	r3, #0
}
 8009468:	4618      	mov	r0, r3
 800946a:	3710      	adds	r7, #16
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b086      	sub	sp, #24
 8009474:	af04      	add	r7, sp, #16
 8009476:	6078      	str	r0, [r7, #4]
 8009478:	4608      	mov	r0, r1
 800947a:	4611      	mov	r1, r2
 800947c:	461a      	mov	r2, r3
 800947e:	4603      	mov	r3, r0
 8009480:	70fb      	strb	r3, [r7, #3]
 8009482:	460b      	mov	r3, r1
 8009484:	70bb      	strb	r3, [r7, #2]
 8009486:	4613      	mov	r3, r2
 8009488:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800948a:	7878      	ldrb	r0, [r7, #1]
 800948c:	78ba      	ldrb	r2, [r7, #2]
 800948e:	78f9      	ldrb	r1, [r7, #3]
 8009490:	8b3b      	ldrh	r3, [r7, #24]
 8009492:	9302      	str	r3, [sp, #8]
 8009494:	7d3b      	ldrb	r3, [r7, #20]
 8009496:	9301      	str	r3, [sp, #4]
 8009498:	7c3b      	ldrb	r3, [r7, #16]
 800949a:	9300      	str	r3, [sp, #0]
 800949c:	4603      	mov	r3, r0
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f000 fa07 	bl	80098b2 <USBH_LL_OpenPipe>

  return USBH_OK;
 80094a4:	2300      	movs	r3, #0
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3708      	adds	r7, #8
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}

080094ae <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b082      	sub	sp, #8
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
 80094b6:	460b      	mov	r3, r1
 80094b8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80094ba:	78fb      	ldrb	r3, [r7, #3]
 80094bc:	4619      	mov	r1, r3
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f000 fa26 	bl	8009910 <USBH_LL_ClosePipe>

  return USBH_OK;
 80094c4:	2300      	movs	r3, #0
}
 80094c6:	4618      	mov	r0, r3
 80094c8:	3708      	adds	r7, #8
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}

080094ce <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80094ce:	b580      	push	{r7, lr}
 80094d0:	b084      	sub	sp, #16
 80094d2:	af00      	add	r7, sp, #0
 80094d4:	6078      	str	r0, [r7, #4]
 80094d6:	460b      	mov	r3, r1
 80094d8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f000 f836 	bl	800954c <USBH_GetFreePipe>
 80094e0:	4603      	mov	r3, r0
 80094e2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80094e4:	89fb      	ldrh	r3, [r7, #14]
 80094e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d00a      	beq.n	8009504 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80094ee:	78fa      	ldrb	r2, [r7, #3]
 80094f0:	89fb      	ldrh	r3, [r7, #14]
 80094f2:	f003 030f 	and.w	r3, r3, #15
 80094f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80094fa:	6879      	ldr	r1, [r7, #4]
 80094fc:	33e0      	adds	r3, #224	@ 0xe0
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	440b      	add	r3, r1
 8009502:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009504:	89fb      	ldrh	r3, [r7, #14]
 8009506:	b2db      	uxtb	r3, r3
}
 8009508:	4618      	mov	r0, r3
 800950a:	3710      	adds	r7, #16
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}

08009510 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009510:	b480      	push	{r7}
 8009512:	b083      	sub	sp, #12
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	460b      	mov	r3, r1
 800951a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800951c:	78fb      	ldrb	r3, [r7, #3]
 800951e:	2b0f      	cmp	r3, #15
 8009520:	d80d      	bhi.n	800953e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009522:	78fb      	ldrb	r3, [r7, #3]
 8009524:	687a      	ldr	r2, [r7, #4]
 8009526:	33e0      	adds	r3, #224	@ 0xe0
 8009528:	009b      	lsls	r3, r3, #2
 800952a:	4413      	add	r3, r2
 800952c:	685a      	ldr	r2, [r3, #4]
 800952e:	78fb      	ldrb	r3, [r7, #3]
 8009530:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009534:	6879      	ldr	r1, [r7, #4]
 8009536:	33e0      	adds	r3, #224	@ 0xe0
 8009538:	009b      	lsls	r3, r3, #2
 800953a:	440b      	add	r3, r1
 800953c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800953e:	2300      	movs	r3, #0
}
 8009540:	4618      	mov	r0, r3
 8009542:	370c      	adds	r7, #12
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr

0800954c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800954c:	b480      	push	{r7}
 800954e:	b085      	sub	sp, #20
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009554:	2300      	movs	r3, #0
 8009556:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009558:	2300      	movs	r3, #0
 800955a:	73fb      	strb	r3, [r7, #15]
 800955c:	e00f      	b.n	800957e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800955e:	7bfb      	ldrb	r3, [r7, #15]
 8009560:	687a      	ldr	r2, [r7, #4]
 8009562:	33e0      	adds	r3, #224	@ 0xe0
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	4413      	add	r3, r2
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800956e:	2b00      	cmp	r3, #0
 8009570:	d102      	bne.n	8009578 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009572:	7bfb      	ldrb	r3, [r7, #15]
 8009574:	b29b      	uxth	r3, r3
 8009576:	e007      	b.n	8009588 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009578:	7bfb      	ldrb	r3, [r7, #15]
 800957a:	3301      	adds	r3, #1
 800957c:	73fb      	strb	r3, [r7, #15]
 800957e:	7bfb      	ldrb	r3, [r7, #15]
 8009580:	2b0f      	cmp	r3, #15
 8009582:	d9ec      	bls.n	800955e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009584:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009588:	4618      	mov	r0, r3
 800958a:	3714      	adds	r7, #20
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr

08009594 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009598:	2201      	movs	r2, #1
 800959a:	490e      	ldr	r1, [pc, #56]	@ (80095d4 <MX_USB_HOST_Init+0x40>)
 800959c:	480e      	ldr	r0, [pc, #56]	@ (80095d8 <MX_USB_HOST_Init+0x44>)
 800959e:	f7ff fb15 	bl	8008bcc <USBH_Init>
 80095a2:	4603      	mov	r3, r0
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d001      	beq.n	80095ac <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80095a8:	f7f8 f8be 	bl	8001728 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80095ac:	490b      	ldr	r1, [pc, #44]	@ (80095dc <MX_USB_HOST_Init+0x48>)
 80095ae:	480a      	ldr	r0, [pc, #40]	@ (80095d8 <MX_USB_HOST_Init+0x44>)
 80095b0:	f7ff fbb7 	bl	8008d22 <USBH_RegisterClass>
 80095b4:	4603      	mov	r3, r0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d001      	beq.n	80095be <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80095ba:	f7f8 f8b5 	bl	8001728 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80095be:	4806      	ldr	r0, [pc, #24]	@ (80095d8 <MX_USB_HOST_Init+0x44>)
 80095c0:	f7ff fc3b 	bl	8008e3a <USBH_Start>
 80095c4:	4603      	mov	r3, r0
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d001      	beq.n	80095ce <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80095ca:	f7f8 f8ad 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80095ce:	bf00      	nop
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	080095e1 	.word	0x080095e1
 80095d8:	200003e4 	.word	0x200003e4
 80095dc:	2000000c 	.word	0x2000000c

080095e0 <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b083      	sub	sp, #12
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	460b      	mov	r3, r1
 80095ea:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80095ec:	78fb      	ldrb	r3, [r7, #3]
 80095ee:	3b01      	subs	r3, #1
 80095f0:	2b04      	cmp	r3, #4
 80095f2:	d819      	bhi.n	8009628 <USBH_UserProcess+0x48>
 80095f4:	a201      	add	r2, pc, #4	@ (adr r2, 80095fc <USBH_UserProcess+0x1c>)
 80095f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095fa:	bf00      	nop
 80095fc:	08009629 	.word	0x08009629
 8009600:	08009619 	.word	0x08009619
 8009604:	08009629 	.word	0x08009629
 8009608:	08009621 	.word	0x08009621
 800960c:	08009611 	.word	0x08009611
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009610:	4b09      	ldr	r3, [pc, #36]	@ (8009638 <USBH_UserProcess+0x58>)
 8009612:	2203      	movs	r2, #3
 8009614:	701a      	strb	r2, [r3, #0]
  break;
 8009616:	e008      	b.n	800962a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009618:	4b07      	ldr	r3, [pc, #28]	@ (8009638 <USBH_UserProcess+0x58>)
 800961a:	2202      	movs	r2, #2
 800961c:	701a      	strb	r2, [r3, #0]
  break;
 800961e:	e004      	b.n	800962a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009620:	4b05      	ldr	r3, [pc, #20]	@ (8009638 <USBH_UserProcess+0x58>)
 8009622:	2201      	movs	r2, #1
 8009624:	701a      	strb	r2, [r3, #0]
  break;
 8009626:	e000      	b.n	800962a <USBH_UserProcess+0x4a>

  default:
  break;
 8009628:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800962a:	bf00      	nop
 800962c:	370c      	adds	r7, #12
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr
 8009636:	bf00      	nop
 8009638:	200007bc 	.word	0x200007bc

0800963c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b08a      	sub	sp, #40	@ 0x28
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009644:	f107 0314 	add.w	r3, r7, #20
 8009648:	2200      	movs	r2, #0
 800964a:	601a      	str	r2, [r3, #0]
 800964c:	605a      	str	r2, [r3, #4]
 800964e:	609a      	str	r2, [r3, #8]
 8009650:	60da      	str	r2, [r3, #12]
 8009652:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800965c:	d147      	bne.n	80096ee <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800965e:	2300      	movs	r3, #0
 8009660:	613b      	str	r3, [r7, #16]
 8009662:	4b25      	ldr	r3, [pc, #148]	@ (80096f8 <HAL_HCD_MspInit+0xbc>)
 8009664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009666:	4a24      	ldr	r2, [pc, #144]	@ (80096f8 <HAL_HCD_MspInit+0xbc>)
 8009668:	f043 0301 	orr.w	r3, r3, #1
 800966c:	6313      	str	r3, [r2, #48]	@ 0x30
 800966e:	4b22      	ldr	r3, [pc, #136]	@ (80096f8 <HAL_HCD_MspInit+0xbc>)
 8009670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009672:	f003 0301 	and.w	r3, r3, #1
 8009676:	613b      	str	r3, [r7, #16]
 8009678:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800967a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800967e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009680:	2300      	movs	r3, #0
 8009682:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009684:	2300      	movs	r3, #0
 8009686:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009688:	f107 0314 	add.w	r3, r7, #20
 800968c:	4619      	mov	r1, r3
 800968e:	481b      	ldr	r0, [pc, #108]	@ (80096fc <HAL_HCD_MspInit+0xc0>)
 8009690:	f7f9 f910 	bl	80028b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009694:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009698:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800969a:	2302      	movs	r3, #2
 800969c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800969e:	2300      	movs	r3, #0
 80096a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80096a2:	2303      	movs	r3, #3
 80096a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80096a6:	230a      	movs	r3, #10
 80096a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80096aa:	f107 0314 	add.w	r3, r7, #20
 80096ae:	4619      	mov	r1, r3
 80096b0:	4812      	ldr	r0, [pc, #72]	@ (80096fc <HAL_HCD_MspInit+0xc0>)
 80096b2:	f7f9 f8ff 	bl	80028b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80096b6:	4b10      	ldr	r3, [pc, #64]	@ (80096f8 <HAL_HCD_MspInit+0xbc>)
 80096b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096ba:	4a0f      	ldr	r2, [pc, #60]	@ (80096f8 <HAL_HCD_MspInit+0xbc>)
 80096bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096c0:	6353      	str	r3, [r2, #52]	@ 0x34
 80096c2:	2300      	movs	r3, #0
 80096c4:	60fb      	str	r3, [r7, #12]
 80096c6:	4b0c      	ldr	r3, [pc, #48]	@ (80096f8 <HAL_HCD_MspInit+0xbc>)
 80096c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096ca:	4a0b      	ldr	r2, [pc, #44]	@ (80096f8 <HAL_HCD_MspInit+0xbc>)
 80096cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80096d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80096d2:	4b09      	ldr	r3, [pc, #36]	@ (80096f8 <HAL_HCD_MspInit+0xbc>)
 80096d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80096da:	60fb      	str	r3, [r7, #12]
 80096dc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80096de:	2200      	movs	r2, #0
 80096e0:	2100      	movs	r1, #0
 80096e2:	2043      	movs	r0, #67	@ 0x43
 80096e4:	f7f9 f8af 	bl	8002846 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80096e8:	2043      	movs	r0, #67	@ 0x43
 80096ea:	f7f9 f8c8 	bl	800287e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80096ee:	bf00      	nop
 80096f0:	3728      	adds	r7, #40	@ 0x28
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
 80096f6:	bf00      	nop
 80096f8:	40023800 	.word	0x40023800
 80096fc:	40020000 	.word	0x40020000

08009700 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b082      	sub	sp, #8
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800970e:	4618      	mov	r0, r3
 8009710:	f7ff fbb2 	bl	8008e78 <USBH_LL_IncTimer>
}
 8009714:	bf00      	nop
 8009716:	3708      	adds	r7, #8
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}

0800971c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b082      	sub	sp, #8
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800972a:	4618      	mov	r0, r3
 800972c:	f7ff fbee 	bl	8008f0c <USBH_LL_Connect>
}
 8009730:	bf00      	nop
 8009732:	3708      	adds	r7, #8
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b082      	sub	sp, #8
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009746:	4618      	mov	r0, r3
 8009748:	f7ff fbf7 	bl	8008f3a <USBH_LL_Disconnect>
}
 800974c:	bf00      	nop
 800974e:	3708      	adds	r7, #8
 8009750:	46bd      	mov	sp, r7
 8009752:	bd80      	pop	{r7, pc}

08009754 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009754:	b480      	push	{r7}
 8009756:	b083      	sub	sp, #12
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	460b      	mov	r3, r1
 800975e:	70fb      	strb	r3, [r7, #3]
 8009760:	4613      	mov	r3, r2
 8009762:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009764:	bf00      	nop
 8009766:	370c      	adds	r7, #12
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr

08009770 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b082      	sub	sp, #8
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800977e:	4618      	mov	r0, r3
 8009780:	f7ff fba4 	bl	8008ecc <USBH_LL_PortEnabled>
}
 8009784:	bf00      	nop
 8009786:	3708      	adds	r7, #8
 8009788:	46bd      	mov	sp, r7
 800978a:	bd80      	pop	{r7, pc}

0800978c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b082      	sub	sp, #8
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800979a:	4618      	mov	r0, r3
 800979c:	f7ff fba4 	bl	8008ee8 <USBH_LL_PortDisabled>
}
 80097a0:	bf00      	nop
 80097a2:	3708      	adds	r7, #8
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}

080097a8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b082      	sub	sp, #8
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80097b6:	2b01      	cmp	r3, #1
 80097b8:	d12a      	bne.n	8009810 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80097ba:	4a18      	ldr	r2, [pc, #96]	@ (800981c <USBH_LL_Init+0x74>)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4a15      	ldr	r2, [pc, #84]	@ (800981c <USBH_LL_Init+0x74>)
 80097c6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80097ca:	4b14      	ldr	r3, [pc, #80]	@ (800981c <USBH_LL_Init+0x74>)
 80097cc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80097d0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80097d2:	4b12      	ldr	r3, [pc, #72]	@ (800981c <USBH_LL_Init+0x74>)
 80097d4:	2208      	movs	r2, #8
 80097d6:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80097d8:	4b10      	ldr	r3, [pc, #64]	@ (800981c <USBH_LL_Init+0x74>)
 80097da:	2201      	movs	r2, #1
 80097dc:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80097de:	4b0f      	ldr	r3, [pc, #60]	@ (800981c <USBH_LL_Init+0x74>)
 80097e0:	2200      	movs	r2, #0
 80097e2:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80097e4:	4b0d      	ldr	r3, [pc, #52]	@ (800981c <USBH_LL_Init+0x74>)
 80097e6:	2202      	movs	r2, #2
 80097e8:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80097ea:	4b0c      	ldr	r3, [pc, #48]	@ (800981c <USBH_LL_Init+0x74>)
 80097ec:	2200      	movs	r2, #0
 80097ee:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80097f0:	480a      	ldr	r0, [pc, #40]	@ (800981c <USBH_LL_Init+0x74>)
 80097f2:	f7f9 f9fc 	bl	8002bee <HAL_HCD_Init>
 80097f6:	4603      	mov	r3, r0
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d001      	beq.n	8009800 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80097fc:	f7f7 ff94 	bl	8001728 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8009800:	4806      	ldr	r0, [pc, #24]	@ (800981c <USBH_LL_Init+0x74>)
 8009802:	f7f9 fe2b 	bl	800345c <HAL_HCD_GetCurrentFrame>
 8009806:	4603      	mov	r3, r0
 8009808:	4619      	mov	r1, r3
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f7ff fb25 	bl	8008e5a <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009810:	2300      	movs	r3, #0
}
 8009812:	4618      	mov	r0, r3
 8009814:	3708      	adds	r7, #8
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
 800981a:	bf00      	nop
 800981c:	200007c0 	.word	0x200007c0

08009820 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b084      	sub	sp, #16
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009828:	2300      	movs	r3, #0
 800982a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800982c:	2300      	movs	r3, #0
 800982e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009836:	4618      	mov	r0, r3
 8009838:	f7f9 fda6 	bl	8003388 <HAL_HCD_Start>
 800983c:	4603      	mov	r3, r0
 800983e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009840:	7bfb      	ldrb	r3, [r7, #15]
 8009842:	4618      	mov	r0, r3
 8009844:	f000 f900 	bl	8009a48 <USBH_Get_USB_Status>
 8009848:	4603      	mov	r3, r0
 800984a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800984c:	7bbb      	ldrb	r3, [r7, #14]
}
 800984e:	4618      	mov	r0, r3
 8009850:	3710      	adds	r7, #16
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}

08009856 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009856:	b580      	push	{r7, lr}
 8009858:	b084      	sub	sp, #16
 800985a:	af00      	add	r7, sp, #0
 800985c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009862:	2300      	movs	r3, #0
 8009864:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800986c:	4618      	mov	r0, r3
 800986e:	f7f9 fdae 	bl	80033ce <HAL_HCD_Stop>
 8009872:	4603      	mov	r3, r0
 8009874:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009876:	7bfb      	ldrb	r3, [r7, #15]
 8009878:	4618      	mov	r0, r3
 800987a:	f000 f8e5 	bl	8009a48 <USBH_Get_USB_Status>
 800987e:	4603      	mov	r3, r0
 8009880:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009882:	7bbb      	ldrb	r3, [r7, #14]
}
 8009884:	4618      	mov	r0, r3
 8009886:	3710      	adds	r7, #16
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b082      	sub	sp, #8
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	460b      	mov	r3, r1
 8009896:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800989e:	78fa      	ldrb	r2, [r7, #3]
 80098a0:	4611      	mov	r1, r2
 80098a2:	4618      	mov	r0, r3
 80098a4:	f7f9 fdc5 	bl	8003432 <HAL_HCD_HC_GetXferCount>
 80098a8:	4603      	mov	r3, r0
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3708      	adds	r7, #8
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}

080098b2 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 80098b2:	b590      	push	{r4, r7, lr}
 80098b4:	b089      	sub	sp, #36	@ 0x24
 80098b6:	af04      	add	r7, sp, #16
 80098b8:	6078      	str	r0, [r7, #4]
 80098ba:	4608      	mov	r0, r1
 80098bc:	4611      	mov	r1, r2
 80098be:	461a      	mov	r2, r3
 80098c0:	4603      	mov	r3, r0
 80098c2:	70fb      	strb	r3, [r7, #3]
 80098c4:	460b      	mov	r3, r1
 80098c6:	70bb      	strb	r3, [r7, #2]
 80098c8:	4613      	mov	r3, r2
 80098ca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098cc:	2300      	movs	r3, #0
 80098ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80098d0:	2300      	movs	r3, #0
 80098d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80098da:	787c      	ldrb	r4, [r7, #1]
 80098dc:	78ba      	ldrb	r2, [r7, #2]
 80098de:	78f9      	ldrb	r1, [r7, #3]
 80098e0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80098e2:	9302      	str	r3, [sp, #8]
 80098e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80098e8:	9301      	str	r3, [sp, #4]
 80098ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80098ee:	9300      	str	r3, [sp, #0]
 80098f0:	4623      	mov	r3, r4
 80098f2:	f7f9 f9e3 	bl	8002cbc <HAL_HCD_HC_Init>
 80098f6:	4603      	mov	r3, r0
 80098f8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80098fa:	7bfb      	ldrb	r3, [r7, #15]
 80098fc:	4618      	mov	r0, r3
 80098fe:	f000 f8a3 	bl	8009a48 <USBH_Get_USB_Status>
 8009902:	4603      	mov	r3, r0
 8009904:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009906:	7bbb      	ldrb	r3, [r7, #14]
}
 8009908:	4618      	mov	r0, r3
 800990a:	3714      	adds	r7, #20
 800990c:	46bd      	mov	sp, r7
 800990e:	bd90      	pop	{r4, r7, pc}

08009910 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009910:	b480      	push	{r7}
 8009912:	b083      	sub	sp, #12
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
 8009918:	460b      	mov	r3, r1
 800991a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800991c:	2300      	movs	r3, #0
}
 800991e:	4618      	mov	r0, r3
 8009920:	370c      	adds	r7, #12
 8009922:	46bd      	mov	sp, r7
 8009924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009928:	4770      	bx	lr

0800992a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800992a:	b590      	push	{r4, r7, lr}
 800992c:	b089      	sub	sp, #36	@ 0x24
 800992e:	af04      	add	r7, sp, #16
 8009930:	6078      	str	r0, [r7, #4]
 8009932:	4608      	mov	r0, r1
 8009934:	4611      	mov	r1, r2
 8009936:	461a      	mov	r2, r3
 8009938:	4603      	mov	r3, r0
 800993a:	70fb      	strb	r3, [r7, #3]
 800993c:	460b      	mov	r3, r1
 800993e:	70bb      	strb	r3, [r7, #2]
 8009940:	4613      	mov	r3, r2
 8009942:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009944:	2300      	movs	r3, #0
 8009946:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009948:	2300      	movs	r3, #0
 800994a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009952:	787c      	ldrb	r4, [r7, #1]
 8009954:	78ba      	ldrb	r2, [r7, #2]
 8009956:	78f9      	ldrb	r1, [r7, #3]
 8009958:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800995c:	9303      	str	r3, [sp, #12]
 800995e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009960:	9302      	str	r3, [sp, #8]
 8009962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009964:	9301      	str	r3, [sp, #4]
 8009966:	f897 3020 	ldrb.w	r3, [r7, #32]
 800996a:	9300      	str	r3, [sp, #0]
 800996c:	4623      	mov	r3, r4
 800996e:	f7f9 fa5d 	bl	8002e2c <HAL_HCD_HC_SubmitRequest>
 8009972:	4603      	mov	r3, r0
 8009974:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8009976:	7bfb      	ldrb	r3, [r7, #15]
 8009978:	4618      	mov	r0, r3
 800997a:	f000 f865 	bl	8009a48 <USBH_Get_USB_Status>
 800997e:	4603      	mov	r3, r0
 8009980:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009982:	7bbb      	ldrb	r3, [r7, #14]
}
 8009984:	4618      	mov	r0, r3
 8009986:	3714      	adds	r7, #20
 8009988:	46bd      	mov	sp, r7
 800998a:	bd90      	pop	{r4, r7, pc}

0800998c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b082      	sub	sp, #8
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
 8009994:	460b      	mov	r3, r1
 8009996:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800999e:	78fa      	ldrb	r2, [r7, #3]
 80099a0:	4611      	mov	r1, r2
 80099a2:	4618      	mov	r0, r3
 80099a4:	f7f9 fd30 	bl	8003408 <HAL_HCD_HC_GetURBState>
 80099a8:	4603      	mov	r3, r0
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3708      	adds	r7, #8
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80099b2:	b580      	push	{r7, lr}
 80099b4:	b082      	sub	sp, #8
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	6078      	str	r0, [r7, #4]
 80099ba:	460b      	mov	r3, r1
 80099bc:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	d103      	bne.n	80099d0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80099c8:	78fb      	ldrb	r3, [r7, #3]
 80099ca:	4618      	mov	r0, r3
 80099cc:	f000 f868 	bl	8009aa0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80099d0:	20c8      	movs	r0, #200	@ 0xc8
 80099d2:	f7f8 fa7b 	bl	8001ecc <HAL_Delay>
  return USBH_OK;
 80099d6:	2300      	movs	r3, #0
}
 80099d8:	4618      	mov	r0, r3
 80099da:	3708      	adds	r7, #8
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}

080099e0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80099e0:	b480      	push	{r7}
 80099e2:	b085      	sub	sp, #20
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	460b      	mov	r3, r1
 80099ea:	70fb      	strb	r3, [r7, #3]
 80099ec:	4613      	mov	r3, r2
 80099ee:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80099f6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80099f8:	78fa      	ldrb	r2, [r7, #3]
 80099fa:	68f9      	ldr	r1, [r7, #12]
 80099fc:	4613      	mov	r3, r2
 80099fe:	011b      	lsls	r3, r3, #4
 8009a00:	1a9b      	subs	r3, r3, r2
 8009a02:	009b      	lsls	r3, r3, #2
 8009a04:	440b      	add	r3, r1
 8009a06:	3317      	adds	r3, #23
 8009a08:	781b      	ldrb	r3, [r3, #0]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d00a      	beq.n	8009a24 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8009a0e:	78fa      	ldrb	r2, [r7, #3]
 8009a10:	68f9      	ldr	r1, [r7, #12]
 8009a12:	4613      	mov	r3, r2
 8009a14:	011b      	lsls	r3, r3, #4
 8009a16:	1a9b      	subs	r3, r3, r2
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	440b      	add	r3, r1
 8009a1c:	333c      	adds	r3, #60	@ 0x3c
 8009a1e:	78ba      	ldrb	r2, [r7, #2]
 8009a20:	701a      	strb	r2, [r3, #0]
 8009a22:	e009      	b.n	8009a38 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8009a24:	78fa      	ldrb	r2, [r7, #3]
 8009a26:	68f9      	ldr	r1, [r7, #12]
 8009a28:	4613      	mov	r3, r2
 8009a2a:	011b      	lsls	r3, r3, #4
 8009a2c:	1a9b      	subs	r3, r3, r2
 8009a2e:	009b      	lsls	r3, r3, #2
 8009a30:	440b      	add	r3, r1
 8009a32:	333d      	adds	r3, #61	@ 0x3d
 8009a34:	78ba      	ldrb	r2, [r7, #2]
 8009a36:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8009a38:	2300      	movs	r3, #0
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3714      	adds	r7, #20
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a44:	4770      	bx	lr
	...

08009a48 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b085      	sub	sp, #20
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	4603      	mov	r3, r0
 8009a50:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009a52:	2300      	movs	r3, #0
 8009a54:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009a56:	79fb      	ldrb	r3, [r7, #7]
 8009a58:	2b03      	cmp	r3, #3
 8009a5a:	d817      	bhi.n	8009a8c <USBH_Get_USB_Status+0x44>
 8009a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8009a64 <USBH_Get_USB_Status+0x1c>)
 8009a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a62:	bf00      	nop
 8009a64:	08009a75 	.word	0x08009a75
 8009a68:	08009a7b 	.word	0x08009a7b
 8009a6c:	08009a81 	.word	0x08009a81
 8009a70:	08009a87 	.word	0x08009a87
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009a74:	2300      	movs	r3, #0
 8009a76:	73fb      	strb	r3, [r7, #15]
    break;
 8009a78:	e00b      	b.n	8009a92 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009a7a:	2302      	movs	r3, #2
 8009a7c:	73fb      	strb	r3, [r7, #15]
    break;
 8009a7e:	e008      	b.n	8009a92 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009a80:	2301      	movs	r3, #1
 8009a82:	73fb      	strb	r3, [r7, #15]
    break;
 8009a84:	e005      	b.n	8009a92 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009a86:	2302      	movs	r3, #2
 8009a88:	73fb      	strb	r3, [r7, #15]
    break;
 8009a8a:	e002      	b.n	8009a92 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009a8c:	2302      	movs	r3, #2
 8009a8e:	73fb      	strb	r3, [r7, #15]
    break;
 8009a90:	bf00      	nop
  }
  return usb_status;
 8009a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3714      	adds	r7, #20
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr

08009aa0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009aaa:	79fb      	ldrb	r3, [r7, #7]
 8009aac:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009aae:	79fb      	ldrb	r3, [r7, #7]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d102      	bne.n	8009aba <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	73fb      	strb	r3, [r7, #15]
 8009ab8:	e001      	b.n	8009abe <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8009aba:	2301      	movs	r3, #1
 8009abc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8009abe:	7bfb      	ldrb	r3, [r7, #15]
 8009ac0:	461a      	mov	r2, r3
 8009ac2:	2101      	movs	r1, #1
 8009ac4:	4803      	ldr	r0, [pc, #12]	@ (8009ad4 <MX_DriverVbusFS+0x34>)
 8009ac6:	f7f9 f879 	bl	8002bbc <HAL_GPIO_WritePin>
}
 8009aca:	bf00      	nop
 8009acc:	3710      	adds	r7, #16
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}
 8009ad2:	bf00      	nop
 8009ad4:	40020800 	.word	0x40020800

08009ad8 <malloc>:
 8009ad8:	4b02      	ldr	r3, [pc, #8]	@ (8009ae4 <malloc+0xc>)
 8009ada:	4601      	mov	r1, r0
 8009adc:	6818      	ldr	r0, [r3, #0]
 8009ade:	f000 b82d 	b.w	8009b3c <_malloc_r>
 8009ae2:	bf00      	nop
 8009ae4:	20000038 	.word	0x20000038

08009ae8 <free>:
 8009ae8:	4b02      	ldr	r3, [pc, #8]	@ (8009af4 <free+0xc>)
 8009aea:	4601      	mov	r1, r0
 8009aec:	6818      	ldr	r0, [r3, #0]
 8009aee:	f001 bd17 	b.w	800b520 <_free_r>
 8009af2:	bf00      	nop
 8009af4:	20000038 	.word	0x20000038

08009af8 <sbrk_aligned>:
 8009af8:	b570      	push	{r4, r5, r6, lr}
 8009afa:	4e0f      	ldr	r6, [pc, #60]	@ (8009b38 <sbrk_aligned+0x40>)
 8009afc:	460c      	mov	r4, r1
 8009afe:	6831      	ldr	r1, [r6, #0]
 8009b00:	4605      	mov	r5, r0
 8009b02:	b911      	cbnz	r1, 8009b0a <sbrk_aligned+0x12>
 8009b04:	f000 fe64 	bl	800a7d0 <_sbrk_r>
 8009b08:	6030      	str	r0, [r6, #0]
 8009b0a:	4621      	mov	r1, r4
 8009b0c:	4628      	mov	r0, r5
 8009b0e:	f000 fe5f 	bl	800a7d0 <_sbrk_r>
 8009b12:	1c43      	adds	r3, r0, #1
 8009b14:	d103      	bne.n	8009b1e <sbrk_aligned+0x26>
 8009b16:	f04f 34ff 	mov.w	r4, #4294967295
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	bd70      	pop	{r4, r5, r6, pc}
 8009b1e:	1cc4      	adds	r4, r0, #3
 8009b20:	f024 0403 	bic.w	r4, r4, #3
 8009b24:	42a0      	cmp	r0, r4
 8009b26:	d0f8      	beq.n	8009b1a <sbrk_aligned+0x22>
 8009b28:	1a21      	subs	r1, r4, r0
 8009b2a:	4628      	mov	r0, r5
 8009b2c:	f000 fe50 	bl	800a7d0 <_sbrk_r>
 8009b30:	3001      	adds	r0, #1
 8009b32:	d1f2      	bne.n	8009b1a <sbrk_aligned+0x22>
 8009b34:	e7ef      	b.n	8009b16 <sbrk_aligned+0x1e>
 8009b36:	bf00      	nop
 8009b38:	20000ba0 	.word	0x20000ba0

08009b3c <_malloc_r>:
 8009b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b40:	1ccd      	adds	r5, r1, #3
 8009b42:	f025 0503 	bic.w	r5, r5, #3
 8009b46:	3508      	adds	r5, #8
 8009b48:	2d0c      	cmp	r5, #12
 8009b4a:	bf38      	it	cc
 8009b4c:	250c      	movcc	r5, #12
 8009b4e:	2d00      	cmp	r5, #0
 8009b50:	4606      	mov	r6, r0
 8009b52:	db01      	blt.n	8009b58 <_malloc_r+0x1c>
 8009b54:	42a9      	cmp	r1, r5
 8009b56:	d904      	bls.n	8009b62 <_malloc_r+0x26>
 8009b58:	230c      	movs	r3, #12
 8009b5a:	6033      	str	r3, [r6, #0]
 8009b5c:	2000      	movs	r0, #0
 8009b5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009c38 <_malloc_r+0xfc>
 8009b66:	f000 f869 	bl	8009c3c <__malloc_lock>
 8009b6a:	f8d8 3000 	ldr.w	r3, [r8]
 8009b6e:	461c      	mov	r4, r3
 8009b70:	bb44      	cbnz	r4, 8009bc4 <_malloc_r+0x88>
 8009b72:	4629      	mov	r1, r5
 8009b74:	4630      	mov	r0, r6
 8009b76:	f7ff ffbf 	bl	8009af8 <sbrk_aligned>
 8009b7a:	1c43      	adds	r3, r0, #1
 8009b7c:	4604      	mov	r4, r0
 8009b7e:	d158      	bne.n	8009c32 <_malloc_r+0xf6>
 8009b80:	f8d8 4000 	ldr.w	r4, [r8]
 8009b84:	4627      	mov	r7, r4
 8009b86:	2f00      	cmp	r7, #0
 8009b88:	d143      	bne.n	8009c12 <_malloc_r+0xd6>
 8009b8a:	2c00      	cmp	r4, #0
 8009b8c:	d04b      	beq.n	8009c26 <_malloc_r+0xea>
 8009b8e:	6823      	ldr	r3, [r4, #0]
 8009b90:	4639      	mov	r1, r7
 8009b92:	4630      	mov	r0, r6
 8009b94:	eb04 0903 	add.w	r9, r4, r3
 8009b98:	f000 fe1a 	bl	800a7d0 <_sbrk_r>
 8009b9c:	4581      	cmp	r9, r0
 8009b9e:	d142      	bne.n	8009c26 <_malloc_r+0xea>
 8009ba0:	6821      	ldr	r1, [r4, #0]
 8009ba2:	1a6d      	subs	r5, r5, r1
 8009ba4:	4629      	mov	r1, r5
 8009ba6:	4630      	mov	r0, r6
 8009ba8:	f7ff ffa6 	bl	8009af8 <sbrk_aligned>
 8009bac:	3001      	adds	r0, #1
 8009bae:	d03a      	beq.n	8009c26 <_malloc_r+0xea>
 8009bb0:	6823      	ldr	r3, [r4, #0]
 8009bb2:	442b      	add	r3, r5
 8009bb4:	6023      	str	r3, [r4, #0]
 8009bb6:	f8d8 3000 	ldr.w	r3, [r8]
 8009bba:	685a      	ldr	r2, [r3, #4]
 8009bbc:	bb62      	cbnz	r2, 8009c18 <_malloc_r+0xdc>
 8009bbe:	f8c8 7000 	str.w	r7, [r8]
 8009bc2:	e00f      	b.n	8009be4 <_malloc_r+0xa8>
 8009bc4:	6822      	ldr	r2, [r4, #0]
 8009bc6:	1b52      	subs	r2, r2, r5
 8009bc8:	d420      	bmi.n	8009c0c <_malloc_r+0xd0>
 8009bca:	2a0b      	cmp	r2, #11
 8009bcc:	d917      	bls.n	8009bfe <_malloc_r+0xc2>
 8009bce:	1961      	adds	r1, r4, r5
 8009bd0:	42a3      	cmp	r3, r4
 8009bd2:	6025      	str	r5, [r4, #0]
 8009bd4:	bf18      	it	ne
 8009bd6:	6059      	strne	r1, [r3, #4]
 8009bd8:	6863      	ldr	r3, [r4, #4]
 8009bda:	bf08      	it	eq
 8009bdc:	f8c8 1000 	streq.w	r1, [r8]
 8009be0:	5162      	str	r2, [r4, r5]
 8009be2:	604b      	str	r3, [r1, #4]
 8009be4:	4630      	mov	r0, r6
 8009be6:	f000 f82f 	bl	8009c48 <__malloc_unlock>
 8009bea:	f104 000b 	add.w	r0, r4, #11
 8009bee:	1d23      	adds	r3, r4, #4
 8009bf0:	f020 0007 	bic.w	r0, r0, #7
 8009bf4:	1ac2      	subs	r2, r0, r3
 8009bf6:	bf1c      	itt	ne
 8009bf8:	1a1b      	subne	r3, r3, r0
 8009bfa:	50a3      	strne	r3, [r4, r2]
 8009bfc:	e7af      	b.n	8009b5e <_malloc_r+0x22>
 8009bfe:	6862      	ldr	r2, [r4, #4]
 8009c00:	42a3      	cmp	r3, r4
 8009c02:	bf0c      	ite	eq
 8009c04:	f8c8 2000 	streq.w	r2, [r8]
 8009c08:	605a      	strne	r2, [r3, #4]
 8009c0a:	e7eb      	b.n	8009be4 <_malloc_r+0xa8>
 8009c0c:	4623      	mov	r3, r4
 8009c0e:	6864      	ldr	r4, [r4, #4]
 8009c10:	e7ae      	b.n	8009b70 <_malloc_r+0x34>
 8009c12:	463c      	mov	r4, r7
 8009c14:	687f      	ldr	r7, [r7, #4]
 8009c16:	e7b6      	b.n	8009b86 <_malloc_r+0x4a>
 8009c18:	461a      	mov	r2, r3
 8009c1a:	685b      	ldr	r3, [r3, #4]
 8009c1c:	42a3      	cmp	r3, r4
 8009c1e:	d1fb      	bne.n	8009c18 <_malloc_r+0xdc>
 8009c20:	2300      	movs	r3, #0
 8009c22:	6053      	str	r3, [r2, #4]
 8009c24:	e7de      	b.n	8009be4 <_malloc_r+0xa8>
 8009c26:	230c      	movs	r3, #12
 8009c28:	6033      	str	r3, [r6, #0]
 8009c2a:	4630      	mov	r0, r6
 8009c2c:	f000 f80c 	bl	8009c48 <__malloc_unlock>
 8009c30:	e794      	b.n	8009b5c <_malloc_r+0x20>
 8009c32:	6005      	str	r5, [r0, #0]
 8009c34:	e7d6      	b.n	8009be4 <_malloc_r+0xa8>
 8009c36:	bf00      	nop
 8009c38:	20000ba4 	.word	0x20000ba4

08009c3c <__malloc_lock>:
 8009c3c:	4801      	ldr	r0, [pc, #4]	@ (8009c44 <__malloc_lock+0x8>)
 8009c3e:	f000 be14 	b.w	800a86a <__retarget_lock_acquire_recursive>
 8009c42:	bf00      	nop
 8009c44:	20000ce8 	.word	0x20000ce8

08009c48 <__malloc_unlock>:
 8009c48:	4801      	ldr	r0, [pc, #4]	@ (8009c50 <__malloc_unlock+0x8>)
 8009c4a:	f000 be0f 	b.w	800a86c <__retarget_lock_release_recursive>
 8009c4e:	bf00      	nop
 8009c50:	20000ce8 	.word	0x20000ce8

08009c54 <__cvt>:
 8009c54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c58:	ec57 6b10 	vmov	r6, r7, d0
 8009c5c:	2f00      	cmp	r7, #0
 8009c5e:	460c      	mov	r4, r1
 8009c60:	4619      	mov	r1, r3
 8009c62:	463b      	mov	r3, r7
 8009c64:	bfbb      	ittet	lt
 8009c66:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009c6a:	461f      	movlt	r7, r3
 8009c6c:	2300      	movge	r3, #0
 8009c6e:	232d      	movlt	r3, #45	@ 0x2d
 8009c70:	700b      	strb	r3, [r1, #0]
 8009c72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c74:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009c78:	4691      	mov	r9, r2
 8009c7a:	f023 0820 	bic.w	r8, r3, #32
 8009c7e:	bfbc      	itt	lt
 8009c80:	4632      	movlt	r2, r6
 8009c82:	4616      	movlt	r6, r2
 8009c84:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c88:	d005      	beq.n	8009c96 <__cvt+0x42>
 8009c8a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009c8e:	d100      	bne.n	8009c92 <__cvt+0x3e>
 8009c90:	3401      	adds	r4, #1
 8009c92:	2102      	movs	r1, #2
 8009c94:	e000      	b.n	8009c98 <__cvt+0x44>
 8009c96:	2103      	movs	r1, #3
 8009c98:	ab03      	add	r3, sp, #12
 8009c9a:	9301      	str	r3, [sp, #4]
 8009c9c:	ab02      	add	r3, sp, #8
 8009c9e:	9300      	str	r3, [sp, #0]
 8009ca0:	ec47 6b10 	vmov	d0, r6, r7
 8009ca4:	4653      	mov	r3, sl
 8009ca6:	4622      	mov	r2, r4
 8009ca8:	f000 fe6a 	bl	800a980 <_dtoa_r>
 8009cac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009cb0:	4605      	mov	r5, r0
 8009cb2:	d119      	bne.n	8009ce8 <__cvt+0x94>
 8009cb4:	f019 0f01 	tst.w	r9, #1
 8009cb8:	d00e      	beq.n	8009cd8 <__cvt+0x84>
 8009cba:	eb00 0904 	add.w	r9, r0, r4
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	4630      	mov	r0, r6
 8009cc4:	4639      	mov	r1, r7
 8009cc6:	f7f6 ff07 	bl	8000ad8 <__aeabi_dcmpeq>
 8009cca:	b108      	cbz	r0, 8009cd0 <__cvt+0x7c>
 8009ccc:	f8cd 900c 	str.w	r9, [sp, #12]
 8009cd0:	2230      	movs	r2, #48	@ 0x30
 8009cd2:	9b03      	ldr	r3, [sp, #12]
 8009cd4:	454b      	cmp	r3, r9
 8009cd6:	d31e      	bcc.n	8009d16 <__cvt+0xc2>
 8009cd8:	9b03      	ldr	r3, [sp, #12]
 8009cda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009cdc:	1b5b      	subs	r3, r3, r5
 8009cde:	4628      	mov	r0, r5
 8009ce0:	6013      	str	r3, [r2, #0]
 8009ce2:	b004      	add	sp, #16
 8009ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ce8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009cec:	eb00 0904 	add.w	r9, r0, r4
 8009cf0:	d1e5      	bne.n	8009cbe <__cvt+0x6a>
 8009cf2:	7803      	ldrb	r3, [r0, #0]
 8009cf4:	2b30      	cmp	r3, #48	@ 0x30
 8009cf6:	d10a      	bne.n	8009d0e <__cvt+0xba>
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	4630      	mov	r0, r6
 8009cfe:	4639      	mov	r1, r7
 8009d00:	f7f6 feea 	bl	8000ad8 <__aeabi_dcmpeq>
 8009d04:	b918      	cbnz	r0, 8009d0e <__cvt+0xba>
 8009d06:	f1c4 0401 	rsb	r4, r4, #1
 8009d0a:	f8ca 4000 	str.w	r4, [sl]
 8009d0e:	f8da 3000 	ldr.w	r3, [sl]
 8009d12:	4499      	add	r9, r3
 8009d14:	e7d3      	b.n	8009cbe <__cvt+0x6a>
 8009d16:	1c59      	adds	r1, r3, #1
 8009d18:	9103      	str	r1, [sp, #12]
 8009d1a:	701a      	strb	r2, [r3, #0]
 8009d1c:	e7d9      	b.n	8009cd2 <__cvt+0x7e>

08009d1e <__exponent>:
 8009d1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d20:	2900      	cmp	r1, #0
 8009d22:	bfba      	itte	lt
 8009d24:	4249      	neglt	r1, r1
 8009d26:	232d      	movlt	r3, #45	@ 0x2d
 8009d28:	232b      	movge	r3, #43	@ 0x2b
 8009d2a:	2909      	cmp	r1, #9
 8009d2c:	7002      	strb	r2, [r0, #0]
 8009d2e:	7043      	strb	r3, [r0, #1]
 8009d30:	dd29      	ble.n	8009d86 <__exponent+0x68>
 8009d32:	f10d 0307 	add.w	r3, sp, #7
 8009d36:	461d      	mov	r5, r3
 8009d38:	270a      	movs	r7, #10
 8009d3a:	461a      	mov	r2, r3
 8009d3c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009d40:	fb07 1416 	mls	r4, r7, r6, r1
 8009d44:	3430      	adds	r4, #48	@ 0x30
 8009d46:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009d4a:	460c      	mov	r4, r1
 8009d4c:	2c63      	cmp	r4, #99	@ 0x63
 8009d4e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009d52:	4631      	mov	r1, r6
 8009d54:	dcf1      	bgt.n	8009d3a <__exponent+0x1c>
 8009d56:	3130      	adds	r1, #48	@ 0x30
 8009d58:	1e94      	subs	r4, r2, #2
 8009d5a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009d5e:	1c41      	adds	r1, r0, #1
 8009d60:	4623      	mov	r3, r4
 8009d62:	42ab      	cmp	r3, r5
 8009d64:	d30a      	bcc.n	8009d7c <__exponent+0x5e>
 8009d66:	f10d 0309 	add.w	r3, sp, #9
 8009d6a:	1a9b      	subs	r3, r3, r2
 8009d6c:	42ac      	cmp	r4, r5
 8009d6e:	bf88      	it	hi
 8009d70:	2300      	movhi	r3, #0
 8009d72:	3302      	adds	r3, #2
 8009d74:	4403      	add	r3, r0
 8009d76:	1a18      	subs	r0, r3, r0
 8009d78:	b003      	add	sp, #12
 8009d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d7c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009d80:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009d84:	e7ed      	b.n	8009d62 <__exponent+0x44>
 8009d86:	2330      	movs	r3, #48	@ 0x30
 8009d88:	3130      	adds	r1, #48	@ 0x30
 8009d8a:	7083      	strb	r3, [r0, #2]
 8009d8c:	70c1      	strb	r1, [r0, #3]
 8009d8e:	1d03      	adds	r3, r0, #4
 8009d90:	e7f1      	b.n	8009d76 <__exponent+0x58>
	...

08009d94 <_printf_float>:
 8009d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d98:	b08d      	sub	sp, #52	@ 0x34
 8009d9a:	460c      	mov	r4, r1
 8009d9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009da0:	4616      	mov	r6, r2
 8009da2:	461f      	mov	r7, r3
 8009da4:	4605      	mov	r5, r0
 8009da6:	f000 fcdb 	bl	800a760 <_localeconv_r>
 8009daa:	6803      	ldr	r3, [r0, #0]
 8009dac:	9304      	str	r3, [sp, #16]
 8009dae:	4618      	mov	r0, r3
 8009db0:	f7f6 fa66 	bl	8000280 <strlen>
 8009db4:	2300      	movs	r3, #0
 8009db6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009db8:	f8d8 3000 	ldr.w	r3, [r8]
 8009dbc:	9005      	str	r0, [sp, #20]
 8009dbe:	3307      	adds	r3, #7
 8009dc0:	f023 0307 	bic.w	r3, r3, #7
 8009dc4:	f103 0208 	add.w	r2, r3, #8
 8009dc8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009dcc:	f8d4 b000 	ldr.w	fp, [r4]
 8009dd0:	f8c8 2000 	str.w	r2, [r8]
 8009dd4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009dd8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009ddc:	9307      	str	r3, [sp, #28]
 8009dde:	f8cd 8018 	str.w	r8, [sp, #24]
 8009de2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009de6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009dea:	4b9c      	ldr	r3, [pc, #624]	@ (800a05c <_printf_float+0x2c8>)
 8009dec:	f04f 32ff 	mov.w	r2, #4294967295
 8009df0:	f7f6 fea4 	bl	8000b3c <__aeabi_dcmpun>
 8009df4:	bb70      	cbnz	r0, 8009e54 <_printf_float+0xc0>
 8009df6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009dfa:	4b98      	ldr	r3, [pc, #608]	@ (800a05c <_printf_float+0x2c8>)
 8009dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8009e00:	f7f6 fe7e 	bl	8000b00 <__aeabi_dcmple>
 8009e04:	bb30      	cbnz	r0, 8009e54 <_printf_float+0xc0>
 8009e06:	2200      	movs	r2, #0
 8009e08:	2300      	movs	r3, #0
 8009e0a:	4640      	mov	r0, r8
 8009e0c:	4649      	mov	r1, r9
 8009e0e:	f7f6 fe6d 	bl	8000aec <__aeabi_dcmplt>
 8009e12:	b110      	cbz	r0, 8009e1a <_printf_float+0x86>
 8009e14:	232d      	movs	r3, #45	@ 0x2d
 8009e16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e1a:	4a91      	ldr	r2, [pc, #580]	@ (800a060 <_printf_float+0x2cc>)
 8009e1c:	4b91      	ldr	r3, [pc, #580]	@ (800a064 <_printf_float+0x2d0>)
 8009e1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009e22:	bf8c      	ite	hi
 8009e24:	4690      	movhi	r8, r2
 8009e26:	4698      	movls	r8, r3
 8009e28:	2303      	movs	r3, #3
 8009e2a:	6123      	str	r3, [r4, #16]
 8009e2c:	f02b 0304 	bic.w	r3, fp, #4
 8009e30:	6023      	str	r3, [r4, #0]
 8009e32:	f04f 0900 	mov.w	r9, #0
 8009e36:	9700      	str	r7, [sp, #0]
 8009e38:	4633      	mov	r3, r6
 8009e3a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009e3c:	4621      	mov	r1, r4
 8009e3e:	4628      	mov	r0, r5
 8009e40:	f000 f9d2 	bl	800a1e8 <_printf_common>
 8009e44:	3001      	adds	r0, #1
 8009e46:	f040 808d 	bne.w	8009f64 <_printf_float+0x1d0>
 8009e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e4e:	b00d      	add	sp, #52	@ 0x34
 8009e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e54:	4642      	mov	r2, r8
 8009e56:	464b      	mov	r3, r9
 8009e58:	4640      	mov	r0, r8
 8009e5a:	4649      	mov	r1, r9
 8009e5c:	f7f6 fe6e 	bl	8000b3c <__aeabi_dcmpun>
 8009e60:	b140      	cbz	r0, 8009e74 <_printf_float+0xe0>
 8009e62:	464b      	mov	r3, r9
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	bfbc      	itt	lt
 8009e68:	232d      	movlt	r3, #45	@ 0x2d
 8009e6a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009e6e:	4a7e      	ldr	r2, [pc, #504]	@ (800a068 <_printf_float+0x2d4>)
 8009e70:	4b7e      	ldr	r3, [pc, #504]	@ (800a06c <_printf_float+0x2d8>)
 8009e72:	e7d4      	b.n	8009e1e <_printf_float+0x8a>
 8009e74:	6863      	ldr	r3, [r4, #4]
 8009e76:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009e7a:	9206      	str	r2, [sp, #24]
 8009e7c:	1c5a      	adds	r2, r3, #1
 8009e7e:	d13b      	bne.n	8009ef8 <_printf_float+0x164>
 8009e80:	2306      	movs	r3, #6
 8009e82:	6063      	str	r3, [r4, #4]
 8009e84:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009e88:	2300      	movs	r3, #0
 8009e8a:	6022      	str	r2, [r4, #0]
 8009e8c:	9303      	str	r3, [sp, #12]
 8009e8e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009e90:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009e94:	ab09      	add	r3, sp, #36	@ 0x24
 8009e96:	9300      	str	r3, [sp, #0]
 8009e98:	6861      	ldr	r1, [r4, #4]
 8009e9a:	ec49 8b10 	vmov	d0, r8, r9
 8009e9e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009ea2:	4628      	mov	r0, r5
 8009ea4:	f7ff fed6 	bl	8009c54 <__cvt>
 8009ea8:	9b06      	ldr	r3, [sp, #24]
 8009eaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009eac:	2b47      	cmp	r3, #71	@ 0x47
 8009eae:	4680      	mov	r8, r0
 8009eb0:	d129      	bne.n	8009f06 <_printf_float+0x172>
 8009eb2:	1cc8      	adds	r0, r1, #3
 8009eb4:	db02      	blt.n	8009ebc <_printf_float+0x128>
 8009eb6:	6863      	ldr	r3, [r4, #4]
 8009eb8:	4299      	cmp	r1, r3
 8009eba:	dd41      	ble.n	8009f40 <_printf_float+0x1ac>
 8009ebc:	f1aa 0a02 	sub.w	sl, sl, #2
 8009ec0:	fa5f fa8a 	uxtb.w	sl, sl
 8009ec4:	3901      	subs	r1, #1
 8009ec6:	4652      	mov	r2, sl
 8009ec8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009ecc:	9109      	str	r1, [sp, #36]	@ 0x24
 8009ece:	f7ff ff26 	bl	8009d1e <__exponent>
 8009ed2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ed4:	1813      	adds	r3, r2, r0
 8009ed6:	2a01      	cmp	r2, #1
 8009ed8:	4681      	mov	r9, r0
 8009eda:	6123      	str	r3, [r4, #16]
 8009edc:	dc02      	bgt.n	8009ee4 <_printf_float+0x150>
 8009ede:	6822      	ldr	r2, [r4, #0]
 8009ee0:	07d2      	lsls	r2, r2, #31
 8009ee2:	d501      	bpl.n	8009ee8 <_printf_float+0x154>
 8009ee4:	3301      	adds	r3, #1
 8009ee6:	6123      	str	r3, [r4, #16]
 8009ee8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d0a2      	beq.n	8009e36 <_printf_float+0xa2>
 8009ef0:	232d      	movs	r3, #45	@ 0x2d
 8009ef2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ef6:	e79e      	b.n	8009e36 <_printf_float+0xa2>
 8009ef8:	9a06      	ldr	r2, [sp, #24]
 8009efa:	2a47      	cmp	r2, #71	@ 0x47
 8009efc:	d1c2      	bne.n	8009e84 <_printf_float+0xf0>
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d1c0      	bne.n	8009e84 <_printf_float+0xf0>
 8009f02:	2301      	movs	r3, #1
 8009f04:	e7bd      	b.n	8009e82 <_printf_float+0xee>
 8009f06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f0a:	d9db      	bls.n	8009ec4 <_printf_float+0x130>
 8009f0c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009f10:	d118      	bne.n	8009f44 <_printf_float+0x1b0>
 8009f12:	2900      	cmp	r1, #0
 8009f14:	6863      	ldr	r3, [r4, #4]
 8009f16:	dd0b      	ble.n	8009f30 <_printf_float+0x19c>
 8009f18:	6121      	str	r1, [r4, #16]
 8009f1a:	b913      	cbnz	r3, 8009f22 <_printf_float+0x18e>
 8009f1c:	6822      	ldr	r2, [r4, #0]
 8009f1e:	07d0      	lsls	r0, r2, #31
 8009f20:	d502      	bpl.n	8009f28 <_printf_float+0x194>
 8009f22:	3301      	adds	r3, #1
 8009f24:	440b      	add	r3, r1
 8009f26:	6123      	str	r3, [r4, #16]
 8009f28:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009f2a:	f04f 0900 	mov.w	r9, #0
 8009f2e:	e7db      	b.n	8009ee8 <_printf_float+0x154>
 8009f30:	b913      	cbnz	r3, 8009f38 <_printf_float+0x1a4>
 8009f32:	6822      	ldr	r2, [r4, #0]
 8009f34:	07d2      	lsls	r2, r2, #31
 8009f36:	d501      	bpl.n	8009f3c <_printf_float+0x1a8>
 8009f38:	3302      	adds	r3, #2
 8009f3a:	e7f4      	b.n	8009f26 <_printf_float+0x192>
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	e7f2      	b.n	8009f26 <_printf_float+0x192>
 8009f40:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009f44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f46:	4299      	cmp	r1, r3
 8009f48:	db05      	blt.n	8009f56 <_printf_float+0x1c2>
 8009f4a:	6823      	ldr	r3, [r4, #0]
 8009f4c:	6121      	str	r1, [r4, #16]
 8009f4e:	07d8      	lsls	r0, r3, #31
 8009f50:	d5ea      	bpl.n	8009f28 <_printf_float+0x194>
 8009f52:	1c4b      	adds	r3, r1, #1
 8009f54:	e7e7      	b.n	8009f26 <_printf_float+0x192>
 8009f56:	2900      	cmp	r1, #0
 8009f58:	bfd4      	ite	le
 8009f5a:	f1c1 0202 	rsble	r2, r1, #2
 8009f5e:	2201      	movgt	r2, #1
 8009f60:	4413      	add	r3, r2
 8009f62:	e7e0      	b.n	8009f26 <_printf_float+0x192>
 8009f64:	6823      	ldr	r3, [r4, #0]
 8009f66:	055a      	lsls	r2, r3, #21
 8009f68:	d407      	bmi.n	8009f7a <_printf_float+0x1e6>
 8009f6a:	6923      	ldr	r3, [r4, #16]
 8009f6c:	4642      	mov	r2, r8
 8009f6e:	4631      	mov	r1, r6
 8009f70:	4628      	mov	r0, r5
 8009f72:	47b8      	blx	r7
 8009f74:	3001      	adds	r0, #1
 8009f76:	d12b      	bne.n	8009fd0 <_printf_float+0x23c>
 8009f78:	e767      	b.n	8009e4a <_printf_float+0xb6>
 8009f7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f7e:	f240 80dd 	bls.w	800a13c <_printf_float+0x3a8>
 8009f82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009f86:	2200      	movs	r2, #0
 8009f88:	2300      	movs	r3, #0
 8009f8a:	f7f6 fda5 	bl	8000ad8 <__aeabi_dcmpeq>
 8009f8e:	2800      	cmp	r0, #0
 8009f90:	d033      	beq.n	8009ffa <_printf_float+0x266>
 8009f92:	4a37      	ldr	r2, [pc, #220]	@ (800a070 <_printf_float+0x2dc>)
 8009f94:	2301      	movs	r3, #1
 8009f96:	4631      	mov	r1, r6
 8009f98:	4628      	mov	r0, r5
 8009f9a:	47b8      	blx	r7
 8009f9c:	3001      	adds	r0, #1
 8009f9e:	f43f af54 	beq.w	8009e4a <_printf_float+0xb6>
 8009fa2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009fa6:	4543      	cmp	r3, r8
 8009fa8:	db02      	blt.n	8009fb0 <_printf_float+0x21c>
 8009faa:	6823      	ldr	r3, [r4, #0]
 8009fac:	07d8      	lsls	r0, r3, #31
 8009fae:	d50f      	bpl.n	8009fd0 <_printf_float+0x23c>
 8009fb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009fb4:	4631      	mov	r1, r6
 8009fb6:	4628      	mov	r0, r5
 8009fb8:	47b8      	blx	r7
 8009fba:	3001      	adds	r0, #1
 8009fbc:	f43f af45 	beq.w	8009e4a <_printf_float+0xb6>
 8009fc0:	f04f 0900 	mov.w	r9, #0
 8009fc4:	f108 38ff 	add.w	r8, r8, #4294967295
 8009fc8:	f104 0a1a 	add.w	sl, r4, #26
 8009fcc:	45c8      	cmp	r8, r9
 8009fce:	dc09      	bgt.n	8009fe4 <_printf_float+0x250>
 8009fd0:	6823      	ldr	r3, [r4, #0]
 8009fd2:	079b      	lsls	r3, r3, #30
 8009fd4:	f100 8103 	bmi.w	800a1de <_printf_float+0x44a>
 8009fd8:	68e0      	ldr	r0, [r4, #12]
 8009fda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009fdc:	4298      	cmp	r0, r3
 8009fde:	bfb8      	it	lt
 8009fe0:	4618      	movlt	r0, r3
 8009fe2:	e734      	b.n	8009e4e <_printf_float+0xba>
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	4652      	mov	r2, sl
 8009fe8:	4631      	mov	r1, r6
 8009fea:	4628      	mov	r0, r5
 8009fec:	47b8      	blx	r7
 8009fee:	3001      	adds	r0, #1
 8009ff0:	f43f af2b 	beq.w	8009e4a <_printf_float+0xb6>
 8009ff4:	f109 0901 	add.w	r9, r9, #1
 8009ff8:	e7e8      	b.n	8009fcc <_printf_float+0x238>
 8009ffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	dc39      	bgt.n	800a074 <_printf_float+0x2e0>
 800a000:	4a1b      	ldr	r2, [pc, #108]	@ (800a070 <_printf_float+0x2dc>)
 800a002:	2301      	movs	r3, #1
 800a004:	4631      	mov	r1, r6
 800a006:	4628      	mov	r0, r5
 800a008:	47b8      	blx	r7
 800a00a:	3001      	adds	r0, #1
 800a00c:	f43f af1d 	beq.w	8009e4a <_printf_float+0xb6>
 800a010:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a014:	ea59 0303 	orrs.w	r3, r9, r3
 800a018:	d102      	bne.n	800a020 <_printf_float+0x28c>
 800a01a:	6823      	ldr	r3, [r4, #0]
 800a01c:	07d9      	lsls	r1, r3, #31
 800a01e:	d5d7      	bpl.n	8009fd0 <_printf_float+0x23c>
 800a020:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a024:	4631      	mov	r1, r6
 800a026:	4628      	mov	r0, r5
 800a028:	47b8      	blx	r7
 800a02a:	3001      	adds	r0, #1
 800a02c:	f43f af0d 	beq.w	8009e4a <_printf_float+0xb6>
 800a030:	f04f 0a00 	mov.w	sl, #0
 800a034:	f104 0b1a 	add.w	fp, r4, #26
 800a038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a03a:	425b      	negs	r3, r3
 800a03c:	4553      	cmp	r3, sl
 800a03e:	dc01      	bgt.n	800a044 <_printf_float+0x2b0>
 800a040:	464b      	mov	r3, r9
 800a042:	e793      	b.n	8009f6c <_printf_float+0x1d8>
 800a044:	2301      	movs	r3, #1
 800a046:	465a      	mov	r2, fp
 800a048:	4631      	mov	r1, r6
 800a04a:	4628      	mov	r0, r5
 800a04c:	47b8      	blx	r7
 800a04e:	3001      	adds	r0, #1
 800a050:	f43f aefb 	beq.w	8009e4a <_printf_float+0xb6>
 800a054:	f10a 0a01 	add.w	sl, sl, #1
 800a058:	e7ee      	b.n	800a038 <_printf_float+0x2a4>
 800a05a:	bf00      	nop
 800a05c:	7fefffff 	.word	0x7fefffff
 800a060:	0800c940 	.word	0x0800c940
 800a064:	0800c93c 	.word	0x0800c93c
 800a068:	0800c948 	.word	0x0800c948
 800a06c:	0800c944 	.word	0x0800c944
 800a070:	0800c94c 	.word	0x0800c94c
 800a074:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a076:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a07a:	4553      	cmp	r3, sl
 800a07c:	bfa8      	it	ge
 800a07e:	4653      	movge	r3, sl
 800a080:	2b00      	cmp	r3, #0
 800a082:	4699      	mov	r9, r3
 800a084:	dc36      	bgt.n	800a0f4 <_printf_float+0x360>
 800a086:	f04f 0b00 	mov.w	fp, #0
 800a08a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a08e:	f104 021a 	add.w	r2, r4, #26
 800a092:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a094:	9306      	str	r3, [sp, #24]
 800a096:	eba3 0309 	sub.w	r3, r3, r9
 800a09a:	455b      	cmp	r3, fp
 800a09c:	dc31      	bgt.n	800a102 <_printf_float+0x36e>
 800a09e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0a0:	459a      	cmp	sl, r3
 800a0a2:	dc3a      	bgt.n	800a11a <_printf_float+0x386>
 800a0a4:	6823      	ldr	r3, [r4, #0]
 800a0a6:	07da      	lsls	r2, r3, #31
 800a0a8:	d437      	bmi.n	800a11a <_printf_float+0x386>
 800a0aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0ac:	ebaa 0903 	sub.w	r9, sl, r3
 800a0b0:	9b06      	ldr	r3, [sp, #24]
 800a0b2:	ebaa 0303 	sub.w	r3, sl, r3
 800a0b6:	4599      	cmp	r9, r3
 800a0b8:	bfa8      	it	ge
 800a0ba:	4699      	movge	r9, r3
 800a0bc:	f1b9 0f00 	cmp.w	r9, #0
 800a0c0:	dc33      	bgt.n	800a12a <_printf_float+0x396>
 800a0c2:	f04f 0800 	mov.w	r8, #0
 800a0c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a0ca:	f104 0b1a 	add.w	fp, r4, #26
 800a0ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0d0:	ebaa 0303 	sub.w	r3, sl, r3
 800a0d4:	eba3 0309 	sub.w	r3, r3, r9
 800a0d8:	4543      	cmp	r3, r8
 800a0da:	f77f af79 	ble.w	8009fd0 <_printf_float+0x23c>
 800a0de:	2301      	movs	r3, #1
 800a0e0:	465a      	mov	r2, fp
 800a0e2:	4631      	mov	r1, r6
 800a0e4:	4628      	mov	r0, r5
 800a0e6:	47b8      	blx	r7
 800a0e8:	3001      	adds	r0, #1
 800a0ea:	f43f aeae 	beq.w	8009e4a <_printf_float+0xb6>
 800a0ee:	f108 0801 	add.w	r8, r8, #1
 800a0f2:	e7ec      	b.n	800a0ce <_printf_float+0x33a>
 800a0f4:	4642      	mov	r2, r8
 800a0f6:	4631      	mov	r1, r6
 800a0f8:	4628      	mov	r0, r5
 800a0fa:	47b8      	blx	r7
 800a0fc:	3001      	adds	r0, #1
 800a0fe:	d1c2      	bne.n	800a086 <_printf_float+0x2f2>
 800a100:	e6a3      	b.n	8009e4a <_printf_float+0xb6>
 800a102:	2301      	movs	r3, #1
 800a104:	4631      	mov	r1, r6
 800a106:	4628      	mov	r0, r5
 800a108:	9206      	str	r2, [sp, #24]
 800a10a:	47b8      	blx	r7
 800a10c:	3001      	adds	r0, #1
 800a10e:	f43f ae9c 	beq.w	8009e4a <_printf_float+0xb6>
 800a112:	9a06      	ldr	r2, [sp, #24]
 800a114:	f10b 0b01 	add.w	fp, fp, #1
 800a118:	e7bb      	b.n	800a092 <_printf_float+0x2fe>
 800a11a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a11e:	4631      	mov	r1, r6
 800a120:	4628      	mov	r0, r5
 800a122:	47b8      	blx	r7
 800a124:	3001      	adds	r0, #1
 800a126:	d1c0      	bne.n	800a0aa <_printf_float+0x316>
 800a128:	e68f      	b.n	8009e4a <_printf_float+0xb6>
 800a12a:	9a06      	ldr	r2, [sp, #24]
 800a12c:	464b      	mov	r3, r9
 800a12e:	4442      	add	r2, r8
 800a130:	4631      	mov	r1, r6
 800a132:	4628      	mov	r0, r5
 800a134:	47b8      	blx	r7
 800a136:	3001      	adds	r0, #1
 800a138:	d1c3      	bne.n	800a0c2 <_printf_float+0x32e>
 800a13a:	e686      	b.n	8009e4a <_printf_float+0xb6>
 800a13c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a140:	f1ba 0f01 	cmp.w	sl, #1
 800a144:	dc01      	bgt.n	800a14a <_printf_float+0x3b6>
 800a146:	07db      	lsls	r3, r3, #31
 800a148:	d536      	bpl.n	800a1b8 <_printf_float+0x424>
 800a14a:	2301      	movs	r3, #1
 800a14c:	4642      	mov	r2, r8
 800a14e:	4631      	mov	r1, r6
 800a150:	4628      	mov	r0, r5
 800a152:	47b8      	blx	r7
 800a154:	3001      	adds	r0, #1
 800a156:	f43f ae78 	beq.w	8009e4a <_printf_float+0xb6>
 800a15a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a15e:	4631      	mov	r1, r6
 800a160:	4628      	mov	r0, r5
 800a162:	47b8      	blx	r7
 800a164:	3001      	adds	r0, #1
 800a166:	f43f ae70 	beq.w	8009e4a <_printf_float+0xb6>
 800a16a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a16e:	2200      	movs	r2, #0
 800a170:	2300      	movs	r3, #0
 800a172:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a176:	f7f6 fcaf 	bl	8000ad8 <__aeabi_dcmpeq>
 800a17a:	b9c0      	cbnz	r0, 800a1ae <_printf_float+0x41a>
 800a17c:	4653      	mov	r3, sl
 800a17e:	f108 0201 	add.w	r2, r8, #1
 800a182:	4631      	mov	r1, r6
 800a184:	4628      	mov	r0, r5
 800a186:	47b8      	blx	r7
 800a188:	3001      	adds	r0, #1
 800a18a:	d10c      	bne.n	800a1a6 <_printf_float+0x412>
 800a18c:	e65d      	b.n	8009e4a <_printf_float+0xb6>
 800a18e:	2301      	movs	r3, #1
 800a190:	465a      	mov	r2, fp
 800a192:	4631      	mov	r1, r6
 800a194:	4628      	mov	r0, r5
 800a196:	47b8      	blx	r7
 800a198:	3001      	adds	r0, #1
 800a19a:	f43f ae56 	beq.w	8009e4a <_printf_float+0xb6>
 800a19e:	f108 0801 	add.w	r8, r8, #1
 800a1a2:	45d0      	cmp	r8, sl
 800a1a4:	dbf3      	blt.n	800a18e <_printf_float+0x3fa>
 800a1a6:	464b      	mov	r3, r9
 800a1a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a1ac:	e6df      	b.n	8009f6e <_printf_float+0x1da>
 800a1ae:	f04f 0800 	mov.w	r8, #0
 800a1b2:	f104 0b1a 	add.w	fp, r4, #26
 800a1b6:	e7f4      	b.n	800a1a2 <_printf_float+0x40e>
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	4642      	mov	r2, r8
 800a1bc:	e7e1      	b.n	800a182 <_printf_float+0x3ee>
 800a1be:	2301      	movs	r3, #1
 800a1c0:	464a      	mov	r2, r9
 800a1c2:	4631      	mov	r1, r6
 800a1c4:	4628      	mov	r0, r5
 800a1c6:	47b8      	blx	r7
 800a1c8:	3001      	adds	r0, #1
 800a1ca:	f43f ae3e 	beq.w	8009e4a <_printf_float+0xb6>
 800a1ce:	f108 0801 	add.w	r8, r8, #1
 800a1d2:	68e3      	ldr	r3, [r4, #12]
 800a1d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a1d6:	1a5b      	subs	r3, r3, r1
 800a1d8:	4543      	cmp	r3, r8
 800a1da:	dcf0      	bgt.n	800a1be <_printf_float+0x42a>
 800a1dc:	e6fc      	b.n	8009fd8 <_printf_float+0x244>
 800a1de:	f04f 0800 	mov.w	r8, #0
 800a1e2:	f104 0919 	add.w	r9, r4, #25
 800a1e6:	e7f4      	b.n	800a1d2 <_printf_float+0x43e>

0800a1e8 <_printf_common>:
 800a1e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1ec:	4616      	mov	r6, r2
 800a1ee:	4698      	mov	r8, r3
 800a1f0:	688a      	ldr	r2, [r1, #8]
 800a1f2:	690b      	ldr	r3, [r1, #16]
 800a1f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	bfb8      	it	lt
 800a1fc:	4613      	movlt	r3, r2
 800a1fe:	6033      	str	r3, [r6, #0]
 800a200:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a204:	4607      	mov	r7, r0
 800a206:	460c      	mov	r4, r1
 800a208:	b10a      	cbz	r2, 800a20e <_printf_common+0x26>
 800a20a:	3301      	adds	r3, #1
 800a20c:	6033      	str	r3, [r6, #0]
 800a20e:	6823      	ldr	r3, [r4, #0]
 800a210:	0699      	lsls	r1, r3, #26
 800a212:	bf42      	ittt	mi
 800a214:	6833      	ldrmi	r3, [r6, #0]
 800a216:	3302      	addmi	r3, #2
 800a218:	6033      	strmi	r3, [r6, #0]
 800a21a:	6825      	ldr	r5, [r4, #0]
 800a21c:	f015 0506 	ands.w	r5, r5, #6
 800a220:	d106      	bne.n	800a230 <_printf_common+0x48>
 800a222:	f104 0a19 	add.w	sl, r4, #25
 800a226:	68e3      	ldr	r3, [r4, #12]
 800a228:	6832      	ldr	r2, [r6, #0]
 800a22a:	1a9b      	subs	r3, r3, r2
 800a22c:	42ab      	cmp	r3, r5
 800a22e:	dc26      	bgt.n	800a27e <_printf_common+0x96>
 800a230:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a234:	6822      	ldr	r2, [r4, #0]
 800a236:	3b00      	subs	r3, #0
 800a238:	bf18      	it	ne
 800a23a:	2301      	movne	r3, #1
 800a23c:	0692      	lsls	r2, r2, #26
 800a23e:	d42b      	bmi.n	800a298 <_printf_common+0xb0>
 800a240:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a244:	4641      	mov	r1, r8
 800a246:	4638      	mov	r0, r7
 800a248:	47c8      	blx	r9
 800a24a:	3001      	adds	r0, #1
 800a24c:	d01e      	beq.n	800a28c <_printf_common+0xa4>
 800a24e:	6823      	ldr	r3, [r4, #0]
 800a250:	6922      	ldr	r2, [r4, #16]
 800a252:	f003 0306 	and.w	r3, r3, #6
 800a256:	2b04      	cmp	r3, #4
 800a258:	bf02      	ittt	eq
 800a25a:	68e5      	ldreq	r5, [r4, #12]
 800a25c:	6833      	ldreq	r3, [r6, #0]
 800a25e:	1aed      	subeq	r5, r5, r3
 800a260:	68a3      	ldr	r3, [r4, #8]
 800a262:	bf0c      	ite	eq
 800a264:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a268:	2500      	movne	r5, #0
 800a26a:	4293      	cmp	r3, r2
 800a26c:	bfc4      	itt	gt
 800a26e:	1a9b      	subgt	r3, r3, r2
 800a270:	18ed      	addgt	r5, r5, r3
 800a272:	2600      	movs	r6, #0
 800a274:	341a      	adds	r4, #26
 800a276:	42b5      	cmp	r5, r6
 800a278:	d11a      	bne.n	800a2b0 <_printf_common+0xc8>
 800a27a:	2000      	movs	r0, #0
 800a27c:	e008      	b.n	800a290 <_printf_common+0xa8>
 800a27e:	2301      	movs	r3, #1
 800a280:	4652      	mov	r2, sl
 800a282:	4641      	mov	r1, r8
 800a284:	4638      	mov	r0, r7
 800a286:	47c8      	blx	r9
 800a288:	3001      	adds	r0, #1
 800a28a:	d103      	bne.n	800a294 <_printf_common+0xac>
 800a28c:	f04f 30ff 	mov.w	r0, #4294967295
 800a290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a294:	3501      	adds	r5, #1
 800a296:	e7c6      	b.n	800a226 <_printf_common+0x3e>
 800a298:	18e1      	adds	r1, r4, r3
 800a29a:	1c5a      	adds	r2, r3, #1
 800a29c:	2030      	movs	r0, #48	@ 0x30
 800a29e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a2a2:	4422      	add	r2, r4
 800a2a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a2a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a2ac:	3302      	adds	r3, #2
 800a2ae:	e7c7      	b.n	800a240 <_printf_common+0x58>
 800a2b0:	2301      	movs	r3, #1
 800a2b2:	4622      	mov	r2, r4
 800a2b4:	4641      	mov	r1, r8
 800a2b6:	4638      	mov	r0, r7
 800a2b8:	47c8      	blx	r9
 800a2ba:	3001      	adds	r0, #1
 800a2bc:	d0e6      	beq.n	800a28c <_printf_common+0xa4>
 800a2be:	3601      	adds	r6, #1
 800a2c0:	e7d9      	b.n	800a276 <_printf_common+0x8e>
	...

0800a2c4 <_printf_i>:
 800a2c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2c8:	7e0f      	ldrb	r7, [r1, #24]
 800a2ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a2cc:	2f78      	cmp	r7, #120	@ 0x78
 800a2ce:	4691      	mov	r9, r2
 800a2d0:	4680      	mov	r8, r0
 800a2d2:	460c      	mov	r4, r1
 800a2d4:	469a      	mov	sl, r3
 800a2d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a2da:	d807      	bhi.n	800a2ec <_printf_i+0x28>
 800a2dc:	2f62      	cmp	r7, #98	@ 0x62
 800a2de:	d80a      	bhi.n	800a2f6 <_printf_i+0x32>
 800a2e0:	2f00      	cmp	r7, #0
 800a2e2:	f000 80d1 	beq.w	800a488 <_printf_i+0x1c4>
 800a2e6:	2f58      	cmp	r7, #88	@ 0x58
 800a2e8:	f000 80b8 	beq.w	800a45c <_printf_i+0x198>
 800a2ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a2f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a2f4:	e03a      	b.n	800a36c <_printf_i+0xa8>
 800a2f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a2fa:	2b15      	cmp	r3, #21
 800a2fc:	d8f6      	bhi.n	800a2ec <_printf_i+0x28>
 800a2fe:	a101      	add	r1, pc, #4	@ (adr r1, 800a304 <_printf_i+0x40>)
 800a300:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a304:	0800a35d 	.word	0x0800a35d
 800a308:	0800a371 	.word	0x0800a371
 800a30c:	0800a2ed 	.word	0x0800a2ed
 800a310:	0800a2ed 	.word	0x0800a2ed
 800a314:	0800a2ed 	.word	0x0800a2ed
 800a318:	0800a2ed 	.word	0x0800a2ed
 800a31c:	0800a371 	.word	0x0800a371
 800a320:	0800a2ed 	.word	0x0800a2ed
 800a324:	0800a2ed 	.word	0x0800a2ed
 800a328:	0800a2ed 	.word	0x0800a2ed
 800a32c:	0800a2ed 	.word	0x0800a2ed
 800a330:	0800a46f 	.word	0x0800a46f
 800a334:	0800a39b 	.word	0x0800a39b
 800a338:	0800a429 	.word	0x0800a429
 800a33c:	0800a2ed 	.word	0x0800a2ed
 800a340:	0800a2ed 	.word	0x0800a2ed
 800a344:	0800a491 	.word	0x0800a491
 800a348:	0800a2ed 	.word	0x0800a2ed
 800a34c:	0800a39b 	.word	0x0800a39b
 800a350:	0800a2ed 	.word	0x0800a2ed
 800a354:	0800a2ed 	.word	0x0800a2ed
 800a358:	0800a431 	.word	0x0800a431
 800a35c:	6833      	ldr	r3, [r6, #0]
 800a35e:	1d1a      	adds	r2, r3, #4
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	6032      	str	r2, [r6, #0]
 800a364:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a368:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a36c:	2301      	movs	r3, #1
 800a36e:	e09c      	b.n	800a4aa <_printf_i+0x1e6>
 800a370:	6833      	ldr	r3, [r6, #0]
 800a372:	6820      	ldr	r0, [r4, #0]
 800a374:	1d19      	adds	r1, r3, #4
 800a376:	6031      	str	r1, [r6, #0]
 800a378:	0606      	lsls	r6, r0, #24
 800a37a:	d501      	bpl.n	800a380 <_printf_i+0xbc>
 800a37c:	681d      	ldr	r5, [r3, #0]
 800a37e:	e003      	b.n	800a388 <_printf_i+0xc4>
 800a380:	0645      	lsls	r5, r0, #25
 800a382:	d5fb      	bpl.n	800a37c <_printf_i+0xb8>
 800a384:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a388:	2d00      	cmp	r5, #0
 800a38a:	da03      	bge.n	800a394 <_printf_i+0xd0>
 800a38c:	232d      	movs	r3, #45	@ 0x2d
 800a38e:	426d      	negs	r5, r5
 800a390:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a394:	4858      	ldr	r0, [pc, #352]	@ (800a4f8 <_printf_i+0x234>)
 800a396:	230a      	movs	r3, #10
 800a398:	e011      	b.n	800a3be <_printf_i+0xfa>
 800a39a:	6821      	ldr	r1, [r4, #0]
 800a39c:	6833      	ldr	r3, [r6, #0]
 800a39e:	0608      	lsls	r0, r1, #24
 800a3a0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a3a4:	d402      	bmi.n	800a3ac <_printf_i+0xe8>
 800a3a6:	0649      	lsls	r1, r1, #25
 800a3a8:	bf48      	it	mi
 800a3aa:	b2ad      	uxthmi	r5, r5
 800a3ac:	2f6f      	cmp	r7, #111	@ 0x6f
 800a3ae:	4852      	ldr	r0, [pc, #328]	@ (800a4f8 <_printf_i+0x234>)
 800a3b0:	6033      	str	r3, [r6, #0]
 800a3b2:	bf14      	ite	ne
 800a3b4:	230a      	movne	r3, #10
 800a3b6:	2308      	moveq	r3, #8
 800a3b8:	2100      	movs	r1, #0
 800a3ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a3be:	6866      	ldr	r6, [r4, #4]
 800a3c0:	60a6      	str	r6, [r4, #8]
 800a3c2:	2e00      	cmp	r6, #0
 800a3c4:	db05      	blt.n	800a3d2 <_printf_i+0x10e>
 800a3c6:	6821      	ldr	r1, [r4, #0]
 800a3c8:	432e      	orrs	r6, r5
 800a3ca:	f021 0104 	bic.w	r1, r1, #4
 800a3ce:	6021      	str	r1, [r4, #0]
 800a3d0:	d04b      	beq.n	800a46a <_printf_i+0x1a6>
 800a3d2:	4616      	mov	r6, r2
 800a3d4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a3d8:	fb03 5711 	mls	r7, r3, r1, r5
 800a3dc:	5dc7      	ldrb	r7, [r0, r7]
 800a3de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a3e2:	462f      	mov	r7, r5
 800a3e4:	42bb      	cmp	r3, r7
 800a3e6:	460d      	mov	r5, r1
 800a3e8:	d9f4      	bls.n	800a3d4 <_printf_i+0x110>
 800a3ea:	2b08      	cmp	r3, #8
 800a3ec:	d10b      	bne.n	800a406 <_printf_i+0x142>
 800a3ee:	6823      	ldr	r3, [r4, #0]
 800a3f0:	07df      	lsls	r7, r3, #31
 800a3f2:	d508      	bpl.n	800a406 <_printf_i+0x142>
 800a3f4:	6923      	ldr	r3, [r4, #16]
 800a3f6:	6861      	ldr	r1, [r4, #4]
 800a3f8:	4299      	cmp	r1, r3
 800a3fa:	bfde      	ittt	le
 800a3fc:	2330      	movle	r3, #48	@ 0x30
 800a3fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a402:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a406:	1b92      	subs	r2, r2, r6
 800a408:	6122      	str	r2, [r4, #16]
 800a40a:	f8cd a000 	str.w	sl, [sp]
 800a40e:	464b      	mov	r3, r9
 800a410:	aa03      	add	r2, sp, #12
 800a412:	4621      	mov	r1, r4
 800a414:	4640      	mov	r0, r8
 800a416:	f7ff fee7 	bl	800a1e8 <_printf_common>
 800a41a:	3001      	adds	r0, #1
 800a41c:	d14a      	bne.n	800a4b4 <_printf_i+0x1f0>
 800a41e:	f04f 30ff 	mov.w	r0, #4294967295
 800a422:	b004      	add	sp, #16
 800a424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a428:	6823      	ldr	r3, [r4, #0]
 800a42a:	f043 0320 	orr.w	r3, r3, #32
 800a42e:	6023      	str	r3, [r4, #0]
 800a430:	4832      	ldr	r0, [pc, #200]	@ (800a4fc <_printf_i+0x238>)
 800a432:	2778      	movs	r7, #120	@ 0x78
 800a434:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a438:	6823      	ldr	r3, [r4, #0]
 800a43a:	6831      	ldr	r1, [r6, #0]
 800a43c:	061f      	lsls	r7, r3, #24
 800a43e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a442:	d402      	bmi.n	800a44a <_printf_i+0x186>
 800a444:	065f      	lsls	r7, r3, #25
 800a446:	bf48      	it	mi
 800a448:	b2ad      	uxthmi	r5, r5
 800a44a:	6031      	str	r1, [r6, #0]
 800a44c:	07d9      	lsls	r1, r3, #31
 800a44e:	bf44      	itt	mi
 800a450:	f043 0320 	orrmi.w	r3, r3, #32
 800a454:	6023      	strmi	r3, [r4, #0]
 800a456:	b11d      	cbz	r5, 800a460 <_printf_i+0x19c>
 800a458:	2310      	movs	r3, #16
 800a45a:	e7ad      	b.n	800a3b8 <_printf_i+0xf4>
 800a45c:	4826      	ldr	r0, [pc, #152]	@ (800a4f8 <_printf_i+0x234>)
 800a45e:	e7e9      	b.n	800a434 <_printf_i+0x170>
 800a460:	6823      	ldr	r3, [r4, #0]
 800a462:	f023 0320 	bic.w	r3, r3, #32
 800a466:	6023      	str	r3, [r4, #0]
 800a468:	e7f6      	b.n	800a458 <_printf_i+0x194>
 800a46a:	4616      	mov	r6, r2
 800a46c:	e7bd      	b.n	800a3ea <_printf_i+0x126>
 800a46e:	6833      	ldr	r3, [r6, #0]
 800a470:	6825      	ldr	r5, [r4, #0]
 800a472:	6961      	ldr	r1, [r4, #20]
 800a474:	1d18      	adds	r0, r3, #4
 800a476:	6030      	str	r0, [r6, #0]
 800a478:	062e      	lsls	r6, r5, #24
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	d501      	bpl.n	800a482 <_printf_i+0x1be>
 800a47e:	6019      	str	r1, [r3, #0]
 800a480:	e002      	b.n	800a488 <_printf_i+0x1c4>
 800a482:	0668      	lsls	r0, r5, #25
 800a484:	d5fb      	bpl.n	800a47e <_printf_i+0x1ba>
 800a486:	8019      	strh	r1, [r3, #0]
 800a488:	2300      	movs	r3, #0
 800a48a:	6123      	str	r3, [r4, #16]
 800a48c:	4616      	mov	r6, r2
 800a48e:	e7bc      	b.n	800a40a <_printf_i+0x146>
 800a490:	6833      	ldr	r3, [r6, #0]
 800a492:	1d1a      	adds	r2, r3, #4
 800a494:	6032      	str	r2, [r6, #0]
 800a496:	681e      	ldr	r6, [r3, #0]
 800a498:	6862      	ldr	r2, [r4, #4]
 800a49a:	2100      	movs	r1, #0
 800a49c:	4630      	mov	r0, r6
 800a49e:	f7f5 fe9f 	bl	80001e0 <memchr>
 800a4a2:	b108      	cbz	r0, 800a4a8 <_printf_i+0x1e4>
 800a4a4:	1b80      	subs	r0, r0, r6
 800a4a6:	6060      	str	r0, [r4, #4]
 800a4a8:	6863      	ldr	r3, [r4, #4]
 800a4aa:	6123      	str	r3, [r4, #16]
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4b2:	e7aa      	b.n	800a40a <_printf_i+0x146>
 800a4b4:	6923      	ldr	r3, [r4, #16]
 800a4b6:	4632      	mov	r2, r6
 800a4b8:	4649      	mov	r1, r9
 800a4ba:	4640      	mov	r0, r8
 800a4bc:	47d0      	blx	sl
 800a4be:	3001      	adds	r0, #1
 800a4c0:	d0ad      	beq.n	800a41e <_printf_i+0x15a>
 800a4c2:	6823      	ldr	r3, [r4, #0]
 800a4c4:	079b      	lsls	r3, r3, #30
 800a4c6:	d413      	bmi.n	800a4f0 <_printf_i+0x22c>
 800a4c8:	68e0      	ldr	r0, [r4, #12]
 800a4ca:	9b03      	ldr	r3, [sp, #12]
 800a4cc:	4298      	cmp	r0, r3
 800a4ce:	bfb8      	it	lt
 800a4d0:	4618      	movlt	r0, r3
 800a4d2:	e7a6      	b.n	800a422 <_printf_i+0x15e>
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	4632      	mov	r2, r6
 800a4d8:	4649      	mov	r1, r9
 800a4da:	4640      	mov	r0, r8
 800a4dc:	47d0      	blx	sl
 800a4de:	3001      	adds	r0, #1
 800a4e0:	d09d      	beq.n	800a41e <_printf_i+0x15a>
 800a4e2:	3501      	adds	r5, #1
 800a4e4:	68e3      	ldr	r3, [r4, #12]
 800a4e6:	9903      	ldr	r1, [sp, #12]
 800a4e8:	1a5b      	subs	r3, r3, r1
 800a4ea:	42ab      	cmp	r3, r5
 800a4ec:	dcf2      	bgt.n	800a4d4 <_printf_i+0x210>
 800a4ee:	e7eb      	b.n	800a4c8 <_printf_i+0x204>
 800a4f0:	2500      	movs	r5, #0
 800a4f2:	f104 0619 	add.w	r6, r4, #25
 800a4f6:	e7f5      	b.n	800a4e4 <_printf_i+0x220>
 800a4f8:	0800c94e 	.word	0x0800c94e
 800a4fc:	0800c95f 	.word	0x0800c95f

0800a500 <std>:
 800a500:	2300      	movs	r3, #0
 800a502:	b510      	push	{r4, lr}
 800a504:	4604      	mov	r4, r0
 800a506:	e9c0 3300 	strd	r3, r3, [r0]
 800a50a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a50e:	6083      	str	r3, [r0, #8]
 800a510:	8181      	strh	r1, [r0, #12]
 800a512:	6643      	str	r3, [r0, #100]	@ 0x64
 800a514:	81c2      	strh	r2, [r0, #14]
 800a516:	6183      	str	r3, [r0, #24]
 800a518:	4619      	mov	r1, r3
 800a51a:	2208      	movs	r2, #8
 800a51c:	305c      	adds	r0, #92	@ 0x5c
 800a51e:	f000 f916 	bl	800a74e <memset>
 800a522:	4b0d      	ldr	r3, [pc, #52]	@ (800a558 <std+0x58>)
 800a524:	6263      	str	r3, [r4, #36]	@ 0x24
 800a526:	4b0d      	ldr	r3, [pc, #52]	@ (800a55c <std+0x5c>)
 800a528:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a52a:	4b0d      	ldr	r3, [pc, #52]	@ (800a560 <std+0x60>)
 800a52c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a52e:	4b0d      	ldr	r3, [pc, #52]	@ (800a564 <std+0x64>)
 800a530:	6323      	str	r3, [r4, #48]	@ 0x30
 800a532:	4b0d      	ldr	r3, [pc, #52]	@ (800a568 <std+0x68>)
 800a534:	6224      	str	r4, [r4, #32]
 800a536:	429c      	cmp	r4, r3
 800a538:	d006      	beq.n	800a548 <std+0x48>
 800a53a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a53e:	4294      	cmp	r4, r2
 800a540:	d002      	beq.n	800a548 <std+0x48>
 800a542:	33d0      	adds	r3, #208	@ 0xd0
 800a544:	429c      	cmp	r4, r3
 800a546:	d105      	bne.n	800a554 <std+0x54>
 800a548:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a54c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a550:	f000 b98a 	b.w	800a868 <__retarget_lock_init_recursive>
 800a554:	bd10      	pop	{r4, pc}
 800a556:	bf00      	nop
 800a558:	0800a6c9 	.word	0x0800a6c9
 800a55c:	0800a6eb 	.word	0x0800a6eb
 800a560:	0800a723 	.word	0x0800a723
 800a564:	0800a747 	.word	0x0800a747
 800a568:	20000ba8 	.word	0x20000ba8

0800a56c <stdio_exit_handler>:
 800a56c:	4a02      	ldr	r2, [pc, #8]	@ (800a578 <stdio_exit_handler+0xc>)
 800a56e:	4903      	ldr	r1, [pc, #12]	@ (800a57c <stdio_exit_handler+0x10>)
 800a570:	4803      	ldr	r0, [pc, #12]	@ (800a580 <stdio_exit_handler+0x14>)
 800a572:	f000 b869 	b.w	800a648 <_fwalk_sglue>
 800a576:	bf00      	nop
 800a578:	2000002c 	.word	0x2000002c
 800a57c:	0800c061 	.word	0x0800c061
 800a580:	2000003c 	.word	0x2000003c

0800a584 <cleanup_stdio>:
 800a584:	6841      	ldr	r1, [r0, #4]
 800a586:	4b0c      	ldr	r3, [pc, #48]	@ (800a5b8 <cleanup_stdio+0x34>)
 800a588:	4299      	cmp	r1, r3
 800a58a:	b510      	push	{r4, lr}
 800a58c:	4604      	mov	r4, r0
 800a58e:	d001      	beq.n	800a594 <cleanup_stdio+0x10>
 800a590:	f001 fd66 	bl	800c060 <_fflush_r>
 800a594:	68a1      	ldr	r1, [r4, #8]
 800a596:	4b09      	ldr	r3, [pc, #36]	@ (800a5bc <cleanup_stdio+0x38>)
 800a598:	4299      	cmp	r1, r3
 800a59a:	d002      	beq.n	800a5a2 <cleanup_stdio+0x1e>
 800a59c:	4620      	mov	r0, r4
 800a59e:	f001 fd5f 	bl	800c060 <_fflush_r>
 800a5a2:	68e1      	ldr	r1, [r4, #12]
 800a5a4:	4b06      	ldr	r3, [pc, #24]	@ (800a5c0 <cleanup_stdio+0x3c>)
 800a5a6:	4299      	cmp	r1, r3
 800a5a8:	d004      	beq.n	800a5b4 <cleanup_stdio+0x30>
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5b0:	f001 bd56 	b.w	800c060 <_fflush_r>
 800a5b4:	bd10      	pop	{r4, pc}
 800a5b6:	bf00      	nop
 800a5b8:	20000ba8 	.word	0x20000ba8
 800a5bc:	20000c10 	.word	0x20000c10
 800a5c0:	20000c78 	.word	0x20000c78

0800a5c4 <global_stdio_init.part.0>:
 800a5c4:	b510      	push	{r4, lr}
 800a5c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a5f4 <global_stdio_init.part.0+0x30>)
 800a5c8:	4c0b      	ldr	r4, [pc, #44]	@ (800a5f8 <global_stdio_init.part.0+0x34>)
 800a5ca:	4a0c      	ldr	r2, [pc, #48]	@ (800a5fc <global_stdio_init.part.0+0x38>)
 800a5cc:	601a      	str	r2, [r3, #0]
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	2104      	movs	r1, #4
 800a5d4:	f7ff ff94 	bl	800a500 <std>
 800a5d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a5dc:	2201      	movs	r2, #1
 800a5de:	2109      	movs	r1, #9
 800a5e0:	f7ff ff8e 	bl	800a500 <std>
 800a5e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a5e8:	2202      	movs	r2, #2
 800a5ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5ee:	2112      	movs	r1, #18
 800a5f0:	f7ff bf86 	b.w	800a500 <std>
 800a5f4:	20000ce0 	.word	0x20000ce0
 800a5f8:	20000ba8 	.word	0x20000ba8
 800a5fc:	0800a56d 	.word	0x0800a56d

0800a600 <__sfp_lock_acquire>:
 800a600:	4801      	ldr	r0, [pc, #4]	@ (800a608 <__sfp_lock_acquire+0x8>)
 800a602:	f000 b932 	b.w	800a86a <__retarget_lock_acquire_recursive>
 800a606:	bf00      	nop
 800a608:	20000ce9 	.word	0x20000ce9

0800a60c <__sfp_lock_release>:
 800a60c:	4801      	ldr	r0, [pc, #4]	@ (800a614 <__sfp_lock_release+0x8>)
 800a60e:	f000 b92d 	b.w	800a86c <__retarget_lock_release_recursive>
 800a612:	bf00      	nop
 800a614:	20000ce9 	.word	0x20000ce9

0800a618 <__sinit>:
 800a618:	b510      	push	{r4, lr}
 800a61a:	4604      	mov	r4, r0
 800a61c:	f7ff fff0 	bl	800a600 <__sfp_lock_acquire>
 800a620:	6a23      	ldr	r3, [r4, #32]
 800a622:	b11b      	cbz	r3, 800a62c <__sinit+0x14>
 800a624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a628:	f7ff bff0 	b.w	800a60c <__sfp_lock_release>
 800a62c:	4b04      	ldr	r3, [pc, #16]	@ (800a640 <__sinit+0x28>)
 800a62e:	6223      	str	r3, [r4, #32]
 800a630:	4b04      	ldr	r3, [pc, #16]	@ (800a644 <__sinit+0x2c>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d1f5      	bne.n	800a624 <__sinit+0xc>
 800a638:	f7ff ffc4 	bl	800a5c4 <global_stdio_init.part.0>
 800a63c:	e7f2      	b.n	800a624 <__sinit+0xc>
 800a63e:	bf00      	nop
 800a640:	0800a585 	.word	0x0800a585
 800a644:	20000ce0 	.word	0x20000ce0

0800a648 <_fwalk_sglue>:
 800a648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a64c:	4607      	mov	r7, r0
 800a64e:	4688      	mov	r8, r1
 800a650:	4614      	mov	r4, r2
 800a652:	2600      	movs	r6, #0
 800a654:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a658:	f1b9 0901 	subs.w	r9, r9, #1
 800a65c:	d505      	bpl.n	800a66a <_fwalk_sglue+0x22>
 800a65e:	6824      	ldr	r4, [r4, #0]
 800a660:	2c00      	cmp	r4, #0
 800a662:	d1f7      	bne.n	800a654 <_fwalk_sglue+0xc>
 800a664:	4630      	mov	r0, r6
 800a666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a66a:	89ab      	ldrh	r3, [r5, #12]
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d907      	bls.n	800a680 <_fwalk_sglue+0x38>
 800a670:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a674:	3301      	adds	r3, #1
 800a676:	d003      	beq.n	800a680 <_fwalk_sglue+0x38>
 800a678:	4629      	mov	r1, r5
 800a67a:	4638      	mov	r0, r7
 800a67c:	47c0      	blx	r8
 800a67e:	4306      	orrs	r6, r0
 800a680:	3568      	adds	r5, #104	@ 0x68
 800a682:	e7e9      	b.n	800a658 <_fwalk_sglue+0x10>

0800a684 <siprintf>:
 800a684:	b40e      	push	{r1, r2, r3}
 800a686:	b510      	push	{r4, lr}
 800a688:	b09d      	sub	sp, #116	@ 0x74
 800a68a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a68c:	9002      	str	r0, [sp, #8]
 800a68e:	9006      	str	r0, [sp, #24]
 800a690:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a694:	480a      	ldr	r0, [pc, #40]	@ (800a6c0 <siprintf+0x3c>)
 800a696:	9107      	str	r1, [sp, #28]
 800a698:	9104      	str	r1, [sp, #16]
 800a69a:	490a      	ldr	r1, [pc, #40]	@ (800a6c4 <siprintf+0x40>)
 800a69c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6a0:	9105      	str	r1, [sp, #20]
 800a6a2:	2400      	movs	r4, #0
 800a6a4:	a902      	add	r1, sp, #8
 800a6a6:	6800      	ldr	r0, [r0, #0]
 800a6a8:	9301      	str	r3, [sp, #4]
 800a6aa:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a6ac:	f001 fb58 	bl	800bd60 <_svfiprintf_r>
 800a6b0:	9b02      	ldr	r3, [sp, #8]
 800a6b2:	701c      	strb	r4, [r3, #0]
 800a6b4:	b01d      	add	sp, #116	@ 0x74
 800a6b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6ba:	b003      	add	sp, #12
 800a6bc:	4770      	bx	lr
 800a6be:	bf00      	nop
 800a6c0:	20000038 	.word	0x20000038
 800a6c4:	ffff0208 	.word	0xffff0208

0800a6c8 <__sread>:
 800a6c8:	b510      	push	{r4, lr}
 800a6ca:	460c      	mov	r4, r1
 800a6cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6d0:	f000 f86c 	bl	800a7ac <_read_r>
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	bfab      	itete	ge
 800a6d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a6da:	89a3      	ldrhlt	r3, [r4, #12]
 800a6dc:	181b      	addge	r3, r3, r0
 800a6de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a6e2:	bfac      	ite	ge
 800a6e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a6e6:	81a3      	strhlt	r3, [r4, #12]
 800a6e8:	bd10      	pop	{r4, pc}

0800a6ea <__swrite>:
 800a6ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6ee:	461f      	mov	r7, r3
 800a6f0:	898b      	ldrh	r3, [r1, #12]
 800a6f2:	05db      	lsls	r3, r3, #23
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	460c      	mov	r4, r1
 800a6f8:	4616      	mov	r6, r2
 800a6fa:	d505      	bpl.n	800a708 <__swrite+0x1e>
 800a6fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a700:	2302      	movs	r3, #2
 800a702:	2200      	movs	r2, #0
 800a704:	f000 f840 	bl	800a788 <_lseek_r>
 800a708:	89a3      	ldrh	r3, [r4, #12]
 800a70a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a70e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a712:	81a3      	strh	r3, [r4, #12]
 800a714:	4632      	mov	r2, r6
 800a716:	463b      	mov	r3, r7
 800a718:	4628      	mov	r0, r5
 800a71a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a71e:	f000 b867 	b.w	800a7f0 <_write_r>

0800a722 <__sseek>:
 800a722:	b510      	push	{r4, lr}
 800a724:	460c      	mov	r4, r1
 800a726:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a72a:	f000 f82d 	bl	800a788 <_lseek_r>
 800a72e:	1c43      	adds	r3, r0, #1
 800a730:	89a3      	ldrh	r3, [r4, #12]
 800a732:	bf15      	itete	ne
 800a734:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a736:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a73a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a73e:	81a3      	strheq	r3, [r4, #12]
 800a740:	bf18      	it	ne
 800a742:	81a3      	strhne	r3, [r4, #12]
 800a744:	bd10      	pop	{r4, pc}

0800a746 <__sclose>:
 800a746:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a74a:	f000 b80d 	b.w	800a768 <_close_r>

0800a74e <memset>:
 800a74e:	4402      	add	r2, r0
 800a750:	4603      	mov	r3, r0
 800a752:	4293      	cmp	r3, r2
 800a754:	d100      	bne.n	800a758 <memset+0xa>
 800a756:	4770      	bx	lr
 800a758:	f803 1b01 	strb.w	r1, [r3], #1
 800a75c:	e7f9      	b.n	800a752 <memset+0x4>
	...

0800a760 <_localeconv_r>:
 800a760:	4800      	ldr	r0, [pc, #0]	@ (800a764 <_localeconv_r+0x4>)
 800a762:	4770      	bx	lr
 800a764:	20000178 	.word	0x20000178

0800a768 <_close_r>:
 800a768:	b538      	push	{r3, r4, r5, lr}
 800a76a:	4d06      	ldr	r5, [pc, #24]	@ (800a784 <_close_r+0x1c>)
 800a76c:	2300      	movs	r3, #0
 800a76e:	4604      	mov	r4, r0
 800a770:	4608      	mov	r0, r1
 800a772:	602b      	str	r3, [r5, #0]
 800a774:	f7f7 fa92 	bl	8001c9c <_close>
 800a778:	1c43      	adds	r3, r0, #1
 800a77a:	d102      	bne.n	800a782 <_close_r+0x1a>
 800a77c:	682b      	ldr	r3, [r5, #0]
 800a77e:	b103      	cbz	r3, 800a782 <_close_r+0x1a>
 800a780:	6023      	str	r3, [r4, #0]
 800a782:	bd38      	pop	{r3, r4, r5, pc}
 800a784:	20000ce4 	.word	0x20000ce4

0800a788 <_lseek_r>:
 800a788:	b538      	push	{r3, r4, r5, lr}
 800a78a:	4d07      	ldr	r5, [pc, #28]	@ (800a7a8 <_lseek_r+0x20>)
 800a78c:	4604      	mov	r4, r0
 800a78e:	4608      	mov	r0, r1
 800a790:	4611      	mov	r1, r2
 800a792:	2200      	movs	r2, #0
 800a794:	602a      	str	r2, [r5, #0]
 800a796:	461a      	mov	r2, r3
 800a798:	f7f7 faa7 	bl	8001cea <_lseek>
 800a79c:	1c43      	adds	r3, r0, #1
 800a79e:	d102      	bne.n	800a7a6 <_lseek_r+0x1e>
 800a7a0:	682b      	ldr	r3, [r5, #0]
 800a7a2:	b103      	cbz	r3, 800a7a6 <_lseek_r+0x1e>
 800a7a4:	6023      	str	r3, [r4, #0]
 800a7a6:	bd38      	pop	{r3, r4, r5, pc}
 800a7a8:	20000ce4 	.word	0x20000ce4

0800a7ac <_read_r>:
 800a7ac:	b538      	push	{r3, r4, r5, lr}
 800a7ae:	4d07      	ldr	r5, [pc, #28]	@ (800a7cc <_read_r+0x20>)
 800a7b0:	4604      	mov	r4, r0
 800a7b2:	4608      	mov	r0, r1
 800a7b4:	4611      	mov	r1, r2
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	602a      	str	r2, [r5, #0]
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	f7f7 fa35 	bl	8001c2a <_read>
 800a7c0:	1c43      	adds	r3, r0, #1
 800a7c2:	d102      	bne.n	800a7ca <_read_r+0x1e>
 800a7c4:	682b      	ldr	r3, [r5, #0]
 800a7c6:	b103      	cbz	r3, 800a7ca <_read_r+0x1e>
 800a7c8:	6023      	str	r3, [r4, #0]
 800a7ca:	bd38      	pop	{r3, r4, r5, pc}
 800a7cc:	20000ce4 	.word	0x20000ce4

0800a7d0 <_sbrk_r>:
 800a7d0:	b538      	push	{r3, r4, r5, lr}
 800a7d2:	4d06      	ldr	r5, [pc, #24]	@ (800a7ec <_sbrk_r+0x1c>)
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	4604      	mov	r4, r0
 800a7d8:	4608      	mov	r0, r1
 800a7da:	602b      	str	r3, [r5, #0]
 800a7dc:	f7f7 fa92 	bl	8001d04 <_sbrk>
 800a7e0:	1c43      	adds	r3, r0, #1
 800a7e2:	d102      	bne.n	800a7ea <_sbrk_r+0x1a>
 800a7e4:	682b      	ldr	r3, [r5, #0]
 800a7e6:	b103      	cbz	r3, 800a7ea <_sbrk_r+0x1a>
 800a7e8:	6023      	str	r3, [r4, #0]
 800a7ea:	bd38      	pop	{r3, r4, r5, pc}
 800a7ec:	20000ce4 	.word	0x20000ce4

0800a7f0 <_write_r>:
 800a7f0:	b538      	push	{r3, r4, r5, lr}
 800a7f2:	4d07      	ldr	r5, [pc, #28]	@ (800a810 <_write_r+0x20>)
 800a7f4:	4604      	mov	r4, r0
 800a7f6:	4608      	mov	r0, r1
 800a7f8:	4611      	mov	r1, r2
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	602a      	str	r2, [r5, #0]
 800a7fe:	461a      	mov	r2, r3
 800a800:	f7f7 fa30 	bl	8001c64 <_write>
 800a804:	1c43      	adds	r3, r0, #1
 800a806:	d102      	bne.n	800a80e <_write_r+0x1e>
 800a808:	682b      	ldr	r3, [r5, #0]
 800a80a:	b103      	cbz	r3, 800a80e <_write_r+0x1e>
 800a80c:	6023      	str	r3, [r4, #0]
 800a80e:	bd38      	pop	{r3, r4, r5, pc}
 800a810:	20000ce4 	.word	0x20000ce4

0800a814 <__errno>:
 800a814:	4b01      	ldr	r3, [pc, #4]	@ (800a81c <__errno+0x8>)
 800a816:	6818      	ldr	r0, [r3, #0]
 800a818:	4770      	bx	lr
 800a81a:	bf00      	nop
 800a81c:	20000038 	.word	0x20000038

0800a820 <__libc_init_array>:
 800a820:	b570      	push	{r4, r5, r6, lr}
 800a822:	4d0d      	ldr	r5, [pc, #52]	@ (800a858 <__libc_init_array+0x38>)
 800a824:	4c0d      	ldr	r4, [pc, #52]	@ (800a85c <__libc_init_array+0x3c>)
 800a826:	1b64      	subs	r4, r4, r5
 800a828:	10a4      	asrs	r4, r4, #2
 800a82a:	2600      	movs	r6, #0
 800a82c:	42a6      	cmp	r6, r4
 800a82e:	d109      	bne.n	800a844 <__libc_init_array+0x24>
 800a830:	4d0b      	ldr	r5, [pc, #44]	@ (800a860 <__libc_init_array+0x40>)
 800a832:	4c0c      	ldr	r4, [pc, #48]	@ (800a864 <__libc_init_array+0x44>)
 800a834:	f002 f844 	bl	800c8c0 <_init>
 800a838:	1b64      	subs	r4, r4, r5
 800a83a:	10a4      	asrs	r4, r4, #2
 800a83c:	2600      	movs	r6, #0
 800a83e:	42a6      	cmp	r6, r4
 800a840:	d105      	bne.n	800a84e <__libc_init_array+0x2e>
 800a842:	bd70      	pop	{r4, r5, r6, pc}
 800a844:	f855 3b04 	ldr.w	r3, [r5], #4
 800a848:	4798      	blx	r3
 800a84a:	3601      	adds	r6, #1
 800a84c:	e7ee      	b.n	800a82c <__libc_init_array+0xc>
 800a84e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a852:	4798      	blx	r3
 800a854:	3601      	adds	r6, #1
 800a856:	e7f2      	b.n	800a83e <__libc_init_array+0x1e>
 800a858:	0800ccc4 	.word	0x0800ccc4
 800a85c:	0800ccc4 	.word	0x0800ccc4
 800a860:	0800ccc4 	.word	0x0800ccc4
 800a864:	0800ccc8 	.word	0x0800ccc8

0800a868 <__retarget_lock_init_recursive>:
 800a868:	4770      	bx	lr

0800a86a <__retarget_lock_acquire_recursive>:
 800a86a:	4770      	bx	lr

0800a86c <__retarget_lock_release_recursive>:
 800a86c:	4770      	bx	lr

0800a86e <quorem>:
 800a86e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a872:	6903      	ldr	r3, [r0, #16]
 800a874:	690c      	ldr	r4, [r1, #16]
 800a876:	42a3      	cmp	r3, r4
 800a878:	4607      	mov	r7, r0
 800a87a:	db7e      	blt.n	800a97a <quorem+0x10c>
 800a87c:	3c01      	subs	r4, #1
 800a87e:	f101 0814 	add.w	r8, r1, #20
 800a882:	00a3      	lsls	r3, r4, #2
 800a884:	f100 0514 	add.w	r5, r0, #20
 800a888:	9300      	str	r3, [sp, #0]
 800a88a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a88e:	9301      	str	r3, [sp, #4]
 800a890:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a894:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a898:	3301      	adds	r3, #1
 800a89a:	429a      	cmp	r2, r3
 800a89c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a8a0:	fbb2 f6f3 	udiv	r6, r2, r3
 800a8a4:	d32e      	bcc.n	800a904 <quorem+0x96>
 800a8a6:	f04f 0a00 	mov.w	sl, #0
 800a8aa:	46c4      	mov	ip, r8
 800a8ac:	46ae      	mov	lr, r5
 800a8ae:	46d3      	mov	fp, sl
 800a8b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a8b4:	b298      	uxth	r0, r3
 800a8b6:	fb06 a000 	mla	r0, r6, r0, sl
 800a8ba:	0c02      	lsrs	r2, r0, #16
 800a8bc:	0c1b      	lsrs	r3, r3, #16
 800a8be:	fb06 2303 	mla	r3, r6, r3, r2
 800a8c2:	f8de 2000 	ldr.w	r2, [lr]
 800a8c6:	b280      	uxth	r0, r0
 800a8c8:	b292      	uxth	r2, r2
 800a8ca:	1a12      	subs	r2, r2, r0
 800a8cc:	445a      	add	r2, fp
 800a8ce:	f8de 0000 	ldr.w	r0, [lr]
 800a8d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a8dc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a8e0:	b292      	uxth	r2, r2
 800a8e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a8e6:	45e1      	cmp	r9, ip
 800a8e8:	f84e 2b04 	str.w	r2, [lr], #4
 800a8ec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a8f0:	d2de      	bcs.n	800a8b0 <quorem+0x42>
 800a8f2:	9b00      	ldr	r3, [sp, #0]
 800a8f4:	58eb      	ldr	r3, [r5, r3]
 800a8f6:	b92b      	cbnz	r3, 800a904 <quorem+0x96>
 800a8f8:	9b01      	ldr	r3, [sp, #4]
 800a8fa:	3b04      	subs	r3, #4
 800a8fc:	429d      	cmp	r5, r3
 800a8fe:	461a      	mov	r2, r3
 800a900:	d32f      	bcc.n	800a962 <quorem+0xf4>
 800a902:	613c      	str	r4, [r7, #16]
 800a904:	4638      	mov	r0, r7
 800a906:	f001 f8c7 	bl	800ba98 <__mcmp>
 800a90a:	2800      	cmp	r0, #0
 800a90c:	db25      	blt.n	800a95a <quorem+0xec>
 800a90e:	4629      	mov	r1, r5
 800a910:	2000      	movs	r0, #0
 800a912:	f858 2b04 	ldr.w	r2, [r8], #4
 800a916:	f8d1 c000 	ldr.w	ip, [r1]
 800a91a:	fa1f fe82 	uxth.w	lr, r2
 800a91e:	fa1f f38c 	uxth.w	r3, ip
 800a922:	eba3 030e 	sub.w	r3, r3, lr
 800a926:	4403      	add	r3, r0
 800a928:	0c12      	lsrs	r2, r2, #16
 800a92a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a92e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a932:	b29b      	uxth	r3, r3
 800a934:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a938:	45c1      	cmp	r9, r8
 800a93a:	f841 3b04 	str.w	r3, [r1], #4
 800a93e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a942:	d2e6      	bcs.n	800a912 <quorem+0xa4>
 800a944:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a948:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a94c:	b922      	cbnz	r2, 800a958 <quorem+0xea>
 800a94e:	3b04      	subs	r3, #4
 800a950:	429d      	cmp	r5, r3
 800a952:	461a      	mov	r2, r3
 800a954:	d30b      	bcc.n	800a96e <quorem+0x100>
 800a956:	613c      	str	r4, [r7, #16]
 800a958:	3601      	adds	r6, #1
 800a95a:	4630      	mov	r0, r6
 800a95c:	b003      	add	sp, #12
 800a95e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a962:	6812      	ldr	r2, [r2, #0]
 800a964:	3b04      	subs	r3, #4
 800a966:	2a00      	cmp	r2, #0
 800a968:	d1cb      	bne.n	800a902 <quorem+0x94>
 800a96a:	3c01      	subs	r4, #1
 800a96c:	e7c6      	b.n	800a8fc <quorem+0x8e>
 800a96e:	6812      	ldr	r2, [r2, #0]
 800a970:	3b04      	subs	r3, #4
 800a972:	2a00      	cmp	r2, #0
 800a974:	d1ef      	bne.n	800a956 <quorem+0xe8>
 800a976:	3c01      	subs	r4, #1
 800a978:	e7ea      	b.n	800a950 <quorem+0xe2>
 800a97a:	2000      	movs	r0, #0
 800a97c:	e7ee      	b.n	800a95c <quorem+0xee>
	...

0800a980 <_dtoa_r>:
 800a980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a984:	69c7      	ldr	r7, [r0, #28]
 800a986:	b097      	sub	sp, #92	@ 0x5c
 800a988:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a98c:	ec55 4b10 	vmov	r4, r5, d0
 800a990:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a992:	9107      	str	r1, [sp, #28]
 800a994:	4681      	mov	r9, r0
 800a996:	920c      	str	r2, [sp, #48]	@ 0x30
 800a998:	9311      	str	r3, [sp, #68]	@ 0x44
 800a99a:	b97f      	cbnz	r7, 800a9bc <_dtoa_r+0x3c>
 800a99c:	2010      	movs	r0, #16
 800a99e:	f7ff f89b 	bl	8009ad8 <malloc>
 800a9a2:	4602      	mov	r2, r0
 800a9a4:	f8c9 001c 	str.w	r0, [r9, #28]
 800a9a8:	b920      	cbnz	r0, 800a9b4 <_dtoa_r+0x34>
 800a9aa:	4ba9      	ldr	r3, [pc, #676]	@ (800ac50 <_dtoa_r+0x2d0>)
 800a9ac:	21ef      	movs	r1, #239	@ 0xef
 800a9ae:	48a9      	ldr	r0, [pc, #676]	@ (800ac54 <_dtoa_r+0x2d4>)
 800a9b0:	f001 fba6 	bl	800c100 <__assert_func>
 800a9b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a9b8:	6007      	str	r7, [r0, #0]
 800a9ba:	60c7      	str	r7, [r0, #12]
 800a9bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a9c0:	6819      	ldr	r1, [r3, #0]
 800a9c2:	b159      	cbz	r1, 800a9dc <_dtoa_r+0x5c>
 800a9c4:	685a      	ldr	r2, [r3, #4]
 800a9c6:	604a      	str	r2, [r1, #4]
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	4093      	lsls	r3, r2
 800a9cc:	608b      	str	r3, [r1, #8]
 800a9ce:	4648      	mov	r0, r9
 800a9d0:	f000 fe30 	bl	800b634 <_Bfree>
 800a9d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	601a      	str	r2, [r3, #0]
 800a9dc:	1e2b      	subs	r3, r5, #0
 800a9de:	bfb9      	ittee	lt
 800a9e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a9e4:	9305      	strlt	r3, [sp, #20]
 800a9e6:	2300      	movge	r3, #0
 800a9e8:	6033      	strge	r3, [r6, #0]
 800a9ea:	9f05      	ldr	r7, [sp, #20]
 800a9ec:	4b9a      	ldr	r3, [pc, #616]	@ (800ac58 <_dtoa_r+0x2d8>)
 800a9ee:	bfbc      	itt	lt
 800a9f0:	2201      	movlt	r2, #1
 800a9f2:	6032      	strlt	r2, [r6, #0]
 800a9f4:	43bb      	bics	r3, r7
 800a9f6:	d112      	bne.n	800aa1e <_dtoa_r+0x9e>
 800a9f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a9fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a9fe:	6013      	str	r3, [r2, #0]
 800aa00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aa04:	4323      	orrs	r3, r4
 800aa06:	f000 855a 	beq.w	800b4be <_dtoa_r+0xb3e>
 800aa0a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aa0c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ac6c <_dtoa_r+0x2ec>
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	f000 855c 	beq.w	800b4ce <_dtoa_r+0xb4e>
 800aa16:	f10a 0303 	add.w	r3, sl, #3
 800aa1a:	f000 bd56 	b.w	800b4ca <_dtoa_r+0xb4a>
 800aa1e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800aa22:	2200      	movs	r2, #0
 800aa24:	ec51 0b17 	vmov	r0, r1, d7
 800aa28:	2300      	movs	r3, #0
 800aa2a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800aa2e:	f7f6 f853 	bl	8000ad8 <__aeabi_dcmpeq>
 800aa32:	4680      	mov	r8, r0
 800aa34:	b158      	cbz	r0, 800aa4e <_dtoa_r+0xce>
 800aa36:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800aa38:	2301      	movs	r3, #1
 800aa3a:	6013      	str	r3, [r2, #0]
 800aa3c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aa3e:	b113      	cbz	r3, 800aa46 <_dtoa_r+0xc6>
 800aa40:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800aa42:	4b86      	ldr	r3, [pc, #536]	@ (800ac5c <_dtoa_r+0x2dc>)
 800aa44:	6013      	str	r3, [r2, #0]
 800aa46:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ac70 <_dtoa_r+0x2f0>
 800aa4a:	f000 bd40 	b.w	800b4ce <_dtoa_r+0xb4e>
 800aa4e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800aa52:	aa14      	add	r2, sp, #80	@ 0x50
 800aa54:	a915      	add	r1, sp, #84	@ 0x54
 800aa56:	4648      	mov	r0, r9
 800aa58:	f001 f8ce 	bl	800bbf8 <__d2b>
 800aa5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800aa60:	9002      	str	r0, [sp, #8]
 800aa62:	2e00      	cmp	r6, #0
 800aa64:	d078      	beq.n	800ab58 <_dtoa_r+0x1d8>
 800aa66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa68:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800aa6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aa74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aa78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aa7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aa80:	4619      	mov	r1, r3
 800aa82:	2200      	movs	r2, #0
 800aa84:	4b76      	ldr	r3, [pc, #472]	@ (800ac60 <_dtoa_r+0x2e0>)
 800aa86:	f7f5 fc07 	bl	8000298 <__aeabi_dsub>
 800aa8a:	a36b      	add	r3, pc, #428	@ (adr r3, 800ac38 <_dtoa_r+0x2b8>)
 800aa8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa90:	f7f5 fdba 	bl	8000608 <__aeabi_dmul>
 800aa94:	a36a      	add	r3, pc, #424	@ (adr r3, 800ac40 <_dtoa_r+0x2c0>)
 800aa96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9a:	f7f5 fbff 	bl	800029c <__adddf3>
 800aa9e:	4604      	mov	r4, r0
 800aaa0:	4630      	mov	r0, r6
 800aaa2:	460d      	mov	r5, r1
 800aaa4:	f7f5 fd46 	bl	8000534 <__aeabi_i2d>
 800aaa8:	a367      	add	r3, pc, #412	@ (adr r3, 800ac48 <_dtoa_r+0x2c8>)
 800aaaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaae:	f7f5 fdab 	bl	8000608 <__aeabi_dmul>
 800aab2:	4602      	mov	r2, r0
 800aab4:	460b      	mov	r3, r1
 800aab6:	4620      	mov	r0, r4
 800aab8:	4629      	mov	r1, r5
 800aaba:	f7f5 fbef 	bl	800029c <__adddf3>
 800aabe:	4604      	mov	r4, r0
 800aac0:	460d      	mov	r5, r1
 800aac2:	f7f6 f851 	bl	8000b68 <__aeabi_d2iz>
 800aac6:	2200      	movs	r2, #0
 800aac8:	4607      	mov	r7, r0
 800aaca:	2300      	movs	r3, #0
 800aacc:	4620      	mov	r0, r4
 800aace:	4629      	mov	r1, r5
 800aad0:	f7f6 f80c 	bl	8000aec <__aeabi_dcmplt>
 800aad4:	b140      	cbz	r0, 800aae8 <_dtoa_r+0x168>
 800aad6:	4638      	mov	r0, r7
 800aad8:	f7f5 fd2c 	bl	8000534 <__aeabi_i2d>
 800aadc:	4622      	mov	r2, r4
 800aade:	462b      	mov	r3, r5
 800aae0:	f7f5 fffa 	bl	8000ad8 <__aeabi_dcmpeq>
 800aae4:	b900      	cbnz	r0, 800aae8 <_dtoa_r+0x168>
 800aae6:	3f01      	subs	r7, #1
 800aae8:	2f16      	cmp	r7, #22
 800aaea:	d852      	bhi.n	800ab92 <_dtoa_r+0x212>
 800aaec:	4b5d      	ldr	r3, [pc, #372]	@ (800ac64 <_dtoa_r+0x2e4>)
 800aaee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aaf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aafa:	f7f5 fff7 	bl	8000aec <__aeabi_dcmplt>
 800aafe:	2800      	cmp	r0, #0
 800ab00:	d049      	beq.n	800ab96 <_dtoa_r+0x216>
 800ab02:	3f01      	subs	r7, #1
 800ab04:	2300      	movs	r3, #0
 800ab06:	9310      	str	r3, [sp, #64]	@ 0x40
 800ab08:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ab0a:	1b9b      	subs	r3, r3, r6
 800ab0c:	1e5a      	subs	r2, r3, #1
 800ab0e:	bf45      	ittet	mi
 800ab10:	f1c3 0301 	rsbmi	r3, r3, #1
 800ab14:	9300      	strmi	r3, [sp, #0]
 800ab16:	2300      	movpl	r3, #0
 800ab18:	2300      	movmi	r3, #0
 800ab1a:	9206      	str	r2, [sp, #24]
 800ab1c:	bf54      	ite	pl
 800ab1e:	9300      	strpl	r3, [sp, #0]
 800ab20:	9306      	strmi	r3, [sp, #24]
 800ab22:	2f00      	cmp	r7, #0
 800ab24:	db39      	blt.n	800ab9a <_dtoa_r+0x21a>
 800ab26:	9b06      	ldr	r3, [sp, #24]
 800ab28:	970d      	str	r7, [sp, #52]	@ 0x34
 800ab2a:	443b      	add	r3, r7
 800ab2c:	9306      	str	r3, [sp, #24]
 800ab2e:	2300      	movs	r3, #0
 800ab30:	9308      	str	r3, [sp, #32]
 800ab32:	9b07      	ldr	r3, [sp, #28]
 800ab34:	2b09      	cmp	r3, #9
 800ab36:	d863      	bhi.n	800ac00 <_dtoa_r+0x280>
 800ab38:	2b05      	cmp	r3, #5
 800ab3a:	bfc4      	itt	gt
 800ab3c:	3b04      	subgt	r3, #4
 800ab3e:	9307      	strgt	r3, [sp, #28]
 800ab40:	9b07      	ldr	r3, [sp, #28]
 800ab42:	f1a3 0302 	sub.w	r3, r3, #2
 800ab46:	bfcc      	ite	gt
 800ab48:	2400      	movgt	r4, #0
 800ab4a:	2401      	movle	r4, #1
 800ab4c:	2b03      	cmp	r3, #3
 800ab4e:	d863      	bhi.n	800ac18 <_dtoa_r+0x298>
 800ab50:	e8df f003 	tbb	[pc, r3]
 800ab54:	2b375452 	.word	0x2b375452
 800ab58:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ab5c:	441e      	add	r6, r3
 800ab5e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ab62:	2b20      	cmp	r3, #32
 800ab64:	bfc1      	itttt	gt
 800ab66:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ab6a:	409f      	lslgt	r7, r3
 800ab6c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ab70:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ab74:	bfd6      	itet	le
 800ab76:	f1c3 0320 	rsble	r3, r3, #32
 800ab7a:	ea47 0003 	orrgt.w	r0, r7, r3
 800ab7e:	fa04 f003 	lslle.w	r0, r4, r3
 800ab82:	f7f5 fcc7 	bl	8000514 <__aeabi_ui2d>
 800ab86:	2201      	movs	r2, #1
 800ab88:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ab8c:	3e01      	subs	r6, #1
 800ab8e:	9212      	str	r2, [sp, #72]	@ 0x48
 800ab90:	e776      	b.n	800aa80 <_dtoa_r+0x100>
 800ab92:	2301      	movs	r3, #1
 800ab94:	e7b7      	b.n	800ab06 <_dtoa_r+0x186>
 800ab96:	9010      	str	r0, [sp, #64]	@ 0x40
 800ab98:	e7b6      	b.n	800ab08 <_dtoa_r+0x188>
 800ab9a:	9b00      	ldr	r3, [sp, #0]
 800ab9c:	1bdb      	subs	r3, r3, r7
 800ab9e:	9300      	str	r3, [sp, #0]
 800aba0:	427b      	negs	r3, r7
 800aba2:	9308      	str	r3, [sp, #32]
 800aba4:	2300      	movs	r3, #0
 800aba6:	930d      	str	r3, [sp, #52]	@ 0x34
 800aba8:	e7c3      	b.n	800ab32 <_dtoa_r+0x1b2>
 800abaa:	2301      	movs	r3, #1
 800abac:	9309      	str	r3, [sp, #36]	@ 0x24
 800abae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800abb0:	eb07 0b03 	add.w	fp, r7, r3
 800abb4:	f10b 0301 	add.w	r3, fp, #1
 800abb8:	2b01      	cmp	r3, #1
 800abba:	9303      	str	r3, [sp, #12]
 800abbc:	bfb8      	it	lt
 800abbe:	2301      	movlt	r3, #1
 800abc0:	e006      	b.n	800abd0 <_dtoa_r+0x250>
 800abc2:	2301      	movs	r3, #1
 800abc4:	9309      	str	r3, [sp, #36]	@ 0x24
 800abc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800abc8:	2b00      	cmp	r3, #0
 800abca:	dd28      	ble.n	800ac1e <_dtoa_r+0x29e>
 800abcc:	469b      	mov	fp, r3
 800abce:	9303      	str	r3, [sp, #12]
 800abd0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800abd4:	2100      	movs	r1, #0
 800abd6:	2204      	movs	r2, #4
 800abd8:	f102 0514 	add.w	r5, r2, #20
 800abdc:	429d      	cmp	r5, r3
 800abde:	d926      	bls.n	800ac2e <_dtoa_r+0x2ae>
 800abe0:	6041      	str	r1, [r0, #4]
 800abe2:	4648      	mov	r0, r9
 800abe4:	f000 fce6 	bl	800b5b4 <_Balloc>
 800abe8:	4682      	mov	sl, r0
 800abea:	2800      	cmp	r0, #0
 800abec:	d142      	bne.n	800ac74 <_dtoa_r+0x2f4>
 800abee:	4b1e      	ldr	r3, [pc, #120]	@ (800ac68 <_dtoa_r+0x2e8>)
 800abf0:	4602      	mov	r2, r0
 800abf2:	f240 11af 	movw	r1, #431	@ 0x1af
 800abf6:	e6da      	b.n	800a9ae <_dtoa_r+0x2e>
 800abf8:	2300      	movs	r3, #0
 800abfa:	e7e3      	b.n	800abc4 <_dtoa_r+0x244>
 800abfc:	2300      	movs	r3, #0
 800abfe:	e7d5      	b.n	800abac <_dtoa_r+0x22c>
 800ac00:	2401      	movs	r4, #1
 800ac02:	2300      	movs	r3, #0
 800ac04:	9307      	str	r3, [sp, #28]
 800ac06:	9409      	str	r4, [sp, #36]	@ 0x24
 800ac08:	f04f 3bff 	mov.w	fp, #4294967295
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	f8cd b00c 	str.w	fp, [sp, #12]
 800ac12:	2312      	movs	r3, #18
 800ac14:	920c      	str	r2, [sp, #48]	@ 0x30
 800ac16:	e7db      	b.n	800abd0 <_dtoa_r+0x250>
 800ac18:	2301      	movs	r3, #1
 800ac1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac1c:	e7f4      	b.n	800ac08 <_dtoa_r+0x288>
 800ac1e:	f04f 0b01 	mov.w	fp, #1
 800ac22:	f8cd b00c 	str.w	fp, [sp, #12]
 800ac26:	465b      	mov	r3, fp
 800ac28:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ac2c:	e7d0      	b.n	800abd0 <_dtoa_r+0x250>
 800ac2e:	3101      	adds	r1, #1
 800ac30:	0052      	lsls	r2, r2, #1
 800ac32:	e7d1      	b.n	800abd8 <_dtoa_r+0x258>
 800ac34:	f3af 8000 	nop.w
 800ac38:	636f4361 	.word	0x636f4361
 800ac3c:	3fd287a7 	.word	0x3fd287a7
 800ac40:	8b60c8b3 	.word	0x8b60c8b3
 800ac44:	3fc68a28 	.word	0x3fc68a28
 800ac48:	509f79fb 	.word	0x509f79fb
 800ac4c:	3fd34413 	.word	0x3fd34413
 800ac50:	0800c97d 	.word	0x0800c97d
 800ac54:	0800c994 	.word	0x0800c994
 800ac58:	7ff00000 	.word	0x7ff00000
 800ac5c:	0800c94d 	.word	0x0800c94d
 800ac60:	3ff80000 	.word	0x3ff80000
 800ac64:	0800cae8 	.word	0x0800cae8
 800ac68:	0800c9ec 	.word	0x0800c9ec
 800ac6c:	0800c979 	.word	0x0800c979
 800ac70:	0800c94c 	.word	0x0800c94c
 800ac74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ac78:	6018      	str	r0, [r3, #0]
 800ac7a:	9b03      	ldr	r3, [sp, #12]
 800ac7c:	2b0e      	cmp	r3, #14
 800ac7e:	f200 80a1 	bhi.w	800adc4 <_dtoa_r+0x444>
 800ac82:	2c00      	cmp	r4, #0
 800ac84:	f000 809e 	beq.w	800adc4 <_dtoa_r+0x444>
 800ac88:	2f00      	cmp	r7, #0
 800ac8a:	dd33      	ble.n	800acf4 <_dtoa_r+0x374>
 800ac8c:	4b9c      	ldr	r3, [pc, #624]	@ (800af00 <_dtoa_r+0x580>)
 800ac8e:	f007 020f 	and.w	r2, r7, #15
 800ac92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac96:	ed93 7b00 	vldr	d7, [r3]
 800ac9a:	05f8      	lsls	r0, r7, #23
 800ac9c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800aca0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800aca4:	d516      	bpl.n	800acd4 <_dtoa_r+0x354>
 800aca6:	4b97      	ldr	r3, [pc, #604]	@ (800af04 <_dtoa_r+0x584>)
 800aca8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800acac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800acb0:	f7f5 fdd4 	bl	800085c <__aeabi_ddiv>
 800acb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800acb8:	f004 040f 	and.w	r4, r4, #15
 800acbc:	2603      	movs	r6, #3
 800acbe:	4d91      	ldr	r5, [pc, #580]	@ (800af04 <_dtoa_r+0x584>)
 800acc0:	b954      	cbnz	r4, 800acd8 <_dtoa_r+0x358>
 800acc2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800acc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acca:	f7f5 fdc7 	bl	800085c <__aeabi_ddiv>
 800acce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800acd2:	e028      	b.n	800ad26 <_dtoa_r+0x3a6>
 800acd4:	2602      	movs	r6, #2
 800acd6:	e7f2      	b.n	800acbe <_dtoa_r+0x33e>
 800acd8:	07e1      	lsls	r1, r4, #31
 800acda:	d508      	bpl.n	800acee <_dtoa_r+0x36e>
 800acdc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ace0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ace4:	f7f5 fc90 	bl	8000608 <__aeabi_dmul>
 800ace8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800acec:	3601      	adds	r6, #1
 800acee:	1064      	asrs	r4, r4, #1
 800acf0:	3508      	adds	r5, #8
 800acf2:	e7e5      	b.n	800acc0 <_dtoa_r+0x340>
 800acf4:	f000 80af 	beq.w	800ae56 <_dtoa_r+0x4d6>
 800acf8:	427c      	negs	r4, r7
 800acfa:	4b81      	ldr	r3, [pc, #516]	@ (800af00 <_dtoa_r+0x580>)
 800acfc:	4d81      	ldr	r5, [pc, #516]	@ (800af04 <_dtoa_r+0x584>)
 800acfe:	f004 020f 	and.w	r2, r4, #15
 800ad02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ad0e:	f7f5 fc7b 	bl	8000608 <__aeabi_dmul>
 800ad12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad16:	1124      	asrs	r4, r4, #4
 800ad18:	2300      	movs	r3, #0
 800ad1a:	2602      	movs	r6, #2
 800ad1c:	2c00      	cmp	r4, #0
 800ad1e:	f040 808f 	bne.w	800ae40 <_dtoa_r+0x4c0>
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d1d3      	bne.n	800acce <_dtoa_r+0x34e>
 800ad26:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ad28:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	f000 8094 	beq.w	800ae5a <_dtoa_r+0x4da>
 800ad32:	4b75      	ldr	r3, [pc, #468]	@ (800af08 <_dtoa_r+0x588>)
 800ad34:	2200      	movs	r2, #0
 800ad36:	4620      	mov	r0, r4
 800ad38:	4629      	mov	r1, r5
 800ad3a:	f7f5 fed7 	bl	8000aec <__aeabi_dcmplt>
 800ad3e:	2800      	cmp	r0, #0
 800ad40:	f000 808b 	beq.w	800ae5a <_dtoa_r+0x4da>
 800ad44:	9b03      	ldr	r3, [sp, #12]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	f000 8087 	beq.w	800ae5a <_dtoa_r+0x4da>
 800ad4c:	f1bb 0f00 	cmp.w	fp, #0
 800ad50:	dd34      	ble.n	800adbc <_dtoa_r+0x43c>
 800ad52:	4620      	mov	r0, r4
 800ad54:	4b6d      	ldr	r3, [pc, #436]	@ (800af0c <_dtoa_r+0x58c>)
 800ad56:	2200      	movs	r2, #0
 800ad58:	4629      	mov	r1, r5
 800ad5a:	f7f5 fc55 	bl	8000608 <__aeabi_dmul>
 800ad5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad62:	f107 38ff 	add.w	r8, r7, #4294967295
 800ad66:	3601      	adds	r6, #1
 800ad68:	465c      	mov	r4, fp
 800ad6a:	4630      	mov	r0, r6
 800ad6c:	f7f5 fbe2 	bl	8000534 <__aeabi_i2d>
 800ad70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad74:	f7f5 fc48 	bl	8000608 <__aeabi_dmul>
 800ad78:	4b65      	ldr	r3, [pc, #404]	@ (800af10 <_dtoa_r+0x590>)
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	f7f5 fa8e 	bl	800029c <__adddf3>
 800ad80:	4605      	mov	r5, r0
 800ad82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ad86:	2c00      	cmp	r4, #0
 800ad88:	d16a      	bne.n	800ae60 <_dtoa_r+0x4e0>
 800ad8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad8e:	4b61      	ldr	r3, [pc, #388]	@ (800af14 <_dtoa_r+0x594>)
 800ad90:	2200      	movs	r2, #0
 800ad92:	f7f5 fa81 	bl	8000298 <__aeabi_dsub>
 800ad96:	4602      	mov	r2, r0
 800ad98:	460b      	mov	r3, r1
 800ad9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ad9e:	462a      	mov	r2, r5
 800ada0:	4633      	mov	r3, r6
 800ada2:	f7f5 fec1 	bl	8000b28 <__aeabi_dcmpgt>
 800ada6:	2800      	cmp	r0, #0
 800ada8:	f040 8298 	bne.w	800b2dc <_dtoa_r+0x95c>
 800adac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800adb0:	462a      	mov	r2, r5
 800adb2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800adb6:	f7f5 fe99 	bl	8000aec <__aeabi_dcmplt>
 800adba:	bb38      	cbnz	r0, 800ae0c <_dtoa_r+0x48c>
 800adbc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800adc0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800adc4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	f2c0 8157 	blt.w	800b07a <_dtoa_r+0x6fa>
 800adcc:	2f0e      	cmp	r7, #14
 800adce:	f300 8154 	bgt.w	800b07a <_dtoa_r+0x6fa>
 800add2:	4b4b      	ldr	r3, [pc, #300]	@ (800af00 <_dtoa_r+0x580>)
 800add4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800add8:	ed93 7b00 	vldr	d7, [r3]
 800addc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800adde:	2b00      	cmp	r3, #0
 800ade0:	ed8d 7b00 	vstr	d7, [sp]
 800ade4:	f280 80e5 	bge.w	800afb2 <_dtoa_r+0x632>
 800ade8:	9b03      	ldr	r3, [sp, #12]
 800adea:	2b00      	cmp	r3, #0
 800adec:	f300 80e1 	bgt.w	800afb2 <_dtoa_r+0x632>
 800adf0:	d10c      	bne.n	800ae0c <_dtoa_r+0x48c>
 800adf2:	4b48      	ldr	r3, [pc, #288]	@ (800af14 <_dtoa_r+0x594>)
 800adf4:	2200      	movs	r2, #0
 800adf6:	ec51 0b17 	vmov	r0, r1, d7
 800adfa:	f7f5 fc05 	bl	8000608 <__aeabi_dmul>
 800adfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae02:	f7f5 fe87 	bl	8000b14 <__aeabi_dcmpge>
 800ae06:	2800      	cmp	r0, #0
 800ae08:	f000 8266 	beq.w	800b2d8 <_dtoa_r+0x958>
 800ae0c:	2400      	movs	r4, #0
 800ae0e:	4625      	mov	r5, r4
 800ae10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae12:	4656      	mov	r6, sl
 800ae14:	ea6f 0803 	mvn.w	r8, r3
 800ae18:	2700      	movs	r7, #0
 800ae1a:	4621      	mov	r1, r4
 800ae1c:	4648      	mov	r0, r9
 800ae1e:	f000 fc09 	bl	800b634 <_Bfree>
 800ae22:	2d00      	cmp	r5, #0
 800ae24:	f000 80bd 	beq.w	800afa2 <_dtoa_r+0x622>
 800ae28:	b12f      	cbz	r7, 800ae36 <_dtoa_r+0x4b6>
 800ae2a:	42af      	cmp	r7, r5
 800ae2c:	d003      	beq.n	800ae36 <_dtoa_r+0x4b6>
 800ae2e:	4639      	mov	r1, r7
 800ae30:	4648      	mov	r0, r9
 800ae32:	f000 fbff 	bl	800b634 <_Bfree>
 800ae36:	4629      	mov	r1, r5
 800ae38:	4648      	mov	r0, r9
 800ae3a:	f000 fbfb 	bl	800b634 <_Bfree>
 800ae3e:	e0b0      	b.n	800afa2 <_dtoa_r+0x622>
 800ae40:	07e2      	lsls	r2, r4, #31
 800ae42:	d505      	bpl.n	800ae50 <_dtoa_r+0x4d0>
 800ae44:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae48:	f7f5 fbde 	bl	8000608 <__aeabi_dmul>
 800ae4c:	3601      	adds	r6, #1
 800ae4e:	2301      	movs	r3, #1
 800ae50:	1064      	asrs	r4, r4, #1
 800ae52:	3508      	adds	r5, #8
 800ae54:	e762      	b.n	800ad1c <_dtoa_r+0x39c>
 800ae56:	2602      	movs	r6, #2
 800ae58:	e765      	b.n	800ad26 <_dtoa_r+0x3a6>
 800ae5a:	9c03      	ldr	r4, [sp, #12]
 800ae5c:	46b8      	mov	r8, r7
 800ae5e:	e784      	b.n	800ad6a <_dtoa_r+0x3ea>
 800ae60:	4b27      	ldr	r3, [pc, #156]	@ (800af00 <_dtoa_r+0x580>)
 800ae62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ae64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ae68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ae6c:	4454      	add	r4, sl
 800ae6e:	2900      	cmp	r1, #0
 800ae70:	d054      	beq.n	800af1c <_dtoa_r+0x59c>
 800ae72:	4929      	ldr	r1, [pc, #164]	@ (800af18 <_dtoa_r+0x598>)
 800ae74:	2000      	movs	r0, #0
 800ae76:	f7f5 fcf1 	bl	800085c <__aeabi_ddiv>
 800ae7a:	4633      	mov	r3, r6
 800ae7c:	462a      	mov	r2, r5
 800ae7e:	f7f5 fa0b 	bl	8000298 <__aeabi_dsub>
 800ae82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ae86:	4656      	mov	r6, sl
 800ae88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae8c:	f7f5 fe6c 	bl	8000b68 <__aeabi_d2iz>
 800ae90:	4605      	mov	r5, r0
 800ae92:	f7f5 fb4f 	bl	8000534 <__aeabi_i2d>
 800ae96:	4602      	mov	r2, r0
 800ae98:	460b      	mov	r3, r1
 800ae9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae9e:	f7f5 f9fb 	bl	8000298 <__aeabi_dsub>
 800aea2:	3530      	adds	r5, #48	@ 0x30
 800aea4:	4602      	mov	r2, r0
 800aea6:	460b      	mov	r3, r1
 800aea8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aeac:	f806 5b01 	strb.w	r5, [r6], #1
 800aeb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aeb4:	f7f5 fe1a 	bl	8000aec <__aeabi_dcmplt>
 800aeb8:	2800      	cmp	r0, #0
 800aeba:	d172      	bne.n	800afa2 <_dtoa_r+0x622>
 800aebc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aec0:	4911      	ldr	r1, [pc, #68]	@ (800af08 <_dtoa_r+0x588>)
 800aec2:	2000      	movs	r0, #0
 800aec4:	f7f5 f9e8 	bl	8000298 <__aeabi_dsub>
 800aec8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aecc:	f7f5 fe0e 	bl	8000aec <__aeabi_dcmplt>
 800aed0:	2800      	cmp	r0, #0
 800aed2:	f040 80b4 	bne.w	800b03e <_dtoa_r+0x6be>
 800aed6:	42a6      	cmp	r6, r4
 800aed8:	f43f af70 	beq.w	800adbc <_dtoa_r+0x43c>
 800aedc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aee0:	4b0a      	ldr	r3, [pc, #40]	@ (800af0c <_dtoa_r+0x58c>)
 800aee2:	2200      	movs	r2, #0
 800aee4:	f7f5 fb90 	bl	8000608 <__aeabi_dmul>
 800aee8:	4b08      	ldr	r3, [pc, #32]	@ (800af0c <_dtoa_r+0x58c>)
 800aeea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aeee:	2200      	movs	r2, #0
 800aef0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aef4:	f7f5 fb88 	bl	8000608 <__aeabi_dmul>
 800aef8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aefc:	e7c4      	b.n	800ae88 <_dtoa_r+0x508>
 800aefe:	bf00      	nop
 800af00:	0800cae8 	.word	0x0800cae8
 800af04:	0800cac0 	.word	0x0800cac0
 800af08:	3ff00000 	.word	0x3ff00000
 800af0c:	40240000 	.word	0x40240000
 800af10:	401c0000 	.word	0x401c0000
 800af14:	40140000 	.word	0x40140000
 800af18:	3fe00000 	.word	0x3fe00000
 800af1c:	4631      	mov	r1, r6
 800af1e:	4628      	mov	r0, r5
 800af20:	f7f5 fb72 	bl	8000608 <__aeabi_dmul>
 800af24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800af28:	9413      	str	r4, [sp, #76]	@ 0x4c
 800af2a:	4656      	mov	r6, sl
 800af2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af30:	f7f5 fe1a 	bl	8000b68 <__aeabi_d2iz>
 800af34:	4605      	mov	r5, r0
 800af36:	f7f5 fafd 	bl	8000534 <__aeabi_i2d>
 800af3a:	4602      	mov	r2, r0
 800af3c:	460b      	mov	r3, r1
 800af3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af42:	f7f5 f9a9 	bl	8000298 <__aeabi_dsub>
 800af46:	3530      	adds	r5, #48	@ 0x30
 800af48:	f806 5b01 	strb.w	r5, [r6], #1
 800af4c:	4602      	mov	r2, r0
 800af4e:	460b      	mov	r3, r1
 800af50:	42a6      	cmp	r6, r4
 800af52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800af56:	f04f 0200 	mov.w	r2, #0
 800af5a:	d124      	bne.n	800afa6 <_dtoa_r+0x626>
 800af5c:	4baf      	ldr	r3, [pc, #700]	@ (800b21c <_dtoa_r+0x89c>)
 800af5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800af62:	f7f5 f99b 	bl	800029c <__adddf3>
 800af66:	4602      	mov	r2, r0
 800af68:	460b      	mov	r3, r1
 800af6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af6e:	f7f5 fddb 	bl	8000b28 <__aeabi_dcmpgt>
 800af72:	2800      	cmp	r0, #0
 800af74:	d163      	bne.n	800b03e <_dtoa_r+0x6be>
 800af76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800af7a:	49a8      	ldr	r1, [pc, #672]	@ (800b21c <_dtoa_r+0x89c>)
 800af7c:	2000      	movs	r0, #0
 800af7e:	f7f5 f98b 	bl	8000298 <__aeabi_dsub>
 800af82:	4602      	mov	r2, r0
 800af84:	460b      	mov	r3, r1
 800af86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af8a:	f7f5 fdaf 	bl	8000aec <__aeabi_dcmplt>
 800af8e:	2800      	cmp	r0, #0
 800af90:	f43f af14 	beq.w	800adbc <_dtoa_r+0x43c>
 800af94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800af96:	1e73      	subs	r3, r6, #1
 800af98:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800af9e:	2b30      	cmp	r3, #48	@ 0x30
 800afa0:	d0f8      	beq.n	800af94 <_dtoa_r+0x614>
 800afa2:	4647      	mov	r7, r8
 800afa4:	e03b      	b.n	800b01e <_dtoa_r+0x69e>
 800afa6:	4b9e      	ldr	r3, [pc, #632]	@ (800b220 <_dtoa_r+0x8a0>)
 800afa8:	f7f5 fb2e 	bl	8000608 <__aeabi_dmul>
 800afac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800afb0:	e7bc      	b.n	800af2c <_dtoa_r+0x5ac>
 800afb2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800afb6:	4656      	mov	r6, sl
 800afb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800afbc:	4620      	mov	r0, r4
 800afbe:	4629      	mov	r1, r5
 800afc0:	f7f5 fc4c 	bl	800085c <__aeabi_ddiv>
 800afc4:	f7f5 fdd0 	bl	8000b68 <__aeabi_d2iz>
 800afc8:	4680      	mov	r8, r0
 800afca:	f7f5 fab3 	bl	8000534 <__aeabi_i2d>
 800afce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800afd2:	f7f5 fb19 	bl	8000608 <__aeabi_dmul>
 800afd6:	4602      	mov	r2, r0
 800afd8:	460b      	mov	r3, r1
 800afda:	4620      	mov	r0, r4
 800afdc:	4629      	mov	r1, r5
 800afde:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800afe2:	f7f5 f959 	bl	8000298 <__aeabi_dsub>
 800afe6:	f806 4b01 	strb.w	r4, [r6], #1
 800afea:	9d03      	ldr	r5, [sp, #12]
 800afec:	eba6 040a 	sub.w	r4, r6, sl
 800aff0:	42a5      	cmp	r5, r4
 800aff2:	4602      	mov	r2, r0
 800aff4:	460b      	mov	r3, r1
 800aff6:	d133      	bne.n	800b060 <_dtoa_r+0x6e0>
 800aff8:	f7f5 f950 	bl	800029c <__adddf3>
 800affc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b000:	4604      	mov	r4, r0
 800b002:	460d      	mov	r5, r1
 800b004:	f7f5 fd90 	bl	8000b28 <__aeabi_dcmpgt>
 800b008:	b9c0      	cbnz	r0, 800b03c <_dtoa_r+0x6bc>
 800b00a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b00e:	4620      	mov	r0, r4
 800b010:	4629      	mov	r1, r5
 800b012:	f7f5 fd61 	bl	8000ad8 <__aeabi_dcmpeq>
 800b016:	b110      	cbz	r0, 800b01e <_dtoa_r+0x69e>
 800b018:	f018 0f01 	tst.w	r8, #1
 800b01c:	d10e      	bne.n	800b03c <_dtoa_r+0x6bc>
 800b01e:	9902      	ldr	r1, [sp, #8]
 800b020:	4648      	mov	r0, r9
 800b022:	f000 fb07 	bl	800b634 <_Bfree>
 800b026:	2300      	movs	r3, #0
 800b028:	7033      	strb	r3, [r6, #0]
 800b02a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b02c:	3701      	adds	r7, #1
 800b02e:	601f      	str	r7, [r3, #0]
 800b030:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b032:	2b00      	cmp	r3, #0
 800b034:	f000 824b 	beq.w	800b4ce <_dtoa_r+0xb4e>
 800b038:	601e      	str	r6, [r3, #0]
 800b03a:	e248      	b.n	800b4ce <_dtoa_r+0xb4e>
 800b03c:	46b8      	mov	r8, r7
 800b03e:	4633      	mov	r3, r6
 800b040:	461e      	mov	r6, r3
 800b042:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b046:	2a39      	cmp	r2, #57	@ 0x39
 800b048:	d106      	bne.n	800b058 <_dtoa_r+0x6d8>
 800b04a:	459a      	cmp	sl, r3
 800b04c:	d1f8      	bne.n	800b040 <_dtoa_r+0x6c0>
 800b04e:	2230      	movs	r2, #48	@ 0x30
 800b050:	f108 0801 	add.w	r8, r8, #1
 800b054:	f88a 2000 	strb.w	r2, [sl]
 800b058:	781a      	ldrb	r2, [r3, #0]
 800b05a:	3201      	adds	r2, #1
 800b05c:	701a      	strb	r2, [r3, #0]
 800b05e:	e7a0      	b.n	800afa2 <_dtoa_r+0x622>
 800b060:	4b6f      	ldr	r3, [pc, #444]	@ (800b220 <_dtoa_r+0x8a0>)
 800b062:	2200      	movs	r2, #0
 800b064:	f7f5 fad0 	bl	8000608 <__aeabi_dmul>
 800b068:	2200      	movs	r2, #0
 800b06a:	2300      	movs	r3, #0
 800b06c:	4604      	mov	r4, r0
 800b06e:	460d      	mov	r5, r1
 800b070:	f7f5 fd32 	bl	8000ad8 <__aeabi_dcmpeq>
 800b074:	2800      	cmp	r0, #0
 800b076:	d09f      	beq.n	800afb8 <_dtoa_r+0x638>
 800b078:	e7d1      	b.n	800b01e <_dtoa_r+0x69e>
 800b07a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b07c:	2a00      	cmp	r2, #0
 800b07e:	f000 80ea 	beq.w	800b256 <_dtoa_r+0x8d6>
 800b082:	9a07      	ldr	r2, [sp, #28]
 800b084:	2a01      	cmp	r2, #1
 800b086:	f300 80cd 	bgt.w	800b224 <_dtoa_r+0x8a4>
 800b08a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b08c:	2a00      	cmp	r2, #0
 800b08e:	f000 80c1 	beq.w	800b214 <_dtoa_r+0x894>
 800b092:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b096:	9c08      	ldr	r4, [sp, #32]
 800b098:	9e00      	ldr	r6, [sp, #0]
 800b09a:	9a00      	ldr	r2, [sp, #0]
 800b09c:	441a      	add	r2, r3
 800b09e:	9200      	str	r2, [sp, #0]
 800b0a0:	9a06      	ldr	r2, [sp, #24]
 800b0a2:	2101      	movs	r1, #1
 800b0a4:	441a      	add	r2, r3
 800b0a6:	4648      	mov	r0, r9
 800b0a8:	9206      	str	r2, [sp, #24]
 800b0aa:	f000 fb77 	bl	800b79c <__i2b>
 800b0ae:	4605      	mov	r5, r0
 800b0b0:	b166      	cbz	r6, 800b0cc <_dtoa_r+0x74c>
 800b0b2:	9b06      	ldr	r3, [sp, #24]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	dd09      	ble.n	800b0cc <_dtoa_r+0x74c>
 800b0b8:	42b3      	cmp	r3, r6
 800b0ba:	9a00      	ldr	r2, [sp, #0]
 800b0bc:	bfa8      	it	ge
 800b0be:	4633      	movge	r3, r6
 800b0c0:	1ad2      	subs	r2, r2, r3
 800b0c2:	9200      	str	r2, [sp, #0]
 800b0c4:	9a06      	ldr	r2, [sp, #24]
 800b0c6:	1af6      	subs	r6, r6, r3
 800b0c8:	1ad3      	subs	r3, r2, r3
 800b0ca:	9306      	str	r3, [sp, #24]
 800b0cc:	9b08      	ldr	r3, [sp, #32]
 800b0ce:	b30b      	cbz	r3, 800b114 <_dtoa_r+0x794>
 800b0d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	f000 80c6 	beq.w	800b264 <_dtoa_r+0x8e4>
 800b0d8:	2c00      	cmp	r4, #0
 800b0da:	f000 80c0 	beq.w	800b25e <_dtoa_r+0x8de>
 800b0de:	4629      	mov	r1, r5
 800b0e0:	4622      	mov	r2, r4
 800b0e2:	4648      	mov	r0, r9
 800b0e4:	f000 fc12 	bl	800b90c <__pow5mult>
 800b0e8:	9a02      	ldr	r2, [sp, #8]
 800b0ea:	4601      	mov	r1, r0
 800b0ec:	4605      	mov	r5, r0
 800b0ee:	4648      	mov	r0, r9
 800b0f0:	f000 fb6a 	bl	800b7c8 <__multiply>
 800b0f4:	9902      	ldr	r1, [sp, #8]
 800b0f6:	4680      	mov	r8, r0
 800b0f8:	4648      	mov	r0, r9
 800b0fa:	f000 fa9b 	bl	800b634 <_Bfree>
 800b0fe:	9b08      	ldr	r3, [sp, #32]
 800b100:	1b1b      	subs	r3, r3, r4
 800b102:	9308      	str	r3, [sp, #32]
 800b104:	f000 80b1 	beq.w	800b26a <_dtoa_r+0x8ea>
 800b108:	9a08      	ldr	r2, [sp, #32]
 800b10a:	4641      	mov	r1, r8
 800b10c:	4648      	mov	r0, r9
 800b10e:	f000 fbfd 	bl	800b90c <__pow5mult>
 800b112:	9002      	str	r0, [sp, #8]
 800b114:	2101      	movs	r1, #1
 800b116:	4648      	mov	r0, r9
 800b118:	f000 fb40 	bl	800b79c <__i2b>
 800b11c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b11e:	4604      	mov	r4, r0
 800b120:	2b00      	cmp	r3, #0
 800b122:	f000 81d8 	beq.w	800b4d6 <_dtoa_r+0xb56>
 800b126:	461a      	mov	r2, r3
 800b128:	4601      	mov	r1, r0
 800b12a:	4648      	mov	r0, r9
 800b12c:	f000 fbee 	bl	800b90c <__pow5mult>
 800b130:	9b07      	ldr	r3, [sp, #28]
 800b132:	2b01      	cmp	r3, #1
 800b134:	4604      	mov	r4, r0
 800b136:	f300 809f 	bgt.w	800b278 <_dtoa_r+0x8f8>
 800b13a:	9b04      	ldr	r3, [sp, #16]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	f040 8097 	bne.w	800b270 <_dtoa_r+0x8f0>
 800b142:	9b05      	ldr	r3, [sp, #20]
 800b144:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b148:	2b00      	cmp	r3, #0
 800b14a:	f040 8093 	bne.w	800b274 <_dtoa_r+0x8f4>
 800b14e:	9b05      	ldr	r3, [sp, #20]
 800b150:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b154:	0d1b      	lsrs	r3, r3, #20
 800b156:	051b      	lsls	r3, r3, #20
 800b158:	b133      	cbz	r3, 800b168 <_dtoa_r+0x7e8>
 800b15a:	9b00      	ldr	r3, [sp, #0]
 800b15c:	3301      	adds	r3, #1
 800b15e:	9300      	str	r3, [sp, #0]
 800b160:	9b06      	ldr	r3, [sp, #24]
 800b162:	3301      	adds	r3, #1
 800b164:	9306      	str	r3, [sp, #24]
 800b166:	2301      	movs	r3, #1
 800b168:	9308      	str	r3, [sp, #32]
 800b16a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	f000 81b8 	beq.w	800b4e2 <_dtoa_r+0xb62>
 800b172:	6923      	ldr	r3, [r4, #16]
 800b174:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b178:	6918      	ldr	r0, [r3, #16]
 800b17a:	f000 fac3 	bl	800b704 <__hi0bits>
 800b17e:	f1c0 0020 	rsb	r0, r0, #32
 800b182:	9b06      	ldr	r3, [sp, #24]
 800b184:	4418      	add	r0, r3
 800b186:	f010 001f 	ands.w	r0, r0, #31
 800b18a:	f000 8082 	beq.w	800b292 <_dtoa_r+0x912>
 800b18e:	f1c0 0320 	rsb	r3, r0, #32
 800b192:	2b04      	cmp	r3, #4
 800b194:	dd73      	ble.n	800b27e <_dtoa_r+0x8fe>
 800b196:	9b00      	ldr	r3, [sp, #0]
 800b198:	f1c0 001c 	rsb	r0, r0, #28
 800b19c:	4403      	add	r3, r0
 800b19e:	9300      	str	r3, [sp, #0]
 800b1a0:	9b06      	ldr	r3, [sp, #24]
 800b1a2:	4403      	add	r3, r0
 800b1a4:	4406      	add	r6, r0
 800b1a6:	9306      	str	r3, [sp, #24]
 800b1a8:	9b00      	ldr	r3, [sp, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	dd05      	ble.n	800b1ba <_dtoa_r+0x83a>
 800b1ae:	9902      	ldr	r1, [sp, #8]
 800b1b0:	461a      	mov	r2, r3
 800b1b2:	4648      	mov	r0, r9
 800b1b4:	f000 fc04 	bl	800b9c0 <__lshift>
 800b1b8:	9002      	str	r0, [sp, #8]
 800b1ba:	9b06      	ldr	r3, [sp, #24]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	dd05      	ble.n	800b1cc <_dtoa_r+0x84c>
 800b1c0:	4621      	mov	r1, r4
 800b1c2:	461a      	mov	r2, r3
 800b1c4:	4648      	mov	r0, r9
 800b1c6:	f000 fbfb 	bl	800b9c0 <__lshift>
 800b1ca:	4604      	mov	r4, r0
 800b1cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d061      	beq.n	800b296 <_dtoa_r+0x916>
 800b1d2:	9802      	ldr	r0, [sp, #8]
 800b1d4:	4621      	mov	r1, r4
 800b1d6:	f000 fc5f 	bl	800ba98 <__mcmp>
 800b1da:	2800      	cmp	r0, #0
 800b1dc:	da5b      	bge.n	800b296 <_dtoa_r+0x916>
 800b1de:	2300      	movs	r3, #0
 800b1e0:	9902      	ldr	r1, [sp, #8]
 800b1e2:	220a      	movs	r2, #10
 800b1e4:	4648      	mov	r0, r9
 800b1e6:	f000 fa47 	bl	800b678 <__multadd>
 800b1ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1ec:	9002      	str	r0, [sp, #8]
 800b1ee:	f107 38ff 	add.w	r8, r7, #4294967295
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	f000 8177 	beq.w	800b4e6 <_dtoa_r+0xb66>
 800b1f8:	4629      	mov	r1, r5
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	220a      	movs	r2, #10
 800b1fe:	4648      	mov	r0, r9
 800b200:	f000 fa3a 	bl	800b678 <__multadd>
 800b204:	f1bb 0f00 	cmp.w	fp, #0
 800b208:	4605      	mov	r5, r0
 800b20a:	dc6f      	bgt.n	800b2ec <_dtoa_r+0x96c>
 800b20c:	9b07      	ldr	r3, [sp, #28]
 800b20e:	2b02      	cmp	r3, #2
 800b210:	dc49      	bgt.n	800b2a6 <_dtoa_r+0x926>
 800b212:	e06b      	b.n	800b2ec <_dtoa_r+0x96c>
 800b214:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b216:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b21a:	e73c      	b.n	800b096 <_dtoa_r+0x716>
 800b21c:	3fe00000 	.word	0x3fe00000
 800b220:	40240000 	.word	0x40240000
 800b224:	9b03      	ldr	r3, [sp, #12]
 800b226:	1e5c      	subs	r4, r3, #1
 800b228:	9b08      	ldr	r3, [sp, #32]
 800b22a:	42a3      	cmp	r3, r4
 800b22c:	db09      	blt.n	800b242 <_dtoa_r+0x8c2>
 800b22e:	1b1c      	subs	r4, r3, r4
 800b230:	9b03      	ldr	r3, [sp, #12]
 800b232:	2b00      	cmp	r3, #0
 800b234:	f6bf af30 	bge.w	800b098 <_dtoa_r+0x718>
 800b238:	9b00      	ldr	r3, [sp, #0]
 800b23a:	9a03      	ldr	r2, [sp, #12]
 800b23c:	1a9e      	subs	r6, r3, r2
 800b23e:	2300      	movs	r3, #0
 800b240:	e72b      	b.n	800b09a <_dtoa_r+0x71a>
 800b242:	9b08      	ldr	r3, [sp, #32]
 800b244:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b246:	9408      	str	r4, [sp, #32]
 800b248:	1ae3      	subs	r3, r4, r3
 800b24a:	441a      	add	r2, r3
 800b24c:	9e00      	ldr	r6, [sp, #0]
 800b24e:	9b03      	ldr	r3, [sp, #12]
 800b250:	920d      	str	r2, [sp, #52]	@ 0x34
 800b252:	2400      	movs	r4, #0
 800b254:	e721      	b.n	800b09a <_dtoa_r+0x71a>
 800b256:	9c08      	ldr	r4, [sp, #32]
 800b258:	9e00      	ldr	r6, [sp, #0]
 800b25a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b25c:	e728      	b.n	800b0b0 <_dtoa_r+0x730>
 800b25e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b262:	e751      	b.n	800b108 <_dtoa_r+0x788>
 800b264:	9a08      	ldr	r2, [sp, #32]
 800b266:	9902      	ldr	r1, [sp, #8]
 800b268:	e750      	b.n	800b10c <_dtoa_r+0x78c>
 800b26a:	f8cd 8008 	str.w	r8, [sp, #8]
 800b26e:	e751      	b.n	800b114 <_dtoa_r+0x794>
 800b270:	2300      	movs	r3, #0
 800b272:	e779      	b.n	800b168 <_dtoa_r+0x7e8>
 800b274:	9b04      	ldr	r3, [sp, #16]
 800b276:	e777      	b.n	800b168 <_dtoa_r+0x7e8>
 800b278:	2300      	movs	r3, #0
 800b27a:	9308      	str	r3, [sp, #32]
 800b27c:	e779      	b.n	800b172 <_dtoa_r+0x7f2>
 800b27e:	d093      	beq.n	800b1a8 <_dtoa_r+0x828>
 800b280:	9a00      	ldr	r2, [sp, #0]
 800b282:	331c      	adds	r3, #28
 800b284:	441a      	add	r2, r3
 800b286:	9200      	str	r2, [sp, #0]
 800b288:	9a06      	ldr	r2, [sp, #24]
 800b28a:	441a      	add	r2, r3
 800b28c:	441e      	add	r6, r3
 800b28e:	9206      	str	r2, [sp, #24]
 800b290:	e78a      	b.n	800b1a8 <_dtoa_r+0x828>
 800b292:	4603      	mov	r3, r0
 800b294:	e7f4      	b.n	800b280 <_dtoa_r+0x900>
 800b296:	9b03      	ldr	r3, [sp, #12]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	46b8      	mov	r8, r7
 800b29c:	dc20      	bgt.n	800b2e0 <_dtoa_r+0x960>
 800b29e:	469b      	mov	fp, r3
 800b2a0:	9b07      	ldr	r3, [sp, #28]
 800b2a2:	2b02      	cmp	r3, #2
 800b2a4:	dd1e      	ble.n	800b2e4 <_dtoa_r+0x964>
 800b2a6:	f1bb 0f00 	cmp.w	fp, #0
 800b2aa:	f47f adb1 	bne.w	800ae10 <_dtoa_r+0x490>
 800b2ae:	4621      	mov	r1, r4
 800b2b0:	465b      	mov	r3, fp
 800b2b2:	2205      	movs	r2, #5
 800b2b4:	4648      	mov	r0, r9
 800b2b6:	f000 f9df 	bl	800b678 <__multadd>
 800b2ba:	4601      	mov	r1, r0
 800b2bc:	4604      	mov	r4, r0
 800b2be:	9802      	ldr	r0, [sp, #8]
 800b2c0:	f000 fbea 	bl	800ba98 <__mcmp>
 800b2c4:	2800      	cmp	r0, #0
 800b2c6:	f77f ada3 	ble.w	800ae10 <_dtoa_r+0x490>
 800b2ca:	4656      	mov	r6, sl
 800b2cc:	2331      	movs	r3, #49	@ 0x31
 800b2ce:	f806 3b01 	strb.w	r3, [r6], #1
 800b2d2:	f108 0801 	add.w	r8, r8, #1
 800b2d6:	e59f      	b.n	800ae18 <_dtoa_r+0x498>
 800b2d8:	9c03      	ldr	r4, [sp, #12]
 800b2da:	46b8      	mov	r8, r7
 800b2dc:	4625      	mov	r5, r4
 800b2de:	e7f4      	b.n	800b2ca <_dtoa_r+0x94a>
 800b2e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b2e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	f000 8101 	beq.w	800b4ee <_dtoa_r+0xb6e>
 800b2ec:	2e00      	cmp	r6, #0
 800b2ee:	dd05      	ble.n	800b2fc <_dtoa_r+0x97c>
 800b2f0:	4629      	mov	r1, r5
 800b2f2:	4632      	mov	r2, r6
 800b2f4:	4648      	mov	r0, r9
 800b2f6:	f000 fb63 	bl	800b9c0 <__lshift>
 800b2fa:	4605      	mov	r5, r0
 800b2fc:	9b08      	ldr	r3, [sp, #32]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d05c      	beq.n	800b3bc <_dtoa_r+0xa3c>
 800b302:	6869      	ldr	r1, [r5, #4]
 800b304:	4648      	mov	r0, r9
 800b306:	f000 f955 	bl	800b5b4 <_Balloc>
 800b30a:	4606      	mov	r6, r0
 800b30c:	b928      	cbnz	r0, 800b31a <_dtoa_r+0x99a>
 800b30e:	4b82      	ldr	r3, [pc, #520]	@ (800b518 <_dtoa_r+0xb98>)
 800b310:	4602      	mov	r2, r0
 800b312:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b316:	f7ff bb4a 	b.w	800a9ae <_dtoa_r+0x2e>
 800b31a:	692a      	ldr	r2, [r5, #16]
 800b31c:	3202      	adds	r2, #2
 800b31e:	0092      	lsls	r2, r2, #2
 800b320:	f105 010c 	add.w	r1, r5, #12
 800b324:	300c      	adds	r0, #12
 800b326:	f000 fedd 	bl	800c0e4 <memcpy>
 800b32a:	2201      	movs	r2, #1
 800b32c:	4631      	mov	r1, r6
 800b32e:	4648      	mov	r0, r9
 800b330:	f000 fb46 	bl	800b9c0 <__lshift>
 800b334:	f10a 0301 	add.w	r3, sl, #1
 800b338:	9300      	str	r3, [sp, #0]
 800b33a:	eb0a 030b 	add.w	r3, sl, fp
 800b33e:	9308      	str	r3, [sp, #32]
 800b340:	9b04      	ldr	r3, [sp, #16]
 800b342:	f003 0301 	and.w	r3, r3, #1
 800b346:	462f      	mov	r7, r5
 800b348:	9306      	str	r3, [sp, #24]
 800b34a:	4605      	mov	r5, r0
 800b34c:	9b00      	ldr	r3, [sp, #0]
 800b34e:	9802      	ldr	r0, [sp, #8]
 800b350:	4621      	mov	r1, r4
 800b352:	f103 3bff 	add.w	fp, r3, #4294967295
 800b356:	f7ff fa8a 	bl	800a86e <quorem>
 800b35a:	4603      	mov	r3, r0
 800b35c:	3330      	adds	r3, #48	@ 0x30
 800b35e:	9003      	str	r0, [sp, #12]
 800b360:	4639      	mov	r1, r7
 800b362:	9802      	ldr	r0, [sp, #8]
 800b364:	9309      	str	r3, [sp, #36]	@ 0x24
 800b366:	f000 fb97 	bl	800ba98 <__mcmp>
 800b36a:	462a      	mov	r2, r5
 800b36c:	9004      	str	r0, [sp, #16]
 800b36e:	4621      	mov	r1, r4
 800b370:	4648      	mov	r0, r9
 800b372:	f000 fbad 	bl	800bad0 <__mdiff>
 800b376:	68c2      	ldr	r2, [r0, #12]
 800b378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b37a:	4606      	mov	r6, r0
 800b37c:	bb02      	cbnz	r2, 800b3c0 <_dtoa_r+0xa40>
 800b37e:	4601      	mov	r1, r0
 800b380:	9802      	ldr	r0, [sp, #8]
 800b382:	f000 fb89 	bl	800ba98 <__mcmp>
 800b386:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b388:	4602      	mov	r2, r0
 800b38a:	4631      	mov	r1, r6
 800b38c:	4648      	mov	r0, r9
 800b38e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b390:	9309      	str	r3, [sp, #36]	@ 0x24
 800b392:	f000 f94f 	bl	800b634 <_Bfree>
 800b396:	9b07      	ldr	r3, [sp, #28]
 800b398:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b39a:	9e00      	ldr	r6, [sp, #0]
 800b39c:	ea42 0103 	orr.w	r1, r2, r3
 800b3a0:	9b06      	ldr	r3, [sp, #24]
 800b3a2:	4319      	orrs	r1, r3
 800b3a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3a6:	d10d      	bne.n	800b3c4 <_dtoa_r+0xa44>
 800b3a8:	2b39      	cmp	r3, #57	@ 0x39
 800b3aa:	d027      	beq.n	800b3fc <_dtoa_r+0xa7c>
 800b3ac:	9a04      	ldr	r2, [sp, #16]
 800b3ae:	2a00      	cmp	r2, #0
 800b3b0:	dd01      	ble.n	800b3b6 <_dtoa_r+0xa36>
 800b3b2:	9b03      	ldr	r3, [sp, #12]
 800b3b4:	3331      	adds	r3, #49	@ 0x31
 800b3b6:	f88b 3000 	strb.w	r3, [fp]
 800b3ba:	e52e      	b.n	800ae1a <_dtoa_r+0x49a>
 800b3bc:	4628      	mov	r0, r5
 800b3be:	e7b9      	b.n	800b334 <_dtoa_r+0x9b4>
 800b3c0:	2201      	movs	r2, #1
 800b3c2:	e7e2      	b.n	800b38a <_dtoa_r+0xa0a>
 800b3c4:	9904      	ldr	r1, [sp, #16]
 800b3c6:	2900      	cmp	r1, #0
 800b3c8:	db04      	blt.n	800b3d4 <_dtoa_r+0xa54>
 800b3ca:	9807      	ldr	r0, [sp, #28]
 800b3cc:	4301      	orrs	r1, r0
 800b3ce:	9806      	ldr	r0, [sp, #24]
 800b3d0:	4301      	orrs	r1, r0
 800b3d2:	d120      	bne.n	800b416 <_dtoa_r+0xa96>
 800b3d4:	2a00      	cmp	r2, #0
 800b3d6:	ddee      	ble.n	800b3b6 <_dtoa_r+0xa36>
 800b3d8:	9902      	ldr	r1, [sp, #8]
 800b3da:	9300      	str	r3, [sp, #0]
 800b3dc:	2201      	movs	r2, #1
 800b3de:	4648      	mov	r0, r9
 800b3e0:	f000 faee 	bl	800b9c0 <__lshift>
 800b3e4:	4621      	mov	r1, r4
 800b3e6:	9002      	str	r0, [sp, #8]
 800b3e8:	f000 fb56 	bl	800ba98 <__mcmp>
 800b3ec:	2800      	cmp	r0, #0
 800b3ee:	9b00      	ldr	r3, [sp, #0]
 800b3f0:	dc02      	bgt.n	800b3f8 <_dtoa_r+0xa78>
 800b3f2:	d1e0      	bne.n	800b3b6 <_dtoa_r+0xa36>
 800b3f4:	07da      	lsls	r2, r3, #31
 800b3f6:	d5de      	bpl.n	800b3b6 <_dtoa_r+0xa36>
 800b3f8:	2b39      	cmp	r3, #57	@ 0x39
 800b3fa:	d1da      	bne.n	800b3b2 <_dtoa_r+0xa32>
 800b3fc:	2339      	movs	r3, #57	@ 0x39
 800b3fe:	f88b 3000 	strb.w	r3, [fp]
 800b402:	4633      	mov	r3, r6
 800b404:	461e      	mov	r6, r3
 800b406:	3b01      	subs	r3, #1
 800b408:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b40c:	2a39      	cmp	r2, #57	@ 0x39
 800b40e:	d04e      	beq.n	800b4ae <_dtoa_r+0xb2e>
 800b410:	3201      	adds	r2, #1
 800b412:	701a      	strb	r2, [r3, #0]
 800b414:	e501      	b.n	800ae1a <_dtoa_r+0x49a>
 800b416:	2a00      	cmp	r2, #0
 800b418:	dd03      	ble.n	800b422 <_dtoa_r+0xaa2>
 800b41a:	2b39      	cmp	r3, #57	@ 0x39
 800b41c:	d0ee      	beq.n	800b3fc <_dtoa_r+0xa7c>
 800b41e:	3301      	adds	r3, #1
 800b420:	e7c9      	b.n	800b3b6 <_dtoa_r+0xa36>
 800b422:	9a00      	ldr	r2, [sp, #0]
 800b424:	9908      	ldr	r1, [sp, #32]
 800b426:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b42a:	428a      	cmp	r2, r1
 800b42c:	d028      	beq.n	800b480 <_dtoa_r+0xb00>
 800b42e:	9902      	ldr	r1, [sp, #8]
 800b430:	2300      	movs	r3, #0
 800b432:	220a      	movs	r2, #10
 800b434:	4648      	mov	r0, r9
 800b436:	f000 f91f 	bl	800b678 <__multadd>
 800b43a:	42af      	cmp	r7, r5
 800b43c:	9002      	str	r0, [sp, #8]
 800b43e:	f04f 0300 	mov.w	r3, #0
 800b442:	f04f 020a 	mov.w	r2, #10
 800b446:	4639      	mov	r1, r7
 800b448:	4648      	mov	r0, r9
 800b44a:	d107      	bne.n	800b45c <_dtoa_r+0xadc>
 800b44c:	f000 f914 	bl	800b678 <__multadd>
 800b450:	4607      	mov	r7, r0
 800b452:	4605      	mov	r5, r0
 800b454:	9b00      	ldr	r3, [sp, #0]
 800b456:	3301      	adds	r3, #1
 800b458:	9300      	str	r3, [sp, #0]
 800b45a:	e777      	b.n	800b34c <_dtoa_r+0x9cc>
 800b45c:	f000 f90c 	bl	800b678 <__multadd>
 800b460:	4629      	mov	r1, r5
 800b462:	4607      	mov	r7, r0
 800b464:	2300      	movs	r3, #0
 800b466:	220a      	movs	r2, #10
 800b468:	4648      	mov	r0, r9
 800b46a:	f000 f905 	bl	800b678 <__multadd>
 800b46e:	4605      	mov	r5, r0
 800b470:	e7f0      	b.n	800b454 <_dtoa_r+0xad4>
 800b472:	f1bb 0f00 	cmp.w	fp, #0
 800b476:	bfcc      	ite	gt
 800b478:	465e      	movgt	r6, fp
 800b47a:	2601      	movle	r6, #1
 800b47c:	4456      	add	r6, sl
 800b47e:	2700      	movs	r7, #0
 800b480:	9902      	ldr	r1, [sp, #8]
 800b482:	9300      	str	r3, [sp, #0]
 800b484:	2201      	movs	r2, #1
 800b486:	4648      	mov	r0, r9
 800b488:	f000 fa9a 	bl	800b9c0 <__lshift>
 800b48c:	4621      	mov	r1, r4
 800b48e:	9002      	str	r0, [sp, #8]
 800b490:	f000 fb02 	bl	800ba98 <__mcmp>
 800b494:	2800      	cmp	r0, #0
 800b496:	dcb4      	bgt.n	800b402 <_dtoa_r+0xa82>
 800b498:	d102      	bne.n	800b4a0 <_dtoa_r+0xb20>
 800b49a:	9b00      	ldr	r3, [sp, #0]
 800b49c:	07db      	lsls	r3, r3, #31
 800b49e:	d4b0      	bmi.n	800b402 <_dtoa_r+0xa82>
 800b4a0:	4633      	mov	r3, r6
 800b4a2:	461e      	mov	r6, r3
 800b4a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b4a8:	2a30      	cmp	r2, #48	@ 0x30
 800b4aa:	d0fa      	beq.n	800b4a2 <_dtoa_r+0xb22>
 800b4ac:	e4b5      	b.n	800ae1a <_dtoa_r+0x49a>
 800b4ae:	459a      	cmp	sl, r3
 800b4b0:	d1a8      	bne.n	800b404 <_dtoa_r+0xa84>
 800b4b2:	2331      	movs	r3, #49	@ 0x31
 800b4b4:	f108 0801 	add.w	r8, r8, #1
 800b4b8:	f88a 3000 	strb.w	r3, [sl]
 800b4bc:	e4ad      	b.n	800ae1a <_dtoa_r+0x49a>
 800b4be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b4c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b51c <_dtoa_r+0xb9c>
 800b4c4:	b11b      	cbz	r3, 800b4ce <_dtoa_r+0xb4e>
 800b4c6:	f10a 0308 	add.w	r3, sl, #8
 800b4ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b4cc:	6013      	str	r3, [r2, #0]
 800b4ce:	4650      	mov	r0, sl
 800b4d0:	b017      	add	sp, #92	@ 0x5c
 800b4d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4d6:	9b07      	ldr	r3, [sp, #28]
 800b4d8:	2b01      	cmp	r3, #1
 800b4da:	f77f ae2e 	ble.w	800b13a <_dtoa_r+0x7ba>
 800b4de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b4e0:	9308      	str	r3, [sp, #32]
 800b4e2:	2001      	movs	r0, #1
 800b4e4:	e64d      	b.n	800b182 <_dtoa_r+0x802>
 800b4e6:	f1bb 0f00 	cmp.w	fp, #0
 800b4ea:	f77f aed9 	ble.w	800b2a0 <_dtoa_r+0x920>
 800b4ee:	4656      	mov	r6, sl
 800b4f0:	9802      	ldr	r0, [sp, #8]
 800b4f2:	4621      	mov	r1, r4
 800b4f4:	f7ff f9bb 	bl	800a86e <quorem>
 800b4f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b4fc:	f806 3b01 	strb.w	r3, [r6], #1
 800b500:	eba6 020a 	sub.w	r2, r6, sl
 800b504:	4593      	cmp	fp, r2
 800b506:	ddb4      	ble.n	800b472 <_dtoa_r+0xaf2>
 800b508:	9902      	ldr	r1, [sp, #8]
 800b50a:	2300      	movs	r3, #0
 800b50c:	220a      	movs	r2, #10
 800b50e:	4648      	mov	r0, r9
 800b510:	f000 f8b2 	bl	800b678 <__multadd>
 800b514:	9002      	str	r0, [sp, #8]
 800b516:	e7eb      	b.n	800b4f0 <_dtoa_r+0xb70>
 800b518:	0800c9ec 	.word	0x0800c9ec
 800b51c:	0800c970 	.word	0x0800c970

0800b520 <_free_r>:
 800b520:	b538      	push	{r3, r4, r5, lr}
 800b522:	4605      	mov	r5, r0
 800b524:	2900      	cmp	r1, #0
 800b526:	d041      	beq.n	800b5ac <_free_r+0x8c>
 800b528:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b52c:	1f0c      	subs	r4, r1, #4
 800b52e:	2b00      	cmp	r3, #0
 800b530:	bfb8      	it	lt
 800b532:	18e4      	addlt	r4, r4, r3
 800b534:	f7fe fb82 	bl	8009c3c <__malloc_lock>
 800b538:	4a1d      	ldr	r2, [pc, #116]	@ (800b5b0 <_free_r+0x90>)
 800b53a:	6813      	ldr	r3, [r2, #0]
 800b53c:	b933      	cbnz	r3, 800b54c <_free_r+0x2c>
 800b53e:	6063      	str	r3, [r4, #4]
 800b540:	6014      	str	r4, [r2, #0]
 800b542:	4628      	mov	r0, r5
 800b544:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b548:	f7fe bb7e 	b.w	8009c48 <__malloc_unlock>
 800b54c:	42a3      	cmp	r3, r4
 800b54e:	d908      	bls.n	800b562 <_free_r+0x42>
 800b550:	6820      	ldr	r0, [r4, #0]
 800b552:	1821      	adds	r1, r4, r0
 800b554:	428b      	cmp	r3, r1
 800b556:	bf01      	itttt	eq
 800b558:	6819      	ldreq	r1, [r3, #0]
 800b55a:	685b      	ldreq	r3, [r3, #4]
 800b55c:	1809      	addeq	r1, r1, r0
 800b55e:	6021      	streq	r1, [r4, #0]
 800b560:	e7ed      	b.n	800b53e <_free_r+0x1e>
 800b562:	461a      	mov	r2, r3
 800b564:	685b      	ldr	r3, [r3, #4]
 800b566:	b10b      	cbz	r3, 800b56c <_free_r+0x4c>
 800b568:	42a3      	cmp	r3, r4
 800b56a:	d9fa      	bls.n	800b562 <_free_r+0x42>
 800b56c:	6811      	ldr	r1, [r2, #0]
 800b56e:	1850      	adds	r0, r2, r1
 800b570:	42a0      	cmp	r0, r4
 800b572:	d10b      	bne.n	800b58c <_free_r+0x6c>
 800b574:	6820      	ldr	r0, [r4, #0]
 800b576:	4401      	add	r1, r0
 800b578:	1850      	adds	r0, r2, r1
 800b57a:	4283      	cmp	r3, r0
 800b57c:	6011      	str	r1, [r2, #0]
 800b57e:	d1e0      	bne.n	800b542 <_free_r+0x22>
 800b580:	6818      	ldr	r0, [r3, #0]
 800b582:	685b      	ldr	r3, [r3, #4]
 800b584:	6053      	str	r3, [r2, #4]
 800b586:	4408      	add	r0, r1
 800b588:	6010      	str	r0, [r2, #0]
 800b58a:	e7da      	b.n	800b542 <_free_r+0x22>
 800b58c:	d902      	bls.n	800b594 <_free_r+0x74>
 800b58e:	230c      	movs	r3, #12
 800b590:	602b      	str	r3, [r5, #0]
 800b592:	e7d6      	b.n	800b542 <_free_r+0x22>
 800b594:	6820      	ldr	r0, [r4, #0]
 800b596:	1821      	adds	r1, r4, r0
 800b598:	428b      	cmp	r3, r1
 800b59a:	bf04      	itt	eq
 800b59c:	6819      	ldreq	r1, [r3, #0]
 800b59e:	685b      	ldreq	r3, [r3, #4]
 800b5a0:	6063      	str	r3, [r4, #4]
 800b5a2:	bf04      	itt	eq
 800b5a4:	1809      	addeq	r1, r1, r0
 800b5a6:	6021      	streq	r1, [r4, #0]
 800b5a8:	6054      	str	r4, [r2, #4]
 800b5aa:	e7ca      	b.n	800b542 <_free_r+0x22>
 800b5ac:	bd38      	pop	{r3, r4, r5, pc}
 800b5ae:	bf00      	nop
 800b5b0:	20000ba4 	.word	0x20000ba4

0800b5b4 <_Balloc>:
 800b5b4:	b570      	push	{r4, r5, r6, lr}
 800b5b6:	69c6      	ldr	r6, [r0, #28]
 800b5b8:	4604      	mov	r4, r0
 800b5ba:	460d      	mov	r5, r1
 800b5bc:	b976      	cbnz	r6, 800b5dc <_Balloc+0x28>
 800b5be:	2010      	movs	r0, #16
 800b5c0:	f7fe fa8a 	bl	8009ad8 <malloc>
 800b5c4:	4602      	mov	r2, r0
 800b5c6:	61e0      	str	r0, [r4, #28]
 800b5c8:	b920      	cbnz	r0, 800b5d4 <_Balloc+0x20>
 800b5ca:	4b18      	ldr	r3, [pc, #96]	@ (800b62c <_Balloc+0x78>)
 800b5cc:	4818      	ldr	r0, [pc, #96]	@ (800b630 <_Balloc+0x7c>)
 800b5ce:	216b      	movs	r1, #107	@ 0x6b
 800b5d0:	f000 fd96 	bl	800c100 <__assert_func>
 800b5d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5d8:	6006      	str	r6, [r0, #0]
 800b5da:	60c6      	str	r6, [r0, #12]
 800b5dc:	69e6      	ldr	r6, [r4, #28]
 800b5de:	68f3      	ldr	r3, [r6, #12]
 800b5e0:	b183      	cbz	r3, 800b604 <_Balloc+0x50>
 800b5e2:	69e3      	ldr	r3, [r4, #28]
 800b5e4:	68db      	ldr	r3, [r3, #12]
 800b5e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b5ea:	b9b8      	cbnz	r0, 800b61c <_Balloc+0x68>
 800b5ec:	2101      	movs	r1, #1
 800b5ee:	fa01 f605 	lsl.w	r6, r1, r5
 800b5f2:	1d72      	adds	r2, r6, #5
 800b5f4:	0092      	lsls	r2, r2, #2
 800b5f6:	4620      	mov	r0, r4
 800b5f8:	f000 fda0 	bl	800c13c <_calloc_r>
 800b5fc:	b160      	cbz	r0, 800b618 <_Balloc+0x64>
 800b5fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b602:	e00e      	b.n	800b622 <_Balloc+0x6e>
 800b604:	2221      	movs	r2, #33	@ 0x21
 800b606:	2104      	movs	r1, #4
 800b608:	4620      	mov	r0, r4
 800b60a:	f000 fd97 	bl	800c13c <_calloc_r>
 800b60e:	69e3      	ldr	r3, [r4, #28]
 800b610:	60f0      	str	r0, [r6, #12]
 800b612:	68db      	ldr	r3, [r3, #12]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d1e4      	bne.n	800b5e2 <_Balloc+0x2e>
 800b618:	2000      	movs	r0, #0
 800b61a:	bd70      	pop	{r4, r5, r6, pc}
 800b61c:	6802      	ldr	r2, [r0, #0]
 800b61e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b622:	2300      	movs	r3, #0
 800b624:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b628:	e7f7      	b.n	800b61a <_Balloc+0x66>
 800b62a:	bf00      	nop
 800b62c:	0800c97d 	.word	0x0800c97d
 800b630:	0800c9fd 	.word	0x0800c9fd

0800b634 <_Bfree>:
 800b634:	b570      	push	{r4, r5, r6, lr}
 800b636:	69c6      	ldr	r6, [r0, #28]
 800b638:	4605      	mov	r5, r0
 800b63a:	460c      	mov	r4, r1
 800b63c:	b976      	cbnz	r6, 800b65c <_Bfree+0x28>
 800b63e:	2010      	movs	r0, #16
 800b640:	f7fe fa4a 	bl	8009ad8 <malloc>
 800b644:	4602      	mov	r2, r0
 800b646:	61e8      	str	r0, [r5, #28]
 800b648:	b920      	cbnz	r0, 800b654 <_Bfree+0x20>
 800b64a:	4b09      	ldr	r3, [pc, #36]	@ (800b670 <_Bfree+0x3c>)
 800b64c:	4809      	ldr	r0, [pc, #36]	@ (800b674 <_Bfree+0x40>)
 800b64e:	218f      	movs	r1, #143	@ 0x8f
 800b650:	f000 fd56 	bl	800c100 <__assert_func>
 800b654:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b658:	6006      	str	r6, [r0, #0]
 800b65a:	60c6      	str	r6, [r0, #12]
 800b65c:	b13c      	cbz	r4, 800b66e <_Bfree+0x3a>
 800b65e:	69eb      	ldr	r3, [r5, #28]
 800b660:	6862      	ldr	r2, [r4, #4]
 800b662:	68db      	ldr	r3, [r3, #12]
 800b664:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b668:	6021      	str	r1, [r4, #0]
 800b66a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b66e:	bd70      	pop	{r4, r5, r6, pc}
 800b670:	0800c97d 	.word	0x0800c97d
 800b674:	0800c9fd 	.word	0x0800c9fd

0800b678 <__multadd>:
 800b678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b67c:	690d      	ldr	r5, [r1, #16]
 800b67e:	4607      	mov	r7, r0
 800b680:	460c      	mov	r4, r1
 800b682:	461e      	mov	r6, r3
 800b684:	f101 0c14 	add.w	ip, r1, #20
 800b688:	2000      	movs	r0, #0
 800b68a:	f8dc 3000 	ldr.w	r3, [ip]
 800b68e:	b299      	uxth	r1, r3
 800b690:	fb02 6101 	mla	r1, r2, r1, r6
 800b694:	0c1e      	lsrs	r6, r3, #16
 800b696:	0c0b      	lsrs	r3, r1, #16
 800b698:	fb02 3306 	mla	r3, r2, r6, r3
 800b69c:	b289      	uxth	r1, r1
 800b69e:	3001      	adds	r0, #1
 800b6a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b6a4:	4285      	cmp	r5, r0
 800b6a6:	f84c 1b04 	str.w	r1, [ip], #4
 800b6aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b6ae:	dcec      	bgt.n	800b68a <__multadd+0x12>
 800b6b0:	b30e      	cbz	r6, 800b6f6 <__multadd+0x7e>
 800b6b2:	68a3      	ldr	r3, [r4, #8]
 800b6b4:	42ab      	cmp	r3, r5
 800b6b6:	dc19      	bgt.n	800b6ec <__multadd+0x74>
 800b6b8:	6861      	ldr	r1, [r4, #4]
 800b6ba:	4638      	mov	r0, r7
 800b6bc:	3101      	adds	r1, #1
 800b6be:	f7ff ff79 	bl	800b5b4 <_Balloc>
 800b6c2:	4680      	mov	r8, r0
 800b6c4:	b928      	cbnz	r0, 800b6d2 <__multadd+0x5a>
 800b6c6:	4602      	mov	r2, r0
 800b6c8:	4b0c      	ldr	r3, [pc, #48]	@ (800b6fc <__multadd+0x84>)
 800b6ca:	480d      	ldr	r0, [pc, #52]	@ (800b700 <__multadd+0x88>)
 800b6cc:	21ba      	movs	r1, #186	@ 0xba
 800b6ce:	f000 fd17 	bl	800c100 <__assert_func>
 800b6d2:	6922      	ldr	r2, [r4, #16]
 800b6d4:	3202      	adds	r2, #2
 800b6d6:	f104 010c 	add.w	r1, r4, #12
 800b6da:	0092      	lsls	r2, r2, #2
 800b6dc:	300c      	adds	r0, #12
 800b6de:	f000 fd01 	bl	800c0e4 <memcpy>
 800b6e2:	4621      	mov	r1, r4
 800b6e4:	4638      	mov	r0, r7
 800b6e6:	f7ff ffa5 	bl	800b634 <_Bfree>
 800b6ea:	4644      	mov	r4, r8
 800b6ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b6f0:	3501      	adds	r5, #1
 800b6f2:	615e      	str	r6, [r3, #20]
 800b6f4:	6125      	str	r5, [r4, #16]
 800b6f6:	4620      	mov	r0, r4
 800b6f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6fc:	0800c9ec 	.word	0x0800c9ec
 800b700:	0800c9fd 	.word	0x0800c9fd

0800b704 <__hi0bits>:
 800b704:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b708:	4603      	mov	r3, r0
 800b70a:	bf36      	itet	cc
 800b70c:	0403      	lslcc	r3, r0, #16
 800b70e:	2000      	movcs	r0, #0
 800b710:	2010      	movcc	r0, #16
 800b712:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b716:	bf3c      	itt	cc
 800b718:	021b      	lslcc	r3, r3, #8
 800b71a:	3008      	addcc	r0, #8
 800b71c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b720:	bf3c      	itt	cc
 800b722:	011b      	lslcc	r3, r3, #4
 800b724:	3004      	addcc	r0, #4
 800b726:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b72a:	bf3c      	itt	cc
 800b72c:	009b      	lslcc	r3, r3, #2
 800b72e:	3002      	addcc	r0, #2
 800b730:	2b00      	cmp	r3, #0
 800b732:	db05      	blt.n	800b740 <__hi0bits+0x3c>
 800b734:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b738:	f100 0001 	add.w	r0, r0, #1
 800b73c:	bf08      	it	eq
 800b73e:	2020      	moveq	r0, #32
 800b740:	4770      	bx	lr

0800b742 <__lo0bits>:
 800b742:	6803      	ldr	r3, [r0, #0]
 800b744:	4602      	mov	r2, r0
 800b746:	f013 0007 	ands.w	r0, r3, #7
 800b74a:	d00b      	beq.n	800b764 <__lo0bits+0x22>
 800b74c:	07d9      	lsls	r1, r3, #31
 800b74e:	d421      	bmi.n	800b794 <__lo0bits+0x52>
 800b750:	0798      	lsls	r0, r3, #30
 800b752:	bf49      	itett	mi
 800b754:	085b      	lsrmi	r3, r3, #1
 800b756:	089b      	lsrpl	r3, r3, #2
 800b758:	2001      	movmi	r0, #1
 800b75a:	6013      	strmi	r3, [r2, #0]
 800b75c:	bf5c      	itt	pl
 800b75e:	6013      	strpl	r3, [r2, #0]
 800b760:	2002      	movpl	r0, #2
 800b762:	4770      	bx	lr
 800b764:	b299      	uxth	r1, r3
 800b766:	b909      	cbnz	r1, 800b76c <__lo0bits+0x2a>
 800b768:	0c1b      	lsrs	r3, r3, #16
 800b76a:	2010      	movs	r0, #16
 800b76c:	b2d9      	uxtb	r1, r3
 800b76e:	b909      	cbnz	r1, 800b774 <__lo0bits+0x32>
 800b770:	3008      	adds	r0, #8
 800b772:	0a1b      	lsrs	r3, r3, #8
 800b774:	0719      	lsls	r1, r3, #28
 800b776:	bf04      	itt	eq
 800b778:	091b      	lsreq	r3, r3, #4
 800b77a:	3004      	addeq	r0, #4
 800b77c:	0799      	lsls	r1, r3, #30
 800b77e:	bf04      	itt	eq
 800b780:	089b      	lsreq	r3, r3, #2
 800b782:	3002      	addeq	r0, #2
 800b784:	07d9      	lsls	r1, r3, #31
 800b786:	d403      	bmi.n	800b790 <__lo0bits+0x4e>
 800b788:	085b      	lsrs	r3, r3, #1
 800b78a:	f100 0001 	add.w	r0, r0, #1
 800b78e:	d003      	beq.n	800b798 <__lo0bits+0x56>
 800b790:	6013      	str	r3, [r2, #0]
 800b792:	4770      	bx	lr
 800b794:	2000      	movs	r0, #0
 800b796:	4770      	bx	lr
 800b798:	2020      	movs	r0, #32
 800b79a:	4770      	bx	lr

0800b79c <__i2b>:
 800b79c:	b510      	push	{r4, lr}
 800b79e:	460c      	mov	r4, r1
 800b7a0:	2101      	movs	r1, #1
 800b7a2:	f7ff ff07 	bl	800b5b4 <_Balloc>
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	b928      	cbnz	r0, 800b7b6 <__i2b+0x1a>
 800b7aa:	4b05      	ldr	r3, [pc, #20]	@ (800b7c0 <__i2b+0x24>)
 800b7ac:	4805      	ldr	r0, [pc, #20]	@ (800b7c4 <__i2b+0x28>)
 800b7ae:	f240 1145 	movw	r1, #325	@ 0x145
 800b7b2:	f000 fca5 	bl	800c100 <__assert_func>
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	6144      	str	r4, [r0, #20]
 800b7ba:	6103      	str	r3, [r0, #16]
 800b7bc:	bd10      	pop	{r4, pc}
 800b7be:	bf00      	nop
 800b7c0:	0800c9ec 	.word	0x0800c9ec
 800b7c4:	0800c9fd 	.word	0x0800c9fd

0800b7c8 <__multiply>:
 800b7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7cc:	4617      	mov	r7, r2
 800b7ce:	690a      	ldr	r2, [r1, #16]
 800b7d0:	693b      	ldr	r3, [r7, #16]
 800b7d2:	429a      	cmp	r2, r3
 800b7d4:	bfa8      	it	ge
 800b7d6:	463b      	movge	r3, r7
 800b7d8:	4689      	mov	r9, r1
 800b7da:	bfa4      	itt	ge
 800b7dc:	460f      	movge	r7, r1
 800b7de:	4699      	movge	r9, r3
 800b7e0:	693d      	ldr	r5, [r7, #16]
 800b7e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	6879      	ldr	r1, [r7, #4]
 800b7ea:	eb05 060a 	add.w	r6, r5, sl
 800b7ee:	42b3      	cmp	r3, r6
 800b7f0:	b085      	sub	sp, #20
 800b7f2:	bfb8      	it	lt
 800b7f4:	3101      	addlt	r1, #1
 800b7f6:	f7ff fedd 	bl	800b5b4 <_Balloc>
 800b7fa:	b930      	cbnz	r0, 800b80a <__multiply+0x42>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	4b41      	ldr	r3, [pc, #260]	@ (800b904 <__multiply+0x13c>)
 800b800:	4841      	ldr	r0, [pc, #260]	@ (800b908 <__multiply+0x140>)
 800b802:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b806:	f000 fc7b 	bl	800c100 <__assert_func>
 800b80a:	f100 0414 	add.w	r4, r0, #20
 800b80e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b812:	4623      	mov	r3, r4
 800b814:	2200      	movs	r2, #0
 800b816:	4573      	cmp	r3, lr
 800b818:	d320      	bcc.n	800b85c <__multiply+0x94>
 800b81a:	f107 0814 	add.w	r8, r7, #20
 800b81e:	f109 0114 	add.w	r1, r9, #20
 800b822:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b826:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b82a:	9302      	str	r3, [sp, #8]
 800b82c:	1beb      	subs	r3, r5, r7
 800b82e:	3b15      	subs	r3, #21
 800b830:	f023 0303 	bic.w	r3, r3, #3
 800b834:	3304      	adds	r3, #4
 800b836:	3715      	adds	r7, #21
 800b838:	42bd      	cmp	r5, r7
 800b83a:	bf38      	it	cc
 800b83c:	2304      	movcc	r3, #4
 800b83e:	9301      	str	r3, [sp, #4]
 800b840:	9b02      	ldr	r3, [sp, #8]
 800b842:	9103      	str	r1, [sp, #12]
 800b844:	428b      	cmp	r3, r1
 800b846:	d80c      	bhi.n	800b862 <__multiply+0x9a>
 800b848:	2e00      	cmp	r6, #0
 800b84a:	dd03      	ble.n	800b854 <__multiply+0x8c>
 800b84c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b850:	2b00      	cmp	r3, #0
 800b852:	d055      	beq.n	800b900 <__multiply+0x138>
 800b854:	6106      	str	r6, [r0, #16]
 800b856:	b005      	add	sp, #20
 800b858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b85c:	f843 2b04 	str.w	r2, [r3], #4
 800b860:	e7d9      	b.n	800b816 <__multiply+0x4e>
 800b862:	f8b1 a000 	ldrh.w	sl, [r1]
 800b866:	f1ba 0f00 	cmp.w	sl, #0
 800b86a:	d01f      	beq.n	800b8ac <__multiply+0xe4>
 800b86c:	46c4      	mov	ip, r8
 800b86e:	46a1      	mov	r9, r4
 800b870:	2700      	movs	r7, #0
 800b872:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b876:	f8d9 3000 	ldr.w	r3, [r9]
 800b87a:	fa1f fb82 	uxth.w	fp, r2
 800b87e:	b29b      	uxth	r3, r3
 800b880:	fb0a 330b 	mla	r3, sl, fp, r3
 800b884:	443b      	add	r3, r7
 800b886:	f8d9 7000 	ldr.w	r7, [r9]
 800b88a:	0c12      	lsrs	r2, r2, #16
 800b88c:	0c3f      	lsrs	r7, r7, #16
 800b88e:	fb0a 7202 	mla	r2, sl, r2, r7
 800b892:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b896:	b29b      	uxth	r3, r3
 800b898:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b89c:	4565      	cmp	r5, ip
 800b89e:	f849 3b04 	str.w	r3, [r9], #4
 800b8a2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b8a6:	d8e4      	bhi.n	800b872 <__multiply+0xaa>
 800b8a8:	9b01      	ldr	r3, [sp, #4]
 800b8aa:	50e7      	str	r7, [r4, r3]
 800b8ac:	9b03      	ldr	r3, [sp, #12]
 800b8ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b8b2:	3104      	adds	r1, #4
 800b8b4:	f1b9 0f00 	cmp.w	r9, #0
 800b8b8:	d020      	beq.n	800b8fc <__multiply+0x134>
 800b8ba:	6823      	ldr	r3, [r4, #0]
 800b8bc:	4647      	mov	r7, r8
 800b8be:	46a4      	mov	ip, r4
 800b8c0:	f04f 0a00 	mov.w	sl, #0
 800b8c4:	f8b7 b000 	ldrh.w	fp, [r7]
 800b8c8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b8cc:	fb09 220b 	mla	r2, r9, fp, r2
 800b8d0:	4452      	add	r2, sl
 800b8d2:	b29b      	uxth	r3, r3
 800b8d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8d8:	f84c 3b04 	str.w	r3, [ip], #4
 800b8dc:	f857 3b04 	ldr.w	r3, [r7], #4
 800b8e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b8e4:	f8bc 3000 	ldrh.w	r3, [ip]
 800b8e8:	fb09 330a 	mla	r3, r9, sl, r3
 800b8ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b8f0:	42bd      	cmp	r5, r7
 800b8f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b8f6:	d8e5      	bhi.n	800b8c4 <__multiply+0xfc>
 800b8f8:	9a01      	ldr	r2, [sp, #4]
 800b8fa:	50a3      	str	r3, [r4, r2]
 800b8fc:	3404      	adds	r4, #4
 800b8fe:	e79f      	b.n	800b840 <__multiply+0x78>
 800b900:	3e01      	subs	r6, #1
 800b902:	e7a1      	b.n	800b848 <__multiply+0x80>
 800b904:	0800c9ec 	.word	0x0800c9ec
 800b908:	0800c9fd 	.word	0x0800c9fd

0800b90c <__pow5mult>:
 800b90c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b910:	4615      	mov	r5, r2
 800b912:	f012 0203 	ands.w	r2, r2, #3
 800b916:	4607      	mov	r7, r0
 800b918:	460e      	mov	r6, r1
 800b91a:	d007      	beq.n	800b92c <__pow5mult+0x20>
 800b91c:	4c25      	ldr	r4, [pc, #148]	@ (800b9b4 <__pow5mult+0xa8>)
 800b91e:	3a01      	subs	r2, #1
 800b920:	2300      	movs	r3, #0
 800b922:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b926:	f7ff fea7 	bl	800b678 <__multadd>
 800b92a:	4606      	mov	r6, r0
 800b92c:	10ad      	asrs	r5, r5, #2
 800b92e:	d03d      	beq.n	800b9ac <__pow5mult+0xa0>
 800b930:	69fc      	ldr	r4, [r7, #28]
 800b932:	b97c      	cbnz	r4, 800b954 <__pow5mult+0x48>
 800b934:	2010      	movs	r0, #16
 800b936:	f7fe f8cf 	bl	8009ad8 <malloc>
 800b93a:	4602      	mov	r2, r0
 800b93c:	61f8      	str	r0, [r7, #28]
 800b93e:	b928      	cbnz	r0, 800b94c <__pow5mult+0x40>
 800b940:	4b1d      	ldr	r3, [pc, #116]	@ (800b9b8 <__pow5mult+0xac>)
 800b942:	481e      	ldr	r0, [pc, #120]	@ (800b9bc <__pow5mult+0xb0>)
 800b944:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b948:	f000 fbda 	bl	800c100 <__assert_func>
 800b94c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b950:	6004      	str	r4, [r0, #0]
 800b952:	60c4      	str	r4, [r0, #12]
 800b954:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b958:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b95c:	b94c      	cbnz	r4, 800b972 <__pow5mult+0x66>
 800b95e:	f240 2171 	movw	r1, #625	@ 0x271
 800b962:	4638      	mov	r0, r7
 800b964:	f7ff ff1a 	bl	800b79c <__i2b>
 800b968:	2300      	movs	r3, #0
 800b96a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b96e:	4604      	mov	r4, r0
 800b970:	6003      	str	r3, [r0, #0]
 800b972:	f04f 0900 	mov.w	r9, #0
 800b976:	07eb      	lsls	r3, r5, #31
 800b978:	d50a      	bpl.n	800b990 <__pow5mult+0x84>
 800b97a:	4631      	mov	r1, r6
 800b97c:	4622      	mov	r2, r4
 800b97e:	4638      	mov	r0, r7
 800b980:	f7ff ff22 	bl	800b7c8 <__multiply>
 800b984:	4631      	mov	r1, r6
 800b986:	4680      	mov	r8, r0
 800b988:	4638      	mov	r0, r7
 800b98a:	f7ff fe53 	bl	800b634 <_Bfree>
 800b98e:	4646      	mov	r6, r8
 800b990:	106d      	asrs	r5, r5, #1
 800b992:	d00b      	beq.n	800b9ac <__pow5mult+0xa0>
 800b994:	6820      	ldr	r0, [r4, #0]
 800b996:	b938      	cbnz	r0, 800b9a8 <__pow5mult+0x9c>
 800b998:	4622      	mov	r2, r4
 800b99a:	4621      	mov	r1, r4
 800b99c:	4638      	mov	r0, r7
 800b99e:	f7ff ff13 	bl	800b7c8 <__multiply>
 800b9a2:	6020      	str	r0, [r4, #0]
 800b9a4:	f8c0 9000 	str.w	r9, [r0]
 800b9a8:	4604      	mov	r4, r0
 800b9aa:	e7e4      	b.n	800b976 <__pow5mult+0x6a>
 800b9ac:	4630      	mov	r0, r6
 800b9ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9b2:	bf00      	nop
 800b9b4:	0800cab0 	.word	0x0800cab0
 800b9b8:	0800c97d 	.word	0x0800c97d
 800b9bc:	0800c9fd 	.word	0x0800c9fd

0800b9c0 <__lshift>:
 800b9c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9c4:	460c      	mov	r4, r1
 800b9c6:	6849      	ldr	r1, [r1, #4]
 800b9c8:	6923      	ldr	r3, [r4, #16]
 800b9ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b9ce:	68a3      	ldr	r3, [r4, #8]
 800b9d0:	4607      	mov	r7, r0
 800b9d2:	4691      	mov	r9, r2
 800b9d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b9d8:	f108 0601 	add.w	r6, r8, #1
 800b9dc:	42b3      	cmp	r3, r6
 800b9de:	db0b      	blt.n	800b9f8 <__lshift+0x38>
 800b9e0:	4638      	mov	r0, r7
 800b9e2:	f7ff fde7 	bl	800b5b4 <_Balloc>
 800b9e6:	4605      	mov	r5, r0
 800b9e8:	b948      	cbnz	r0, 800b9fe <__lshift+0x3e>
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	4b28      	ldr	r3, [pc, #160]	@ (800ba90 <__lshift+0xd0>)
 800b9ee:	4829      	ldr	r0, [pc, #164]	@ (800ba94 <__lshift+0xd4>)
 800b9f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b9f4:	f000 fb84 	bl	800c100 <__assert_func>
 800b9f8:	3101      	adds	r1, #1
 800b9fa:	005b      	lsls	r3, r3, #1
 800b9fc:	e7ee      	b.n	800b9dc <__lshift+0x1c>
 800b9fe:	2300      	movs	r3, #0
 800ba00:	f100 0114 	add.w	r1, r0, #20
 800ba04:	f100 0210 	add.w	r2, r0, #16
 800ba08:	4618      	mov	r0, r3
 800ba0a:	4553      	cmp	r3, sl
 800ba0c:	db33      	blt.n	800ba76 <__lshift+0xb6>
 800ba0e:	6920      	ldr	r0, [r4, #16]
 800ba10:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba14:	f104 0314 	add.w	r3, r4, #20
 800ba18:	f019 091f 	ands.w	r9, r9, #31
 800ba1c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba20:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ba24:	d02b      	beq.n	800ba7e <__lshift+0xbe>
 800ba26:	f1c9 0e20 	rsb	lr, r9, #32
 800ba2a:	468a      	mov	sl, r1
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	6818      	ldr	r0, [r3, #0]
 800ba30:	fa00 f009 	lsl.w	r0, r0, r9
 800ba34:	4310      	orrs	r0, r2
 800ba36:	f84a 0b04 	str.w	r0, [sl], #4
 800ba3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba3e:	459c      	cmp	ip, r3
 800ba40:	fa22 f20e 	lsr.w	r2, r2, lr
 800ba44:	d8f3      	bhi.n	800ba2e <__lshift+0x6e>
 800ba46:	ebac 0304 	sub.w	r3, ip, r4
 800ba4a:	3b15      	subs	r3, #21
 800ba4c:	f023 0303 	bic.w	r3, r3, #3
 800ba50:	3304      	adds	r3, #4
 800ba52:	f104 0015 	add.w	r0, r4, #21
 800ba56:	4560      	cmp	r0, ip
 800ba58:	bf88      	it	hi
 800ba5a:	2304      	movhi	r3, #4
 800ba5c:	50ca      	str	r2, [r1, r3]
 800ba5e:	b10a      	cbz	r2, 800ba64 <__lshift+0xa4>
 800ba60:	f108 0602 	add.w	r6, r8, #2
 800ba64:	3e01      	subs	r6, #1
 800ba66:	4638      	mov	r0, r7
 800ba68:	612e      	str	r6, [r5, #16]
 800ba6a:	4621      	mov	r1, r4
 800ba6c:	f7ff fde2 	bl	800b634 <_Bfree>
 800ba70:	4628      	mov	r0, r5
 800ba72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba76:	f842 0f04 	str.w	r0, [r2, #4]!
 800ba7a:	3301      	adds	r3, #1
 800ba7c:	e7c5      	b.n	800ba0a <__lshift+0x4a>
 800ba7e:	3904      	subs	r1, #4
 800ba80:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba84:	f841 2f04 	str.w	r2, [r1, #4]!
 800ba88:	459c      	cmp	ip, r3
 800ba8a:	d8f9      	bhi.n	800ba80 <__lshift+0xc0>
 800ba8c:	e7ea      	b.n	800ba64 <__lshift+0xa4>
 800ba8e:	bf00      	nop
 800ba90:	0800c9ec 	.word	0x0800c9ec
 800ba94:	0800c9fd 	.word	0x0800c9fd

0800ba98 <__mcmp>:
 800ba98:	690a      	ldr	r2, [r1, #16]
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	6900      	ldr	r0, [r0, #16]
 800ba9e:	1a80      	subs	r0, r0, r2
 800baa0:	b530      	push	{r4, r5, lr}
 800baa2:	d10e      	bne.n	800bac2 <__mcmp+0x2a>
 800baa4:	3314      	adds	r3, #20
 800baa6:	3114      	adds	r1, #20
 800baa8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800baac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bab0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bab4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bab8:	4295      	cmp	r5, r2
 800baba:	d003      	beq.n	800bac4 <__mcmp+0x2c>
 800babc:	d205      	bcs.n	800baca <__mcmp+0x32>
 800babe:	f04f 30ff 	mov.w	r0, #4294967295
 800bac2:	bd30      	pop	{r4, r5, pc}
 800bac4:	42a3      	cmp	r3, r4
 800bac6:	d3f3      	bcc.n	800bab0 <__mcmp+0x18>
 800bac8:	e7fb      	b.n	800bac2 <__mcmp+0x2a>
 800baca:	2001      	movs	r0, #1
 800bacc:	e7f9      	b.n	800bac2 <__mcmp+0x2a>
	...

0800bad0 <__mdiff>:
 800bad0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bad4:	4689      	mov	r9, r1
 800bad6:	4606      	mov	r6, r0
 800bad8:	4611      	mov	r1, r2
 800bada:	4648      	mov	r0, r9
 800badc:	4614      	mov	r4, r2
 800bade:	f7ff ffdb 	bl	800ba98 <__mcmp>
 800bae2:	1e05      	subs	r5, r0, #0
 800bae4:	d112      	bne.n	800bb0c <__mdiff+0x3c>
 800bae6:	4629      	mov	r1, r5
 800bae8:	4630      	mov	r0, r6
 800baea:	f7ff fd63 	bl	800b5b4 <_Balloc>
 800baee:	4602      	mov	r2, r0
 800baf0:	b928      	cbnz	r0, 800bafe <__mdiff+0x2e>
 800baf2:	4b3f      	ldr	r3, [pc, #252]	@ (800bbf0 <__mdiff+0x120>)
 800baf4:	f240 2137 	movw	r1, #567	@ 0x237
 800baf8:	483e      	ldr	r0, [pc, #248]	@ (800bbf4 <__mdiff+0x124>)
 800bafa:	f000 fb01 	bl	800c100 <__assert_func>
 800bafe:	2301      	movs	r3, #1
 800bb00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb04:	4610      	mov	r0, r2
 800bb06:	b003      	add	sp, #12
 800bb08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb0c:	bfbc      	itt	lt
 800bb0e:	464b      	movlt	r3, r9
 800bb10:	46a1      	movlt	r9, r4
 800bb12:	4630      	mov	r0, r6
 800bb14:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bb18:	bfba      	itte	lt
 800bb1a:	461c      	movlt	r4, r3
 800bb1c:	2501      	movlt	r5, #1
 800bb1e:	2500      	movge	r5, #0
 800bb20:	f7ff fd48 	bl	800b5b4 <_Balloc>
 800bb24:	4602      	mov	r2, r0
 800bb26:	b918      	cbnz	r0, 800bb30 <__mdiff+0x60>
 800bb28:	4b31      	ldr	r3, [pc, #196]	@ (800bbf0 <__mdiff+0x120>)
 800bb2a:	f240 2145 	movw	r1, #581	@ 0x245
 800bb2e:	e7e3      	b.n	800baf8 <__mdiff+0x28>
 800bb30:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bb34:	6926      	ldr	r6, [r4, #16]
 800bb36:	60c5      	str	r5, [r0, #12]
 800bb38:	f109 0310 	add.w	r3, r9, #16
 800bb3c:	f109 0514 	add.w	r5, r9, #20
 800bb40:	f104 0e14 	add.w	lr, r4, #20
 800bb44:	f100 0b14 	add.w	fp, r0, #20
 800bb48:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bb4c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bb50:	9301      	str	r3, [sp, #4]
 800bb52:	46d9      	mov	r9, fp
 800bb54:	f04f 0c00 	mov.w	ip, #0
 800bb58:	9b01      	ldr	r3, [sp, #4]
 800bb5a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bb5e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bb62:	9301      	str	r3, [sp, #4]
 800bb64:	fa1f f38a 	uxth.w	r3, sl
 800bb68:	4619      	mov	r1, r3
 800bb6a:	b283      	uxth	r3, r0
 800bb6c:	1acb      	subs	r3, r1, r3
 800bb6e:	0c00      	lsrs	r0, r0, #16
 800bb70:	4463      	add	r3, ip
 800bb72:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bb76:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bb7a:	b29b      	uxth	r3, r3
 800bb7c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bb80:	4576      	cmp	r6, lr
 800bb82:	f849 3b04 	str.w	r3, [r9], #4
 800bb86:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bb8a:	d8e5      	bhi.n	800bb58 <__mdiff+0x88>
 800bb8c:	1b33      	subs	r3, r6, r4
 800bb8e:	3b15      	subs	r3, #21
 800bb90:	f023 0303 	bic.w	r3, r3, #3
 800bb94:	3415      	adds	r4, #21
 800bb96:	3304      	adds	r3, #4
 800bb98:	42a6      	cmp	r6, r4
 800bb9a:	bf38      	it	cc
 800bb9c:	2304      	movcc	r3, #4
 800bb9e:	441d      	add	r5, r3
 800bba0:	445b      	add	r3, fp
 800bba2:	461e      	mov	r6, r3
 800bba4:	462c      	mov	r4, r5
 800bba6:	4544      	cmp	r4, r8
 800bba8:	d30e      	bcc.n	800bbc8 <__mdiff+0xf8>
 800bbaa:	f108 0103 	add.w	r1, r8, #3
 800bbae:	1b49      	subs	r1, r1, r5
 800bbb0:	f021 0103 	bic.w	r1, r1, #3
 800bbb4:	3d03      	subs	r5, #3
 800bbb6:	45a8      	cmp	r8, r5
 800bbb8:	bf38      	it	cc
 800bbba:	2100      	movcc	r1, #0
 800bbbc:	440b      	add	r3, r1
 800bbbe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bbc2:	b191      	cbz	r1, 800bbea <__mdiff+0x11a>
 800bbc4:	6117      	str	r7, [r2, #16]
 800bbc6:	e79d      	b.n	800bb04 <__mdiff+0x34>
 800bbc8:	f854 1b04 	ldr.w	r1, [r4], #4
 800bbcc:	46e6      	mov	lr, ip
 800bbce:	0c08      	lsrs	r0, r1, #16
 800bbd0:	fa1c fc81 	uxtah	ip, ip, r1
 800bbd4:	4471      	add	r1, lr
 800bbd6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bbda:	b289      	uxth	r1, r1
 800bbdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bbe0:	f846 1b04 	str.w	r1, [r6], #4
 800bbe4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bbe8:	e7dd      	b.n	800bba6 <__mdiff+0xd6>
 800bbea:	3f01      	subs	r7, #1
 800bbec:	e7e7      	b.n	800bbbe <__mdiff+0xee>
 800bbee:	bf00      	nop
 800bbf0:	0800c9ec 	.word	0x0800c9ec
 800bbf4:	0800c9fd 	.word	0x0800c9fd

0800bbf8 <__d2b>:
 800bbf8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bbfc:	460f      	mov	r7, r1
 800bbfe:	2101      	movs	r1, #1
 800bc00:	ec59 8b10 	vmov	r8, r9, d0
 800bc04:	4616      	mov	r6, r2
 800bc06:	f7ff fcd5 	bl	800b5b4 <_Balloc>
 800bc0a:	4604      	mov	r4, r0
 800bc0c:	b930      	cbnz	r0, 800bc1c <__d2b+0x24>
 800bc0e:	4602      	mov	r2, r0
 800bc10:	4b23      	ldr	r3, [pc, #140]	@ (800bca0 <__d2b+0xa8>)
 800bc12:	4824      	ldr	r0, [pc, #144]	@ (800bca4 <__d2b+0xac>)
 800bc14:	f240 310f 	movw	r1, #783	@ 0x30f
 800bc18:	f000 fa72 	bl	800c100 <__assert_func>
 800bc1c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bc20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bc24:	b10d      	cbz	r5, 800bc2a <__d2b+0x32>
 800bc26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bc2a:	9301      	str	r3, [sp, #4]
 800bc2c:	f1b8 0300 	subs.w	r3, r8, #0
 800bc30:	d023      	beq.n	800bc7a <__d2b+0x82>
 800bc32:	4668      	mov	r0, sp
 800bc34:	9300      	str	r3, [sp, #0]
 800bc36:	f7ff fd84 	bl	800b742 <__lo0bits>
 800bc3a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bc3e:	b1d0      	cbz	r0, 800bc76 <__d2b+0x7e>
 800bc40:	f1c0 0320 	rsb	r3, r0, #32
 800bc44:	fa02 f303 	lsl.w	r3, r2, r3
 800bc48:	430b      	orrs	r3, r1
 800bc4a:	40c2      	lsrs	r2, r0
 800bc4c:	6163      	str	r3, [r4, #20]
 800bc4e:	9201      	str	r2, [sp, #4]
 800bc50:	9b01      	ldr	r3, [sp, #4]
 800bc52:	61a3      	str	r3, [r4, #24]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	bf0c      	ite	eq
 800bc58:	2201      	moveq	r2, #1
 800bc5a:	2202      	movne	r2, #2
 800bc5c:	6122      	str	r2, [r4, #16]
 800bc5e:	b1a5      	cbz	r5, 800bc8a <__d2b+0x92>
 800bc60:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bc64:	4405      	add	r5, r0
 800bc66:	603d      	str	r5, [r7, #0]
 800bc68:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bc6c:	6030      	str	r0, [r6, #0]
 800bc6e:	4620      	mov	r0, r4
 800bc70:	b003      	add	sp, #12
 800bc72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bc76:	6161      	str	r1, [r4, #20]
 800bc78:	e7ea      	b.n	800bc50 <__d2b+0x58>
 800bc7a:	a801      	add	r0, sp, #4
 800bc7c:	f7ff fd61 	bl	800b742 <__lo0bits>
 800bc80:	9b01      	ldr	r3, [sp, #4]
 800bc82:	6163      	str	r3, [r4, #20]
 800bc84:	3020      	adds	r0, #32
 800bc86:	2201      	movs	r2, #1
 800bc88:	e7e8      	b.n	800bc5c <__d2b+0x64>
 800bc8a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bc8e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bc92:	6038      	str	r0, [r7, #0]
 800bc94:	6918      	ldr	r0, [r3, #16]
 800bc96:	f7ff fd35 	bl	800b704 <__hi0bits>
 800bc9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bc9e:	e7e5      	b.n	800bc6c <__d2b+0x74>
 800bca0:	0800c9ec 	.word	0x0800c9ec
 800bca4:	0800c9fd 	.word	0x0800c9fd

0800bca8 <__ssputs_r>:
 800bca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcac:	688e      	ldr	r6, [r1, #8]
 800bcae:	461f      	mov	r7, r3
 800bcb0:	42be      	cmp	r6, r7
 800bcb2:	680b      	ldr	r3, [r1, #0]
 800bcb4:	4682      	mov	sl, r0
 800bcb6:	460c      	mov	r4, r1
 800bcb8:	4690      	mov	r8, r2
 800bcba:	d82d      	bhi.n	800bd18 <__ssputs_r+0x70>
 800bcbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bcc0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bcc4:	d026      	beq.n	800bd14 <__ssputs_r+0x6c>
 800bcc6:	6965      	ldr	r5, [r4, #20]
 800bcc8:	6909      	ldr	r1, [r1, #16]
 800bcca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bcce:	eba3 0901 	sub.w	r9, r3, r1
 800bcd2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bcd6:	1c7b      	adds	r3, r7, #1
 800bcd8:	444b      	add	r3, r9
 800bcda:	106d      	asrs	r5, r5, #1
 800bcdc:	429d      	cmp	r5, r3
 800bcde:	bf38      	it	cc
 800bce0:	461d      	movcc	r5, r3
 800bce2:	0553      	lsls	r3, r2, #21
 800bce4:	d527      	bpl.n	800bd36 <__ssputs_r+0x8e>
 800bce6:	4629      	mov	r1, r5
 800bce8:	f7fd ff28 	bl	8009b3c <_malloc_r>
 800bcec:	4606      	mov	r6, r0
 800bcee:	b360      	cbz	r0, 800bd4a <__ssputs_r+0xa2>
 800bcf0:	6921      	ldr	r1, [r4, #16]
 800bcf2:	464a      	mov	r2, r9
 800bcf4:	f000 f9f6 	bl	800c0e4 <memcpy>
 800bcf8:	89a3      	ldrh	r3, [r4, #12]
 800bcfa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bcfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd02:	81a3      	strh	r3, [r4, #12]
 800bd04:	6126      	str	r6, [r4, #16]
 800bd06:	6165      	str	r5, [r4, #20]
 800bd08:	444e      	add	r6, r9
 800bd0a:	eba5 0509 	sub.w	r5, r5, r9
 800bd0e:	6026      	str	r6, [r4, #0]
 800bd10:	60a5      	str	r5, [r4, #8]
 800bd12:	463e      	mov	r6, r7
 800bd14:	42be      	cmp	r6, r7
 800bd16:	d900      	bls.n	800bd1a <__ssputs_r+0x72>
 800bd18:	463e      	mov	r6, r7
 800bd1a:	6820      	ldr	r0, [r4, #0]
 800bd1c:	4632      	mov	r2, r6
 800bd1e:	4641      	mov	r1, r8
 800bd20:	f000 f9c6 	bl	800c0b0 <memmove>
 800bd24:	68a3      	ldr	r3, [r4, #8]
 800bd26:	1b9b      	subs	r3, r3, r6
 800bd28:	60a3      	str	r3, [r4, #8]
 800bd2a:	6823      	ldr	r3, [r4, #0]
 800bd2c:	4433      	add	r3, r6
 800bd2e:	6023      	str	r3, [r4, #0]
 800bd30:	2000      	movs	r0, #0
 800bd32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd36:	462a      	mov	r2, r5
 800bd38:	f000 fa26 	bl	800c188 <_realloc_r>
 800bd3c:	4606      	mov	r6, r0
 800bd3e:	2800      	cmp	r0, #0
 800bd40:	d1e0      	bne.n	800bd04 <__ssputs_r+0x5c>
 800bd42:	6921      	ldr	r1, [r4, #16]
 800bd44:	4650      	mov	r0, sl
 800bd46:	f7ff fbeb 	bl	800b520 <_free_r>
 800bd4a:	230c      	movs	r3, #12
 800bd4c:	f8ca 3000 	str.w	r3, [sl]
 800bd50:	89a3      	ldrh	r3, [r4, #12]
 800bd52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd56:	81a3      	strh	r3, [r4, #12]
 800bd58:	f04f 30ff 	mov.w	r0, #4294967295
 800bd5c:	e7e9      	b.n	800bd32 <__ssputs_r+0x8a>
	...

0800bd60 <_svfiprintf_r>:
 800bd60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd64:	4698      	mov	r8, r3
 800bd66:	898b      	ldrh	r3, [r1, #12]
 800bd68:	061b      	lsls	r3, r3, #24
 800bd6a:	b09d      	sub	sp, #116	@ 0x74
 800bd6c:	4607      	mov	r7, r0
 800bd6e:	460d      	mov	r5, r1
 800bd70:	4614      	mov	r4, r2
 800bd72:	d510      	bpl.n	800bd96 <_svfiprintf_r+0x36>
 800bd74:	690b      	ldr	r3, [r1, #16]
 800bd76:	b973      	cbnz	r3, 800bd96 <_svfiprintf_r+0x36>
 800bd78:	2140      	movs	r1, #64	@ 0x40
 800bd7a:	f7fd fedf 	bl	8009b3c <_malloc_r>
 800bd7e:	6028      	str	r0, [r5, #0]
 800bd80:	6128      	str	r0, [r5, #16]
 800bd82:	b930      	cbnz	r0, 800bd92 <_svfiprintf_r+0x32>
 800bd84:	230c      	movs	r3, #12
 800bd86:	603b      	str	r3, [r7, #0]
 800bd88:	f04f 30ff 	mov.w	r0, #4294967295
 800bd8c:	b01d      	add	sp, #116	@ 0x74
 800bd8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd92:	2340      	movs	r3, #64	@ 0x40
 800bd94:	616b      	str	r3, [r5, #20]
 800bd96:	2300      	movs	r3, #0
 800bd98:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd9a:	2320      	movs	r3, #32
 800bd9c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bda0:	f8cd 800c 	str.w	r8, [sp, #12]
 800bda4:	2330      	movs	r3, #48	@ 0x30
 800bda6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bf44 <_svfiprintf_r+0x1e4>
 800bdaa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bdae:	f04f 0901 	mov.w	r9, #1
 800bdb2:	4623      	mov	r3, r4
 800bdb4:	469a      	mov	sl, r3
 800bdb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdba:	b10a      	cbz	r2, 800bdc0 <_svfiprintf_r+0x60>
 800bdbc:	2a25      	cmp	r2, #37	@ 0x25
 800bdbe:	d1f9      	bne.n	800bdb4 <_svfiprintf_r+0x54>
 800bdc0:	ebba 0b04 	subs.w	fp, sl, r4
 800bdc4:	d00b      	beq.n	800bdde <_svfiprintf_r+0x7e>
 800bdc6:	465b      	mov	r3, fp
 800bdc8:	4622      	mov	r2, r4
 800bdca:	4629      	mov	r1, r5
 800bdcc:	4638      	mov	r0, r7
 800bdce:	f7ff ff6b 	bl	800bca8 <__ssputs_r>
 800bdd2:	3001      	adds	r0, #1
 800bdd4:	f000 80a7 	beq.w	800bf26 <_svfiprintf_r+0x1c6>
 800bdd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bdda:	445a      	add	r2, fp
 800bddc:	9209      	str	r2, [sp, #36]	@ 0x24
 800bdde:	f89a 3000 	ldrb.w	r3, [sl]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	f000 809f 	beq.w	800bf26 <_svfiprintf_r+0x1c6>
 800bde8:	2300      	movs	r3, #0
 800bdea:	f04f 32ff 	mov.w	r2, #4294967295
 800bdee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdf2:	f10a 0a01 	add.w	sl, sl, #1
 800bdf6:	9304      	str	r3, [sp, #16]
 800bdf8:	9307      	str	r3, [sp, #28]
 800bdfa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bdfe:	931a      	str	r3, [sp, #104]	@ 0x68
 800be00:	4654      	mov	r4, sl
 800be02:	2205      	movs	r2, #5
 800be04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be08:	484e      	ldr	r0, [pc, #312]	@ (800bf44 <_svfiprintf_r+0x1e4>)
 800be0a:	f7f4 f9e9 	bl	80001e0 <memchr>
 800be0e:	9a04      	ldr	r2, [sp, #16]
 800be10:	b9d8      	cbnz	r0, 800be4a <_svfiprintf_r+0xea>
 800be12:	06d0      	lsls	r0, r2, #27
 800be14:	bf44      	itt	mi
 800be16:	2320      	movmi	r3, #32
 800be18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be1c:	0711      	lsls	r1, r2, #28
 800be1e:	bf44      	itt	mi
 800be20:	232b      	movmi	r3, #43	@ 0x2b
 800be22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be26:	f89a 3000 	ldrb.w	r3, [sl]
 800be2a:	2b2a      	cmp	r3, #42	@ 0x2a
 800be2c:	d015      	beq.n	800be5a <_svfiprintf_r+0xfa>
 800be2e:	9a07      	ldr	r2, [sp, #28]
 800be30:	4654      	mov	r4, sl
 800be32:	2000      	movs	r0, #0
 800be34:	f04f 0c0a 	mov.w	ip, #10
 800be38:	4621      	mov	r1, r4
 800be3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be3e:	3b30      	subs	r3, #48	@ 0x30
 800be40:	2b09      	cmp	r3, #9
 800be42:	d94b      	bls.n	800bedc <_svfiprintf_r+0x17c>
 800be44:	b1b0      	cbz	r0, 800be74 <_svfiprintf_r+0x114>
 800be46:	9207      	str	r2, [sp, #28]
 800be48:	e014      	b.n	800be74 <_svfiprintf_r+0x114>
 800be4a:	eba0 0308 	sub.w	r3, r0, r8
 800be4e:	fa09 f303 	lsl.w	r3, r9, r3
 800be52:	4313      	orrs	r3, r2
 800be54:	9304      	str	r3, [sp, #16]
 800be56:	46a2      	mov	sl, r4
 800be58:	e7d2      	b.n	800be00 <_svfiprintf_r+0xa0>
 800be5a:	9b03      	ldr	r3, [sp, #12]
 800be5c:	1d19      	adds	r1, r3, #4
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	9103      	str	r1, [sp, #12]
 800be62:	2b00      	cmp	r3, #0
 800be64:	bfbb      	ittet	lt
 800be66:	425b      	neglt	r3, r3
 800be68:	f042 0202 	orrlt.w	r2, r2, #2
 800be6c:	9307      	strge	r3, [sp, #28]
 800be6e:	9307      	strlt	r3, [sp, #28]
 800be70:	bfb8      	it	lt
 800be72:	9204      	strlt	r2, [sp, #16]
 800be74:	7823      	ldrb	r3, [r4, #0]
 800be76:	2b2e      	cmp	r3, #46	@ 0x2e
 800be78:	d10a      	bne.n	800be90 <_svfiprintf_r+0x130>
 800be7a:	7863      	ldrb	r3, [r4, #1]
 800be7c:	2b2a      	cmp	r3, #42	@ 0x2a
 800be7e:	d132      	bne.n	800bee6 <_svfiprintf_r+0x186>
 800be80:	9b03      	ldr	r3, [sp, #12]
 800be82:	1d1a      	adds	r2, r3, #4
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	9203      	str	r2, [sp, #12]
 800be88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800be8c:	3402      	adds	r4, #2
 800be8e:	9305      	str	r3, [sp, #20]
 800be90:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bf54 <_svfiprintf_r+0x1f4>
 800be94:	7821      	ldrb	r1, [r4, #0]
 800be96:	2203      	movs	r2, #3
 800be98:	4650      	mov	r0, sl
 800be9a:	f7f4 f9a1 	bl	80001e0 <memchr>
 800be9e:	b138      	cbz	r0, 800beb0 <_svfiprintf_r+0x150>
 800bea0:	9b04      	ldr	r3, [sp, #16]
 800bea2:	eba0 000a 	sub.w	r0, r0, sl
 800bea6:	2240      	movs	r2, #64	@ 0x40
 800bea8:	4082      	lsls	r2, r0
 800beaa:	4313      	orrs	r3, r2
 800beac:	3401      	adds	r4, #1
 800beae:	9304      	str	r3, [sp, #16]
 800beb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800beb4:	4824      	ldr	r0, [pc, #144]	@ (800bf48 <_svfiprintf_r+0x1e8>)
 800beb6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800beba:	2206      	movs	r2, #6
 800bebc:	f7f4 f990 	bl	80001e0 <memchr>
 800bec0:	2800      	cmp	r0, #0
 800bec2:	d036      	beq.n	800bf32 <_svfiprintf_r+0x1d2>
 800bec4:	4b21      	ldr	r3, [pc, #132]	@ (800bf4c <_svfiprintf_r+0x1ec>)
 800bec6:	bb1b      	cbnz	r3, 800bf10 <_svfiprintf_r+0x1b0>
 800bec8:	9b03      	ldr	r3, [sp, #12]
 800beca:	3307      	adds	r3, #7
 800becc:	f023 0307 	bic.w	r3, r3, #7
 800bed0:	3308      	adds	r3, #8
 800bed2:	9303      	str	r3, [sp, #12]
 800bed4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bed6:	4433      	add	r3, r6
 800bed8:	9309      	str	r3, [sp, #36]	@ 0x24
 800beda:	e76a      	b.n	800bdb2 <_svfiprintf_r+0x52>
 800bedc:	fb0c 3202 	mla	r2, ip, r2, r3
 800bee0:	460c      	mov	r4, r1
 800bee2:	2001      	movs	r0, #1
 800bee4:	e7a8      	b.n	800be38 <_svfiprintf_r+0xd8>
 800bee6:	2300      	movs	r3, #0
 800bee8:	3401      	adds	r4, #1
 800beea:	9305      	str	r3, [sp, #20]
 800beec:	4619      	mov	r1, r3
 800beee:	f04f 0c0a 	mov.w	ip, #10
 800bef2:	4620      	mov	r0, r4
 800bef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bef8:	3a30      	subs	r2, #48	@ 0x30
 800befa:	2a09      	cmp	r2, #9
 800befc:	d903      	bls.n	800bf06 <_svfiprintf_r+0x1a6>
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d0c6      	beq.n	800be90 <_svfiprintf_r+0x130>
 800bf02:	9105      	str	r1, [sp, #20]
 800bf04:	e7c4      	b.n	800be90 <_svfiprintf_r+0x130>
 800bf06:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf0a:	4604      	mov	r4, r0
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	e7f0      	b.n	800bef2 <_svfiprintf_r+0x192>
 800bf10:	ab03      	add	r3, sp, #12
 800bf12:	9300      	str	r3, [sp, #0]
 800bf14:	462a      	mov	r2, r5
 800bf16:	4b0e      	ldr	r3, [pc, #56]	@ (800bf50 <_svfiprintf_r+0x1f0>)
 800bf18:	a904      	add	r1, sp, #16
 800bf1a:	4638      	mov	r0, r7
 800bf1c:	f7fd ff3a 	bl	8009d94 <_printf_float>
 800bf20:	1c42      	adds	r2, r0, #1
 800bf22:	4606      	mov	r6, r0
 800bf24:	d1d6      	bne.n	800bed4 <_svfiprintf_r+0x174>
 800bf26:	89ab      	ldrh	r3, [r5, #12]
 800bf28:	065b      	lsls	r3, r3, #25
 800bf2a:	f53f af2d 	bmi.w	800bd88 <_svfiprintf_r+0x28>
 800bf2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf30:	e72c      	b.n	800bd8c <_svfiprintf_r+0x2c>
 800bf32:	ab03      	add	r3, sp, #12
 800bf34:	9300      	str	r3, [sp, #0]
 800bf36:	462a      	mov	r2, r5
 800bf38:	4b05      	ldr	r3, [pc, #20]	@ (800bf50 <_svfiprintf_r+0x1f0>)
 800bf3a:	a904      	add	r1, sp, #16
 800bf3c:	4638      	mov	r0, r7
 800bf3e:	f7fe f9c1 	bl	800a2c4 <_printf_i>
 800bf42:	e7ed      	b.n	800bf20 <_svfiprintf_r+0x1c0>
 800bf44:	0800ca56 	.word	0x0800ca56
 800bf48:	0800ca60 	.word	0x0800ca60
 800bf4c:	08009d95 	.word	0x08009d95
 800bf50:	0800bca9 	.word	0x0800bca9
 800bf54:	0800ca5c 	.word	0x0800ca5c

0800bf58 <__sflush_r>:
 800bf58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf60:	0716      	lsls	r6, r2, #28
 800bf62:	4605      	mov	r5, r0
 800bf64:	460c      	mov	r4, r1
 800bf66:	d454      	bmi.n	800c012 <__sflush_r+0xba>
 800bf68:	684b      	ldr	r3, [r1, #4]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	dc02      	bgt.n	800bf74 <__sflush_r+0x1c>
 800bf6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	dd48      	ble.n	800c006 <__sflush_r+0xae>
 800bf74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bf76:	2e00      	cmp	r6, #0
 800bf78:	d045      	beq.n	800c006 <__sflush_r+0xae>
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bf80:	682f      	ldr	r7, [r5, #0]
 800bf82:	6a21      	ldr	r1, [r4, #32]
 800bf84:	602b      	str	r3, [r5, #0]
 800bf86:	d030      	beq.n	800bfea <__sflush_r+0x92>
 800bf88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bf8a:	89a3      	ldrh	r3, [r4, #12]
 800bf8c:	0759      	lsls	r1, r3, #29
 800bf8e:	d505      	bpl.n	800bf9c <__sflush_r+0x44>
 800bf90:	6863      	ldr	r3, [r4, #4]
 800bf92:	1ad2      	subs	r2, r2, r3
 800bf94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bf96:	b10b      	cbz	r3, 800bf9c <__sflush_r+0x44>
 800bf98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bf9a:	1ad2      	subs	r2, r2, r3
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bfa0:	6a21      	ldr	r1, [r4, #32]
 800bfa2:	4628      	mov	r0, r5
 800bfa4:	47b0      	blx	r6
 800bfa6:	1c43      	adds	r3, r0, #1
 800bfa8:	89a3      	ldrh	r3, [r4, #12]
 800bfaa:	d106      	bne.n	800bfba <__sflush_r+0x62>
 800bfac:	6829      	ldr	r1, [r5, #0]
 800bfae:	291d      	cmp	r1, #29
 800bfb0:	d82b      	bhi.n	800c00a <__sflush_r+0xb2>
 800bfb2:	4a2a      	ldr	r2, [pc, #168]	@ (800c05c <__sflush_r+0x104>)
 800bfb4:	40ca      	lsrs	r2, r1
 800bfb6:	07d6      	lsls	r6, r2, #31
 800bfb8:	d527      	bpl.n	800c00a <__sflush_r+0xb2>
 800bfba:	2200      	movs	r2, #0
 800bfbc:	6062      	str	r2, [r4, #4]
 800bfbe:	04d9      	lsls	r1, r3, #19
 800bfc0:	6922      	ldr	r2, [r4, #16]
 800bfc2:	6022      	str	r2, [r4, #0]
 800bfc4:	d504      	bpl.n	800bfd0 <__sflush_r+0x78>
 800bfc6:	1c42      	adds	r2, r0, #1
 800bfc8:	d101      	bne.n	800bfce <__sflush_r+0x76>
 800bfca:	682b      	ldr	r3, [r5, #0]
 800bfcc:	b903      	cbnz	r3, 800bfd0 <__sflush_r+0x78>
 800bfce:	6560      	str	r0, [r4, #84]	@ 0x54
 800bfd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bfd2:	602f      	str	r7, [r5, #0]
 800bfd4:	b1b9      	cbz	r1, 800c006 <__sflush_r+0xae>
 800bfd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bfda:	4299      	cmp	r1, r3
 800bfdc:	d002      	beq.n	800bfe4 <__sflush_r+0x8c>
 800bfde:	4628      	mov	r0, r5
 800bfe0:	f7ff fa9e 	bl	800b520 <_free_r>
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	6363      	str	r3, [r4, #52]	@ 0x34
 800bfe8:	e00d      	b.n	800c006 <__sflush_r+0xae>
 800bfea:	2301      	movs	r3, #1
 800bfec:	4628      	mov	r0, r5
 800bfee:	47b0      	blx	r6
 800bff0:	4602      	mov	r2, r0
 800bff2:	1c50      	adds	r0, r2, #1
 800bff4:	d1c9      	bne.n	800bf8a <__sflush_r+0x32>
 800bff6:	682b      	ldr	r3, [r5, #0]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d0c6      	beq.n	800bf8a <__sflush_r+0x32>
 800bffc:	2b1d      	cmp	r3, #29
 800bffe:	d001      	beq.n	800c004 <__sflush_r+0xac>
 800c000:	2b16      	cmp	r3, #22
 800c002:	d11e      	bne.n	800c042 <__sflush_r+0xea>
 800c004:	602f      	str	r7, [r5, #0]
 800c006:	2000      	movs	r0, #0
 800c008:	e022      	b.n	800c050 <__sflush_r+0xf8>
 800c00a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c00e:	b21b      	sxth	r3, r3
 800c010:	e01b      	b.n	800c04a <__sflush_r+0xf2>
 800c012:	690f      	ldr	r7, [r1, #16]
 800c014:	2f00      	cmp	r7, #0
 800c016:	d0f6      	beq.n	800c006 <__sflush_r+0xae>
 800c018:	0793      	lsls	r3, r2, #30
 800c01a:	680e      	ldr	r6, [r1, #0]
 800c01c:	bf08      	it	eq
 800c01e:	694b      	ldreq	r3, [r1, #20]
 800c020:	600f      	str	r7, [r1, #0]
 800c022:	bf18      	it	ne
 800c024:	2300      	movne	r3, #0
 800c026:	eba6 0807 	sub.w	r8, r6, r7
 800c02a:	608b      	str	r3, [r1, #8]
 800c02c:	f1b8 0f00 	cmp.w	r8, #0
 800c030:	dde9      	ble.n	800c006 <__sflush_r+0xae>
 800c032:	6a21      	ldr	r1, [r4, #32]
 800c034:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c036:	4643      	mov	r3, r8
 800c038:	463a      	mov	r2, r7
 800c03a:	4628      	mov	r0, r5
 800c03c:	47b0      	blx	r6
 800c03e:	2800      	cmp	r0, #0
 800c040:	dc08      	bgt.n	800c054 <__sflush_r+0xfc>
 800c042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c046:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c04a:	81a3      	strh	r3, [r4, #12]
 800c04c:	f04f 30ff 	mov.w	r0, #4294967295
 800c050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c054:	4407      	add	r7, r0
 800c056:	eba8 0800 	sub.w	r8, r8, r0
 800c05a:	e7e7      	b.n	800c02c <__sflush_r+0xd4>
 800c05c:	20400001 	.word	0x20400001

0800c060 <_fflush_r>:
 800c060:	b538      	push	{r3, r4, r5, lr}
 800c062:	690b      	ldr	r3, [r1, #16]
 800c064:	4605      	mov	r5, r0
 800c066:	460c      	mov	r4, r1
 800c068:	b913      	cbnz	r3, 800c070 <_fflush_r+0x10>
 800c06a:	2500      	movs	r5, #0
 800c06c:	4628      	mov	r0, r5
 800c06e:	bd38      	pop	{r3, r4, r5, pc}
 800c070:	b118      	cbz	r0, 800c07a <_fflush_r+0x1a>
 800c072:	6a03      	ldr	r3, [r0, #32]
 800c074:	b90b      	cbnz	r3, 800c07a <_fflush_r+0x1a>
 800c076:	f7fe facf 	bl	800a618 <__sinit>
 800c07a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d0f3      	beq.n	800c06a <_fflush_r+0xa>
 800c082:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c084:	07d0      	lsls	r0, r2, #31
 800c086:	d404      	bmi.n	800c092 <_fflush_r+0x32>
 800c088:	0599      	lsls	r1, r3, #22
 800c08a:	d402      	bmi.n	800c092 <_fflush_r+0x32>
 800c08c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c08e:	f7fe fbec 	bl	800a86a <__retarget_lock_acquire_recursive>
 800c092:	4628      	mov	r0, r5
 800c094:	4621      	mov	r1, r4
 800c096:	f7ff ff5f 	bl	800bf58 <__sflush_r>
 800c09a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c09c:	07da      	lsls	r2, r3, #31
 800c09e:	4605      	mov	r5, r0
 800c0a0:	d4e4      	bmi.n	800c06c <_fflush_r+0xc>
 800c0a2:	89a3      	ldrh	r3, [r4, #12]
 800c0a4:	059b      	lsls	r3, r3, #22
 800c0a6:	d4e1      	bmi.n	800c06c <_fflush_r+0xc>
 800c0a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c0aa:	f7fe fbdf 	bl	800a86c <__retarget_lock_release_recursive>
 800c0ae:	e7dd      	b.n	800c06c <_fflush_r+0xc>

0800c0b0 <memmove>:
 800c0b0:	4288      	cmp	r0, r1
 800c0b2:	b510      	push	{r4, lr}
 800c0b4:	eb01 0402 	add.w	r4, r1, r2
 800c0b8:	d902      	bls.n	800c0c0 <memmove+0x10>
 800c0ba:	4284      	cmp	r4, r0
 800c0bc:	4623      	mov	r3, r4
 800c0be:	d807      	bhi.n	800c0d0 <memmove+0x20>
 800c0c0:	1e43      	subs	r3, r0, #1
 800c0c2:	42a1      	cmp	r1, r4
 800c0c4:	d008      	beq.n	800c0d8 <memmove+0x28>
 800c0c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c0ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c0ce:	e7f8      	b.n	800c0c2 <memmove+0x12>
 800c0d0:	4402      	add	r2, r0
 800c0d2:	4601      	mov	r1, r0
 800c0d4:	428a      	cmp	r2, r1
 800c0d6:	d100      	bne.n	800c0da <memmove+0x2a>
 800c0d8:	bd10      	pop	{r4, pc}
 800c0da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c0de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c0e2:	e7f7      	b.n	800c0d4 <memmove+0x24>

0800c0e4 <memcpy>:
 800c0e4:	440a      	add	r2, r1
 800c0e6:	4291      	cmp	r1, r2
 800c0e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c0ec:	d100      	bne.n	800c0f0 <memcpy+0xc>
 800c0ee:	4770      	bx	lr
 800c0f0:	b510      	push	{r4, lr}
 800c0f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0fa:	4291      	cmp	r1, r2
 800c0fc:	d1f9      	bne.n	800c0f2 <memcpy+0xe>
 800c0fe:	bd10      	pop	{r4, pc}

0800c100 <__assert_func>:
 800c100:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c102:	4614      	mov	r4, r2
 800c104:	461a      	mov	r2, r3
 800c106:	4b09      	ldr	r3, [pc, #36]	@ (800c12c <__assert_func+0x2c>)
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	4605      	mov	r5, r0
 800c10c:	68d8      	ldr	r0, [r3, #12]
 800c10e:	b14c      	cbz	r4, 800c124 <__assert_func+0x24>
 800c110:	4b07      	ldr	r3, [pc, #28]	@ (800c130 <__assert_func+0x30>)
 800c112:	9100      	str	r1, [sp, #0]
 800c114:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c118:	4906      	ldr	r1, [pc, #24]	@ (800c134 <__assert_func+0x34>)
 800c11a:	462b      	mov	r3, r5
 800c11c:	f000 f870 	bl	800c200 <fiprintf>
 800c120:	f000 f880 	bl	800c224 <abort>
 800c124:	4b04      	ldr	r3, [pc, #16]	@ (800c138 <__assert_func+0x38>)
 800c126:	461c      	mov	r4, r3
 800c128:	e7f3      	b.n	800c112 <__assert_func+0x12>
 800c12a:	bf00      	nop
 800c12c:	20000038 	.word	0x20000038
 800c130:	0800ca71 	.word	0x0800ca71
 800c134:	0800ca7e 	.word	0x0800ca7e
 800c138:	0800caac 	.word	0x0800caac

0800c13c <_calloc_r>:
 800c13c:	b570      	push	{r4, r5, r6, lr}
 800c13e:	fba1 5402 	umull	r5, r4, r1, r2
 800c142:	b934      	cbnz	r4, 800c152 <_calloc_r+0x16>
 800c144:	4629      	mov	r1, r5
 800c146:	f7fd fcf9 	bl	8009b3c <_malloc_r>
 800c14a:	4606      	mov	r6, r0
 800c14c:	b928      	cbnz	r0, 800c15a <_calloc_r+0x1e>
 800c14e:	4630      	mov	r0, r6
 800c150:	bd70      	pop	{r4, r5, r6, pc}
 800c152:	220c      	movs	r2, #12
 800c154:	6002      	str	r2, [r0, #0]
 800c156:	2600      	movs	r6, #0
 800c158:	e7f9      	b.n	800c14e <_calloc_r+0x12>
 800c15a:	462a      	mov	r2, r5
 800c15c:	4621      	mov	r1, r4
 800c15e:	f7fe faf6 	bl	800a74e <memset>
 800c162:	e7f4      	b.n	800c14e <_calloc_r+0x12>

0800c164 <__ascii_mbtowc>:
 800c164:	b082      	sub	sp, #8
 800c166:	b901      	cbnz	r1, 800c16a <__ascii_mbtowc+0x6>
 800c168:	a901      	add	r1, sp, #4
 800c16a:	b142      	cbz	r2, 800c17e <__ascii_mbtowc+0x1a>
 800c16c:	b14b      	cbz	r3, 800c182 <__ascii_mbtowc+0x1e>
 800c16e:	7813      	ldrb	r3, [r2, #0]
 800c170:	600b      	str	r3, [r1, #0]
 800c172:	7812      	ldrb	r2, [r2, #0]
 800c174:	1e10      	subs	r0, r2, #0
 800c176:	bf18      	it	ne
 800c178:	2001      	movne	r0, #1
 800c17a:	b002      	add	sp, #8
 800c17c:	4770      	bx	lr
 800c17e:	4610      	mov	r0, r2
 800c180:	e7fb      	b.n	800c17a <__ascii_mbtowc+0x16>
 800c182:	f06f 0001 	mvn.w	r0, #1
 800c186:	e7f8      	b.n	800c17a <__ascii_mbtowc+0x16>

0800c188 <_realloc_r>:
 800c188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c18c:	4607      	mov	r7, r0
 800c18e:	4614      	mov	r4, r2
 800c190:	460d      	mov	r5, r1
 800c192:	b921      	cbnz	r1, 800c19e <_realloc_r+0x16>
 800c194:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c198:	4611      	mov	r1, r2
 800c19a:	f7fd bccf 	b.w	8009b3c <_malloc_r>
 800c19e:	b92a      	cbnz	r2, 800c1ac <_realloc_r+0x24>
 800c1a0:	f7ff f9be 	bl	800b520 <_free_r>
 800c1a4:	4625      	mov	r5, r4
 800c1a6:	4628      	mov	r0, r5
 800c1a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1ac:	f000 f841 	bl	800c232 <_malloc_usable_size_r>
 800c1b0:	4284      	cmp	r4, r0
 800c1b2:	4606      	mov	r6, r0
 800c1b4:	d802      	bhi.n	800c1bc <_realloc_r+0x34>
 800c1b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c1ba:	d8f4      	bhi.n	800c1a6 <_realloc_r+0x1e>
 800c1bc:	4621      	mov	r1, r4
 800c1be:	4638      	mov	r0, r7
 800c1c0:	f7fd fcbc 	bl	8009b3c <_malloc_r>
 800c1c4:	4680      	mov	r8, r0
 800c1c6:	b908      	cbnz	r0, 800c1cc <_realloc_r+0x44>
 800c1c8:	4645      	mov	r5, r8
 800c1ca:	e7ec      	b.n	800c1a6 <_realloc_r+0x1e>
 800c1cc:	42b4      	cmp	r4, r6
 800c1ce:	4622      	mov	r2, r4
 800c1d0:	4629      	mov	r1, r5
 800c1d2:	bf28      	it	cs
 800c1d4:	4632      	movcs	r2, r6
 800c1d6:	f7ff ff85 	bl	800c0e4 <memcpy>
 800c1da:	4629      	mov	r1, r5
 800c1dc:	4638      	mov	r0, r7
 800c1de:	f7ff f99f 	bl	800b520 <_free_r>
 800c1e2:	e7f1      	b.n	800c1c8 <_realloc_r+0x40>

0800c1e4 <__ascii_wctomb>:
 800c1e4:	4603      	mov	r3, r0
 800c1e6:	4608      	mov	r0, r1
 800c1e8:	b141      	cbz	r1, 800c1fc <__ascii_wctomb+0x18>
 800c1ea:	2aff      	cmp	r2, #255	@ 0xff
 800c1ec:	d904      	bls.n	800c1f8 <__ascii_wctomb+0x14>
 800c1ee:	228a      	movs	r2, #138	@ 0x8a
 800c1f0:	601a      	str	r2, [r3, #0]
 800c1f2:	f04f 30ff 	mov.w	r0, #4294967295
 800c1f6:	4770      	bx	lr
 800c1f8:	700a      	strb	r2, [r1, #0]
 800c1fa:	2001      	movs	r0, #1
 800c1fc:	4770      	bx	lr
	...

0800c200 <fiprintf>:
 800c200:	b40e      	push	{r1, r2, r3}
 800c202:	b503      	push	{r0, r1, lr}
 800c204:	4601      	mov	r1, r0
 800c206:	ab03      	add	r3, sp, #12
 800c208:	4805      	ldr	r0, [pc, #20]	@ (800c220 <fiprintf+0x20>)
 800c20a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c20e:	6800      	ldr	r0, [r0, #0]
 800c210:	9301      	str	r3, [sp, #4]
 800c212:	f000 f83f 	bl	800c294 <_vfiprintf_r>
 800c216:	b002      	add	sp, #8
 800c218:	f85d eb04 	ldr.w	lr, [sp], #4
 800c21c:	b003      	add	sp, #12
 800c21e:	4770      	bx	lr
 800c220:	20000038 	.word	0x20000038

0800c224 <abort>:
 800c224:	b508      	push	{r3, lr}
 800c226:	2006      	movs	r0, #6
 800c228:	f000 fa08 	bl	800c63c <raise>
 800c22c:	2001      	movs	r0, #1
 800c22e:	f7f5 fcf1 	bl	8001c14 <_exit>

0800c232 <_malloc_usable_size_r>:
 800c232:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c236:	1f18      	subs	r0, r3, #4
 800c238:	2b00      	cmp	r3, #0
 800c23a:	bfbc      	itt	lt
 800c23c:	580b      	ldrlt	r3, [r1, r0]
 800c23e:	18c0      	addlt	r0, r0, r3
 800c240:	4770      	bx	lr

0800c242 <__sfputc_r>:
 800c242:	6893      	ldr	r3, [r2, #8]
 800c244:	3b01      	subs	r3, #1
 800c246:	2b00      	cmp	r3, #0
 800c248:	b410      	push	{r4}
 800c24a:	6093      	str	r3, [r2, #8]
 800c24c:	da08      	bge.n	800c260 <__sfputc_r+0x1e>
 800c24e:	6994      	ldr	r4, [r2, #24]
 800c250:	42a3      	cmp	r3, r4
 800c252:	db01      	blt.n	800c258 <__sfputc_r+0x16>
 800c254:	290a      	cmp	r1, #10
 800c256:	d103      	bne.n	800c260 <__sfputc_r+0x1e>
 800c258:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c25c:	f000 b932 	b.w	800c4c4 <__swbuf_r>
 800c260:	6813      	ldr	r3, [r2, #0]
 800c262:	1c58      	adds	r0, r3, #1
 800c264:	6010      	str	r0, [r2, #0]
 800c266:	7019      	strb	r1, [r3, #0]
 800c268:	4608      	mov	r0, r1
 800c26a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c26e:	4770      	bx	lr

0800c270 <__sfputs_r>:
 800c270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c272:	4606      	mov	r6, r0
 800c274:	460f      	mov	r7, r1
 800c276:	4614      	mov	r4, r2
 800c278:	18d5      	adds	r5, r2, r3
 800c27a:	42ac      	cmp	r4, r5
 800c27c:	d101      	bne.n	800c282 <__sfputs_r+0x12>
 800c27e:	2000      	movs	r0, #0
 800c280:	e007      	b.n	800c292 <__sfputs_r+0x22>
 800c282:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c286:	463a      	mov	r2, r7
 800c288:	4630      	mov	r0, r6
 800c28a:	f7ff ffda 	bl	800c242 <__sfputc_r>
 800c28e:	1c43      	adds	r3, r0, #1
 800c290:	d1f3      	bne.n	800c27a <__sfputs_r+0xa>
 800c292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c294 <_vfiprintf_r>:
 800c294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c298:	460d      	mov	r5, r1
 800c29a:	b09d      	sub	sp, #116	@ 0x74
 800c29c:	4614      	mov	r4, r2
 800c29e:	4698      	mov	r8, r3
 800c2a0:	4606      	mov	r6, r0
 800c2a2:	b118      	cbz	r0, 800c2ac <_vfiprintf_r+0x18>
 800c2a4:	6a03      	ldr	r3, [r0, #32]
 800c2a6:	b90b      	cbnz	r3, 800c2ac <_vfiprintf_r+0x18>
 800c2a8:	f7fe f9b6 	bl	800a618 <__sinit>
 800c2ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c2ae:	07d9      	lsls	r1, r3, #31
 800c2b0:	d405      	bmi.n	800c2be <_vfiprintf_r+0x2a>
 800c2b2:	89ab      	ldrh	r3, [r5, #12]
 800c2b4:	059a      	lsls	r2, r3, #22
 800c2b6:	d402      	bmi.n	800c2be <_vfiprintf_r+0x2a>
 800c2b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c2ba:	f7fe fad6 	bl	800a86a <__retarget_lock_acquire_recursive>
 800c2be:	89ab      	ldrh	r3, [r5, #12]
 800c2c0:	071b      	lsls	r3, r3, #28
 800c2c2:	d501      	bpl.n	800c2c8 <_vfiprintf_r+0x34>
 800c2c4:	692b      	ldr	r3, [r5, #16]
 800c2c6:	b99b      	cbnz	r3, 800c2f0 <_vfiprintf_r+0x5c>
 800c2c8:	4629      	mov	r1, r5
 800c2ca:	4630      	mov	r0, r6
 800c2cc:	f000 f938 	bl	800c540 <__swsetup_r>
 800c2d0:	b170      	cbz	r0, 800c2f0 <_vfiprintf_r+0x5c>
 800c2d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c2d4:	07dc      	lsls	r4, r3, #31
 800c2d6:	d504      	bpl.n	800c2e2 <_vfiprintf_r+0x4e>
 800c2d8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2dc:	b01d      	add	sp, #116	@ 0x74
 800c2de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2e2:	89ab      	ldrh	r3, [r5, #12]
 800c2e4:	0598      	lsls	r0, r3, #22
 800c2e6:	d4f7      	bmi.n	800c2d8 <_vfiprintf_r+0x44>
 800c2e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c2ea:	f7fe fabf 	bl	800a86c <__retarget_lock_release_recursive>
 800c2ee:	e7f3      	b.n	800c2d8 <_vfiprintf_r+0x44>
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2f4:	2320      	movs	r3, #32
 800c2f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c2fa:	f8cd 800c 	str.w	r8, [sp, #12]
 800c2fe:	2330      	movs	r3, #48	@ 0x30
 800c300:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c4b0 <_vfiprintf_r+0x21c>
 800c304:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c308:	f04f 0901 	mov.w	r9, #1
 800c30c:	4623      	mov	r3, r4
 800c30e:	469a      	mov	sl, r3
 800c310:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c314:	b10a      	cbz	r2, 800c31a <_vfiprintf_r+0x86>
 800c316:	2a25      	cmp	r2, #37	@ 0x25
 800c318:	d1f9      	bne.n	800c30e <_vfiprintf_r+0x7a>
 800c31a:	ebba 0b04 	subs.w	fp, sl, r4
 800c31e:	d00b      	beq.n	800c338 <_vfiprintf_r+0xa4>
 800c320:	465b      	mov	r3, fp
 800c322:	4622      	mov	r2, r4
 800c324:	4629      	mov	r1, r5
 800c326:	4630      	mov	r0, r6
 800c328:	f7ff ffa2 	bl	800c270 <__sfputs_r>
 800c32c:	3001      	adds	r0, #1
 800c32e:	f000 80a7 	beq.w	800c480 <_vfiprintf_r+0x1ec>
 800c332:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c334:	445a      	add	r2, fp
 800c336:	9209      	str	r2, [sp, #36]	@ 0x24
 800c338:	f89a 3000 	ldrb.w	r3, [sl]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	f000 809f 	beq.w	800c480 <_vfiprintf_r+0x1ec>
 800c342:	2300      	movs	r3, #0
 800c344:	f04f 32ff 	mov.w	r2, #4294967295
 800c348:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c34c:	f10a 0a01 	add.w	sl, sl, #1
 800c350:	9304      	str	r3, [sp, #16]
 800c352:	9307      	str	r3, [sp, #28]
 800c354:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c358:	931a      	str	r3, [sp, #104]	@ 0x68
 800c35a:	4654      	mov	r4, sl
 800c35c:	2205      	movs	r2, #5
 800c35e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c362:	4853      	ldr	r0, [pc, #332]	@ (800c4b0 <_vfiprintf_r+0x21c>)
 800c364:	f7f3 ff3c 	bl	80001e0 <memchr>
 800c368:	9a04      	ldr	r2, [sp, #16]
 800c36a:	b9d8      	cbnz	r0, 800c3a4 <_vfiprintf_r+0x110>
 800c36c:	06d1      	lsls	r1, r2, #27
 800c36e:	bf44      	itt	mi
 800c370:	2320      	movmi	r3, #32
 800c372:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c376:	0713      	lsls	r3, r2, #28
 800c378:	bf44      	itt	mi
 800c37a:	232b      	movmi	r3, #43	@ 0x2b
 800c37c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c380:	f89a 3000 	ldrb.w	r3, [sl]
 800c384:	2b2a      	cmp	r3, #42	@ 0x2a
 800c386:	d015      	beq.n	800c3b4 <_vfiprintf_r+0x120>
 800c388:	9a07      	ldr	r2, [sp, #28]
 800c38a:	4654      	mov	r4, sl
 800c38c:	2000      	movs	r0, #0
 800c38e:	f04f 0c0a 	mov.w	ip, #10
 800c392:	4621      	mov	r1, r4
 800c394:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c398:	3b30      	subs	r3, #48	@ 0x30
 800c39a:	2b09      	cmp	r3, #9
 800c39c:	d94b      	bls.n	800c436 <_vfiprintf_r+0x1a2>
 800c39e:	b1b0      	cbz	r0, 800c3ce <_vfiprintf_r+0x13a>
 800c3a0:	9207      	str	r2, [sp, #28]
 800c3a2:	e014      	b.n	800c3ce <_vfiprintf_r+0x13a>
 800c3a4:	eba0 0308 	sub.w	r3, r0, r8
 800c3a8:	fa09 f303 	lsl.w	r3, r9, r3
 800c3ac:	4313      	orrs	r3, r2
 800c3ae:	9304      	str	r3, [sp, #16]
 800c3b0:	46a2      	mov	sl, r4
 800c3b2:	e7d2      	b.n	800c35a <_vfiprintf_r+0xc6>
 800c3b4:	9b03      	ldr	r3, [sp, #12]
 800c3b6:	1d19      	adds	r1, r3, #4
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	9103      	str	r1, [sp, #12]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	bfbb      	ittet	lt
 800c3c0:	425b      	neglt	r3, r3
 800c3c2:	f042 0202 	orrlt.w	r2, r2, #2
 800c3c6:	9307      	strge	r3, [sp, #28]
 800c3c8:	9307      	strlt	r3, [sp, #28]
 800c3ca:	bfb8      	it	lt
 800c3cc:	9204      	strlt	r2, [sp, #16]
 800c3ce:	7823      	ldrb	r3, [r4, #0]
 800c3d0:	2b2e      	cmp	r3, #46	@ 0x2e
 800c3d2:	d10a      	bne.n	800c3ea <_vfiprintf_r+0x156>
 800c3d4:	7863      	ldrb	r3, [r4, #1]
 800c3d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3d8:	d132      	bne.n	800c440 <_vfiprintf_r+0x1ac>
 800c3da:	9b03      	ldr	r3, [sp, #12]
 800c3dc:	1d1a      	adds	r2, r3, #4
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	9203      	str	r2, [sp, #12]
 800c3e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c3e6:	3402      	adds	r4, #2
 800c3e8:	9305      	str	r3, [sp, #20]
 800c3ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c4c0 <_vfiprintf_r+0x22c>
 800c3ee:	7821      	ldrb	r1, [r4, #0]
 800c3f0:	2203      	movs	r2, #3
 800c3f2:	4650      	mov	r0, sl
 800c3f4:	f7f3 fef4 	bl	80001e0 <memchr>
 800c3f8:	b138      	cbz	r0, 800c40a <_vfiprintf_r+0x176>
 800c3fa:	9b04      	ldr	r3, [sp, #16]
 800c3fc:	eba0 000a 	sub.w	r0, r0, sl
 800c400:	2240      	movs	r2, #64	@ 0x40
 800c402:	4082      	lsls	r2, r0
 800c404:	4313      	orrs	r3, r2
 800c406:	3401      	adds	r4, #1
 800c408:	9304      	str	r3, [sp, #16]
 800c40a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c40e:	4829      	ldr	r0, [pc, #164]	@ (800c4b4 <_vfiprintf_r+0x220>)
 800c410:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c414:	2206      	movs	r2, #6
 800c416:	f7f3 fee3 	bl	80001e0 <memchr>
 800c41a:	2800      	cmp	r0, #0
 800c41c:	d03f      	beq.n	800c49e <_vfiprintf_r+0x20a>
 800c41e:	4b26      	ldr	r3, [pc, #152]	@ (800c4b8 <_vfiprintf_r+0x224>)
 800c420:	bb1b      	cbnz	r3, 800c46a <_vfiprintf_r+0x1d6>
 800c422:	9b03      	ldr	r3, [sp, #12]
 800c424:	3307      	adds	r3, #7
 800c426:	f023 0307 	bic.w	r3, r3, #7
 800c42a:	3308      	adds	r3, #8
 800c42c:	9303      	str	r3, [sp, #12]
 800c42e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c430:	443b      	add	r3, r7
 800c432:	9309      	str	r3, [sp, #36]	@ 0x24
 800c434:	e76a      	b.n	800c30c <_vfiprintf_r+0x78>
 800c436:	fb0c 3202 	mla	r2, ip, r2, r3
 800c43a:	460c      	mov	r4, r1
 800c43c:	2001      	movs	r0, #1
 800c43e:	e7a8      	b.n	800c392 <_vfiprintf_r+0xfe>
 800c440:	2300      	movs	r3, #0
 800c442:	3401      	adds	r4, #1
 800c444:	9305      	str	r3, [sp, #20]
 800c446:	4619      	mov	r1, r3
 800c448:	f04f 0c0a 	mov.w	ip, #10
 800c44c:	4620      	mov	r0, r4
 800c44e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c452:	3a30      	subs	r2, #48	@ 0x30
 800c454:	2a09      	cmp	r2, #9
 800c456:	d903      	bls.n	800c460 <_vfiprintf_r+0x1cc>
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d0c6      	beq.n	800c3ea <_vfiprintf_r+0x156>
 800c45c:	9105      	str	r1, [sp, #20]
 800c45e:	e7c4      	b.n	800c3ea <_vfiprintf_r+0x156>
 800c460:	fb0c 2101 	mla	r1, ip, r1, r2
 800c464:	4604      	mov	r4, r0
 800c466:	2301      	movs	r3, #1
 800c468:	e7f0      	b.n	800c44c <_vfiprintf_r+0x1b8>
 800c46a:	ab03      	add	r3, sp, #12
 800c46c:	9300      	str	r3, [sp, #0]
 800c46e:	462a      	mov	r2, r5
 800c470:	4b12      	ldr	r3, [pc, #72]	@ (800c4bc <_vfiprintf_r+0x228>)
 800c472:	a904      	add	r1, sp, #16
 800c474:	4630      	mov	r0, r6
 800c476:	f7fd fc8d 	bl	8009d94 <_printf_float>
 800c47a:	4607      	mov	r7, r0
 800c47c:	1c78      	adds	r0, r7, #1
 800c47e:	d1d6      	bne.n	800c42e <_vfiprintf_r+0x19a>
 800c480:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c482:	07d9      	lsls	r1, r3, #31
 800c484:	d405      	bmi.n	800c492 <_vfiprintf_r+0x1fe>
 800c486:	89ab      	ldrh	r3, [r5, #12]
 800c488:	059a      	lsls	r2, r3, #22
 800c48a:	d402      	bmi.n	800c492 <_vfiprintf_r+0x1fe>
 800c48c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c48e:	f7fe f9ed 	bl	800a86c <__retarget_lock_release_recursive>
 800c492:	89ab      	ldrh	r3, [r5, #12]
 800c494:	065b      	lsls	r3, r3, #25
 800c496:	f53f af1f 	bmi.w	800c2d8 <_vfiprintf_r+0x44>
 800c49a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c49c:	e71e      	b.n	800c2dc <_vfiprintf_r+0x48>
 800c49e:	ab03      	add	r3, sp, #12
 800c4a0:	9300      	str	r3, [sp, #0]
 800c4a2:	462a      	mov	r2, r5
 800c4a4:	4b05      	ldr	r3, [pc, #20]	@ (800c4bc <_vfiprintf_r+0x228>)
 800c4a6:	a904      	add	r1, sp, #16
 800c4a8:	4630      	mov	r0, r6
 800c4aa:	f7fd ff0b 	bl	800a2c4 <_printf_i>
 800c4ae:	e7e4      	b.n	800c47a <_vfiprintf_r+0x1e6>
 800c4b0:	0800ca56 	.word	0x0800ca56
 800c4b4:	0800ca60 	.word	0x0800ca60
 800c4b8:	08009d95 	.word	0x08009d95
 800c4bc:	0800c271 	.word	0x0800c271
 800c4c0:	0800ca5c 	.word	0x0800ca5c

0800c4c4 <__swbuf_r>:
 800c4c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4c6:	460e      	mov	r6, r1
 800c4c8:	4614      	mov	r4, r2
 800c4ca:	4605      	mov	r5, r0
 800c4cc:	b118      	cbz	r0, 800c4d6 <__swbuf_r+0x12>
 800c4ce:	6a03      	ldr	r3, [r0, #32]
 800c4d0:	b90b      	cbnz	r3, 800c4d6 <__swbuf_r+0x12>
 800c4d2:	f7fe f8a1 	bl	800a618 <__sinit>
 800c4d6:	69a3      	ldr	r3, [r4, #24]
 800c4d8:	60a3      	str	r3, [r4, #8]
 800c4da:	89a3      	ldrh	r3, [r4, #12]
 800c4dc:	071a      	lsls	r2, r3, #28
 800c4de:	d501      	bpl.n	800c4e4 <__swbuf_r+0x20>
 800c4e0:	6923      	ldr	r3, [r4, #16]
 800c4e2:	b943      	cbnz	r3, 800c4f6 <__swbuf_r+0x32>
 800c4e4:	4621      	mov	r1, r4
 800c4e6:	4628      	mov	r0, r5
 800c4e8:	f000 f82a 	bl	800c540 <__swsetup_r>
 800c4ec:	b118      	cbz	r0, 800c4f6 <__swbuf_r+0x32>
 800c4ee:	f04f 37ff 	mov.w	r7, #4294967295
 800c4f2:	4638      	mov	r0, r7
 800c4f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4f6:	6823      	ldr	r3, [r4, #0]
 800c4f8:	6922      	ldr	r2, [r4, #16]
 800c4fa:	1a98      	subs	r0, r3, r2
 800c4fc:	6963      	ldr	r3, [r4, #20]
 800c4fe:	b2f6      	uxtb	r6, r6
 800c500:	4283      	cmp	r3, r0
 800c502:	4637      	mov	r7, r6
 800c504:	dc05      	bgt.n	800c512 <__swbuf_r+0x4e>
 800c506:	4621      	mov	r1, r4
 800c508:	4628      	mov	r0, r5
 800c50a:	f7ff fda9 	bl	800c060 <_fflush_r>
 800c50e:	2800      	cmp	r0, #0
 800c510:	d1ed      	bne.n	800c4ee <__swbuf_r+0x2a>
 800c512:	68a3      	ldr	r3, [r4, #8]
 800c514:	3b01      	subs	r3, #1
 800c516:	60a3      	str	r3, [r4, #8]
 800c518:	6823      	ldr	r3, [r4, #0]
 800c51a:	1c5a      	adds	r2, r3, #1
 800c51c:	6022      	str	r2, [r4, #0]
 800c51e:	701e      	strb	r6, [r3, #0]
 800c520:	6962      	ldr	r2, [r4, #20]
 800c522:	1c43      	adds	r3, r0, #1
 800c524:	429a      	cmp	r2, r3
 800c526:	d004      	beq.n	800c532 <__swbuf_r+0x6e>
 800c528:	89a3      	ldrh	r3, [r4, #12]
 800c52a:	07db      	lsls	r3, r3, #31
 800c52c:	d5e1      	bpl.n	800c4f2 <__swbuf_r+0x2e>
 800c52e:	2e0a      	cmp	r6, #10
 800c530:	d1df      	bne.n	800c4f2 <__swbuf_r+0x2e>
 800c532:	4621      	mov	r1, r4
 800c534:	4628      	mov	r0, r5
 800c536:	f7ff fd93 	bl	800c060 <_fflush_r>
 800c53a:	2800      	cmp	r0, #0
 800c53c:	d0d9      	beq.n	800c4f2 <__swbuf_r+0x2e>
 800c53e:	e7d6      	b.n	800c4ee <__swbuf_r+0x2a>

0800c540 <__swsetup_r>:
 800c540:	b538      	push	{r3, r4, r5, lr}
 800c542:	4b29      	ldr	r3, [pc, #164]	@ (800c5e8 <__swsetup_r+0xa8>)
 800c544:	4605      	mov	r5, r0
 800c546:	6818      	ldr	r0, [r3, #0]
 800c548:	460c      	mov	r4, r1
 800c54a:	b118      	cbz	r0, 800c554 <__swsetup_r+0x14>
 800c54c:	6a03      	ldr	r3, [r0, #32]
 800c54e:	b90b      	cbnz	r3, 800c554 <__swsetup_r+0x14>
 800c550:	f7fe f862 	bl	800a618 <__sinit>
 800c554:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c558:	0719      	lsls	r1, r3, #28
 800c55a:	d422      	bmi.n	800c5a2 <__swsetup_r+0x62>
 800c55c:	06da      	lsls	r2, r3, #27
 800c55e:	d407      	bmi.n	800c570 <__swsetup_r+0x30>
 800c560:	2209      	movs	r2, #9
 800c562:	602a      	str	r2, [r5, #0]
 800c564:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c568:	81a3      	strh	r3, [r4, #12]
 800c56a:	f04f 30ff 	mov.w	r0, #4294967295
 800c56e:	e033      	b.n	800c5d8 <__swsetup_r+0x98>
 800c570:	0758      	lsls	r0, r3, #29
 800c572:	d512      	bpl.n	800c59a <__swsetup_r+0x5a>
 800c574:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c576:	b141      	cbz	r1, 800c58a <__swsetup_r+0x4a>
 800c578:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c57c:	4299      	cmp	r1, r3
 800c57e:	d002      	beq.n	800c586 <__swsetup_r+0x46>
 800c580:	4628      	mov	r0, r5
 800c582:	f7fe ffcd 	bl	800b520 <_free_r>
 800c586:	2300      	movs	r3, #0
 800c588:	6363      	str	r3, [r4, #52]	@ 0x34
 800c58a:	89a3      	ldrh	r3, [r4, #12]
 800c58c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c590:	81a3      	strh	r3, [r4, #12]
 800c592:	2300      	movs	r3, #0
 800c594:	6063      	str	r3, [r4, #4]
 800c596:	6923      	ldr	r3, [r4, #16]
 800c598:	6023      	str	r3, [r4, #0]
 800c59a:	89a3      	ldrh	r3, [r4, #12]
 800c59c:	f043 0308 	orr.w	r3, r3, #8
 800c5a0:	81a3      	strh	r3, [r4, #12]
 800c5a2:	6923      	ldr	r3, [r4, #16]
 800c5a4:	b94b      	cbnz	r3, 800c5ba <__swsetup_r+0x7a>
 800c5a6:	89a3      	ldrh	r3, [r4, #12]
 800c5a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c5ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c5b0:	d003      	beq.n	800c5ba <__swsetup_r+0x7a>
 800c5b2:	4621      	mov	r1, r4
 800c5b4:	4628      	mov	r0, r5
 800c5b6:	f000 f883 	bl	800c6c0 <__smakebuf_r>
 800c5ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5be:	f013 0201 	ands.w	r2, r3, #1
 800c5c2:	d00a      	beq.n	800c5da <__swsetup_r+0x9a>
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	60a2      	str	r2, [r4, #8]
 800c5c8:	6962      	ldr	r2, [r4, #20]
 800c5ca:	4252      	negs	r2, r2
 800c5cc:	61a2      	str	r2, [r4, #24]
 800c5ce:	6922      	ldr	r2, [r4, #16]
 800c5d0:	b942      	cbnz	r2, 800c5e4 <__swsetup_r+0xa4>
 800c5d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c5d6:	d1c5      	bne.n	800c564 <__swsetup_r+0x24>
 800c5d8:	bd38      	pop	{r3, r4, r5, pc}
 800c5da:	0799      	lsls	r1, r3, #30
 800c5dc:	bf58      	it	pl
 800c5de:	6962      	ldrpl	r2, [r4, #20]
 800c5e0:	60a2      	str	r2, [r4, #8]
 800c5e2:	e7f4      	b.n	800c5ce <__swsetup_r+0x8e>
 800c5e4:	2000      	movs	r0, #0
 800c5e6:	e7f7      	b.n	800c5d8 <__swsetup_r+0x98>
 800c5e8:	20000038 	.word	0x20000038

0800c5ec <_raise_r>:
 800c5ec:	291f      	cmp	r1, #31
 800c5ee:	b538      	push	{r3, r4, r5, lr}
 800c5f0:	4605      	mov	r5, r0
 800c5f2:	460c      	mov	r4, r1
 800c5f4:	d904      	bls.n	800c600 <_raise_r+0x14>
 800c5f6:	2316      	movs	r3, #22
 800c5f8:	6003      	str	r3, [r0, #0]
 800c5fa:	f04f 30ff 	mov.w	r0, #4294967295
 800c5fe:	bd38      	pop	{r3, r4, r5, pc}
 800c600:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c602:	b112      	cbz	r2, 800c60a <_raise_r+0x1e>
 800c604:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c608:	b94b      	cbnz	r3, 800c61e <_raise_r+0x32>
 800c60a:	4628      	mov	r0, r5
 800c60c:	f000 f830 	bl	800c670 <_getpid_r>
 800c610:	4622      	mov	r2, r4
 800c612:	4601      	mov	r1, r0
 800c614:	4628      	mov	r0, r5
 800c616:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c61a:	f000 b817 	b.w	800c64c <_kill_r>
 800c61e:	2b01      	cmp	r3, #1
 800c620:	d00a      	beq.n	800c638 <_raise_r+0x4c>
 800c622:	1c59      	adds	r1, r3, #1
 800c624:	d103      	bne.n	800c62e <_raise_r+0x42>
 800c626:	2316      	movs	r3, #22
 800c628:	6003      	str	r3, [r0, #0]
 800c62a:	2001      	movs	r0, #1
 800c62c:	e7e7      	b.n	800c5fe <_raise_r+0x12>
 800c62e:	2100      	movs	r1, #0
 800c630:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c634:	4620      	mov	r0, r4
 800c636:	4798      	blx	r3
 800c638:	2000      	movs	r0, #0
 800c63a:	e7e0      	b.n	800c5fe <_raise_r+0x12>

0800c63c <raise>:
 800c63c:	4b02      	ldr	r3, [pc, #8]	@ (800c648 <raise+0xc>)
 800c63e:	4601      	mov	r1, r0
 800c640:	6818      	ldr	r0, [r3, #0]
 800c642:	f7ff bfd3 	b.w	800c5ec <_raise_r>
 800c646:	bf00      	nop
 800c648:	20000038 	.word	0x20000038

0800c64c <_kill_r>:
 800c64c:	b538      	push	{r3, r4, r5, lr}
 800c64e:	4d07      	ldr	r5, [pc, #28]	@ (800c66c <_kill_r+0x20>)
 800c650:	2300      	movs	r3, #0
 800c652:	4604      	mov	r4, r0
 800c654:	4608      	mov	r0, r1
 800c656:	4611      	mov	r1, r2
 800c658:	602b      	str	r3, [r5, #0]
 800c65a:	f7f5 facb 	bl	8001bf4 <_kill>
 800c65e:	1c43      	adds	r3, r0, #1
 800c660:	d102      	bne.n	800c668 <_kill_r+0x1c>
 800c662:	682b      	ldr	r3, [r5, #0]
 800c664:	b103      	cbz	r3, 800c668 <_kill_r+0x1c>
 800c666:	6023      	str	r3, [r4, #0]
 800c668:	bd38      	pop	{r3, r4, r5, pc}
 800c66a:	bf00      	nop
 800c66c:	20000ce4 	.word	0x20000ce4

0800c670 <_getpid_r>:
 800c670:	f7f5 bab8 	b.w	8001be4 <_getpid>

0800c674 <__swhatbuf_r>:
 800c674:	b570      	push	{r4, r5, r6, lr}
 800c676:	460c      	mov	r4, r1
 800c678:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c67c:	2900      	cmp	r1, #0
 800c67e:	b096      	sub	sp, #88	@ 0x58
 800c680:	4615      	mov	r5, r2
 800c682:	461e      	mov	r6, r3
 800c684:	da0d      	bge.n	800c6a2 <__swhatbuf_r+0x2e>
 800c686:	89a3      	ldrh	r3, [r4, #12]
 800c688:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c68c:	f04f 0100 	mov.w	r1, #0
 800c690:	bf14      	ite	ne
 800c692:	2340      	movne	r3, #64	@ 0x40
 800c694:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c698:	2000      	movs	r0, #0
 800c69a:	6031      	str	r1, [r6, #0]
 800c69c:	602b      	str	r3, [r5, #0]
 800c69e:	b016      	add	sp, #88	@ 0x58
 800c6a0:	bd70      	pop	{r4, r5, r6, pc}
 800c6a2:	466a      	mov	r2, sp
 800c6a4:	f000 f848 	bl	800c738 <_fstat_r>
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	dbec      	blt.n	800c686 <__swhatbuf_r+0x12>
 800c6ac:	9901      	ldr	r1, [sp, #4]
 800c6ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c6b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c6b6:	4259      	negs	r1, r3
 800c6b8:	4159      	adcs	r1, r3
 800c6ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c6be:	e7eb      	b.n	800c698 <__swhatbuf_r+0x24>

0800c6c0 <__smakebuf_r>:
 800c6c0:	898b      	ldrh	r3, [r1, #12]
 800c6c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c6c4:	079d      	lsls	r5, r3, #30
 800c6c6:	4606      	mov	r6, r0
 800c6c8:	460c      	mov	r4, r1
 800c6ca:	d507      	bpl.n	800c6dc <__smakebuf_r+0x1c>
 800c6cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c6d0:	6023      	str	r3, [r4, #0]
 800c6d2:	6123      	str	r3, [r4, #16]
 800c6d4:	2301      	movs	r3, #1
 800c6d6:	6163      	str	r3, [r4, #20]
 800c6d8:	b003      	add	sp, #12
 800c6da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6dc:	ab01      	add	r3, sp, #4
 800c6de:	466a      	mov	r2, sp
 800c6e0:	f7ff ffc8 	bl	800c674 <__swhatbuf_r>
 800c6e4:	9f00      	ldr	r7, [sp, #0]
 800c6e6:	4605      	mov	r5, r0
 800c6e8:	4639      	mov	r1, r7
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	f7fd fa26 	bl	8009b3c <_malloc_r>
 800c6f0:	b948      	cbnz	r0, 800c706 <__smakebuf_r+0x46>
 800c6f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6f6:	059a      	lsls	r2, r3, #22
 800c6f8:	d4ee      	bmi.n	800c6d8 <__smakebuf_r+0x18>
 800c6fa:	f023 0303 	bic.w	r3, r3, #3
 800c6fe:	f043 0302 	orr.w	r3, r3, #2
 800c702:	81a3      	strh	r3, [r4, #12]
 800c704:	e7e2      	b.n	800c6cc <__smakebuf_r+0xc>
 800c706:	89a3      	ldrh	r3, [r4, #12]
 800c708:	6020      	str	r0, [r4, #0]
 800c70a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c70e:	81a3      	strh	r3, [r4, #12]
 800c710:	9b01      	ldr	r3, [sp, #4]
 800c712:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c716:	b15b      	cbz	r3, 800c730 <__smakebuf_r+0x70>
 800c718:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c71c:	4630      	mov	r0, r6
 800c71e:	f000 f81d 	bl	800c75c <_isatty_r>
 800c722:	b128      	cbz	r0, 800c730 <__smakebuf_r+0x70>
 800c724:	89a3      	ldrh	r3, [r4, #12]
 800c726:	f023 0303 	bic.w	r3, r3, #3
 800c72a:	f043 0301 	orr.w	r3, r3, #1
 800c72e:	81a3      	strh	r3, [r4, #12]
 800c730:	89a3      	ldrh	r3, [r4, #12]
 800c732:	431d      	orrs	r5, r3
 800c734:	81a5      	strh	r5, [r4, #12]
 800c736:	e7cf      	b.n	800c6d8 <__smakebuf_r+0x18>

0800c738 <_fstat_r>:
 800c738:	b538      	push	{r3, r4, r5, lr}
 800c73a:	4d07      	ldr	r5, [pc, #28]	@ (800c758 <_fstat_r+0x20>)
 800c73c:	2300      	movs	r3, #0
 800c73e:	4604      	mov	r4, r0
 800c740:	4608      	mov	r0, r1
 800c742:	4611      	mov	r1, r2
 800c744:	602b      	str	r3, [r5, #0]
 800c746:	f7f5 fab5 	bl	8001cb4 <_fstat>
 800c74a:	1c43      	adds	r3, r0, #1
 800c74c:	d102      	bne.n	800c754 <_fstat_r+0x1c>
 800c74e:	682b      	ldr	r3, [r5, #0]
 800c750:	b103      	cbz	r3, 800c754 <_fstat_r+0x1c>
 800c752:	6023      	str	r3, [r4, #0]
 800c754:	bd38      	pop	{r3, r4, r5, pc}
 800c756:	bf00      	nop
 800c758:	20000ce4 	.word	0x20000ce4

0800c75c <_isatty_r>:
 800c75c:	b538      	push	{r3, r4, r5, lr}
 800c75e:	4d06      	ldr	r5, [pc, #24]	@ (800c778 <_isatty_r+0x1c>)
 800c760:	2300      	movs	r3, #0
 800c762:	4604      	mov	r4, r0
 800c764:	4608      	mov	r0, r1
 800c766:	602b      	str	r3, [r5, #0]
 800c768:	f7f5 fab4 	bl	8001cd4 <_isatty>
 800c76c:	1c43      	adds	r3, r0, #1
 800c76e:	d102      	bne.n	800c776 <_isatty_r+0x1a>
 800c770:	682b      	ldr	r3, [r5, #0]
 800c772:	b103      	cbz	r3, 800c776 <_isatty_r+0x1a>
 800c774:	6023      	str	r3, [r4, #0]
 800c776:	bd38      	pop	{r3, r4, r5, pc}
 800c778:	20000ce4 	.word	0x20000ce4

0800c77c <fmodf>:
 800c77c:	b508      	push	{r3, lr}
 800c77e:	ed2d 8b02 	vpush	{d8}
 800c782:	eef0 8a40 	vmov.f32	s17, s0
 800c786:	eeb0 8a60 	vmov.f32	s16, s1
 800c78a:	f000 f817 	bl	800c7bc <__ieee754_fmodf>
 800c78e:	eef4 8a48 	vcmp.f32	s17, s16
 800c792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c796:	d60c      	bvs.n	800c7b2 <fmodf+0x36>
 800c798:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800c7b8 <fmodf+0x3c>
 800c79c:	eeb4 8a68 	vcmp.f32	s16, s17
 800c7a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7a4:	d105      	bne.n	800c7b2 <fmodf+0x36>
 800c7a6:	f7fe f835 	bl	800a814 <__errno>
 800c7aa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c7ae:	2321      	movs	r3, #33	@ 0x21
 800c7b0:	6003      	str	r3, [r0, #0]
 800c7b2:	ecbd 8b02 	vpop	{d8}
 800c7b6:	bd08      	pop	{r3, pc}
 800c7b8:	00000000 	.word	0x00000000

0800c7bc <__ieee754_fmodf>:
 800c7bc:	b570      	push	{r4, r5, r6, lr}
 800c7be:	ee10 6a90 	vmov	r6, s1
 800c7c2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800c7c6:	1e5a      	subs	r2, r3, #1
 800c7c8:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c7cc:	d206      	bcs.n	800c7dc <__ieee754_fmodf+0x20>
 800c7ce:	ee10 4a10 	vmov	r4, s0
 800c7d2:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 800c7d6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c7da:	d304      	bcc.n	800c7e6 <__ieee754_fmodf+0x2a>
 800c7dc:	ee60 0a20 	vmul.f32	s1, s0, s1
 800c7e0:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800c7e4:	bd70      	pop	{r4, r5, r6, pc}
 800c7e6:	4299      	cmp	r1, r3
 800c7e8:	dbfc      	blt.n	800c7e4 <__ieee754_fmodf+0x28>
 800c7ea:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 800c7ee:	d105      	bne.n	800c7fc <__ieee754_fmodf+0x40>
 800c7f0:	4b32      	ldr	r3, [pc, #200]	@ (800c8bc <__ieee754_fmodf+0x100>)
 800c7f2:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 800c7f6:	ed93 0a00 	vldr	s0, [r3]
 800c7fa:	e7f3      	b.n	800c7e4 <__ieee754_fmodf+0x28>
 800c7fc:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800c800:	d146      	bne.n	800c890 <__ieee754_fmodf+0xd4>
 800c802:	020a      	lsls	r2, r1, #8
 800c804:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800c808:	2a00      	cmp	r2, #0
 800c80a:	dc3e      	bgt.n	800c88a <__ieee754_fmodf+0xce>
 800c80c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800c810:	bf01      	itttt	eq
 800c812:	021a      	lsleq	r2, r3, #8
 800c814:	fab2 f282 	clzeq	r2, r2
 800c818:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 800c81c:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 800c820:	bf16      	itet	ne
 800c822:	15da      	asrne	r2, r3, #23
 800c824:	3282      	addeq	r2, #130	@ 0x82
 800c826:	3a7f      	subne	r2, #127	@ 0x7f
 800c828:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 800c82c:	bfbb      	ittet	lt
 800c82e:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800c832:	1a24      	sublt	r4, r4, r0
 800c834:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 800c838:	40a1      	lsllt	r1, r4
 800c83a:	bfa8      	it	ge
 800c83c:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 800c840:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800c844:	bfb5      	itete	lt
 800c846:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800c84a:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800c84e:	1aa4      	sublt	r4, r4, r2
 800c850:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 800c854:	bfb8      	it	lt
 800c856:	fa03 f404 	lsllt.w	r4, r3, r4
 800c85a:	1a80      	subs	r0, r0, r2
 800c85c:	1b0b      	subs	r3, r1, r4
 800c85e:	b9d0      	cbnz	r0, 800c896 <__ieee754_fmodf+0xda>
 800c860:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 800c864:	bf28      	it	cs
 800c866:	460b      	movcs	r3, r1
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d0c1      	beq.n	800c7f0 <__ieee754_fmodf+0x34>
 800c86c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c870:	db19      	blt.n	800c8a6 <__ieee754_fmodf+0xea>
 800c872:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800c876:	db19      	blt.n	800c8ac <__ieee754_fmodf+0xf0>
 800c878:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800c87c:	327f      	adds	r2, #127	@ 0x7f
 800c87e:	432b      	orrs	r3, r5
 800c880:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800c884:	ee00 3a10 	vmov	s0, r3
 800c888:	e7ac      	b.n	800c7e4 <__ieee754_fmodf+0x28>
 800c88a:	3801      	subs	r0, #1
 800c88c:	0052      	lsls	r2, r2, #1
 800c88e:	e7bb      	b.n	800c808 <__ieee754_fmodf+0x4c>
 800c890:	15c8      	asrs	r0, r1, #23
 800c892:	387f      	subs	r0, #127	@ 0x7f
 800c894:	e7ba      	b.n	800c80c <__ieee754_fmodf+0x50>
 800c896:	2b00      	cmp	r3, #0
 800c898:	da02      	bge.n	800c8a0 <__ieee754_fmodf+0xe4>
 800c89a:	0049      	lsls	r1, r1, #1
 800c89c:	3801      	subs	r0, #1
 800c89e:	e7dd      	b.n	800c85c <__ieee754_fmodf+0xa0>
 800c8a0:	d0a6      	beq.n	800c7f0 <__ieee754_fmodf+0x34>
 800c8a2:	0059      	lsls	r1, r3, #1
 800c8a4:	e7fa      	b.n	800c89c <__ieee754_fmodf+0xe0>
 800c8a6:	005b      	lsls	r3, r3, #1
 800c8a8:	3a01      	subs	r2, #1
 800c8aa:	e7df      	b.n	800c86c <__ieee754_fmodf+0xb0>
 800c8ac:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800c8b0:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800c8b4:	3282      	adds	r2, #130	@ 0x82
 800c8b6:	4113      	asrs	r3, r2
 800c8b8:	432b      	orrs	r3, r5
 800c8ba:	e7e3      	b.n	800c884 <__ieee754_fmodf+0xc8>
 800c8bc:	0800ccb4 	.word	0x0800ccb4

0800c8c0 <_init>:
 800c8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8c2:	bf00      	nop
 800c8c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8c6:	bc08      	pop	{r3}
 800c8c8:	469e      	mov	lr, r3
 800c8ca:	4770      	bx	lr

0800c8cc <_fini>:
 800c8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ce:	bf00      	nop
 800c8d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8d2:	bc08      	pop	{r3}
 800c8d4:	469e      	mov	lr, r3
 800c8d6:	4770      	bx	lr
