Analysis & Synthesis report for nes
Sun Jan 06 17:38:38 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis DSP Block Usage Summary
 11. Analysis & Synthesis IP Cores Summary
 12. State Machine - |NES_TOP|CtrlModule:control|io_ps2_com:mykeyboard|comState
 13. State Machine - |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|decodedOpcode
 14. State Machine - |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|state
 15. State Machine - |NES_TOP|GameLoader:loader|state
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Added for RAM Pass-Through Logic
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for MemoryController:memory|spram:vram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated
 25. Source assignments for MemoryController:memory|spram:ram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated
 26. Source assignments for MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component|altsyncram_pke1:auto_generated
 27. Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated
 28. Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_3p6:rdptr_g1p
 29. Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p
 30. Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram
 31. Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 32. Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 33. Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 34. Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 35. Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|cntr_pld:cntr_b
 36. Source assignments for CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_0|altsyncram_kek1:auto_generated
 37. Source assignments for CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated
 38. Source assignments for NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0|altsyncram_deh1:auto_generated
 39. Source assignments for NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|altsyncram:expansion_ram_rtl_0|altsyncram_4kk1:auto_generated
 40. Source assignments for Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated
 41. Source assignments for NES:nes|APU:apu|ApuLookupTable:lookup|altsyncram:lookup_rtl_0|altsyncram_1ns1:auto_generated
 42. Source assignments for CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated
 43. Source assignments for Hq2x:hq2x|altsyncram:inbuf_rtl_0|altsyncram_2eh1:auto_generated
 44. Source assignments for CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0|altsyncram_5r21:auto_generated
 45. Parameter Settings for User Entity Instance: nes_clk:clock_21mhz|altpll:altpll_component
 46. Parameter Settings for User Entity Instance: MemoryController:memory|spram:vram
 47. Parameter Settings for User Entity Instance: MemoryController:memory|spram:vram|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: MemoryController:memory|spram:ram
 49. Parameter Settings for User Entity Instance: MemoryController:memory|spram:ram|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: MemoryController:memory|spram:prg_ram
 51. Parameter Settings for User Entity Instance: MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: sigma_delta_dac:sigma_delta_dac
 53. Parameter Settings for User Entity Instance: CtrlModule:control
 54. Parameter Settings for User Entity Instance: CtrlModule:control|CtrlROM_ROM:myrom
 55. Parameter Settings for User Entity Instance: CtrlModule:control|zpu_core_flex:zpu
 56. Parameter Settings for User Entity Instance: CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram
 57. Parameter Settings for User Entity Instance: CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom
 58. Parameter Settings for User Entity Instance: CtrlModule:control|io_ps2_com:mykeyboard
 59. Parameter Settings for User Entity Instance: CtrlModule:control|interrupt_controller:intcontroller
 60. Parameter Settings for User Entity Instance: fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 61. Parameter Settings for Inferred Entity Instance: CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_0
 62. Parameter Settings for Inferred Entity Instance: CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0
 63. Parameter Settings for Inferred Entity Instance: NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0
 64. Parameter Settings for Inferred Entity Instance: NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|altsyncram:expansion_ram_rtl_0
 65. Parameter Settings for Inferred Entity Instance: Hq2x:hq2x|altsyncram:outbuf_rtl_0
 66. Parameter Settings for Inferred Entity Instance: NES:nes|APU:apu|ApuLookupTable:lookup|altsyncram:lookup_rtl_0
 67. Parameter Settings for Inferred Entity Instance: CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1
 68. Parameter Settings for Inferred Entity Instance: Hq2x:hq2x|altsyncram:inbuf_rtl_0
 69. Parameter Settings for Inferred Entity Instance: CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0
 70. Parameter Settings for Inferred Entity Instance: NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|lpm_mult:Mult0
 71. Parameter Settings for Inferred Entity Instance: CtrlModule:control|zpu_core_flex:zpu|lpm_mult:Mult0
 72. altpll Parameter Settings by Entity Instance
 73. altsyncram Parameter Settings by Entity Instance
 74. lpm_mult Parameter Settings by Entity Instance
 75. Port Connectivity Checks: "fifo_loader:loaderbuffer"
 76. Port Connectivity Checks: "OSD_Overlay:osd"
 77. Port Connectivity Checks: "CtrlModule:control|interrupt_controller:intcontroller"
 78. Port Connectivity Checks: "CtrlModule:control|io_ps2_com:mykeyboard"
 79. Port Connectivity Checks: "CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram"
 80. Port Connectivity Checks: "CtrlModule:control|OnScreenDisplay:myosd"
 81. Port Connectivity Checks: "CtrlModule:control|zpu_core_flex:zpu"
 82. Port Connectivity Checks: "CtrlModule:control|CtrlROM_ROM:myrom"
 83. Port Connectivity Checks: "CtrlModule:control"
 84. Port Connectivity Checks: "VgaDriver:vga"
 85. Port Connectivity Checks: "MemoryController:memory"
 86. Port Connectivity Checks: "NES:nes|MultiMapper:multi_mapper"
 87. Port Connectivity Checks: "NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0"
 88. Port Connectivity Checks: "NES:nes|APU:apu|ApuLookupTable:lookup"
 89. Port Connectivity Checks: "NES:nes|APU:apu|SquareChan:Sq2"
 90. Port Connectivity Checks: "NES:nes|APU:apu|SquareChan:Sq1"
 91. Port Connectivity Checks: "NES:nes"
 92. Port Connectivity Checks: "GameLoader:loader"
 93. Port Connectivity Checks: "nes_clk:clock_21mhz"
 94. Post-Synthesis Netlist Statistics for Top Partition
 95. Elapsed Time Per Partition
 96. Analysis & Synthesis Messages
 97. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 06 17:38:38 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; nes                                         ;
; Top-level Entity Name              ; NES_TOP                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,739                                       ;
;     Total combinational functions  ; 6,078                                       ;
;     Dedicated logic registers      ; 3,223                                       ;
; Total registers                    ; 3223                                        ;
; Total pins                         ; 112                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 326,656                                     ;
; Embedded Multiplier 9-bit elements ; 7                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                            ; NES_TOP            ; nes                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+------+------------------------------------------+
; Name ; Setting                                  ;
+------+------------------------------------------+
;      ; "VERIFIED_SAFE"                          ;
+------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                     ; Library ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; ../../src/MicroCode.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v                                                ;         ;
; ../../src/ppu.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v                                                      ;         ;
; ../../src/mmu.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v                                                      ;         ;
; ../../src/cpu.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v                                                      ;         ;
; ../../src/apu.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v                                                      ;         ;
; ../../src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd                   ;         ;
; ../../src/CtrlModule/CtrlModule/RTL/DualPortRAM_2RW_1Clock_Unreg.vhd ; yes             ; User VHDL File                                        ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/DualPortRAM_2RW_1Clock_Unreg.vhd ;         ;
; ../../src/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd         ; yes             ; User VHDL File                                        ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd         ;         ;
; ../../src/CtrlModule/CtrlModule/RTL/spi.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/spi.vhd                          ;         ;
; ../../src/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd                   ;         ;
; ../../src/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd              ; yes             ; User VHDL File                                        ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd              ;         ;
; ../../src/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd              ; yes             ; User VHDL File                                        ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd              ;         ;
; ../../src/CtrlModule/CtrlModule/Firmware/CtrlROM_ROM.vhd             ; yes             ; User VHDL File                                        ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/Firmware/CtrlROM_ROM.vhd             ;         ;
; ../../src/CtrlModule/ZPUFlex/RTL/zpupkg.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpupkg.vhd                          ;         ;
; ../../src/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd                  ;         ;
; ../../src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd                   ;         ;
; ../../src/spram.vhd                                                  ; yes             ; User VHDL File                                        ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/spram.vhd                                                  ;         ;
; ../../src/memorycontroller.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/memorycontroller.v                                         ;         ;
; ../../src/compat.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/compat.v                                                   ;         ;
; ../../src/vga.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/vga.v                                                      ;         ;
; ../../src/sigma_delta_dac.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/sigma_delta_dac.v                                          ;         ;
; ../../src/nes.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v                                                      ;         ;
; ../../src/hq2x.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v                                                     ;         ;
; ../../src/GameLoader.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v                                               ;         ;
; ../../src/oam_palette.txt                                            ; yes             ; User File                                             ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt                                            ;         ;
; NES.v                                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v                                            ;         ;
; nes_clk.vhd                                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/nes_clk.vhd                                      ;         ;
; fifo_loader.vhd                                                      ; yes             ; User Wizard-Generated File                            ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/fifo_loader.vhd                                  ;         ;
; altpll.tdf                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                                ;         ;
; aglobal180.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                            ;         ;
; stratix_pll.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                           ;         ;
; stratixii_pll.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;         ;
; cycloneii_pll.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;         ;
; db/nes_clk_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes_clk_altpll.v                              ;         ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_hke1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_hke1.tdf                           ;         ;
; db/altsyncram_pke1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_pke1.tdf                           ;         ;
; dcfifo_mixed_widths.tdf                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                   ;         ;
; db/dcfifo_j6j1.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dcfifo_j6j1.tdf                               ;         ;
; db/a_graycounter_3p6.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/a_graycounter_3p6.tdf                         ;         ;
; db/a_graycounter_07c.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/a_graycounter_07c.tdf                         ;         ;
; db/altsyncram_mb21.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_mb21.tdf                           ;         ;
; db/alt_synch_pipe_qal.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/alt_synch_pipe_qal.tdf                        ;         ;
; db/dffpipe_b09.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dffpipe_b09.tdf                               ;         ;
; db/alt_synch_pipe_ral.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/alt_synch_pipe_ral.tdf                        ;         ;
; db/dffpipe_c09.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dffpipe_c09.tdf                               ;         ;
; db/cmpr_o76.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/cmpr_o76.tdf                                  ;         ;
; db/cntr_pld.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/cntr_pld.tdf                                  ;         ;
; db/altsyncram_kek1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_kek1.tdf                           ;         ;
; db/altsyncram_i3v1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_i3v1.tdf                           ;         ;
; db/nes.ram0_ctrlrom_rom_9bce1465.hdl.mif                             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes.ram0_ctrlrom_rom_9bce1465.hdl.mif         ;         ;
; db/altsyncram_deh1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_deh1.tdf                           ;         ;
; db/altsyncram_4kk1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_4kk1.tdf                           ;         ;
; db/altsyncram_ank1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_ank1.tdf                           ;         ;
; db/altsyncram_1ns1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_1ns1.tdf                           ;         ;
; db/nes.ram0_apulookuptable_c81c03ff.hdl.mif                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes.ram0_apulookuptable_c81c03ff.hdl.mif      ;         ;
; db/altsyncram_2eh1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_2eh1.tdf                           ;         ;
; db/altsyncram_5r21.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_5r21.tdf                           ;         ;
; lpm_mult.tdf                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                              ;         ;
; lpm_add_sub.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;         ;
; multcore.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc                                              ;         ;
; bypassff.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                              ;         ;
; altshift.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                              ;         ;
; db/mult_aat.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/mult_aat.tdf                                  ;         ;
; db/mult_7dt.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/mult_7dt.tdf                                  ;         ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,739                                                                                      ;
;                                             ;                                                                                            ;
; Total combinational functions               ; 6078                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                            ;
;     -- 4 input functions                    ; 3564                                                                                       ;
;     -- 3 input functions                    ; 1571                                                                                       ;
;     -- <=2 input functions                  ; 943                                                                                        ;
;                                             ;                                                                                            ;
; Logic elements by mode                      ;                                                                                            ;
;     -- normal mode                          ; 5287                                                                                       ;
;     -- arithmetic mode                      ; 791                                                                                        ;
;                                             ;                                                                                            ;
; Total registers                             ; 3223                                                                                       ;
;     -- Dedicated logic registers            ; 3223                                                                                       ;
;     -- I/O registers                        ; 0                                                                                          ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 112                                                                                        ;
; Total memory bits                           ; 326656                                                                                     ;
;                                             ;                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 7                                                                                          ;
;                                             ;                                                                                            ;
; Total PLLs                                  ; 1                                                                                          ;
;     -- PLLs                                 ; 1                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; nes_clk:clock_21mhz|altpll:altpll_component|nes_clk_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3189                                                                                       ;
; Total fan-out                               ; 33676                                                                                      ;
; Average fan-out                             ; 3.47                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Entity Name                  ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |NES_TOP                                                  ; 6078 (212)          ; 3223 (57)                 ; 326656      ; 7            ; 1       ; 3         ; 112  ; 0            ; |NES_TOP                                                                                                                                                        ; NES_TOP                      ; work         ;
;    |CtrlModule:control|                                   ; 1197 (110)          ; 692 (114)                 ; 146432      ; 6            ; 0       ; 3         ; 0    ; 0            ; |NES_TOP|CtrlModule:control                                                                                                                                     ; CtrlModule                   ; work         ;
;       |CtrlROM_ROM:myrom|                                 ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|CtrlROM_ROM:myrom                                                                                                                   ; CtrlROM_ROM                  ; work         ;
;          |altsyncram:ram_rtl_0|                           ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0                                                                                              ; altsyncram                   ; work         ;
;             |altsyncram_i3v1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated                                                               ; altsyncram_i3v1              ; work         ;
;       |OnScreenDisplay:myosd|                             ; 133 (114)           ; 175 (123)                 ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|OnScreenDisplay:myosd                                                                                                               ; OnScreenDisplay              ; work         ;
;          |CharROM_ROM:charrom|                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom                                                                                           ; CharROM_ROM                  ; work         ;
;             |altsyncram:Mux0_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0                                                                     ; altsyncram                   ; work         ;
;                |altsyncram_5r21:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0|altsyncram_5r21:auto_generated                                      ; altsyncram_5r21              ; work         ;
;          |DualPortRAM_2RW_1Clock_Unreg:charram|           ; 19 (19)             ; 52 (52)                   ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram                                                                          ; DualPortRAM_2RW_1Clock_Unreg ; work         ;
;             |altsyncram:ram_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_0                                                     ; altsyncram                   ; work         ;
;                |altsyncram_kek1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_0|altsyncram_kek1:auto_generated                      ; altsyncram_kek1              ; work         ;
;             |altsyncram:ram_rtl_1|                        ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1                                                     ; altsyncram                   ; work         ;
;                |altsyncram_kek1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated                      ; altsyncram_kek1              ; work         ;
;       |interrupt_controller:intcontroller|                ; 5 (5)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|interrupt_controller:intcontroller                                                                                                  ; interrupt_controller         ; work         ;
;       |io_ps2_com:mykeyboard|                             ; 34 (34)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|io_ps2_com:mykeyboard                                                                                                               ; io_ps2_com                   ; work         ;
;       |spi_interface:spi|                                 ; 17 (17)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|spi_interface:spi                                                                                                                   ; spi_interface                ; work         ;
;       |zpu_core_flex:zpu|                                 ; 898 (870)           ; 346 (346)                 ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu                                                                                                                   ; zpu_core_flex                ; work         ;
;          |lpm_mult:Mult0|                                 ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|lpm_mult:Mult0                                                                                                    ; lpm_mult                     ; work         ;
;             |mult_7dt:auto_generated|                     ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|lpm_mult:Mult0|mult_7dt:auto_generated                                                                            ; mult_7dt                     ; work         ;
;    |GameLoader:loader|                                    ; 154 (154)           ; 112 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|GameLoader:loader                                                                                                                                      ; GameLoader                   ; work         ;
;    |Hq2x:hq2x|                                            ; 40 (40)             ; 41 (41)                   ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|Hq2x:hq2x                                                                                                                                              ; Hq2x                         ; work         ;
;       |altsyncram:inbuf_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|Hq2x:hq2x|altsyncram:inbuf_rtl_0                                                                                                                       ; altsyncram                   ; work         ;
;          |altsyncram_2eh1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|Hq2x:hq2x|altsyncram:inbuf_rtl_0|altsyncram_2eh1:auto_generated                                                                                        ; altsyncram_2eh1              ; work         ;
;       |altsyncram:outbuf_rtl_0|                           ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|Hq2x:hq2x|altsyncram:outbuf_rtl_0                                                                                                                      ; altsyncram                   ; work         ;
;          |altsyncram_ank1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated                                                                                       ; altsyncram_ank1              ; work         ;
;    |MemoryController:memory|                              ; 53 (53)             ; 50 (50)                   ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|MemoryController:memory                                                                                                                                ; MemoryController             ; work         ;
;       |spram:prg_ram|                                     ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|MemoryController:memory|spram:prg_ram                                                                                                                  ; spram                        ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component                                                                                  ; altsyncram                   ; work         ;
;             |altsyncram_pke1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component|altsyncram_pke1:auto_generated                                                   ; altsyncram_pke1              ; work         ;
;       |spram:ram|                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|MemoryController:memory|spram:ram                                                                                                                      ; spram                        ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|MemoryController:memory|spram:ram|altsyncram:altsyncram_component                                                                                      ; altsyncram                   ; work         ;
;             |altsyncram_hke1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|MemoryController:memory|spram:ram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated                                                       ; altsyncram_hke1              ; work         ;
;       |spram:vram|                                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|MemoryController:memory|spram:vram                                                                                                                     ; spram                        ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|MemoryController:memory|spram:vram|altsyncram:altsyncram_component                                                                                     ; altsyncram                   ; work         ;
;             |altsyncram_hke1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|MemoryController:memory|spram:vram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated                                                      ; altsyncram_hke1              ; work         ;
;    |NES:nes|                                              ; 4260 (214)          ; 2115 (5)                  ; 18432       ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes                                                                                                                                                ; NES                          ; work         ;
;       |APU:apu|                                           ; 815 (109)           ; 350 (29)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|APU:apu                                                                                                                                        ; APU                          ; work         ;
;          |ApuLookupTable:lookup|                          ; 16 (16)             ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|APU:apu|ApuLookupTable:lookup                                                                                                                  ; ApuLookupTable               ; work         ;
;             |altsyncram:lookup_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|APU:apu|ApuLookupTable:lookup|altsyncram:lookup_rtl_0                                                                                          ; altsyncram                   ; work         ;
;                |altsyncram_1ns1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|APU:apu|ApuLookupTable:lookup|altsyncram:lookup_rtl_0|altsyncram_1ns1:auto_generated                                                           ; altsyncram_1ns1              ; work         ;
;          |DmcChan:Dmc|                                    ; 146 (146)           ; 89 (89)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|APU:apu|DmcChan:Dmc                                                                                                                            ; DmcChan                      ; work         ;
;          |LenCtr_Lookup:len|                              ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|APU:apu|LenCtr_Lookup:len                                                                                                                      ; LenCtr_Lookup                ; work         ;
;          |NoiseChan:Noi|                                  ; 106 (106)           ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|APU:apu|NoiseChan:Noi                                                                                                                          ; NoiseChan                    ; work         ;
;          |SquareChan:Sq1|                                 ; 172 (172)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1                                                                                                                         ; SquareChan                   ; work         ;
;          |SquareChan:Sq2|                                 ; 168 (168)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2                                                                                                                         ; SquareChan                   ; work         ;
;          |TriangleChan:Tri|                               ; 86 (86)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|APU:apu|TriangleChan:Tri                                                                                                                       ; TriangleChan                 ; work         ;
;       |CPU:cpu|                                           ; 633 (129)           ; 122 (62)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu                                                                                                                                        ; CPU                          ; work         ;
;          |AddressGenerator:addgen|                        ; 68 (68)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|AddressGenerator:addgen                                                                                                                ; AddressGenerator             ; work         ;
;          |MicroCodeTable:micro2|                          ; 283 (93)            ; 27 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|MicroCodeTable:micro2                                                                                                                  ; MicroCodeTable               ; work         ;
;             |MicroCodeTableInner:inner|                   ; 190 (190)           ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner                                                                                        ; MicroCodeTableInner          ; work         ;
;          |NewAlu:new_alu|                                 ; 109 (88)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu                                                                                                                         ; NewAlu                       ; work         ;
;             |MyAddSub:addsub|                             ; 21 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub                                                                                                         ; MyAddSub                     ; work         ;
;                |MUXCY_D:MUXCY_D6|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_D:MUXCY_D6                                                                                        ; MUXCY_D                      ; work         ;
;                |MUXCY_L:MUXCY_L0|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_L:MUXCY_L0                                                                                        ; MUXCY_L                      ; work         ;
;                |MUXCY_L:MUXCY_L1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_L:MUXCY_L1                                                                                        ; MUXCY_L                      ; work         ;
;                |MUXCY_L:MUXCY_L2|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_L:MUXCY_L2                                                                                        ; MUXCY_L                      ; work         ;
;                |MUXCY_L:MUXCY_L3|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_L:MUXCY_L3                                                                                        ; MUXCY_L                      ; work         ;
;                |MUXCY_L:MUXCY_L5|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_L:MUXCY_L5                                                                                        ; MUXCY_L                      ; work         ;
;                |XORCY:XORCY0|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XORCY:XORCY0                                                                                            ; XORCY                        ; work         ;
;                |XORCY:XORCY5|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XORCY:XORCY5                                                                                            ; XORCY                        ; work         ;
;          |ProgramCounter:pc|                              ; 44 (44)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|CPU:cpu|ProgramCounter:pc                                                                                                                      ; ProgramCounter               ; work         ;
;       |DmaController:dma|                                 ; 48 (48)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|DmaController:dma                                                                                                                              ; DmaController                ; work         ;
;       |MemoryMultiplex:mem|                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MemoryMultiplex:mem                                                                                                                            ; MemoryMultiplex              ; work         ;
;       |MultiMapper:multi_mapper|                          ; 1389 (483)          ; 781 (0)                   ; 8192        ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper                                                                                                                       ; MultiMapper                  ; work         ;
;          |MMC0:mmc0|                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC0:mmc0                                                                                                             ; MMC0                         ; work         ;
;          |MMC1:mmc1|                                      ; 25 (25)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC1:mmc1                                                                                                             ; MMC1                         ; work         ;
;          |MMC2:mmc2|                                      ; 17 (17)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC2:mmc2                                                                                                             ; MMC2                         ; work         ;
;          |MMC3:mmc3|                                      ; 132 (132)           ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3                                                                                                             ; MMC3                         ; work         ;
;          |MMC5:mmc5|                                      ; 325 (325)           ; 249 (249)                 ; 8192        ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5                                                                                                             ; MMC5                         ; work         ;
;             |altsyncram:expansion_ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|altsyncram:expansion_ram_rtl_0                                                                              ; altsyncram                   ; work         ;
;                |altsyncram_4kk1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|altsyncram:expansion_ram_rtl_0|altsyncram_4kk1:auto_generated                                               ; altsyncram_4kk1              ; work         ;
;             |lpm_mult:Mult0|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|lpm_mult:Mult0                                                                                              ; lpm_mult                     ; work         ;
;                |mult_aat:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|lpm_mult:Mult0|mult_aat:auto_generated                                                                      ; mult_aat                     ; work         ;
;          |Mapper15:map15|                                 ; 3 (3)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper15:map15                                                                                                        ; Mapper15                     ; work         ;
;          |Mapper228:map228|                               ; 10 (10)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper228:map228                                                                                                      ; Mapper228                    ; work         ;
;          |Mapper234:map234|                               ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper234:map234                                                                                                      ; Mapper234                    ; work         ;
;          |Mapper28:map28|                                 ; 43 (43)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper28:map28                                                                                                        ; Mapper28                     ; work         ;
;          |Mapper34:map34|                                 ; 8 (8)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper34:map34                                                                                                        ; Mapper34                     ; work         ;
;          |Mapper41:map41|                                 ; 7 (7)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper41:map41                                                                                                        ; Mapper41                     ; work         ;
;          |Mapper66:map66|                                 ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper66:map66                                                                                                        ; Mapper66                     ; work         ;
;          |Mapper68:map68|                                 ; 33 (33)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper68:map68                                                                                                        ; Mapper68                     ; work         ;
;          |Mapper69:map69|                                 ; 107 (107)           ; 111 (111)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69                                                                                                        ; Mapper69                     ; work         ;
;          |Mapper71:map71|                                 ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper71:map71                                                                                                        ; Mapper71                     ; work         ;
;          |Mapper79:map79|                                 ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper79:map79                                                                                                        ; Mapper79                     ; work         ;
;          |NesEvent:nesev|                                 ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|NesEvent:nesev                                                                                                        ; NesEvent                     ; work         ;
;          |Rambo1:rambo1|                                  ; 127 (127)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1                                                                                                         ; Rambo1                       ; work         ;
;       |PPU:ppu|                                           ; 1157 (132)          ; 828 (20)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu                                                                                                                                        ; PPU                          ; work         ;
;          |BgPainter:bg_painter|                           ; 23 (23)             ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|BgPainter:bg_painter                                                                                                                   ; BgPainter                    ; work         ;
;          |ClockGen:clock|                                 ; 41 (41)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|ClockGen:clock                                                                                                                         ; ClockGen                     ; work         ;
;          |LoopyGen:loopy0|                                ; 110 (110)           ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|LoopyGen:loopy0                                                                                                                        ; LoopyGen                     ; work         ;
;          |PaletteRam:palette_ram|                         ; 247 (247)           ; 156 (156)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|PaletteRam:palette_ram                                                                                                                 ; PaletteRam                   ; work         ;
;          |PixelMuxer:pixel_muxer|                         ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|PixelMuxer:pixel_muxer                                                                                                                 ; PixelMuxer                   ; work         ;
;          |SpriteAddressGen:address_gen|                   ; 17 (17)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteAddressGen:address_gen                                                                                                           ; SpriteAddressGen             ; work         ;
;          |SpriteRAM:sprite_ram|                           ; 326 (326)           ; 297 (297)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteRAM:sprite_ram                                                                                                                   ; SpriteRAM                    ; work         ;
;             |altsyncram:oam_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0                                                                                              ; altsyncram                   ; work         ;
;                |altsyncram_deh1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0|altsyncram_deh1:auto_generated                                                               ; altsyncram_deh1              ; work         ;
;          |SpriteSet:sprite_gen|                           ; 251 (7)             ; 216 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen                                                                                                                   ; SpriteSet                    ; work         ;
;             |Sprite:sprite0|                              ; 30 (30)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0                                                                                                    ; Sprite                       ; work         ;
;             |Sprite:sprite1|                              ; 30 (30)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1                                                                                                    ; Sprite                       ; work         ;
;             |Sprite:sprite2|                              ; 30 (30)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2                                                                                                    ; Sprite                       ; work         ;
;             |Sprite:sprite3|                              ; 31 (31)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3                                                                                                    ; Sprite                       ; work         ;
;             |Sprite:sprite4|                              ; 30 (30)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4                                                                                                    ; Sprite                       ; work         ;
;             |Sprite:sprite5|                              ; 30 (30)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5                                                                                                    ; Sprite                       ; work         ;
;             |Sprite:sprite6|                              ; 30 (30)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6                                                                                                    ; Sprite                       ; work         ;
;             |Sprite:sprite7|                              ; 33 (33)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7                                                                                                    ; Sprite                       ; work         ;
;    |OSD_Overlay:osd|                                      ; 25 (25)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|OSD_Overlay:osd                                                                                                                                        ; OSD_Overlay                  ; work         ;
;    |VgaDriver:vga|                                        ; 60 (60)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|VgaDriver:vga                                                                                                                                          ; VgaDriver                    ; work         ;
;    |fifo_loader:loaderbuffer|                             ; 67 (0)              ; 109 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer                                                                                                                               ; fifo_loader                  ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 67 (0)              ; 109 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_j6j1:auto_generated|                     ; 67 (6)              ; 109 (33)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated                                                  ; dcfifo_j6j1                  ; work         ;
;             |a_graycounter_07c:wrptr_g1p|                 ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p                      ; a_graycounter_07c            ; work         ;
;             |a_graycounter_3p6:rdptr_g1p|                 ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_3p6:rdptr_g1p                      ; a_graycounter_3p6            ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal           ; work         ;
;                |dffpipe_b09:dffpipe12|                    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ; dffpipe_b09                  ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral           ; work         ;
;                |dffpipe_c09:dffpipe15|                    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ; dffpipe_c09                  ; work         ;
;             |altsyncram_mb21:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram                         ; altsyncram_mb21              ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; cmpr_o76                     ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; cmpr_o76                     ; work         ;
;             |cntr_pld:cntr_b|                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|cntr_pld:cntr_b                                  ; cntr_pld                     ; work         ;
;    |nes_clk:clock_21mhz|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|nes_clk:clock_21mhz                                                                                                                                    ; nes_clk                      ; work         ;
;       |altpll:altpll_component|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|nes_clk:clock_21mhz|altpll:altpll_component                                                                                                            ; altpll                       ; work         ;
;          |nes_clk_altpll:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|nes_clk:clock_21mhz|altpll:altpll_component|nes_clk_altpll:auto_generated                                                                              ; nes_clk_altpll               ; work         ;
;    |sigma_delta_dac:sigma_delta_dac|                      ; 10 (10)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_TOP|sigma_delta_dac:sigma_delta_dac                                                                                                                        ; sigma_delta_dac              ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; Name                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ALTSYNCRAM                                          ; AUTO ; True Dual Port   ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; db/nes.ram0_CtrlROM_ROM_9bce1465.hdl.mif    ;
; CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0|altsyncram_5r21:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; nes.NES_TOP0.rtl.mif                        ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_0|altsyncram_kek1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 7            ; 512          ; 7            ; 3584   ; None                                        ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 7            ; 512          ; 7            ; 3584   ; None                                        ;
; Hq2x:hq2x|altsyncram:inbuf_rtl_0|altsyncram_2eh1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 512          ; 12           ; 512          ; 12           ; 6144   ; None                                        ;
; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 12           ; 2048         ; 12           ; 24576  ; None                                        ;
; MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component|altsyncram_pke1:auto_generated|ALTSYNCRAM                              ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536  ; None                                        ;
; MemoryController:memory|spram:ram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384  ; None                                        ;
; MemoryController:memory|spram:vram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384  ; None                                        ;
; NES:nes|APU:apu|ApuLookupTable:lookup|altsyncram:lookup_rtl_0|altsyncram_1ns1:auto_generated|ALTSYNCRAM                                      ; AUTO ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; db/nes.ram0_ApuLookupTable_c81c03ff.hdl.mif ;
; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|altsyncram:expansion_ram_rtl_0|altsyncram_4kk1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                        ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0|altsyncram_deh1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 4096         ; 8            ; 32768  ; None                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |NES_TOP|nes_clk:clock_21mhz      ; nes_clk.vhd     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |NES_TOP|fifo_loader:loaderbuffer ; fifo_loader.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_TOP|CtrlModule:control|io_ps2_com:mykeyboard|comState                                                                                                                                                                         ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; Name                          ; comState.stateWaitHighRecv ; comState.stateRecvBit ; comState.stateWaitAck ; comState.stateClockAndDataLow ; comState.stateWaitClockHigh ; comState.stateWaitClockLow ; comState.stateWait100 ; comState.stateIdle ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; comState.stateIdle            ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 0                  ;
; comState.stateWait100         ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 1                     ; 1                  ;
; comState.stateWaitClockLow    ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 1                          ; 0                     ; 1                  ;
; comState.stateWaitClockHigh   ; 0                          ; 0                     ; 0                     ; 0                             ; 1                           ; 0                          ; 0                     ; 1                  ;
; comState.stateClockAndDataLow ; 0                          ; 0                     ; 0                     ; 1                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitAck         ; 0                          ; 0                     ; 1                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateRecvBit         ; 0                          ; 1                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitHighRecv    ; 1                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|decodedOpcode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------+-----------------------------+----------------------------+--------------------------------+-----------------------------+----------------------------------+---------------------------+----------------------------+---------------------------------+-----------------------------+-------------------------------+-----------------------------+----------------------------+---------------------------+---------------------------+------------------------------+----------------------------+---------------------------+--------------------------+---------------------------+-----------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+-------------------------------+--------------------------+---------------------------+
; Name                             ; decodedOpcode.Decoded_Shift ; decodedOpcode.Decoded_Call ; decodedOpcode.Decoded_EqBranch ; decodedOpcode.Decoded_EqNeq ; decodedOpcode.Decoded_Comparison ; decodedOpcode.Decoded_Sub ; decodedOpcode.Decoded_Mult ; decodedOpcode.Decoded_Interrupt ; decodedOpcode.Decoded_PopSP ; decodedOpcode.Decoded_StoreBH ; decodedOpcode.Decoded_Store ; decodedOpcode.Decoded_Flip ; decodedOpcode.Decoded_Xor ; decodedOpcode.Decoded_Not ; decodedOpcode.Decoded_LoadBH ; decodedOpcode.Decoded_Load ; decodedOpcode.Decoded_And ; decodedOpcode.Decoded_Or ; decodedOpcode.Decoded_Add ; decodedOpcode.Decoded_PopPC ; decodedOpcode.Decoded_PushSP ; decodedOpcode.Decoded_Break ; decodedOpcode.Decoded_Emulate ; decodedOpcode.Decoded_AddSP ; decodedOpcode.Decoded_StoreSP ; decodedOpcode.Decoded_LoadSP ; decodedOpcode.Decoded_ImShift ; decodedOpcode.Decoded_Im ; decodedOpcode.Decoded_Nop ;
+----------------------------------+-----------------------------+----------------------------+--------------------------------+-----------------------------+----------------------------------+---------------------------+----------------------------+---------------------------------+-----------------------------+-------------------------------+-----------------------------+----------------------------+---------------------------+---------------------------+------------------------------+----------------------------+---------------------------+--------------------------+---------------------------+-----------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+-------------------------------+--------------------------+---------------------------+
; decodedOpcode.Decoded_Nop        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 0                         ;
; decodedOpcode.Decoded_Im         ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 1                        ; 1                         ;
; decodedOpcode.Decoded_ImShift    ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 1                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_LoadSP     ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 1                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_StoreSP    ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 1                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_AddSP      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 1                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Emulate    ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 1                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Break      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 1                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_PushSP     ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 1                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_PopPC      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 1                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Add        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 1                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Or         ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 1                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_And        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 1                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Load       ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 1                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_LoadBH     ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 1                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Not        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 1                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Xor        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 1                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Flip       ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 1                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Store      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 1                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_StoreBH    ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 1                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_PopSP      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 1                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Interrupt  ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 1                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Mult       ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 1                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Sub        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 1                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Comparison ; 0                           ; 0                          ; 0                              ; 0                           ; 1                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_EqNeq      ; 0                           ; 0                          ; 0                              ; 1                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_EqBranch   ; 0                           ; 0                          ; 1                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Call       ; 0                           ; 1                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Shift      ; 1                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
+----------------------------------+-----------------------------+----------------------------+--------------------------------+-----------------------------+----------------------------------+---------------------------+----------------------------+---------------------------------+-----------------------------+-------------------------------+-----------------------------+----------------------------+---------------------------+---------------------------+------------------------------+----------------------------+---------------------------+--------------------------+---------------------------+-----------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+-------------------------------+--------------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------+-------------------+-------------------+-----------------+-------------------+------------------------+------------------+-----------------------+-------------------+--------------------+----------------------------+------------------------+--------------------+-------------------+-----------------------+------------------+-----------------------+---------------------+----------------------+--------------------+-------------------+-----------------+-----------------+----------------+-----------------+--------------------------+---------------------+-------------------------+--------------------+
; Name                       ; state.State_Shift ; state.State_IncSP ; state.State_Sub ; state.State_EqNeq ; state.State_Comparison ; state.State_Mult ; state.State_Interrupt ; state.State_Fetch ; state.State_Decode ; state.State_StoreAndDecode ; state.State_ReadIODone ; state.State_AddSP2 ; state.State_AddSP ; state.State_FetchNext ; state.State_Load ; state.State_WriteIOBH ; state.State_WriteIO ; state.State_ReadIOBH ; state.State_ReadIO ; state.State_Store ; state.State_Xor ; state.State_And ; state.State_Or ; state.State_Add ; state.State_StoreToStack ; state.State_Execute ; state.State_WriteIODone ; state.State_Resync ;
+----------------------------+-------------------+-------------------+-----------------+-------------------+------------------------+------------------+-----------------------+-------------------+--------------------+----------------------------+------------------------+--------------------+-------------------+-----------------------+------------------+-----------------------+---------------------+----------------------+--------------------+-------------------+-----------------+-----------------+----------------+-----------------+--------------------------+---------------------+-------------------------+--------------------+
; state.State_Resync         ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 0                  ;
; state.State_WriteIODone    ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 1                       ; 1                  ;
; state.State_Execute        ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 1                   ; 0                       ; 1                  ;
; state.State_StoreToStack   ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 1                        ; 0                   ; 0                       ; 1                  ;
; state.State_Add            ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 1               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Or             ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 1              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_And            ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 1               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Xor            ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 1               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Store          ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 1                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_ReadIO         ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 1                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_ReadIOBH       ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 1                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_WriteIO        ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 1                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_WriteIOBH      ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 1                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Load           ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 1                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_FetchNext      ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 1                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_AddSP          ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 1                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_AddSP2         ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 1                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_ReadIODone     ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 1                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_StoreAndDecode ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 1                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Decode         ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 1                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Fetch          ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 1                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Interrupt      ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 1                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Mult           ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 1                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Comparison     ; 0                 ; 0                 ; 0               ; 0                 ; 1                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_EqNeq          ; 0                 ; 0                 ; 0               ; 1                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Sub            ; 0                 ; 0                 ; 1               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_IncSP          ; 0                 ; 1                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Shift          ; 1                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
+----------------------------+-------------------+-------------------+-----------------+-------------------+------------------------+------------------+-----------------------+-------------------+--------------------+----------------------------+------------------------+--------------------+-------------------+-----------------------+------------------+-----------------------+---------------------+----------------------+--------------------+-------------------+-----------------+-----------------+----------------+-----------------+--------------------------+---------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |NES_TOP|GameLoader:loader|state     ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                          ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                        ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                                               ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; pallut[63][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; bytesloaded[0,1]                                                       ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[63][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[62][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[61][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[61][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[61][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[60][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[60][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[60][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[60][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[60][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[60][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[60][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[60][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[60][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[60][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[60][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[60][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[60][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[60][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[60][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[59][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[59][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[59][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[58][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[58][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[58][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[57][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[57][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[56][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[56][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[56][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[55][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[55][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[55][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[55][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[55][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[55][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[55][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[55][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[55][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[55][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[55][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[55][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[55][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[55][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[55][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[54][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[54][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[54][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[54][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[54][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[54][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[54][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[54][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[54][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[54][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[54][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[54][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[54][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[54][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[54][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[53][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[53][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[53][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[53][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[53][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[53][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[53][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[53][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[53][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[53][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[53][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[53][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[53][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[53][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[53][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[52][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[52][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[51][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[51][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[51][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[50][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[50][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[50][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[49][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[49][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[49][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[49][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[49][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[49][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[49][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[49][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[49][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[49][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[49][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[49][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[49][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[49][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[49][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[48][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[47][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[47][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[46][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[45][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[45][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[45][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[45][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[45][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[45][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[45][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[45][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[45][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[45][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[45][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[45][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[45][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[45][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[45][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[44][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[44][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[44][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[44][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[44][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[44][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[44][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[44][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[44][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[44][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[44][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[44][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[44][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[44][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[44][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[43][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[43][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[43][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[43][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[43][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[43][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[43][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[43][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[43][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[43][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[43][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[43][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[43][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[43][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[43][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[42][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[42][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[42][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[42][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[42][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[42][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[42][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[42][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[42][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[42][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[42][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[42][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[42][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[42][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[42][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[41][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[41][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[41][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[41][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[41][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[41][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[41][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[41][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[41][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[41][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[41][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[41][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[41][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[41][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[41][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[40][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[40][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[40][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[40][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[40][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[40][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[40][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[40][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[40][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[40][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[40][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[40][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[40][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[40][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[40][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[39][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[39][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[39][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[39][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[39][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[39][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[39][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[39][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[39][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[39][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[39][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[39][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[39][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[39][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[39][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[38][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[38][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[38][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[38][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[38][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[38][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[38][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[38][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[38][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[38][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[38][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[38][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[38][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[38][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[38][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[37][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[37][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[37][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[37][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[37][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[37][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[37][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[37][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[37][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[37][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[37][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[37][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[37][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[37][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[37][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[36][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[36][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[35][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[35][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[35][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[35][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[35][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[35][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[35][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[35][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[35][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[35][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[35][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[35][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[35][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[35][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[35][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[34][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[34][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[34][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[34][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[34][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[34][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[34][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[34][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[34][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[34][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[34][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[34][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[34][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[34][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[34][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[33][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[33][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[33][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[33][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[33][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[33][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[33][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[33][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[33][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[33][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[33][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[33][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[33][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[33][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[33][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[32][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[31][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[31][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[30][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[29][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[28][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[28][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[28][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[28][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[28][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[28][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[28][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[28][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[28][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[28][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[28][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[28][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[28][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[28][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[28][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[27][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[27][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[27][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[27][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[27][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[27][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[27][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[27][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[27][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[27][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[27][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[27][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[27][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[27][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[27][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[26][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[26][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[26][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[26][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[26][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[26][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[26][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[26][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[26][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[26][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[26][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[26][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[26][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[26][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[26][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[25][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[25][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[25][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[25][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[25][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[25][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[25][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[25][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[25][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[25][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[25][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[25][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[25][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[25][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[25][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[24][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[24][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[24][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[24][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[24][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[24][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[24][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[24][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[24][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[24][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[24][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[24][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[24][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[24][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[24][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[23][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[23][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[23][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[23][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[23][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[23][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[23][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[23][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[23][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[23][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[23][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[23][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[23][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[23][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[23][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[22][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[22][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[22][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[22][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[22][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[22][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[22][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[22][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[22][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[22][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[22][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[22][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[22][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[22][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[22][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[21][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[21][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[21][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[21][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[21][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[21][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[21][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[21][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[21][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[21][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[21][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[21][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[21][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[21][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[21][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[20][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[20][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[20][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[20][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[20][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[20][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[20][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[20][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[20][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[20][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[20][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[20][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[20][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[20][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[20][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[19][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[19][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[19][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[19][3]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[19][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[19][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[19][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[19][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[19][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[19][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[19][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[19][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[19][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[19][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[19][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[18][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[18][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[18][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[18][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[18][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[18][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[18][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[18][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[18][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[18][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[18][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[18][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[18][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[18][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[18][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[17][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[17][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[17][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[17][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[17][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[17][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[17][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[17][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[17][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[17][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[17][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[17][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[17][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[17][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[17][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[16][0]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[16][1]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[16][2]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[16][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[16][4]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[16][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[16][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[16][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[16][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[16][9]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[16][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[16][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[16][12]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[16][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[16][14]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[15][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[15][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[14][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][8]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[13][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[12][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[12][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[12][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[12][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[12][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[12][5]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[12][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[12][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[12][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[12][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[12][10]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[12][11]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[12][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[12][13]                                                         ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[12][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[11][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[11][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[11][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[11][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[11][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[11][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[11][6]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[11][7]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[11][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[11][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[11][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[11][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[11][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[11][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[11][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[10][0]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[10][1]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[10][2]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[10][3]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[10][4]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[10][5]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[10][6]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[10][7]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[10][8]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[10][9]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[10][10]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[10][11]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[10][12]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[10][13]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[10][14]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; pallut[9][0]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[9][1]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[9][2]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[9][3]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[9][4]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[9][5]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[9][6]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[9][7]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[9][8]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[9][9]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[9][10]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[9][11]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[9][12]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[9][13]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[9][14]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[8][0]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[8][1]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[8][2]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[8][3]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[8][4]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[8][5]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[8][6]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[8][7]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[8][8]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[8][9]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[8][10]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[8][11]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[8][12]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[8][13]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[8][14]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[7][0]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[7][1]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[7][2]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[7][3]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[7][4]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[7][5]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[7][6]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[7][7]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[7][8]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[7][9]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[7][10]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[7][11]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[7][12]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[7][13]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[7][14]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[6][0]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[6][1]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[6][2]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[6][3]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[6][4]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[6][5]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[6][6]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[6][7]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[6][8]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[6][9]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[6][10]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[6][11]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[6][12]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[6][13]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[6][14]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[5][0]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[5][1]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[5][2]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[5][3]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[5][4]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[5][5]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[5][6]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[5][7]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[5][8]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[5][9]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[5][10]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[5][11]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[5][12]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[5][13]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[5][14]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][0]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][1]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[4][2]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][3]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][4]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[4][5]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][6]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][7]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][8]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][9]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][10]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][11]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][12]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][13]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[4][14]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[3][0]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[3][1]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[3][2]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[3][3]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[3][4]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[3][5]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[3][6]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[3][7]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[3][8]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[3][9]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[3][10]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[3][11]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[3][12]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[3][13]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[3][14]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[2][0]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[2][1]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[2][2]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[2][3]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[2][4]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[2][5]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[2][6]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[2][7]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[2][8]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[2][9]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[2][10]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[2][11]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[2][12]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[2][13]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; pallut[2][14]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[1][0]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[1][1]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[1][2]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[1][3]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[1][4]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[1][5]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[1][6]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[1][7]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[1][8]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[1][9]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[1][10]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[1][11]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[1][12]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[1][13]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[1][14]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][0]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][1]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][2]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][3]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][4]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[0][5]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][6]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][7]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][8]                                                           ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][9]                                                           ; Stuck at GND due to stuck port data_in                                           ;
; pallut[0][10]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][11]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][12]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][13]                                                          ; Stuck at VCC due to stuck port data_in                                           ;
; pallut[0][14]                                                          ; Stuck at GND due to stuck port data_in                                           ;
; CtrlModule:control|zpu_core_flex:zpu|add_low[17]                       ; Stuck at GND due to stuck port data_in                                           ;
; Hq2x:hq2x|Curr0[0]                                                     ; Lost fanout                                                                      ;
; Hq2x:hq2x|Curr1[0]                                                     ; Lost fanout                                                                      ;
; Hq2x:hq2x|Curr2[0]                                                     ; Lost fanout                                                                      ;
; Hq2x:hq2x|Curr0[5]                                                     ; Lost fanout                                                                      ;
; Hq2x:hq2x|Curr1[5]                                                     ; Lost fanout                                                                      ;
; Hq2x:hq2x|Curr2[5]                                                     ; Lost fanout                                                                      ;
; Hq2x:hq2x|Curr0[10]                                                    ; Lost fanout                                                                      ;
; Hq2x:hq2x|Curr1[10]                                                    ; Lost fanout                                                                      ;
; Hq2x:hq2x|Curr2[10]                                                    ; Lost fanout                                                                      ;
; CtrlModule:control|interrupt_controller:intcontroller|pending[2]       ; Stuck at GND due to stuck port data_in                                           ;
; CtrlModule:control|interrupt_controller:intcontroller|status[2]        ; Stuck at GND due to stuck port data_in                                           ;
; CtrlModule:control|io_ps2_com:mykeyboard|sendTriggerLoc                ; Stuck at GND due to stuck port data_in                                           ;
; CtrlModule:control|OnScreenDisplay:myosd|hsync_p                       ; Merged with OSD_Overlay:osd|hsync_r                                              ;
; NES:nes|MultiMapper:multi_mapper|Mapper13:map13|chr_bank[0]            ; Merged with NES:nes|MultiMapper:multi_mapper|Mapper228:map228|chr_bank[0]        ;
; NES:nes|MultiMapper:multi_mapper|Mapper15:map15|prg_rom_bank[1]        ; Merged with NES:nes|MultiMapper:multi_mapper|Mapper228:map228|chr_bank[1]        ;
; NES:nes|MultiMapper:multi_mapper|Mapper13:map13|chr_bank[1]            ; Merged with NES:nes|MultiMapper:multi_mapper|Mapper228:map228|chr_bank[1]        ;
; NES:nes|MultiMapper:multi_mapper|Mapper228:map228|chr_bank[3]          ; Merged with NES:nes|MultiMapper:multi_mapper|Mapper15:map15|prg_rom_bank_mode[1] ;
; NES:nes|MultiMapper:multi_mapper|Mapper228:map228|chr_bank[2]          ; Merged with NES:nes|MultiMapper:multi_mapper|Mapper15:map15|prg_rom_bank_mode[0] ;
; NES:nes|MultiMapper:multi_mapper|Mapper228:map228|chr_bank[0]          ; Merged with NES:nes|MultiMapper:multi_mapper|Mapper15:map15|prg_rom_bank[0]      ;
; joypad_bits2[7]                                                        ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits[7]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits2[6]                                                        ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits[6]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits2[5]                                                        ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits[5]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits2[4]                                                        ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits[4]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits2[3]                                                        ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits[3]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits2[2]                                                        ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits[2]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits2[1]                                                        ; Stuck at GND due to stuck port data_in                                           ;
; joypad_bits[1]                                                         ; Stuck at GND due to stuck port data_in                                           ;
; nes_ce[0]                                                              ; Merged with counter_fifo[0]                                                      ;
; CtrlModule:control|mem_read[18..30]                                    ; Merged with CtrlModule:control|mem_read[31]                                      ;
; NES:nes|APU:apu|DmcChan:Dmc|Address[0]                                 ; Merged with NES:nes|APU:apu|DmcChan:Dmc|BytesLeft[0]                             ;
; CtrlModule:control|mem_read[31]                                        ; Stuck at GND due to stuck port data_in                                           ;
; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[8]                      ; Merged with NES:nes|CPU:cpu|IR[0]                                                ;
; CtrlModule:control|zpu_core_flex:zpu|decodedOpcode.Decoded_ImShift     ; Lost fanout                                                                      ;
; GameLoader:loader|state~3                                              ; Lost fanout                                                                      ;
; GameLoader:loader|state~4                                              ; Lost fanout                                                                      ;
; CtrlModule:control|zpu_core_flex:zpu|state.State_StoreAndDecode        ; Stuck at GND due to stuck port data_in                                           ;
; CtrlModule:control|zpu_core_flex:zpu|state.State_Interrupt             ; Merged with CtrlModule:control|zpu_core_flex:zpu|state.State_And                 ;
; CtrlModule:control|zpu_core_flex:zpu|state.State_Load                  ; Merged with CtrlModule:control|zpu_core_flex:zpu|state.State_And                 ;
; CtrlModule:control|zpu_core_flex:zpu|state.State_Or                    ; Merged with CtrlModule:control|zpu_core_flex:zpu|state.State_And                 ;
; CtrlModule:control|zpu_core_flex:zpu|state.State_ReadIODone            ; Merged with CtrlModule:control|zpu_core_flex:zpu|state.State_And                 ;
; CtrlModule:control|zpu_core_flex:zpu|state.State_StoreToStack          ; Merged with CtrlModule:control|zpu_core_flex:zpu|state.State_And                 ;
; CtrlModule:control|zpu_core_flex:zpu|state.State_Xor                   ; Merged with CtrlModule:control|zpu_core_flex:zpu|state.State_And                 ;
; CtrlModule:control|zpu_core_flex:zpu|state.State_And                   ; Stuck at GND due to stuck port data_in                                           ;
; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWait100         ; Stuck at GND due to stuck port data_in                                           ;
; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateClockAndDataLow ; Stuck at GND due to stuck port data_in                                           ;
; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[0..13]              ; Lost fanout                                                                      ;
; Hq2x:hq2x|y[1..7]                                                      ; Lost fanout                                                                      ;
; counter_fifo[8..12]                                                    ; Lost fanout                                                                      ;
; CtrlModule:control|OnScreenDisplay:myosd|hcounter[14,15]               ; Lost fanout                                                                      ;
; CtrlModule:control|OnScreenDisplay:myosd|vcounter[11..15]              ; Lost fanout                                                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~24                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~48                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~72                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~120                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~144                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~168                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~49                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~25                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~73                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~145                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~121                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~169                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~26                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~50                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~74                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~122                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~146                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~170                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~51                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~27                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~75                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~147                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~123                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~171                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~28                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~52                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~76                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~124                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~148                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~172                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~53                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~29                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~77                      ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~149                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~125                     ; Stuck at GND due to stuck port clock_enable                                      ;
; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~173                     ; Stuck at GND due to stuck port clock_enable                                      ;
; Total Number of Removed Registers = 1095                               ;                                                                                  ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                         ;
+------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWait100   ; Stuck at GND              ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateClockAndDataLow,              ;
;                                                                  ; due to stuck port data_in ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[0],                               ;
;                                                                  ;                           ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[1],                               ;
;                                                                  ;                           ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[2],                               ;
;                                                                  ;                           ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[3],                               ;
;                                                                  ;                           ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[4],                               ;
;                                                                  ;                           ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[5],                               ;
;                                                                  ;                           ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[6],                               ;
;                                                                  ;                           ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[7],                               ;
;                                                                  ;                           ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[8],                               ;
;                                                                  ;                           ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[9]                                ;
; joypad_bits2[7]                                                  ; Stuck at GND              ; joypad_bits2[6], joypad_bits2[5], joypad_bits2[4], joypad_bits2[3], joypad_bits2[2], ;
;                                                                  ; due to stuck port data_in ; joypad_bits2[1]                                                                      ;
; joypad_bits[7]                                                   ; Stuck at GND              ; joypad_bits[6], joypad_bits[5], joypad_bits[4], joypad_bits[3], joypad_bits[2],      ;
;                                                                  ; due to stuck port data_in ; joypad_bits[1]                                                                       ;
; CtrlModule:control|io_ps2_com:mykeyboard|sendTriggerLoc          ; Stuck at GND              ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[10],                              ;
;                                                                  ; due to stuck port data_in ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[11],                              ;
;                                                                  ;                           ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[12],                              ;
;                                                                  ;                           ; CtrlModule:control|io_ps2_com:mykeyboard|waitCount[13]                               ;
; Hq2x:hq2x|Curr0[0]                                               ; Lost Fanouts              ; Hq2x:hq2x|Curr1[0], Hq2x:hq2x|Curr2[0]                                               ;
; Hq2x:hq2x|Curr0[5]                                               ; Lost Fanouts              ; Hq2x:hq2x|Curr1[5], Hq2x:hq2x|Curr2[5]                                               ;
; Hq2x:hq2x|Curr0[10]                                              ; Lost Fanouts              ; Hq2x:hq2x|Curr1[10], Hq2x:hq2x|Curr2[10]                                             ;
; CtrlModule:control|interrupt_controller:intcontroller|pending[2] ; Stuck at GND              ; CtrlModule:control|interrupt_controller:intcontroller|status[2]                      ;
;                                                                  ; due to stuck port data_in ;                                                                                      ;
+------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3223  ;
; Number of registers using Synchronous Clear  ; 397   ;
; Number of registers using Synchronous Load   ; 239   ;
; Number of registers using Asynchronous Clear ; 11    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2675  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8]                                                                                                   ; 1       ;
; MemoryController:memory|sramWR                                                                                                                  ; 10      ;
; NES:nes|APU:apu|NoiseChan:Noi|Shift[0]                                                                                                          ; 3       ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; 2       ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0    ; 6       ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9       ; 4       ;
; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity6a0 ; 1       ;
; CtrlModule:control|io_ps2_com:mykeyboard|clkReg                                                                                                 ; 10      ;
; Total number of inverted registers = 8                                                                                                          ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register Name                                                                                      ; RAM Name                                                                                ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[0]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[1]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[2]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[3]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[4]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[5]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[6]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[7]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[8]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[9]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[10] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[11] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[12] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[13] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[14] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[15] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[16] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[17] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[18] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[19] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[20] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[21] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[22] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[23] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[24] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0_bypass[25] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0 ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[0]                                           ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[1]                                           ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[2]                                           ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[3]                                           ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[4]                                           ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[5]                                           ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[6]                                           ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[7]                                           ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[8]                                           ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[9]                                           ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[10]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[11]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[12]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[13]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[14]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[15]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[16]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[17]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[18]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[19]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[20]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[21]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[22]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[23]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0_bypass[24]                                          ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0                                          ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[0]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[1]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[2]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[3]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[4]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[5]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[6]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[7]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[8]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[9]  ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[10] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[11] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[12] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[13] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[14] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[15] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[16] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[17] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[18] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[19] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[20] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[21] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[22] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[23] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[24] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1_bypass[25] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------+
; Register Name                                                                                   ; Megafunction                                                                            ; Type ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------+
; CtrlModule:control|CtrlROM_ROM:myrom|to_zpu.memARead[0..31]                                     ; CtrlModule:control|CtrlROM_ROM:myrom|ram_rtl_0                                          ; RAM  ;
; CtrlModule:control|CtrlROM_ROM:myrom|to_zpu.memBRead[0..31]                                     ; CtrlModule:control|CtrlROM_ROM:myrom|ram_rtl_0                                          ; RAM  ;
; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|last_read_ram[0..7]                                  ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|expansion_ram_rtl_0                          ; RAM  ;
; Hq2x:hq2x|outpixel[1..4,6..9,11..14]                                                            ; Hq2x:hq2x|outbuf_rtl_0                                                                  ; RAM  ;
; NES:nes|APU:apu|ApuLookupTable:lookup|tmp_a[0..15]                                              ; NES:nes|APU:apu|ApuLookupTable:lookup|lookup_rtl_0                                      ; RAM  ;
; NES:nes|APU:apu|ApuLookupTable:lookup|tmp_b[0..15]                                              ; NES:nes|APU:apu|ApuLookupTable:lookup|lookup_rtl_0                                      ; RAM  ;
; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram[0..511][0..6] ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1 ; RAM  ;
; Hq2x:hq2x|Curr2[1..4,6..9,11..14]                                                               ; Hq2x:hq2x|inbuf_rtl_0                                                                   ; RAM  ;
; CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|q                                  ; CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|Mux0_rtl_0                 ; ROM  ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|GameLoader:loader|ctr[3]                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |NES_TOP|CtrlModule:control|io_ps2_com:mykeyboard|waitCount[0]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteRAM:sprite_ram|state[0]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|Hq2x:hq2x|y[1]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|BgPainter:bg_painter|current_attribute_table[1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_TOP|MemoryController:memory|busy                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|MemoryController:memory|cycles[0]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|LoopyGen:loopy0|loopy_t[2]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|LoopyGen:loopy0|loopy_t[8]                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|LoopyGen:loopy0|loopy_t[5]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|vscroll[2]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|nmi_active                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper68:map68|mirroring         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|apu_irq_delayed                                           ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |NES_TOP|NES:nes|CPU:cpu|State[0]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|DmaController:dma|sprite_dma_addr[12]                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|bank_select[1]         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|chr_bank_0[6]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|chr_bank_1[3]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|chr_bank_2[0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|chr_bank_3[7]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|chr_bank_4[5]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|chr_bank_5[2]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|prg_bank_0[1]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|prg_bank_1[1]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|ram_protect            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC1:mmc1|control[4]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_mode[1]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|ram_enable        ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper228:map228|prg_bank[1]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_bank_3[6]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper28:map28|outer[0]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_a12_invert     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_0[0]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[0]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[0]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_3[0]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_4[4]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_5[6]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|prg_bank_0[2]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|prg_bank_1[1]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_8[3]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_9[1]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|prg_bank_2[3]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper234:map234|block[1]        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper68:map68|nametable_1[3]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper68:map68|nametable_0[3]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|chr_bank[0][6]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|chr_bank[1][6]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|chr_bank[2][6]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|chr_bank[3][6]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|chr_bank[4][2]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|chr_bank[5][0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|chr_bank[6][7]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|chr_bank[7][5]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[4]           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper41:map41|prg_bank[0]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|mirroring[1]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper71:map71|ciram_select      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper79:map79|prg_bank[2]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper68:map68|chr_bank_0[0]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper68:map68|chr_bank_1[4]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper68:map68|chr_bank_2[3]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper68:map68|chr_bank_3[3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper34:map34|chr_bank_1[1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper34:map34|chr_bank_0[1]     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|prg_bank[0][0]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|prg_bank[1][0]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|prg_bank[2][0]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|prg_bank[3][0]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper41:map41|chr_inner_bank[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_chr[0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper28:map28|inner[1]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper68:map68|prg_bank[2]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper71:map71|prg_bank[0]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper34:map34|prg_bank[0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|CtrlModule:control|spi_interface:spi|shiftcnt[0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|CtrlModule:control|spi_interface:spi|sd_shift[5]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|Hq2x:hq2x|yshort[1]                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |NES_TOP|bytesloaded[11]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|CPU:cpu|X[0]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|CPU:cpu|A[0]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|CPU:cpu|Y[5]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|DisableFrameInterrupt                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|DmaController:dma|sprite_dma_lastval[2]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|LoopyGen:loopy0|loopy_t[10]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|DmcChan:Dmc|SampleAddress[3]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[2]                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|DmcChan:Dmc|Freq[2]                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[6]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[0]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|x_coord[0]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix2[4]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[5]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|x_coord[4]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix2[4]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[2]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|x_coord[7]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[2]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[6]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|x_coord[1]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[6]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[6]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|x_coord[6]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[6]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[6]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|x_coord[0]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[4]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[6]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|x_coord[3]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[4]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[3]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|x_coord[4]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|NoiseChan:Noi|Volume[0]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|Enabled[3]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|TriangleChan:Tri|LinCtrl                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|EnvLoop                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|Volume[3]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[0]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|DmcChan:Dmc|SampleLen[4]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|SweepPeriod[1]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|SweepShift[2]                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|TriangleChan:Tri|SeqPos[0]                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |NES_TOP|NES:nes|APU:apu|NoiseChan:Noi|Shift[1]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|counter[7]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_latch[7]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[1]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|irq_trigger       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_latch[3]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|DmcChan:Dmc|SampleBuffer[2]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|TriangleChan:Tri|Period[7]                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|TriangleChan:Tri|Period[10]                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|NoiseChan:Noi|Period[0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|CtrlModule:control|spi_cs                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |NES_TOP|CtrlModule:control|host_to_spi[3]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|CtrlModule:control|host_reset_loader                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |NES_TOP|CtrlModule:control|host_bootdata[14]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |NES_TOP|CtrlModule:control|size[3]                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|CPU:cpu|AddressGenerator:addgen|AH[0]                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|CPU:cpu|AddressGenerator:addgen|AL[7]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[0]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|shift_count[4]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper71:map71|prg_bank[3]       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|ClockGen:clock|cycle[0]                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|counter[6]        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|ClockGen:clock|scanline[3]                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|cpu_cycle_counter[0]                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|CPU:cpu|SP[7]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper66:map66|chr_bank[3]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper66:map66|chr_bank[0]       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_TOP|VgaDriver:vga|v[3]                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NES_TOP|CtrlModule:control|OnScreenDisplay:myosd|newframe                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|DmcChan:Dmc|Cycles[1]                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|DmcChan:Dmc|ShiftReg[5]                           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|shift_reg[10]                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|TimerCtr[9]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|TimerCtr[9]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|TriangleChan:Tri|TimerCtr[10]                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|NoiseChan:Noi|TimerCtr[4]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|cycle_counter[0]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|counter[7]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|irq_counter[14]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69|irq_counter[1]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|EnvDivider[0]                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[0]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|EnvDivider[3]                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|SweepDivider[1]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|NoiseChan:Noi|EnvDivider[0]                       ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |NES_TOP|GameLoader:loader|mem_addr[9]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |NES_TOP|NES:nes|APU:apu|DmcChan:Dmc|Address[7]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |NES_TOP|NES:nes|DmaController:dma|sprite_dma_addr[7]                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC1:mmc1|shift[3]               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC1:mmc1|control[3]             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|Period[10]                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|SeqPos[2]                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|Period[10]                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|SeqPos[2]                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|Envelope[3]                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|Period[1]                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|Envelope[3]                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|Period[0]                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[1]             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|TriangleChan:Tri|LinCtr[1]                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|LoopyGen:loopy0|loopy_v[12]                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|LoopyGen:loopy0|loopy_v[4]                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |NES_TOP|NES:nes|APU:apu|DmcChan:Dmc|BytesLeft[3]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |NES_TOP|NES:nes|APU:apu|NoiseChan:Noi|LenCtr[5]                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |NES_TOP|NES:nes|APU:apu|TriangleChan:Tri|LenCtr[3]                        ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|LenCtr[4]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|LenCtr[1]                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|DmcChan:Dmc|ActivationDelay[1]                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NES_TOP|NES:nes|APU:apu|Cycles[13]                                        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|pc[1]                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|CPU:cpu|T[1]                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |NES_TOP|CtrlModule:control|io_ps2_com:mykeyboard|bitCount[3]              ;
; 6:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; Yes        ; |NES_TOP|GameLoader:loader|bytes_left[6]                                   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |NES_TOP|GameLoader:loader|bytes_left[14]                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|LoopyGen:loopy0|loopy_v[9]                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_TOP|NES:nes|PPU:ppu|LoopyGen:loopy0|loopy_v[7]                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|DmaController:dma|spr_state[0]                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|NoiseChan:Noi|Envelope[0]                         ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |NES_TOP|NES:nes|APU:apu|DmcChan:Dmc|Dac[4]                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|pc[7]                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[9]              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |NES_TOP|MemoryController:memory|MemAdrReg[17]                             ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |NES_TOP|NES:nes|APU:apu|ClkL                                              ;
; 269:1              ; 2 bits    ; 358 LEs       ; 2 LEs                ; 356 LEs                ; Yes        ; |NES_TOP|CtrlModule:control|mem_read[17]                                   ;
; 270:1              ; 6 bits    ; 1080 LEs      ; 12 LEs               ; 1068 LEs               ; Yes        ; |NES_TOP|CtrlModule:control|mem_read[14]                                   ;
; 272:1              ; 4 bits    ; 724 LEs       ; 16 LEs               ; 708 LEs                ; Yes        ; |NES_TOP|CtrlModule:control|mem_read[3]                                    ;
; 273:1              ; 2 bits    ; 364 LEs       ; 8 LEs                ; 356 LEs                ; Yes        ; |NES_TOP|CtrlModule:control|mem_read[0]                                    ;
; 21:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|memAAddr[4]                  ;
; 26:1               ; 12 bits   ; 204 LEs       ; 24 LEs               ; 180 LEs                ; Yes        ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|sp[11]                       ;
; 27:1               ; 11 bits   ; 198 LEs       ; 33 LEs               ; 165 LEs                ; Yes        ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|memBAddr[13]                 ;
; 18:1               ; 5 bits    ; 60 LEs        ; 150 LEs              ; -90 LEs                ; Yes        ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|memAWrite[2]                 ;
; 15:1               ; 15 bits   ; 150 LEs       ; 465 LEs              ; -315 LEs               ; Yes        ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|memAWrite[18]                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 64 LEs               ; -42 LEs                ; Yes        ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|memAWrite[14]                ;
; 21:1               ; 6 bits    ; 84 LEs        ; 186 LEs              ; -102 LEs               ; Yes        ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|memAWrite[11]                ;
; 1:1                ; 15 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|CPU:cpu|ProgramCounter:pc|Add0                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_TOP|OSD_Overlay:osd|green_out[7]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_TOP|OSD_Overlay:osd|green_out[4]                                      ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|Selector299                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|PPU:ppu|vram_a[11]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|PPU:ppu|SpriteRAM:sprite_ram|Mux0                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|Selector0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|vram_a10               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |NES_TOP|comb                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|Mux8                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|Mux5                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|Mux8                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|Mux23                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|CPU:cpu|NextIR[7]                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|Sample[3]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|ShiftRight0                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|Sample[3]                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|APU:apu|NoiseChan:Noi|Sample[0]                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |NES_TOP|NES:nes|CPU:cpu|ProgramCounter:pc|Add0                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |NES_TOP|NES:nes|CPU:cpu|ProgramCounter:pc|Add0                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|PPU:ppu|SpriteAddressGen:address_gen|load_in[12]          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|Mux4                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|PPU:ppu|vram_a[8]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|PPU:ppu|vram_a[1]                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|CPU:cpu|Mux9                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|PPU:ppu|comb                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|Mux25                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_TOP|MemoryController:memory|memory_dout[4]                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq2|ShiftRight0                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|PeriodRhs[7]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|PeriodRhs[6]                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|exram_read_addr[9]     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|exram_read_addr[1]     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|Mux8                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |NES_TOP|NES:nes|chr_to_ppu[4]                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|PPU:ppu|bg_pixel[0]                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_TOP|comb                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |NES_TOP|comb                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|override_attr[0]       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|PeriodRhs[3]                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |NES_TOP|GameLoader:loader|state                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|prg_addr[12]                                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|prg_addr[7]                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|addr[0]                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_TOP|comb                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|Selector288                  ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; No         ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|Selector284                  ;
; 128:1              ; 2 bits    ; 170 LEs       ; 18 LEs               ; 152 LEs                ; No         ; |NES_TOP|NES:nes|PPU:ppu|SpriteRAM:sprite_ram|Selector5                    ;
; 128:1              ; 3 bits    ; 255 LEs       ; 12 LEs               ; 243 LEs                ; No         ; |NES_TOP|NES:nes|PPU:ppu|SpriteRAM:sprite_ram|Selector1                    ;
; 128:1              ; 2 bits    ; 170 LEs       ; 4 LEs                ; 166 LEs                ; No         ; |NES_TOP|NES:nes|PPU:ppu|SpriteRAM:sprite_ram|Selector7                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|APU:apu|SquareChan:Sq1|PeriodRhs[0]                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|PPU:ppu|obj_pixel[1]                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|Selector156                  ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; No         ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|Selector164                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |NES_TOP|NES:nes|from_data_bus[1]                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |NES_TOP|CtrlModule:control|zpu_core_flex:zpu|Selector149                  ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |NES_TOP|NES:nes|PPU:ppu|comb                                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; No         ; |NES_TOP|NES:nes|from_data_bus[6]                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryController:memory|spram:vram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryController:memory|spram:ram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component|altsyncram_pke1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_3p6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|cntr_pld:cntr_b ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_0|altsyncram_kek1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0|altsyncram_deh1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|altsyncram:expansion_ram_rtl_0|altsyncram_4kk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for NES:nes|APU:apu|ApuLookupTable:lookup|altsyncram:lookup_rtl_0|altsyncram_1ns1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for Hq2x:hq2x|altsyncram:inbuf_rtl_0|altsyncram_2eh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0|altsyncram_5r21:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nes_clk:clock_21mhz|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------------+
; Parameter Name                ; Value                     ; Type                         ;
+-------------------------------+---------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                      ;
; PLL_TYPE                      ; AUTO                      ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=nes_clk ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                      ;
; LOCK_HIGH                     ; 1                         ; Untyped                      ;
; LOCK_LOW                      ; 1                         ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                      ;
; SKIP_VCO                      ; OFF                       ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                      ;
; BANDWIDTH                     ; 0                         ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                      ;
; DOWN_SPREAD                   ; 0                         ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 15                        ; Signed Integer               ;
; CLK2_MULTIPLY_BY              ; 10                        ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 42857                     ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 21429                     ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 7                         ; Signed Integer               ;
; CLK2_DIVIDE_BY                ; 21                        ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 25000                     ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 50000                     ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                      ;
; DPA_DIVIDER                   ; 0                         ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                      ;
; VCO_MIN                       ; 0                         ; Untyped                      ;
; VCO_MAX                       ; 0                         ; Untyped                      ;
; VCO_CENTER                    ; 0                         ; Untyped                      ;
; PFD_MIN                       ; 0                         ; Untyped                      ;
; PFD_MAX                       ; 0                         ; Untyped                      ;
; M_INITIAL                     ; 0                         ; Untyped                      ;
; M                             ; 0                         ; Untyped                      ;
; N                             ; 1                         ; Untyped                      ;
; M2                            ; 1                         ; Untyped                      ;
; N2                            ; 1                         ; Untyped                      ;
; SS                            ; 1                         ; Untyped                      ;
; C0_HIGH                       ; 0                         ; Untyped                      ;
; C1_HIGH                       ; 0                         ; Untyped                      ;
; C2_HIGH                       ; 0                         ; Untyped                      ;
; C3_HIGH                       ; 0                         ; Untyped                      ;
; C4_HIGH                       ; 0                         ; Untyped                      ;
; C5_HIGH                       ; 0                         ; Untyped                      ;
; C6_HIGH                       ; 0                         ; Untyped                      ;
; C7_HIGH                       ; 0                         ; Untyped                      ;
; C8_HIGH                       ; 0                         ; Untyped                      ;
; C9_HIGH                       ; 0                         ; Untyped                      ;
; C0_LOW                        ; 0                         ; Untyped                      ;
; C1_LOW                        ; 0                         ; Untyped                      ;
; C2_LOW                        ; 0                         ; Untyped                      ;
; C3_LOW                        ; 0                         ; Untyped                      ;
; C4_LOW                        ; 0                         ; Untyped                      ;
; C5_LOW                        ; 0                         ; Untyped                      ;
; C6_LOW                        ; 0                         ; Untyped                      ;
; C7_LOW                        ; 0                         ; Untyped                      ;
; C8_LOW                        ; 0                         ; Untyped                      ;
; C9_LOW                        ; 0                         ; Untyped                      ;
; C0_INITIAL                    ; 0                         ; Untyped                      ;
; C1_INITIAL                    ; 0                         ; Untyped                      ;
; C2_INITIAL                    ; 0                         ; Untyped                      ;
; C3_INITIAL                    ; 0                         ; Untyped                      ;
; C4_INITIAL                    ; 0                         ; Untyped                      ;
; C5_INITIAL                    ; 0                         ; Untyped                      ;
; C6_INITIAL                    ; 0                         ; Untyped                      ;
; C7_INITIAL                    ; 0                         ; Untyped                      ;
; C8_INITIAL                    ; 0                         ; Untyped                      ;
; C9_INITIAL                    ; 0                         ; Untyped                      ;
; C0_MODE                       ; BYPASS                    ; Untyped                      ;
; C1_MODE                       ; BYPASS                    ; Untyped                      ;
; C2_MODE                       ; BYPASS                    ; Untyped                      ;
; C3_MODE                       ; BYPASS                    ; Untyped                      ;
; C4_MODE                       ; BYPASS                    ; Untyped                      ;
; C5_MODE                       ; BYPASS                    ; Untyped                      ;
; C6_MODE                       ; BYPASS                    ; Untyped                      ;
; C7_MODE                       ; BYPASS                    ; Untyped                      ;
; C8_MODE                       ; BYPASS                    ; Untyped                      ;
; C9_MODE                       ; BYPASS                    ; Untyped                      ;
; C0_PH                         ; 0                         ; Untyped                      ;
; C1_PH                         ; 0                         ; Untyped                      ;
; C2_PH                         ; 0                         ; Untyped                      ;
; C3_PH                         ; 0                         ; Untyped                      ;
; C4_PH                         ; 0                         ; Untyped                      ;
; C5_PH                         ; 0                         ; Untyped                      ;
; C6_PH                         ; 0                         ; Untyped                      ;
; C7_PH                         ; 0                         ; Untyped                      ;
; C8_PH                         ; 0                         ; Untyped                      ;
; C9_PH                         ; 0                         ; Untyped                      ;
; L0_HIGH                       ; 1                         ; Untyped                      ;
; L1_HIGH                       ; 1                         ; Untyped                      ;
; G0_HIGH                       ; 1                         ; Untyped                      ;
; G1_HIGH                       ; 1                         ; Untyped                      ;
; G2_HIGH                       ; 1                         ; Untyped                      ;
; G3_HIGH                       ; 1                         ; Untyped                      ;
; E0_HIGH                       ; 1                         ; Untyped                      ;
; E1_HIGH                       ; 1                         ; Untyped                      ;
; E2_HIGH                       ; 1                         ; Untyped                      ;
; E3_HIGH                       ; 1                         ; Untyped                      ;
; L0_LOW                        ; 1                         ; Untyped                      ;
; L1_LOW                        ; 1                         ; Untyped                      ;
; G0_LOW                        ; 1                         ; Untyped                      ;
; G1_LOW                        ; 1                         ; Untyped                      ;
; G2_LOW                        ; 1                         ; Untyped                      ;
; G3_LOW                        ; 1                         ; Untyped                      ;
; E0_LOW                        ; 1                         ; Untyped                      ;
; E1_LOW                        ; 1                         ; Untyped                      ;
; E2_LOW                        ; 1                         ; Untyped                      ;
; E3_LOW                        ; 1                         ; Untyped                      ;
; L0_INITIAL                    ; 1                         ; Untyped                      ;
; L1_INITIAL                    ; 1                         ; Untyped                      ;
; G0_INITIAL                    ; 1                         ; Untyped                      ;
; G1_INITIAL                    ; 1                         ; Untyped                      ;
; G2_INITIAL                    ; 1                         ; Untyped                      ;
; G3_INITIAL                    ; 1                         ; Untyped                      ;
; E0_INITIAL                    ; 1                         ; Untyped                      ;
; E1_INITIAL                    ; 1                         ; Untyped                      ;
; E2_INITIAL                    ; 1                         ; Untyped                      ;
; E3_INITIAL                    ; 1                         ; Untyped                      ;
; L0_MODE                       ; BYPASS                    ; Untyped                      ;
; L1_MODE                       ; BYPASS                    ; Untyped                      ;
; G0_MODE                       ; BYPASS                    ; Untyped                      ;
; G1_MODE                       ; BYPASS                    ; Untyped                      ;
; G2_MODE                       ; BYPASS                    ; Untyped                      ;
; G3_MODE                       ; BYPASS                    ; Untyped                      ;
; E0_MODE                       ; BYPASS                    ; Untyped                      ;
; E1_MODE                       ; BYPASS                    ; Untyped                      ;
; E2_MODE                       ; BYPASS                    ; Untyped                      ;
; E3_MODE                       ; BYPASS                    ; Untyped                      ;
; L0_PH                         ; 0                         ; Untyped                      ;
; L1_PH                         ; 0                         ; Untyped                      ;
; G0_PH                         ; 0                         ; Untyped                      ;
; G1_PH                         ; 0                         ; Untyped                      ;
; G2_PH                         ; 0                         ; Untyped                      ;
; G3_PH                         ; 0                         ; Untyped                      ;
; E0_PH                         ; 0                         ; Untyped                      ;
; E1_PH                         ; 0                         ; Untyped                      ;
; E2_PH                         ; 0                         ; Untyped                      ;
; E3_PH                         ; 0                         ; Untyped                      ;
; M_PH                          ; 0                         ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                      ;
; CLK0_COUNTER                  ; G0                        ; Untyped                      ;
; CLK1_COUNTER                  ; G0                        ; Untyped                      ;
; CLK2_COUNTER                  ; G0                        ; Untyped                      ;
; CLK3_COUNTER                  ; G0                        ; Untyped                      ;
; CLK4_COUNTER                  ; G0                        ; Untyped                      ;
; CLK5_COUNTER                  ; G0                        ; Untyped                      ;
; CLK6_COUNTER                  ; E0                        ; Untyped                      ;
; CLK7_COUNTER                  ; E1                        ; Untyped                      ;
; CLK8_COUNTER                  ; E2                        ; Untyped                      ;
; CLK9_COUNTER                  ; E3                        ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                      ;
; M_TIME_DELAY                  ; 0                         ; Untyped                      ;
; N_TIME_DELAY                  ; 0                         ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                      ;
; VCO_POST_SCALE                ; 0                         ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                      ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                      ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                      ;
; CBXI_PARAMETER                ; nes_clk_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE               ;
+-------------------------------+---------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryController:memory|spram:vram ;
+----------------+--------------+-------------------------------------------------+
; Parameter Name ; Value        ; Type                                            ;
+----------------+--------------+-------------------------------------------------+
; init_file      ;              ; String                                          ;
; numwords_a     ; 0            ; Signed Integer                                  ;
; widthad_a      ; 11           ; Signed Integer                                  ;
; width_a        ; 8            ; Signed Integer                                  ;
; outdata_reg_a  ; UNREGISTERED ; String                                          ;
+----------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryController:memory|spram:vram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ;                      ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_hke1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryController:memory|spram:ram ;
+----------------+--------------+------------------------------------------------+
; Parameter Name ; Value        ; Type                                           ;
+----------------+--------------+------------------------------------------------+
; init_file      ;              ; String                                         ;
; numwords_a     ; 0            ; Signed Integer                                 ;
; widthad_a      ; 11           ; Signed Integer                                 ;
; width_a        ; 8            ; Signed Integer                                 ;
; outdata_reg_a  ; UNREGISTERED ; String                                         ;
+----------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryController:memory|spram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ;                      ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_hke1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryController:memory|spram:prg_ram ;
+----------------+--------------+----------------------------------------------------+
; Parameter Name ; Value        ; Type                                               ;
+----------------+--------------+----------------------------------------------------+
; init_file      ;              ; String                                             ;
; numwords_a     ; 0            ; Signed Integer                                     ;
; widthad_a      ; 13           ; Signed Integer                                     ;
; width_a        ; 8            ; Signed Integer                                     ;
; outdata_reg_a  ; UNREGISTERED ; String                                             ;
+----------------+--------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ;                      ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_pke1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sigma_delta_dac:sigma_delta_dac ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; MSBI           ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CtrlModule:control ;
+------------------+-------+--------------------------------------+
; Parameter Name   ; Value ; Type                                 ;
+------------------+-------+--------------------------------------+
; sysclk_frequency ; 859   ; Signed Integer                       ;
+------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CtrlModule:control|CtrlROM_ROM:myrom ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; maxaddrbitbram ; 13    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CtrlModule:control|zpu_core_flex:zpu ;
+-----------------------+-------+---------------------------------------------------+
; Parameter Name        ; Value ; Type                                              ;
+-----------------------+-------+---------------------------------------------------+
; impl_multiply         ; true  ; Enumerated                                        ;
; impl_comparison_sub   ; true  ; Enumerated                                        ;
; impl_eqbranch         ; true  ; Enumerated                                        ;
; impl_storebh          ; true  ; Enumerated                                        ;
; impl_loadbh           ; true  ; Enumerated                                        ;
; impl_call             ; true  ; Enumerated                                        ;
; impl_shift            ; true  ; Enumerated                                        ;
; impl_xor              ; true  ; Enumerated                                        ;
; execute_ram           ; false ; Enumerated                                        ;
; remap_stack           ; false ; Enumerated                                        ;
; cache                 ; true  ; Enumerated                                        ;
; stackbit              ; 30    ; Signed Integer                                    ;
; maxaddrbit            ; 20    ; Signed Integer                                    ;
; maxaddrbitexternalram ; 30    ; Signed Integer                                    ;
; maxaddrbitbram        ; 13    ; Signed Integer                                    ;
+-----------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; addrbits       ; 9     ; Signed Integer                                                                                    ;
; datawidth      ; 7     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addrbits       ; 13    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CtrlModule:control|io_ps2_com:mykeyboard ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; clockfilter    ; 15    ; Signed Integer                                               ;
; ticksperusec   ; 85    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CtrlModule:control|interrupt_controller:intcontroller ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; max_int        ; 2     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+---------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                          ;
+-------------------------------------------+-------------+---------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                       ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                       ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                       ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                       ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                       ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                       ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                       ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                       ;
; LPM_NUMWORDS                              ; 1024        ; Signed Integer                                                ;
; LPM_SHOWAHEAD                             ; ON          ; Untyped                                                       ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                                ;
; LPM_WIDTHU                                ; 10          ; Signed Integer                                                ;
; LPM_WIDTHU_R                              ; 12          ; Signed Integer                                                ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                       ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                       ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                       ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                       ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                       ;
; USE_EAB                                   ; ON          ; Untyped                                                       ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                       ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                ;
; CBXI_PARAMETER                            ; dcfifo_j6j1 ; Untyped                                                       ;
+-------------------------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 7                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 7                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_kek1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                    ; Type                       ;
+------------------------------------+------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                          ; Untyped                    ;
; WIDTH_A                            ; 32                                       ; Untyped                    ;
; WIDTHAD_A                          ; 12                                       ; Untyped                    ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                    ;
; WIDTH_B                            ; 32                                       ; Untyped                    ;
; WIDTHAD_B                          ; 12                                       ; Untyped                    ;
; NUMWORDS_B                         ; 4096                                     ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK0                                   ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                   ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                    ;
; BYTE_SIZE                          ; 8                                        ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                    ;
; INIT_FILE                          ; db/nes.ram0_CtrlROM_ROM_9bce1465.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_i3v1                          ; Untyped                    ;
+------------------------------------+------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_deh1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|altsyncram:expansion_ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4kk1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Hq2x:hq2x|altsyncram:outbuf_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                ;
; WIDTH_A                            ; 12                   ; Untyped                ;
; WIDTHAD_A                          ; 11                   ; Untyped                ;
; NUMWORDS_A                         ; 2048                 ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 12                   ; Untyped                ;
; WIDTHAD_B                          ; 11                   ; Untyped                ;
; NUMWORDS_B                         ; 2048                 ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_ank1      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NES:nes|APU:apu|ApuLookupTable:lookup|altsyncram:lookup_rtl_0 ;
+------------------------------------+---------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                       ; Type                        ;
+------------------------------------+---------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                             ; Untyped                     ;
; WIDTH_A                            ; 16                                          ; Untyped                     ;
; WIDTHAD_A                          ; 9                                           ; Untyped                     ;
; NUMWORDS_A                         ; 512                                         ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                     ;
; WIDTH_B                            ; 16                                          ; Untyped                     ;
; WIDTHAD_B                          ; 9                                           ; Untyped                     ;
; NUMWORDS_B                         ; 512                                         ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK0                                      ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                      ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                     ;
; BYTE_SIZE                          ; 8                                           ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                     ;
; INIT_FILE                          ; db/nes.ram0_ApuLookupTable_c81c03ff.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_1ns1                             ; Untyped                     ;
+------------------------------------+---------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 7                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 7                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_kek1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Hq2x:hq2x|altsyncram:inbuf_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 12                   ; Untyped               ;
; WIDTHAD_A                          ; 9                    ; Untyped               ;
; NUMWORDS_A                         ; 512                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 12                   ; Untyped               ;
; WIDTHAD_B                          ; 9                    ; Untyped               ;
; NUMWORDS_B                         ; 512                  ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_2eh1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                 ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; nes.NES_TOP0.rtl.mif ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_5r21      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                    ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                    ;
; LPM_WIDTHP                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_aat     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CtrlModule:control|zpu_core_flex:zpu|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 32           ; Untyped                              ;
; LPM_WIDTHB                                     ; 32           ; Untyped                              ;
; LPM_WIDTHP                                     ; 64           ; Untyped                              ;
; LPM_WIDTHR                                     ; 64           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; nes_clk:clock_21mhz|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                                 ;
; Entity Instance                           ; MemoryController:memory|spram:vram|altsyncram:altsyncram_component                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; MemoryController:memory|spram:ram|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 7                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 7                                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                           ;
; Entity Instance                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0                                          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                 ;
;     -- NUMWORDS_A                         ; 4096                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                 ;
;     -- NUMWORDS_B                         ; 4096                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|altsyncram:expansion_ram_rtl_0                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                           ;
; Entity Instance                           ; Hq2x:hq2x|altsyncram:outbuf_rtl_0                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 12                                                                                                 ;
;     -- NUMWORDS_A                         ; 2048                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 12                                                                                                 ;
;     -- NUMWORDS_B                         ; 2048                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                           ;
; Entity Instance                           ; NES:nes|APU:apu|ApuLookupTable:lookup|altsyncram:lookup_rtl_0                                      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 7                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 7                                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                           ;
; Entity Instance                           ; Hq2x:hq2x|altsyncram:inbuf_rtl_0                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 12                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 12                                                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 1                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                    ;
+---------------------------------------+-----------------------------------------------------------+
; Name                                  ; Value                                                     ;
+---------------------------------------+-----------------------------------------------------------+
; Number of entity instances            ; 2                                                         ;
; Entity Instance                       ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                         ;
;     -- LPM_WIDTHB                     ; 8                                                         ;
;     -- LPM_WIDTHP                     ; 16                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; CtrlModule:control|zpu_core_flex:zpu|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 32                                                        ;
;     -- LPM_WIDTHB                     ; 32                                                        ;
;     -- LPM_WIDTHP                     ; 64                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
+---------------------------------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_loader:loaderbuffer"                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OSD_Overlay:osd"                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; red_in[3..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; green_in[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; blue_in[3..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; window_in       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; red_out[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; green_out[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blue_out[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; window_out      ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CtrlModule:control|interrupt_controller:intcontroller" ;
+------------+-------+----------+---------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                           ;
+------------+-------+----------+---------------------------------------------------+
; trigger[2] ; Input ; Info     ; Stuck at GND                                      ;
+------------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CtrlModule:control|io_ps2_com:mykeyboard"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_dat_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inidle      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sendtrigger ; Input  ; Info     ; Stuck at GND                                                                        ;
; sendbusy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; senddone    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; recvbyte[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram" ;
+-------+-------+----------+--------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                        ;
+-------+-------+----------+--------------------------------------------------------------------------------+
; wren1 ; Input ; Info     ; Stuck at GND                                                                   ;
+-------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CtrlModule:control|OnScreenDisplay:myosd"                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; enabled ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CtrlModule:control|zpu_core_flex:zpu"                                                               ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; enable               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_mem_addr[19..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_mem_benable      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_mem_henable      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; break                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "CtrlModule:control|CtrlROM_ROM:myrom" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CtrlModule:control"                                                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dipswitches[15..2]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; host_divert_sdcard   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; host_divert_keyboard ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; host_select          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; host_start           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VgaDriver:vga"                                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; vga_hcounter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_vcounter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; border       ; Input  ; Info     ; Stuck at GND                                                                        ;
; blank        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryController:memory"                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugdata1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugdata2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugdata3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugleds  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NES:nes|MultiMapper:multi_mapper"                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; vram_a10 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; load_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "NES:nes|APU:apu|ApuLookupTable:lookup" ;
+------------+-------+----------+-----------------------------------+
; Port       ; Type  ; Severity ; Details                           ;
+------------+-------+----------+-----------------------------------+
; in_a[7..5] ; Input ; Info     ; Stuck at GND                      ;
+------------+-------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NES:nes|APU:apu|SquareChan:Sq2"                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sq2     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sq2[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NES:nes|APU:apu|SquareChan:Sq1"                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sq2     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sq2[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NES:nes"                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; sample[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_channels ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cycle[2..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scanline[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dbgadr         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dbgctr         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameLoader:loader"                                                                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; dbg1  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; dbg2  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; dbg3  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nes_clk:clock_21mhz"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 112                         ;
; cycloneiii_ff         ; 3223                        ;
;     CLR               ; 11                          ;
;     ENA               ; 2141                        ;
;     ENA SCLR          ; 318                         ;
;     ENA SCLR SLD      ; 22                          ;
;     ENA SLD           ; 194                         ;
;     SCLR              ; 52                          ;
;     SCLR SLD          ; 5                           ;
;     SLD               ; 18                          ;
;     plain             ; 462                         ;
; cycloneiii_io_obuf    ; 28                          ;
; cycloneiii_lcell_comb ; 6079                        ;
;     arith             ; 791                         ;
;         2 data inputs ; 522                         ;
;         3 data inputs ; 269                         ;
;     normal            ; 5288                        ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 150                         ;
;         2 data inputs ; 258                         ;
;         3 data inputs ; 1302                        ;
;         4 data inputs ; 3564                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 135                         ;
;                       ;                             ;
; Max LUT depth         ; 37.00                       ;
; Average LUT depth     ; 11.04                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:34     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Jan 06 17:37:32 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nes -c nes
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/hdmi/hdmidataencoder.v
    Info (12023): Found entity 1: hdmidataencoder File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/HDMI/hdmidataencoder.v Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/hdmi/altddio_out1.vhd
    Info (12022): Found design unit 1: altddio_out1-SYN File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/HDMI/altddio_out1.vhd Line: 54
    Info (12023): Found entity 1: altddio_out1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/HDMI/altddio_out1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/hdmi/encoder.vhd
    Info (12022): Found design unit 1: encoder-rtl File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/HDMI/encoder.vhd Line: 21
    Info (12023): Found entity 1: encoder File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/HDMI/encoder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/hdmi/hdmi.vhd
    Info (12022): Found design unit 1: hdmi-rtl File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/HDMI/hdmi.vhd Line: 46
    Info (12023): Found entity 1: hdmi File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/HDMI/hdmi.vhd Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/microcode.v
    Info (12023): Found entity 1: MicroCodeTableInner File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 1
    Info (12023): Found entity 2: MicroCodeTable File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2060
Info (12021): Found 10 design units, including 10 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/ppu.v
    Info (12023): Found entity 1: LoopyGen File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 5
    Info (12023): Found entity 2: ClockGen File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 99
    Info (12023): Found entity 3: Sprite File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 153
    Info (12023): Found entity 4: SpriteSet File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 187
    Info (12023): Found entity 5: SpriteRAM File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 216
    Info (12023): Found entity 6: SpriteAddressGen File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 336
    Info (12023): Found entity 7: BgPainter File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 387
    Info (12023): Found entity 8: PixelMuxer File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 442
    Info (12023): Found entity 9: PaletteRam File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 450
    Info (12023): Found entity 10: PPU File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 465
Info (12021): Found 20 design units, including 20 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/mmu.v
    Info (12023): Found entity 1: MMC0 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 5
    Info (12023): Found entity 2: MMC1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 25
    Info (12023): Found entity 3: MMC2 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 136
    Info (12023): Found entity 4: MMC3 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 253
    Info (12023): Found entity 5: MMC5 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 397
    Info (12023): Found entity 6: Rambo1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 713
    Info (12023): Found entity 7: Mapper13 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 857
    Info (12023): Found entity 8: Mapper15 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 883
    Info (12023): Found entity 9: Mapper28 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 946
    Info (12023): Found entity 10: Mapper66 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1040
    Info (12023): Found entity 11: Mapper34 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1073
    Info (12023): Found entity 12: Mapper41 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1119
    Info (12023): Found entity 13: Mapper68 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1156
    Info (12023): Found entity 14: Mapper69 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1221
    Info (12023): Found entity 15: Mapper71 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1312
    Info (12023): Found entity 16: Mapper79 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1358
    Info (12023): Found entity 17: NesEvent File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1390
    Info (12023): Found entity 18: Mapper228 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1448
    Info (12023): Found entity 19: Mapper234 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1482
    Info (12023): Found entity 20: MultiMapper File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1554
Info (12021): Found 5 design units, including 5 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/cpu.v
    Info (12023): Found entity 1: MyAddSub File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 6
    Info (12023): Found entity 2: NewAlu File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 32
    Info (12023): Found entity 3: AddressGenerator File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 107
    Info (12023): Found entity 4: ProgramCounter File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 149
    Info (12023): Found entity 5: CPU File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 173
Info (12021): Found 7 design units, including 7 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/apu.v
    Info (12023): Found entity 1: LenCtr_Lookup File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 4
    Info (12023): Found entity 2: SquareChan File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 46
    Info (12023): Found entity 3: TriangleChan File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 198
    Info (12023): Found entity 4: NoiseChan File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 287
    Info (12023): Found entity 5: DmcChan File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 405
    Info (12023): Found entity 6: ApuLookupTable File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 552
    Info (12023): Found entity 7: APU File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 624
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/fifo_wrapper.v
    Info (12023): Found entity 1: reg_fifo File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/fifo_wrapper.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/ctrlmodule/zpuflex/rtl/zpu_core_flex.vhd
    Info (12022): Found design unit 1: zpu_core_flex-behave File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 104
    Info (12023): Found entity 1: zpu_core_flex File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/ctrlmodule/ctrlmodule/rtl/dualportram_2rw_1clock_unreg.vhd
    Info (12022): Found design unit 1: DualPortRAM_2RW_1Clock_Unreg-RTL File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/DualPortRAM_2RW_1Clock_Unreg.vhd Line: 26
    Info (12023): Found entity 1: DualPortRAM_2RW_1Clock_Unreg File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/DualPortRAM_2RW_1Clock_Unreg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/ctrlmodule/ctrlmodule/rtl/interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-rtl File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd Line: 25
    Info (12023): Found entity 1: interrupt_controller File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/ctrlmodule/ctrlmodule/rtl/spi.vhd
    Info (12022): Found design unit 1: spi_interface-rtl File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/spi.vhd Line: 31
    Info (12023): Found entity 1: spi_interface File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/spi.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/ctrlmodule/ctrlmodule/rtl/io_ps2_com.vhd
    Info (12022): Found design unit 1: io_ps2_com-rtl File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd Line: 80
    Info (12023): Found entity 1: io_ps2_com File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/ctrlmodule/ctrlmodule/charrom/charrom_rom.vhd
    Info (12022): Found design unit 1: CharROM_ROM-arch File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd Line: 17
    Info (12023): Found entity 1: CharROM_ROM File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/dpram.vhd
    Info (12022): Found design unit 1: dpram-rtl File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/dpram.vhd Line: 31
    Info (12023): Found entity 1: dpram File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/dpram.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/ctrlmodule/ctrlmodule/rtl/onscreendisplay.vhd
    Info (12022): Found design unit 1: OnScreenDisplay-rtl File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd Line: 45
    Info (12023): Found entity 1: OnScreenDisplay File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/ctrlmodule/ctrlmodule/firmware/ctrlrom_rom.vhd
    Info (12022): Found design unit 1: CtrlROM_ROM-arch File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/Firmware/CtrlROM_ROM.vhd Line: 57
    Info (12023): Found entity 1: CtrlROM_ROM File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/Firmware/CtrlROM_ROM.vhd Line: 44
Info (12021): Found 1 design units, including 0 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/ctrlmodule/zpuflex/rtl/zpupkg.vhd
    Info (12022): Found design unit 1: zpupkg File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpupkg.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/ctrlmodule/ctrlmodule/rtl/osd_overlay.vhd
    Info (12022): Found design unit 1: OSD_Overlay-RTL File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd Line: 23
    Info (12023): Found entity 1: OSD_Overlay File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/ctrlmodule/ctrlmodule/rtl/ctrlmodule.vhd
    Info (12022): Found design unit 1: CtrlModule-rtl File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd Line: 59
    Info (12023): Found entity 1: CtrlModule File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/spram.vhd
    Info (12022): Found design unit 1: spram-SYN File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/spram.vhd Line: 26
    Info (12023): Found entity 1: spram File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/spram.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/memorycontroller.v
    Info (12023): Found entity 1: MemoryController File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/memorycontroller.v Line: 25
Info (12021): Found 5 design units, including 5 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/compat.v
    Info (12023): Found entity 1: MUXCY File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/compat.v Line: 3
    Info (12023): Found entity 2: MUXCY_L File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/compat.v Line: 6
    Info (12023): Found entity 3: MUXCY_D File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/compat.v Line: 9
    Info (12023): Found entity 4: XORCY File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/compat.v Line: 13
    Info (12023): Found entity 5: XOR2 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/compat.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/vga.v
    Info (12023): Found entity 1: VgaDriver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/vga.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/sigma_delta_dac.v
    Info (12023): Found entity 1: sigma_delta_dac File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/sigma_delta_dac.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/nes.v
    Info (12023): Found entity 1: DmaController File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v Line: 46
    Info (12023): Found entity 2: MemoryMultiplex File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v Line: 96
    Info (12023): Found entity 3: NES File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v Line: 127
Info (12021): Found 4 design units, including 4 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/hq2x.v
    Info (12023): Found entity 1: DiffCheck File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 4
    Info (12023): Found entity 2: InnerBlend File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 22
    Info (12023): Found entity 3: Blend File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 34
    Info (12023): Found entity 4: Hq2x File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 100
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/github/unamiga/cores/nes/src/gameloader.v
    Info (12023): Found entity 1: GameLoader File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nes.v
    Info (12023): Found entity 1: NES_TOP File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file nes_clk.vhd
    Info (12022): Found design unit 1: nes_clk-SYN File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/nes_clk.vhd Line: 55
    Info (12023): Found entity 1: nes_clk File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/nes_clk.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fifo_loader.vhd
    Info (12022): Found design unit 1: fifo_loader-SYN File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/fifo_loader.vhd Line: 57
    Info (12023): Found entity 1: fifo_loader File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/fifo_loader.vhd Line: 42
Warning (10236): Verilog HDL Implicit Net warning at NES.v(268): created implicit net for "sram_oe_n_o" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 268
Warning (10236): Verilog HDL Implicit Net warning at NES.v(312): created implicit net for "joystick1" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 312
Warning (10236): Verilog HDL Implicit Net warning at NES.v(313): created implicit net for "joystick2" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 313
Info (12127): Elaborating entity "NES_TOP" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at NES.v(268): object "sram_oe_n_o" assigned a value but never read File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 268
Warning (10036): Verilog HDL or VHDL warning at NES.v(308): object "p_sel" assigned a value but never read File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 308
Warning (10036): Verilog HDL or VHDL warning at NES.v(309): object "p_start" assigned a value but never read File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 309
Warning (10230): Verilog HDL assignment warning at NES.v(312): truncated value with size 8 to match size of target (1) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 312
Warning (10230): Verilog HDL assignment warning at NES.v(313): truncated value with size 8 to match size of target (1) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 313
Warning (10230): Verilog HDL assignment warning at NES.v(339): truncated value with size 32 to match size of target (2) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 339
Warning (10034): Output port "sdram_ad_o" at NES.v(25) has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
Warning (10034): Output port "sdram_ba_o" at NES.v(27) has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 27
Warning (10034): Output port "sdram_dqm_o" at NES.v(28) has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 28
Warning (10034): Output port "sdram_ras_o" at NES.v(29) has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 29
Warning (10034): Output port "sdram_cas_o" at NES.v(30) has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 30
Warning (10034): Output port "sdram_cke_o" at NES.v(31) has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 31
Warning (10034): Output port "sdram_clk_o" at NES.v(32) has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 32
Warning (10034): Output port "sdram_cs_o" at NES.v(33) has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 33
Warning (10034): Output port "sdram_we_o" at NES.v(34) has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 34
Warning (10034): Output port "joyX_p7_o" at NES.v(62) has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 62
Info (12128): Elaborating entity "nes_clk" for hierarchy "nes_clk:clock_21mhz" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 161
Info (12128): Elaborating entity "altpll" for hierarchy "nes_clk:clock_21mhz|altpll:altpll_component" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/nes_clk.vhd Line: 162
Info (12130): Elaborated megafunction instantiation "nes_clk:clock_21mhz|altpll:altpll_component" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/nes_clk.vhd Line: 162
Info (12133): Instantiated megafunction "nes_clk:clock_21mhz|altpll:altpll_component" with the following parameter: File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/nes_clk.vhd Line: 162
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "21429"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "42857"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "21"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "10"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "7"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "15"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=nes_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/nes_clk_altpll.v
    Info (12023): Found entity 1: nes_clk_altpll File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes_clk_altpll.v Line: 29
Info (12128): Elaborating entity "nes_clk_altpll" for hierarchy "nes_clk:clock_21mhz|altpll:altpll_component|nes_clk_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "GameLoader" for hierarchy "GameLoader:loader" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 304
Warning (10230): Verilog HDL assignment warning at GameLoader.v(53): truncated value with size 32 to match size of target (3) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v Line: 53
Warning (10230): Verilog HDL assignment warning at GameLoader.v(61): truncated value with size 32 to match size of target (3) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v Line: 61
Warning (10230): Verilog HDL assignment warning at GameLoader.v(84): truncated value with size 32 to match size of target (4) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v Line: 84
Warning (10230): Verilog HDL assignment warning at GameLoader.v(96): truncated value with size 32 to match size of target (22) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v Line: 96
Warning (10230): Verilog HDL assignment warning at GameLoader.v(97): truncated value with size 32 to match size of target (22) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v Line: 97
Info (10264): Verilog HDL Case Statement information at GameLoader.v(80): all case item expressions in this case statement are onehot File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/GameLoader.v Line: 80
Info (12128): Elaborating entity "NES" for hierarchy "NES:nes" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 353
Warning (10230): Verilog HDL assignment warning at nes.v(164): truncated value with size 32 to match size of target (2) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v Line: 164
Warning (10034): Output port "dbgadr" at nes.v(149) has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v Line: 149
Warning (10034): Output port "dbgctr" at nes.v(151) has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v Line: 151
Info (12128): Elaborating entity "CPU" for hierarchy "NES:nes|CPU:cpu" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v Line: 186
Warning (10230): Verilog HDL assignment warning at cpu.v(214): truncated value with size 32 to match size of target (3) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 214
Warning (10230): Verilog HDL assignment warning at cpu.v(255): truncated value with size 32 to match size of target (1) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 255
Info (12128): Elaborating entity "AddressGenerator" for hierarchy "NES:nes|CPU:cpu|AddressGenerator:addgen" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 221
Info (12128): Elaborating entity "MicroCodeTable" for hierarchy "NES:nes|CPU:cpu|MicroCodeTable:micro2" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 224
Warning (10030): Net "A.data_a" at MicroCode.v(2063) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2063
Warning (10030): Net "A.waddr_a" at MicroCode.v(2063) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2063
Warning (10030): Net "B.data_a" at MicroCode.v(2064) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2064
Warning (10030): Net "B.waddr_a" at MicroCode.v(2064) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2064
Warning (10030): Net "A.we_a" at MicroCode.v(2063) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2063
Warning (10030): Net "B.we_a" at MicroCode.v(2064) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2064
Info (12128): Elaborating entity "MicroCodeTableInner" for hierarchy "NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2062
Warning (10030): Net "L.data_a" at MicroCode.v(2) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2
Warning (10030): Net "L.waddr_a" at MicroCode.v(2) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2
Warning (10030): Net "L.we_a" at MicroCode.v(2) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2
Info (12128): Elaborating entity "NewAlu" for hierarchy "NES:nes|CPU:cpu|NewAlu:new_alu" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 229
Warning (10270): Verilog HDL Case Statement warning at cpu.v(96): incomplete case statement has no default case item File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 96
Info (12128): Elaborating entity "MyAddSub" for hierarchy "NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 82
Info (12128): Elaborating entity "MUXCY_L" for hierarchy "NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_L:MUXCY_L0" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 13
Info (12128): Elaborating entity "MUXCY_D" for hierarchy "NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_D:MUXCY_D6" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 19
Info (12128): Elaborating entity "MUXCY" for hierarchy "NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY:MUXCY_7" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 20
Info (12128): Elaborating entity "XORCY" for hierarchy "NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XORCY:XORCY0" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 21
Info (12128): Elaborating entity "XOR2" for hierarchy "NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XOR2:X1" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 29
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "NES:nes|CPU:cpu|ProgramCounter:pc" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/cpu.v Line: 243
Info (12128): Elaborating entity "DmaController" for hierarchy "NES:nes|DmaController:dma" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v Line: 215
Info (12128): Elaborating entity "APU" for hierarchy "NES:nes|APU:apu" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v Line: 231
Warning (10230): Verilog HDL assignment warning at apu.v(715): truncated value with size 32 to match size of target (1) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 715
Warning (10230): Verilog HDL assignment warning at apu.v(718): truncated value with size 32 to match size of target (16) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 718
Info (12128): Elaborating entity "LenCtr_Lookup" for hierarchy "NES:nes|APU:apu|LenCtr_Lookup:len" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 664
Info (12128): Elaborating entity "SquareChan" for hierarchy "NES:nes|APU:apu|SquareChan:Sq1" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 678
Warning (10230): Verilog HDL assignment warning at apu.v(134): truncated value with size 32 to match size of target (3) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 134
Warning (10230): Verilog HDL assignment warning at apu.v(136): truncated value with size 32 to match size of target (12) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 136
Warning (10230): Verilog HDL assignment warning at apu.v(141): truncated value with size 32 to match size of target (8) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 141
Warning (10230): Verilog HDL assignment warning at apu.v(151): truncated value with size 32 to match size of target (3) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 151
Warning (10230): Verilog HDL assignment warning at apu.v(167): truncated value with size 32 to match size of target (4) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 167
Warning (10230): Verilog HDL assignment warning at apu.v(169): truncated value with size 32 to match size of target (4) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 169
Info (12128): Elaborating entity "TriangleChan" for hierarchy "NES:nes|APU:apu|TriangleChan:Tri" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 680
Warning (10230): Verilog HDL assignment warning at apu.v(255): truncated value with size 32 to match size of target (11) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 255
Warning (10230): Verilog HDL assignment warning at apu.v(260): truncated value with size 32 to match size of target (8) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 260
Warning (10230): Verilog HDL assignment warning at apu.v(268): truncated value with size 32 to match size of target (7) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 268
Warning (10230): Verilog HDL assignment warning at apu.v(279): truncated value with size 32 to match size of target (5) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 279
Info (12128): Elaborating entity "NoiseChan" for hierarchy "NES:nes|APU:apu|NoiseChan:Noi" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 681
Warning (10230): Verilog HDL assignment warning at apu.v(374): truncated value with size 32 to match size of target (12) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 374
Warning (10230): Verilog HDL assignment warning at apu.v(378): truncated value with size 32 to match size of target (8) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 378
Warning (10230): Verilog HDL assignment warning at apu.v(389): truncated value with size 32 to match size of target (4) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 389
Warning (10230): Verilog HDL assignment warning at apu.v(393): truncated value with size 32 to match size of target (4) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 393
Warning (10230): Verilog HDL assignment warning at apu.v(399): truncated value with size 32 to match size of target (4) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 399
Info (12128): Elaborating entity "DmcChan" for hierarchy "NES:nes|APU:apu|DmcChan:Dmc" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 682
Warning (10230): Verilog HDL assignment warning at apu.v(515): truncated value with size 32 to match size of target (9) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 515
Warning (10230): Verilog HDL assignment warning at apu.v(526): truncated value with size 32 to match size of target (3) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 526
Warning (10230): Verilog HDL assignment warning at apu.v(536): truncated value with size 32 to match size of target (15) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 536
Warning (10230): Verilog HDL assignment warning at apu.v(537): truncated value with size 32 to match size of target (12) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 537
Warning (10030): Net "NewPeriod.data_a" at apu.v(432) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 432
Warning (10030): Net "NewPeriod.waddr_a" at apu.v(432) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 432
Warning (10030): Net "NewPeriod.we_a" at apu.v(432) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 432
Info (12128): Elaborating entity "ApuLookupTable" for hierarchy "NES:nes|APU:apu|ApuLookupTable:lookup" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 792
Warning (10030): Net "lookup.data_a" at apu.v(553) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 553
Warning (10030): Net "lookup.waddr_a" at apu.v(553) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 553
Warning (10030): Net "lookup.we_a" at apu.v(553) has no driver or initial value, using a default initial value '0' File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 553
Info (12128): Elaborating entity "PPU" for hierarchy "NES:nes|PPU:ppu" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v Line: 256
Warning (10036): Verilog HDL or VHDL warning at ppu.v(492): object "color_intensity" assigned a value but never read File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 492
Warning (10175): Verilog HDL warning at ppu.v(656): ignoring unsupported system task File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 656
Info (10264): Verilog HDL Case Statement information at ppu.v(689): all case item expressions in this case statement are onehot File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 689
Info (12128): Elaborating entity "ClockGen" for hierarchy "NES:nes|PPU:ppu|ClockGen:clock" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 521
Warning (10230): Verilog HDL assignment warning at ppu.v(129): truncated value with size 32 to match size of target (9) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 129
Warning (10230): Verilog HDL assignment warning at ppu.v(142): truncated value with size 32 to match size of target (9) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 142
Info (12128): Elaborating entity "LoopyGen" for hierarchy "NES:nes|PPU:ppu|LoopyGen:loopy0" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 527
Warning (10230): Verilog HDL assignment warning at ppu.v(37): truncated value with size 32 to match size of target (5) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 37
Warning (10230): Verilog HDL assignment warning at ppu.v(43): truncated value with size 32 to match size of target (3) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 43
Warning (10230): Verilog HDL assignment warning at ppu.v(49): truncated value with size 32 to match size of target (5) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 49
Warning (10230): Verilog HDL assignment warning at ppu.v(90): truncated value with size 32 to match size of target (15) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 90
Info (12128): Elaborating entity "BgPainter" for hierarchy "NES:nes|PPU:ppu|BgPainter:bg_painter" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 535
Info (12128): Elaborating entity "SpriteRAM" for hierarchy "NES:nes|PPU:ppu|SpriteRAM:sprite_ram" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 557
Warning (10935): Verilog HDL Casex/Casez warning at ppu.v(260): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 260
Warning (10935): Verilog HDL Casex/Casez warning at ppu.v(261): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 261
Warning (10935): Verilog HDL Casex/Casez warning at ppu.v(262): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 262
Warning (10935): Verilog HDL Casex/Casez warning at ppu.v(273): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 273
Warning (10230): Verilog HDL assignment warning at ppu.v(307): truncated value with size 32 to match size of target (3) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 307
Info (12128): Elaborating entity "SpriteAddressGen" for hierarchy "NES:nes|PPU:ppu|SpriteAddressGen:address_gen" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 573
Warning (10230): Verilog HDL assignment warning at ppu.v(357): truncated value with size 32 to match size of target (8) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 357
Info (12128): Elaborating entity "SpriteSet" for hierarchy "NES:nes|PPU:ppu|SpriteSet:sprite_gen" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 576
Info (12128): Elaborating entity "Sprite" for hierarchy "NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 196
Info (12128): Elaborating entity "PixelMuxer" for hierarchy "NES:nes|PPU:ppu|PixelMuxer:pixel_muxer" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 606
Info (12128): Elaborating entity "PaletteRam" for hierarchy "NES:nes|PPU:ppu|PaletteRam:palette_ram" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 626
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(1): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 1
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(2): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 2
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(3): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 3
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(4): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 4
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(5): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 5
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(6): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 6
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(7): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 7
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(8): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 8
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(9): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 9
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(10): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 10
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(11): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 11
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(12): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 12
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(13): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 13
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(14): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 14
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(15): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 15
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(16): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 16
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(17): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 17
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(18): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 18
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(19): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 19
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(20): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 20
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(21): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 21
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(22): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 22
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(23): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 23
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(24): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 24
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(25): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 25
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(26): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 26
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(27): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 27
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(28): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 28
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(29): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 29
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(30): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 30
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(31): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 31
Warning (10230): Verilog HDL assignment warning at oam_palette.txt(32): truncated value with size 8 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/oam_palette.txt Line: 32
Warning (10230): Verilog HDL assignment warning at ppu.v(456): truncated value with size 32 to match size of target (5) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 456
Info (12128): Elaborating entity "MultiMapper" for hierarchy "NES:nes|MultiMapper:multi_mapper" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v Line: 271
Info (12128): Elaborating entity "MMC0" for hierarchy "NES:nes|MultiMapper:multi_mapper|MMC0:mmc0" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1573
Info (12128): Elaborating entity "MMC1" for hierarchy "NES:nes|MultiMapper:multi_mapper|MMC1:mmc1" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1578
Warning (10230): Verilog HDL assignment warning at mmu.v(71): truncated value with size 32 to match size of target (5) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 71
Info (12128): Elaborating entity "Mapper28" for hierarchy "NES:nes|MultiMapper:multi_mapper|Mapper28:map28" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1583
Info (12128): Elaborating entity "MMC2" for hierarchy "NES:nes|MultiMapper:multi_mapper|MMC2:mmc2" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1588
Warning (10230): Verilog HDL assignment warning at mmu.v(217): truncated value with size 32 to match size of target (1) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 217
Warning (10230): Verilog HDL assignment warning at mmu.v(218): truncated value with size 32 to match size of target (1) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 218
Info (12128): Elaborating entity "MMC3" for hierarchy "NES:nes|MultiMapper:multi_mapper|MMC3:mmc3" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1593
Warning (10230): Verilog HDL assignment warning at mmu.v(287): truncated value with size 32 to match size of target (8) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 287
Info (12128): Elaborating entity "MMC5" for hierarchy "NES:nes|MultiMapper:multi_mapper|MMC5:mmc5" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1601
Warning (10175): Verilog HDL warning at mmu.v(451): ignoring unsupported system task File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 451
Warning (10230): Verilog HDL assignment warning at mmu.v(499): truncated value with size 32 to match size of target (8) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 499
Warning (10230): Verilog HDL assignment warning at mmu.v(542): truncated value with size 32 to match size of target (6) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 542
Warning (10175): Verilog HDL warning at mmu.v(602): ignoring unsupported system task File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 602
Warning (10175): Verilog HDL warning at mmu.v(690): ignoring unsupported system task File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 690
Warning (10175): Verilog HDL warning at mmu.v(693): ignoring unsupported system task File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 693
Info (12128): Elaborating entity "Mapper13" for hierarchy "NES:nes|MultiMapper:multi_mapper|Mapper13:map13" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1606
Info (12128): Elaborating entity "Mapper15" for hierarchy "NES:nes|MultiMapper:multi_mapper|Mapper15:map15" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1611
Info (12128): Elaborating entity "Mapper34" for hierarchy "NES:nes|MultiMapper:multi_mapper|Mapper34:map34" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1616
Info (12128): Elaborating entity "Mapper41" for hierarchy "NES:nes|MultiMapper:multi_mapper|Mapper41:map41" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1621
Info (12128): Elaborating entity "Mapper66" for hierarchy "NES:nes|MultiMapper:multi_mapper|Mapper66:map66" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1626
Info (12128): Elaborating entity "Mapper68" for hierarchy "NES:nes|MultiMapper:multi_mapper|Mapper68:map68" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1631
Info (12128): Elaborating entity "Mapper69" for hierarchy "NES:nes|MultiMapper:multi_mapper|Mapper69:map69" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1636
Info (12128): Elaborating entity "Mapper71" for hierarchy "NES:nes|MultiMapper:multi_mapper|Mapper71:map71" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1641
Warning (10175): Verilog HDL warning at mmu.v(1330): ignoring unsupported system task File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1330
Info (12128): Elaborating entity "Mapper79" for hierarchy "NES:nes|MultiMapper:multi_mapper|Mapper79:map79" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1646
Info (12128): Elaborating entity "Mapper228" for hierarchy "NES:nes|MultiMapper:multi_mapper|Mapper228:map228" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1652
Info (12128): Elaborating entity "Mapper234" for hierarchy "NES:nes|MultiMapper:multi_mapper|Mapper234:map234" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1658
Info (12128): Elaborating entity "Rambo1" for hierarchy "NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1663
Warning (10230): Verilog HDL assignment warning at mmu.v(770): truncated value with size 32 to match size of target (2) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 770
Warning (10230): Verilog HDL assignment warning at mmu.v(808): truncated value with size 32 to match size of target (8) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 808
Info (12128): Elaborating entity "NesEvent" for hierarchy "NES:nes|MultiMapper:multi_mapper|NesEvent:nesev" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1667
Warning (10230): Verilog HDL assignment warning at mmu.v(1418): truncated value with size 32 to match size of target (30) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1418
Warning (10175): Verilog HDL warning at mmu.v(1421): ignoring unsupported system task File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 1421
Info (12128): Elaborating entity "MemoryMultiplex" for hierarchy "NES:nes|MemoryMultiplex:mem" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/nes.v Line: 289
Info (12128): Elaborating entity "MemoryController" for hierarchy "MemoryController:memory" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 375
Warning (10230): Verilog HDL assignment warning at memorycontroller.v(139): truncated value with size 32 to match size of target (2) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/memorycontroller.v Line: 139
Info (12128): Elaborating entity "spram" for hierarchy "MemoryController:memory|spram:vram" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/memorycontroller.v Line: 78
Warning (10296): VHDL warning at spram.vhd(63): ignored assignment of value to null range File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/spram.vhd Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryController:memory|spram:vram|altsyncram:altsyncram_component" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/spram.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "MemoryController:memory|spram:vram|altsyncram:altsyncram_component" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/spram.vhd Line: 59
Info (12133): Instantiated megafunction "MemoryController:memory|spram:vram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/spram.vhd Line: 59
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hke1.tdf
    Info (12023): Found entity 1: altsyncram_hke1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_hke1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hke1" for hierarchy "MemoryController:memory|spram:vram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "spram" for hierarchy "MemoryController:memory|spram:prg_ram" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/memorycontroller.v Line: 80
Warning (10296): VHDL warning at spram.vhd(63): ignored assignment of value to null range File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/spram.vhd Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/spram.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/spram.vhd Line: 59
Info (12133): Instantiated megafunction "MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/spram.vhd Line: 59
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pke1.tdf
    Info (12023): Found entity 1: altsyncram_pke1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_pke1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pke1" for hierarchy "MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component|altsyncram_pke1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "VgaDriver" for hierarchy "VgaDriver:vga" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 403
Warning (10230): Verilog HDL assignment warning at vga.v(28): truncated value with size 32 to match size of target (10) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/vga.v Line: 28
Warning (10230): Verilog HDL assignment warning at vga.v(40): truncated value with size 32 to match size of target (1) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/vga.v Line: 40
Warning (10230): Verilog HDL assignment warning at vga.v(42): truncated value with size 32 to match size of target (10) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/vga.v Line: 42
Warning (10230): Verilog HDL assignment warning at vga.v(43): truncated value with size 32 to match size of target (1) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/vga.v Line: 43
Info (12128): Elaborating entity "Hq2x" for hierarchy "Hq2x:hq2x" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 466
Warning (10858): Verilog HDL warning at hq2x.v(179): object Prev1 used but never assigned File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 179
Warning (10858): Verilog HDL warning at hq2x.v(179): object Next1 used but never assigned File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 179
Warning (10858): Verilog HDL warning at hq2x.v(180): object A used but never assigned File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 180
Warning (10858): Verilog HDL warning at hq2x.v(180): object G used but never assigned File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 180
Warning (10036): Verilog HDL or VHDL warning at hq2x.v(192): object "last_line" assigned a value but never read File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 192
Warning (10858): Verilog HDL warning at hq2x.v(197): object diff0 used but never assigned File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 197
Warning (10858): Verilog HDL warning at hq2x.v(197): object diff1 used but never assigned File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 197
Warning (10036): Verilog HDL or VHDL warning at hq2x.v(219): object "X" assigned a value but never read File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 219
Warning (10230): Verilog HDL assignment warning at hq2x.v(251): truncated value with size 32 to match size of target (9) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/hq2x.v Line: 251
Info (12128): Elaborating entity "sigma_delta_dac" for hierarchy "sigma_delta_dac:sigma_delta_dac" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 477
Info (12128): Elaborating entity "CtrlModule" for hierarchy "CtrlModule:control" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 507
Warning (10036): Verilog HDL or VHDL warning at CtrlModule.vhd(69): object "mem_hEnable" assigned a value but never read File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at CtrlModule.vhd(70): object "mem_bEnable" assigned a value but never read File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd Line: 70
Info (12128): Elaborating entity "CtrlROM_ROM" for hierarchy "CtrlModule:control|CtrlROM_ROM:myrom" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd Line: 122
Info (12128): Elaborating entity "zpu_core_flex" for hierarchy "CtrlModule:control|zpu_core_flex:zpu" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd Line: 137
Warning (10036): Verilog HDL or VHDL warning at zpu_core_flex.vhd(131): object "begin_inst" assigned a value but never read File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 131
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(318): signal "cachedprogramword" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 318
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(320): signal "cachedprogramword" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 320
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(322): signal "cachedprogramword" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 322
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(324): signal "cachedprogramword" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 324
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(429): signal "comparison_sub_result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 429
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(435): signal "shift_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 435
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(444): signal "memBRead" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 444
Warning (10631): VHDL Process Statement warning at zpu_core_flex.vhd(423): inferring latch(es) for signal or variable "pc", which holds its previous value in one or more paths through the process File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 423
Warning (10873): Using initial value X (don't care) for net "to_rom.memAAddr[15..14]" at zpu_core_flex.vhd(99) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 99
Warning (10873): Using initial value X (don't care) for net "to_rom.memBAddr[15..14]" at zpu_core_flex.vhd(99) File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 99
Info (12128): Elaborating entity "OnScreenDisplay" for hierarchy "CtrlModule:control|OnScreenDisplay:myosd" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd Line: 173
Info (12128): Elaborating entity "DualPortRAM_2RW_1Clock_Unreg" for hierarchy "CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd Line: 264
Info (12128): Elaborating entity "CharROM_ROM" for hierarchy "CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd Line: 324
Warning (10542): VHDL Variable Declaration warning at CharROM_ROM.vhd(21): used initial value expression for variable "rom" because variable was never assigned a value File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd Line: 21
Info (12128): Elaborating entity "io_ps2_com" for hierarchy "CtrlModule:control|io_ps2_com:mykeyboard" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd Line: 194
Info (12128): Elaborating entity "spi_interface" for hierarchy "CtrlModule:control|spi_interface:spi" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd Line: 233
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "CtrlModule:control|interrupt_controller:intcontroller" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd Line: 254
Info (12128): Elaborating entity "OSD_Overlay" for hierarchy "OSD_Overlay:osd" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 523
Info (12128): Elaborating entity "fifo_loader" for hierarchy "fifo_loader:loaderbuffer" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 548
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/fifo_loader.vhd Line: 98
Info (12130): Elaborated megafunction instantiation "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/fifo_loader.vhd Line: 98
Info (12133): Instantiated megafunction "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/fifo_loader.vhd Line: 98
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_widthu_r" = "12"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_j6j1.tdf
    Info (12023): Found entity 1: dcfifo_j6j1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dcfifo_j6j1.tdf Line: 38
Info (12128): Elaborating entity "dcfifo_j6j1" for hierarchy "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3p6.tdf
    Info (12023): Found entity 1: a_graycounter_3p6 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/a_graycounter_3p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_3p6" for hierarchy "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_3p6:rdptr_g1p" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dcfifo_j6j1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf
    Info (12023): Found entity 1: a_graycounter_07c File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/a_graycounter_07c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_07c" for hierarchy "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dcfifo_j6j1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mb21.tdf
    Info (12023): Found entity 1: altsyncram_mb21 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_mb21.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mb21" for hierarchy "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dcfifo_j6j1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qal File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/alt_synch_pipe_qal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_qal" for hierarchy "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dcfifo_j6j1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dffpipe_b09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/alt_synch_pipe_qal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ral File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/alt_synch_pipe_ral.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ral" for hierarchy "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dcfifo_j6j1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dffpipe_c09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/alt_synch_pipe_ral.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|cmpr_o76:rdempty_eq_comp" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dcfifo_j6j1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pld.tdf
    Info (12023): Found entity 1: cntr_pld File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/cntr_pld.tdf Line: 27
Info (12128): Elaborating entity "cntr_pld" for hierarchy "fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|cntr_pld:cntr_b" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/dcfifo_j6j1.tdf Line: 61
Warning (276020): Inferred RAM node "CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Hq2x:hq2x|inbuf_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276004): RAM logic "NES:nes|CPU:cpu|MicroCodeTable:micro2|A" is uninferred due to inappropriate RAM size File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2063
    Info (276007): RAM logic "NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprtemp" is uninferred due to asynchronous read logic File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 229
    Info (276007): RAM logic "NES:nes|PPU:ppu|PaletteRam:palette_ram|palette" is uninferred due to asynchronous read logic File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/ppu.v Line: 451
    Info (276007): RAM logic "NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|L" is uninferred due to asynchronous read logic File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2
    Info (276007): RAM logic "NES:nes|CPU:cpu|MicroCodeTable:micro2|B" is uninferred due to asynchronous read logic File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/MicroCode.v Line: 2064
    Info (276004): RAM logic "NES:nes|APU:apu|DmcChan:Dmc|NewPeriod" is uninferred due to inappropriate RAM size File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/apu.v Line: 432
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes.ram0_MicroCodeTable_8a7f6647.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes.ram0_MicroCodeTableInner_7c6536b2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes.ram1_MicroCodeTable_8a7f6647.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 9 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CtrlModule:control|CtrlROM_ROM:myrom|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/nes.ram0_CtrlROM_ROM_9bce1465.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|expansion_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Hq2x:hq2x|outbuf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NES:nes|APU:apu|ApuLookupTable:lookup|lookup_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/nes.ram0_ApuLookupTable_c81c03ff.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Hq2x:hq2x|inbuf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to nes.NES_TOP0.rtl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|Mult0" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 435
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CtrlModule:control|zpu_core_flex:zpu|Mult0" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 519
Info (12130): Elaborated megafunction instantiation "CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kek1.tdf
    Info (12023): Found entity 1: altsyncram_kek1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_kek1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/nes.ram0_CtrlROM_ROM_9bce1465.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i3v1.tdf
    Info (12023): Found entity 1: altsyncram_i3v1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_i3v1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0"
Info (12133): Instantiated megafunction "NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_deh1.tdf
    Info (12023): Found entity 1: altsyncram_deh1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_deh1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|altsyncram:expansion_ram_rtl_0"
Info (12133): Instantiated megafunction "NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|altsyncram:expansion_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kk1.tdf
    Info (12023): Found entity 1: altsyncram_4kk1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_4kk1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Hq2x:hq2x|altsyncram:outbuf_rtl_0"
Info (12133): Instantiated megafunction "Hq2x:hq2x|altsyncram:outbuf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ank1.tdf
    Info (12023): Found entity 1: altsyncram_ank1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_ank1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "NES:nes|APU:apu|ApuLookupTable:lookup|altsyncram:lookup_rtl_0"
Info (12133): Instantiated megafunction "NES:nes|APU:apu|ApuLookupTable:lookup|altsyncram:lookup_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/nes.ram0_ApuLookupTable_c81c03ff.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ns1.tdf
    Info (12023): Found entity 1: altsyncram_1ns1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_1ns1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Hq2x:hq2x|altsyncram:inbuf_rtl_0"
Info (12133): Instantiated megafunction "Hq2x:hq2x|altsyncram:inbuf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2eh1.tdf
    Info (12023): Found entity 1: altsyncram_2eh1 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_2eh1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "nes.NES_TOP0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5r21.tdf
    Info (12023): Found entity 1: altsyncram_5r21 File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/altsyncram_5r21.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|lpm_mult:Mult0" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 435
Info (12133): Instantiated megafunction "NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|lpm_mult:Mult0" with the following parameter: File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/mmu.v Line: 435
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aat.tdf
    Info (12023): Found entity 1: mult_aat File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/mult_aat.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "CtrlModule:control|zpu_core_flex:zpu|lpm_mult:Mult0" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 519
Info (12133): Instantiated megafunction "CtrlModule:control|zpu_core_flex:zpu|lpm_mult:Mult0" with the following parameter: File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd Line: 519
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/mult_7dt.tdf Line: 30
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "CtrlModule:control|zpu_core_flex:zpu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "CtrlModule:control|zpu_core_flex:zpu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/mult_7dt.tdf Line: 90
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ps2_clk_io" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 37
    Warning (13040): bidirectional pin "ps2_data_io" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 38
    Warning (13040): bidirectional pin "sdram_da_io[0]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[1]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[2]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[3]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[4]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[5]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[6]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[7]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[8]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[9]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[10]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[11]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[12]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[13]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[14]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "sdram_da_io[15]" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 26
    Warning (13040): bidirectional pin "ps2_mouse_clk_io" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 39
    Warning (13040): bidirectional pin "ps2_mouse_data_io" has no driver File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 40
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_ad_o[0]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ad_o[1]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ad_o[2]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ad_o[3]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ad_o[4]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ad_o[5]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ad_o[6]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ad_o[7]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ad_o[8]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ad_o[9]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ad_o[10]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ad_o[11]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ad_o[12]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 25
    Warning (13410): Pin "sdram_ba_o[0]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 27
    Warning (13410): Pin "sdram_ba_o[1]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 27
    Warning (13410): Pin "sdram_dqm_o[0]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 28
    Warning (13410): Pin "sdram_dqm_o[1]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 28
    Warning (13410): Pin "sdram_ras_o" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 29
    Warning (13410): Pin "sdram_cas_o" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 30
    Warning (13410): Pin "sdram_cke_o" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 31
    Warning (13410): Pin "sdram_clk_o" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 32
    Warning (13410): Pin "sdram_cs_o" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 33
    Warning (13410): Pin "sdram_we_o" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 34
    Warning (13410): Pin "joyX_p7_o" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 62
    Warning (13410): Pin "vga_r_o[4]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 73
    Warning (13410): Pin "vga_g_o[4]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 74
    Warning (13410): Pin "vga_b_o[4]" is stuck at GND File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 75
Info (286030): Timing-Driven Synthesis is running
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/output_files/nes.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "nes_clk:clock_21mhz|altpll:altpll_component|nes_clk_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/db/nes_clk_altpll.v Line: 45
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "btn_n_i[1]" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 15
    Warning (15610): No output dependent on input pin "btn_n_i[2]" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 15
    Warning (15610): No output dependent on input pin "joy1_p9_i" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 55
    Warning (15610): No output dependent on input pin "joy2_up_i" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 56
    Warning (15610): No output dependent on input pin "joy2_down_i" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 57
    Warning (15610): No output dependent on input pin "joy2_left_i" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 58
    Warning (15610): No output dependent on input pin "joy2_right_i" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 59
    Warning (15610): No output dependent on input pin "joy2_p9_i" File: C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/NES.v Line: 61
Info (21057): Implemented 8153 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 28 bidirectional pins
    Info (21061): Implemented 7898 logic cells
    Info (21064): Implemented 135 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 230 warnings
    Info: Peak virtual memory: 4922 megabytes
    Info: Processing ended: Sun Jan 06 17:38:38 2019
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:01:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/benit/Downloads/GitHub/UnAmiga/Cores/NES/synth/unamiga/output_files/nes.map.smsg.


