{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665028087290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665028087290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 06 09:18:05 2022 " "Processing started: Thu Oct 06 09:18:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665028087290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1665028087290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1665028087290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1665028088278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1665028088278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mavenverilog/router3x1/design/synchroniserdesign/router_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /mavenverilog/router3x1/design/synchroniserdesign/router_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sync " "Found entity 1: router_sync" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665028110798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665028110798 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_reg.v(48) " "Verilog HDL information at router_reg.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "../../Design/RegisterDesign/router_reg.v" "" { Text "D:/MavenVerilog/Router3x1/Design/RegisterDesign/router_reg.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1665028110802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mavenverilog/router3x1/design/registerdesign/router_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mavenverilog/router3x1/design/registerdesign/router_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_reg " "Found entity 1: router_reg" {  } { { "../../Design/RegisterDesign/router_reg.v" "" { Text "D:/MavenVerilog/Router3x1/Design/RegisterDesign/router_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665028110803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665028110803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mavenverilog/router3x1/design/fsmdesign/router_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mavenverilog/router3x1/design/fsmdesign/router_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fsm " "Found entity 1: router_fsm" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665028110809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665028110809 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.v(9) " "Verilog HDL warning at router_fifo.v(9): extended using \"x\" or \"z\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1665028110813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.v(59) " "Verilog HDL warning at router_fifo.v(59): extended using \"x\" or \"z\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1665028110814 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_fifo.v(7) " "Verilog HDL information at router_fifo.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1665028110814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mavenverilog/router3x1/design/fifodesign/router_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /mavenverilog/router3x1/design/fifodesign/router_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fifo " "Found entity 1: router_fifo" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665028110814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665028110814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mavenverilog/router3x1/design/topdesign/router_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /mavenverilog/router3x1/design/topdesign/router_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_top " "Found entity 1: router_top" {  } { { "../../Design/TopDesign/router_top.v" "" { Text "D:/MavenVerilog/Router3x1/Design/TopDesign/router_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665028110818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665028110818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_top " "Elaborating entity \"router_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1665028110897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sync router_sync:dut1 " "Elaborating entity \"router_sync\" for hierarchy \"router_sync:dut1\"" {  } { { "../../Design/TopDesign/router_top.v" "dut1" { Text "D:/MavenVerilog/Router3x1/Design/TopDesign/router_top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665028110902 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_enb router_sync.v(16) " "Verilog HDL Always Construct warning at router_sync.v(16): inferring latch(es) for variable \"write_enb\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665028110906 "|router_top|router_sync:dut1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "router_sync.v(28) " "Verilog HDL Case Statement warning at router_sync.v(28): incomplete case statement has no default case item" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1665028110906 "|router_top|router_sync:dut1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_full router_sync.v(28) " "Verilog HDL Always Construct warning at router_sync.v(28): inferring latch(es) for variable \"fifo_full\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665028110906 "|router_top|router_sync:dut1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_full router_sync.v(28) " "Inferred latch for \"fifo_full\" at router_sync.v(28)" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110906 "|router_top|router_sync:dut1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enb\[0\] router_sync.v(16) " "Inferred latch for \"write_enb\[0\]\" at router_sync.v(16)" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110906 "|router_top|router_sync:dut1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enb\[1\] router_sync.v(16) " "Inferred latch for \"write_enb\[1\]\" at router_sync.v(16)" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110906 "|router_top|router_sync:dut1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enb\[2\] router_sync.v(16) " "Inferred latch for \"write_enb\[2\]\" at router_sync.v(16)" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110906 "|router_top|router_sync:dut1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fsm router_fsm:controller_dut " "Elaborating entity \"router_fsm\" for hierarchy \"router_fsm:controller_dut\"" {  } { { "../../Design/TopDesign/router_top.v" "controller_dut" { Text "D:/MavenVerilog/Router3x1/Design/TopDesign/router_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665028110908 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate router_fsm.v(8) " "Verilog HDL Always Construct warning at router_fsm.v(8): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665028110912 "|router_top|router_fsm:controller_dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "detect_add router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"detect_add\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665028110912 "|router_top|router_fsm:controller_dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lfd_state router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"lfd_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665028110912 "|router_top|router_fsm:controller_dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busy router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"busy\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665028110912 "|router_top|router_fsm:controller_dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ld_state router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"ld_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665028110912 "|router_top|router_fsm:controller_dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_enb_reg router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"write_enb_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665028110912 "|router_top|router_fsm:controller_dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_state router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"full_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665028110912 "|router_top|router_fsm:controller_dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "laf_state router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"laf_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665028110912 "|router_top|router_fsm:controller_dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_int_reg router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"rst_int_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665028110912 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_int_reg router_fsm.v(55) " "Inferred latch for \"rst_int_reg\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110913 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laf_state router_fsm.v(55) " "Inferred latch for \"laf_state\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110913 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_state router_fsm.v(55) " "Inferred latch for \"full_state\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110913 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enb_reg router_fsm.v(55) " "Inferred latch for \"write_enb_reg\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110913 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_state router_fsm.v(55) " "Inferred latch for \"ld_state\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110913 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy router_fsm.v(55) " "Inferred latch for \"busy\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110913 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfd_state router_fsm.v(55) " "Inferred latch for \"lfd_state\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110913 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "detect_add router_fsm.v(55) " "Inferred latch for \"detect_add\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110914 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.WAIT_TILL_EMPTY router_fsm.v(8) " "Inferred latch for \"nstate.WAIT_TILL_EMPTY\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110914 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.CHECK_PARITY_ERROR router_fsm.v(8) " "Inferred latch for \"nstate.CHECK_PARITY_ERROR\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110914 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.LOAD_AFTER_FULL router_fsm.v(8) " "Inferred latch for \"nstate.LOAD_AFTER_FULL\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110914 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.FIFO_FULL_STATE router_fsm.v(8) " "Inferred latch for \"nstate.FIFO_FULL_STATE\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110914 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.LOAD_PARITY router_fsm.v(8) " "Inferred latch for \"nstate.LOAD_PARITY\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110914 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.LOAD_DATA router_fsm.v(8) " "Inferred latch for \"nstate.LOAD_DATA\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110914 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.LOAD_FIRST_DATA router_fsm.v(8) " "Inferred latch for \"nstate.LOAD_FIRST_DATA\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110914 "|router_top|router_fsm:controller_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.DECODE_ADDRESS router_fsm.v(8) " "Inferred latch for \"nstate.DECODE_ADDRESS\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665028110914 "|router_top|router_fsm:controller_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_reg router_reg:register_dut " "Elaborating entity \"router_reg\" for hierarchy \"router_reg:register_dut\"" {  } { { "../../Design/TopDesign/router_top.v" "register_dut" { Text "D:/MavenVerilog/Router3x1/Design/TopDesign/router_top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665028110916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_reg.v(73) " "Verilog HDL assignment warning at router_reg.v(73): truncated value with size 32 to match size of target (1)" {  } { { "../../Design/RegisterDesign/router_reg.v" "" { Text "D:/MavenVerilog/Router3x1/Design/RegisterDesign/router_reg.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665028110919 "|router_top|router_reg:register_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fifo router_fifo:fifo_0 " "Elaborating entity \"router_fifo\" for hierarchy \"router_fifo:fifo_0\"" {  } { { "../../Design/TopDesign/router_top.v" "fifo_0" { Text "D:/MavenVerilog/Router3x1/Design/TopDesign/router_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665028110921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 router_fifo.v(41) " "Verilog HDL assignment warning at router_fifo.v(41): truncated value with size 32 to match size of target (4)" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665028110927 "|router_top|router_fifo:fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 router_fifo.v(50) " "Verilog HDL assignment warning at router_fifo.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665028110928 "|router_top|router_fifo:fifo_0"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/output_files/router_top.map.smsg " "Generated suppressed messages file D:/MavenVerilog/Router3x1/synthesis/topsynthesis/output_files/router_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1665028111169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665028111185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 06 09:18:31 2022 " "Processing ended: Thu Oct 06 09:18:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665028111185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665028111185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665028111185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1665028111185 ""}
