Classic Timing Analyzer report for cpu
Sat May 18 03:08:45 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                    ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 11.267 ns                        ; reset                   ; div:DIV|high[26]          ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.220 ns                        ; control:ctrl|iord[1]    ; mem_adress_in[15]         ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.553 ns                        ; reset                   ; div:DIV|divisor[48]       ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 45.87 MHz ( period = 21.802 ns ) ; control:ctrl|alusrcb[1] ; control:ctrl|nextState[0] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:ctrl|state[4]   ; control:ctrl|nextState[2] ; clk        ; clk      ; 517          ;
; Total number of failed paths ;                                          ;               ;                                  ;                         ;                           ;            ;          ; 517          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 45.87 MHz ( period = 21.802 ns )                    ; control:ctrl|alusrcb[1]   ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 10.087 ns               ;
; N/A                                     ; 46.09 MHz ( period = 21.696 ns )                    ; control:ctrl|alusrcb[2]   ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 10.032 ns               ;
; N/A                                     ; 46.19 MHz ( period = 21.650 ns )                    ; control:ctrl|alusrcb[0]   ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.622 ns )                    ; control:ctrl|aluop[0]     ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 10.023 ns               ;
; N/A                                     ; 46.47 MHz ( period = 21.520 ns )                    ; control:ctrl|aluop[1]     ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 9.968 ns                ;
; N/A                                     ; 46.53 MHz ( period = 21.492 ns )                    ; control:ctrl|alusrca[0]   ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 9.956 ns                ;
; N/A                                     ; 46.60 MHz ( period = 21.458 ns )                    ; control:ctrl|alusrcb[1]   ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 9.557 ns                ;
; N/A                                     ; 46.62 MHz ( period = 21.450 ns )                    ; control:ctrl|alusrcb[1]   ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 9.928 ns                ;
; N/A                                     ; 46.83 MHz ( period = 21.352 ns )                    ; control:ctrl|alusrcb[2]   ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 46.85 MHz ( period = 21.344 ns )                    ; control:ctrl|alusrcb[2]   ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 9.873 ns                ;
; N/A                                     ; 46.94 MHz ( period = 21.306 ns )                    ; control:ctrl|alusrcb[0]   ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 9.478 ns                ;
; N/A                                     ; 46.95 MHz ( period = 21.298 ns )                    ; control:ctrl|alusrcb[0]   ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 9.849 ns                ;
; N/A                                     ; 47.00 MHz ( period = 21.278 ns )                    ; control:ctrl|aluop[0]     ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 47.01 MHz ( period = 21.270 ns )                    ; control:ctrl|aluop[0]     ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 9.864 ns                ;
; N/A                                     ; 47.12 MHz ( period = 21.222 ns )                    ; control:ctrl|aluop[2]     ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 9.825 ns                ;
; N/A                                     ; 47.13 MHz ( period = 21.218 ns )                    ; control:ctrl|alusrca[1]   ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 9.818 ns                ;
; N/A                                     ; 47.21 MHz ( period = 21.184 ns )                    ; control:ctrl|alusrcb[1]   ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 47.22 MHz ( period = 21.176 ns )                    ; control:ctrl|aluop[1]     ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 9.438 ns                ;
; N/A                                     ; 47.24 MHz ( period = 21.168 ns )                    ; control:ctrl|aluop[1]     ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 9.809 ns                ;
; N/A                                     ; 47.29 MHz ( period = 21.148 ns )                    ; control:ctrl|alusrca[0]   ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 9.426 ns                ;
; N/A                                     ; 47.30 MHz ( period = 21.140 ns )                    ; control:ctrl|alusrca[0]   ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 9.797 ns                ;
; N/A                                     ; 47.44 MHz ( period = 21.078 ns )                    ; control:ctrl|alusrcb[2]   ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 9.745 ns                ;
; N/A                                     ; 47.55 MHz ( period = 21.032 ns )                    ; control:ctrl|alusrcb[0]   ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 9.721 ns                ;
; N/A                                     ; 47.61 MHz ( period = 21.004 ns )                    ; control:ctrl|aluop[0]     ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 9.736 ns                ;
; N/A                                     ; 47.84 MHz ( period = 20.902 ns )                    ; control:ctrl|aluop[1]     ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 9.681 ns                ;
; N/A                                     ; 47.90 MHz ( period = 20.878 ns )                    ; control:ctrl|aluop[2]     ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 9.295 ns                ;
; N/A                                     ; 47.91 MHz ( period = 20.874 ns )                    ; control:ctrl|alusrca[0]   ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 47.91 MHz ( period = 20.874 ns )                    ; control:ctrl|alusrca[1]   ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 9.288 ns                ;
; N/A                                     ; 47.92 MHz ( period = 20.870 ns )                    ; control:ctrl|aluop[2]     ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 9.666 ns                ;
; N/A                                     ; 47.92 MHz ( period = 20.866 ns )                    ; control:ctrl|alusrca[1]   ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 9.659 ns                ;
; N/A                                     ; 48.53 MHz ( period = 20.604 ns )                    ; control:ctrl|aluop[2]     ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 9.538 ns                ;
; N/A                                     ; 48.54 MHz ( period = 20.600 ns )                    ; control:ctrl|alusrca[1]   ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 9.531 ns                ;
; N/A                                     ; 59.93 MHz ( period = 16.686 ns )                    ; Registrador:regb|Saida[1] ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 10.956 ns               ;
; N/A                                     ; 60.38 MHz ( period = 16.562 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 12.963 ns               ;
; N/A                                     ; 60.57 MHz ( period = 16.509 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 12.908 ns               ;
; N/A                                     ; 60.66 MHz ( period = 16.486 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 12.884 ns               ;
; N/A                                     ; 60.71 MHz ( period = 16.472 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 12.899 ns               ;
; N/A                                     ; 60.79 MHz ( period = 16.451 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[3]   ; clk        ; clk      ; None                        ; None                      ; 12.855 ns               ;
; N/A                                     ; 60.90 MHz ( period = 16.421 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 12.844 ns               ;
; N/A                                     ; 60.95 MHz ( period = 16.407 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 12.832 ns               ;
; N/A                                     ; 60.98 MHz ( period = 16.398 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[3]   ; clk        ; clk      ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 61.07 MHz ( period = 16.375 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[3]   ; clk        ; clk      ; None                        ; None                      ; 12.776 ns               ;
; N/A                                     ; 61.12 MHz ( period = 16.361 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[3]   ; clk        ; clk      ; None                        ; None                      ; 12.791 ns               ;
; N/A                                     ; 61.13 MHz ( period = 16.359 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[4]   ; clk        ; clk      ; None                        ; None                      ; 12.765 ns               ;
; N/A                                     ; 61.15 MHz ( period = 16.354 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 12.759 ns               ;
; N/A                                     ; 61.15 MHz ( period = 16.352 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 12.736 ns               ;
; N/A                                     ; 61.16 MHz ( period = 16.350 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[22]  ; clk        ; clk      ; None                        ; None                      ; 12.753 ns               ;
; N/A                                     ; 61.19 MHz ( period = 16.343 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[2]   ; clk        ; clk      ; None                        ; None                      ; 12.731 ns               ;
; N/A                                     ; 61.19 MHz ( period = 16.343 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 12.731 ns               ;
; N/A                                     ; 61.19 MHz ( period = 16.342 ns )                    ; Registrador:regb|Saida[1] ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 10.426 ns               ;
; N/A                                     ; 61.22 MHz ( period = 16.334 ns )                    ; Registrador:regb|Saida[1] ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 61.29 MHz ( period = 16.315 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 12.714 ns               ;
; N/A                                     ; 61.31 MHz ( period = 16.310 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[3]   ; clk        ; clk      ; None                        ; None                      ; 12.736 ns               ;
; N/A                                     ; 61.32 MHz ( period = 16.308 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[12]  ; clk        ; clk      ; None                        ; None                      ; 12.699 ns               ;
; N/A                                     ; 61.32 MHz ( period = 16.307 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 12.698 ns               ;
; N/A                                     ; 61.32 MHz ( period = 16.307 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 12.698 ns               ;
; N/A                                     ; 61.33 MHz ( period = 16.306 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[4]   ; clk        ; clk      ; None                        ; None                      ; 12.710 ns               ;
; N/A                                     ; 61.35 MHz ( period = 16.301 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 12.704 ns               ;
; N/A                                     ; 61.35 MHz ( period = 16.299 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 12.681 ns               ;
; N/A                                     ; 61.36 MHz ( period = 16.297 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[22]  ; clk        ; clk      ; None                        ; None                      ; 12.698 ns               ;
; N/A                                     ; 61.36 MHz ( period = 16.296 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[3]   ; clk        ; clk      ; None                        ; None                      ; 12.724 ns               ;
; N/A                                     ; 61.39 MHz ( period = 16.290 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[2]   ; clk        ; clk      ; None                        ; None                      ; 12.676 ns               ;
; N/A                                     ; 61.39 MHz ( period = 16.290 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 12.676 ns               ;
; N/A                                     ; 61.41 MHz ( period = 16.283 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[4]   ; clk        ; clk      ; None                        ; None                      ; 12.686 ns               ;
; N/A                                     ; 61.43 MHz ( period = 16.278 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 12.665 ns               ;
; N/A                                     ; 61.43 MHz ( period = 16.278 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 12.680 ns               ;
; N/A                                     ; 61.44 MHz ( period = 16.276 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 12.657 ns               ;
; N/A                                     ; 61.45 MHz ( period = 16.274 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[22]  ; clk        ; clk      ; None                        ; None                      ; 12.674 ns               ;
; N/A                                     ; 61.46 MHz ( period = 16.272 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 12.701 ns               ;
; N/A                                     ; 61.46 MHz ( period = 16.270 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 12.694 ns               ;
; N/A                                     ; 61.47 MHz ( period = 16.269 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[4]   ; clk        ; clk      ; None                        ; None                      ; 12.701 ns               ;
; N/A                                     ; 61.47 MHz ( period = 16.267 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[2]   ; clk        ; clk      ; None                        ; None                      ; 12.652 ns               ;
; N/A                                     ; 61.47 MHz ( period = 16.267 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 12.652 ns               ;
; N/A                                     ; 61.49 MHz ( period = 16.264 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 12.695 ns               ;
; N/A                                     ; 61.49 MHz ( period = 16.262 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 12.659 ns               ;
; N/A                                     ; 61.49 MHz ( period = 16.262 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 12.672 ns               ;
; N/A                                     ; 61.50 MHz ( period = 16.260 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[22]  ; clk        ; clk      ; None                        ; None                      ; 12.689 ns               ;
; N/A                                     ; 61.51 MHz ( period = 16.258 ns )                    ; Registrador:regb|Saida[5] ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 10.720 ns               ;
; N/A                                     ; 61.52 MHz ( period = 16.255 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[12]  ; clk        ; clk      ; None                        ; None                      ; 12.644 ns               ;
; N/A                                     ; 61.52 MHz ( period = 16.254 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 12.658 ns               ;
; N/A                                     ; 61.52 MHz ( period = 16.254 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 12.643 ns               ;
; N/A                                     ; 61.52 MHz ( period = 16.254 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 12.643 ns               ;
; N/A                                     ; 61.53 MHz ( period = 16.253 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[2]   ; clk        ; clk      ; None                        ; None                      ; 12.667 ns               ;
; N/A                                     ; 61.53 MHz ( period = 16.253 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 12.667 ns               ;
; N/A                                     ; 61.58 MHz ( period = 16.239 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 61.58 MHz ( period = 16.238 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 12.628 ns               ;
; N/A                                     ; 61.61 MHz ( period = 16.232 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[12]  ; clk        ; clk      ; None                        ; None                      ; 12.620 ns               ;
; N/A                                     ; 61.61 MHz ( period = 16.231 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 12.619 ns               ;
; N/A                                     ; 61.61 MHz ( period = 16.231 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 12.619 ns               ;
; N/A                                     ; 61.63 MHz ( period = 16.225 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 12.650 ns               ;
; N/A                                     ; 61.63 MHz ( period = 16.225 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 12.610 ns               ;
; N/A                                     ; 61.66 MHz ( period = 16.218 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[4]   ; clk        ; clk      ; None                        ; None                      ; 12.646 ns               ;
; N/A                                     ; 61.66 MHz ( period = 16.218 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[12]  ; clk        ; clk      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 61.66 MHz ( period = 16.217 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 12.634 ns               ;
; N/A                                     ; 61.66 MHz ( period = 16.217 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 12.634 ns               ;
; N/A                                     ; 61.68 MHz ( period = 16.213 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 12.640 ns               ;
; N/A                                     ; 61.69 MHz ( period = 16.211 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 12.617 ns               ;
; N/A                                     ; 61.69 MHz ( period = 16.209 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[22]  ; clk        ; clk      ; None                        ; None                      ; 12.634 ns               ;
; N/A                                     ; 61.71 MHz ( period = 16.204 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[4]   ; clk        ; clk      ; None                        ; None                      ; 12.634 ns               ;
; N/A                                     ; 61.72 MHz ( period = 16.202 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[2]   ; clk        ; clk      ; None                        ; None                      ; 12.612 ns               ;
; N/A                                     ; 61.72 MHz ( period = 16.202 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 12.586 ns               ;
; N/A                                     ; 61.72 MHz ( period = 16.202 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 12.612 ns               ;
; N/A                                     ; 61.72 MHz ( period = 16.201 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 12.603 ns               ;
; N/A                                     ; 61.73 MHz ( period = 16.199 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 12.628 ns               ;
; N/A                                     ; 61.74 MHz ( period = 16.197 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 12.605 ns               ;
; N/A                                     ; 61.75 MHz ( period = 16.195 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[22]  ; clk        ; clk      ; None                        ; None                      ; 12.622 ns               ;
; N/A                                     ; 61.76 MHz ( period = 16.192 ns )                    ; Registrador:regb|Saida[3] ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 10.709 ns               ;
; N/A                                     ; 61.77 MHz ( period = 16.188 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[2]   ; clk        ; clk      ; None                        ; None                      ; 12.600 ns               ;
; N/A                                     ; 61.77 MHz ( period = 16.188 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 12.601 ns               ;
; N/A                                     ; 61.77 MHz ( period = 16.188 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 12.600 ns               ;
; N/A                                     ; 61.79 MHz ( period = 16.185 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 12.573 ns               ;
; N/A                                     ; 61.81 MHz ( period = 16.178 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 12.579 ns               ;
; N/A                                     ; 61.83 MHz ( period = 16.174 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 12.595 ns               ;
; N/A                                     ; 61.85 MHz ( period = 16.167 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 12.566 ns               ;
; N/A                                     ; 61.85 MHz ( period = 16.167 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[12]  ; clk        ; clk      ; None                        ; None                      ; 12.580 ns               ;
; N/A                                     ; 61.86 MHz ( period = 16.166 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 12.579 ns               ;
; N/A                                     ; 61.86 MHz ( period = 16.166 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 12.579 ns               ;
; N/A                                     ; 61.87 MHz ( period = 16.164 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 12.594 ns               ;
; N/A                                     ; 61.87 MHz ( period = 16.162 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 12.549 ns               ;
; N/A                                     ; 61.88 MHz ( period = 16.161 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[3]   ; clk        ; clk      ; None                        ; None                      ; 12.593 ns               ;
; N/A                                     ; 61.88 MHz ( period = 16.160 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 12.583 ns               ;
; N/A                                     ; 61.89 MHz ( period = 16.159 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[3]   ; clk        ; clk      ; None                        ; None                      ; 12.586 ns               ;
; N/A                                     ; 61.91 MHz ( period = 16.153 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[12]  ; clk        ; clk      ; None                        ; None                      ; 12.568 ns               ;
; N/A                                     ; 61.91 MHz ( period = 16.152 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 12.567 ns               ;
; N/A                                     ; 61.91 MHz ( period = 16.152 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 12.567 ns               ;
; N/A                                     ; 61.93 MHz ( period = 16.148 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 12.564 ns               ;
; N/A                                     ; 61.97 MHz ( period = 16.137 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 12.546 ns               ;
; N/A                                     ; 61.99 MHz ( period = 16.131 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[13]  ; clk        ; clk      ; None                        ; None                      ; 12.532 ns               ;
; N/A                                     ; 62.02 MHz ( period = 16.123 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 12.534 ns               ;
; N/A                                     ; 62.06 MHz ( period = 16.114 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 12.511 ns               ;
; N/A                                     ; 62.06 MHz ( period = 16.113 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 12.539 ns               ;
; N/A                                     ; 62.12 MHz ( period = 16.099 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 12.527 ns               ;
; N/A                                     ; 62.12 MHz ( period = 16.097 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 12.509 ns               ;
; N/A                                     ; 62.15 MHz ( period = 16.091 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 12.487 ns               ;
; N/A                                     ; 62.18 MHz ( period = 16.083 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 12.497 ns               ;
; N/A                                     ; 62.20 MHz ( period = 16.078 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[13]  ; clk        ; clk      ; None                        ; None                      ; 12.477 ns               ;
; N/A                                     ; 62.20 MHz ( period = 16.077 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 12.502 ns               ;
; N/A                                     ; 62.23 MHz ( period = 16.069 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[4]   ; clk        ; clk      ; None                        ; None                      ; 12.503 ns               ;
; N/A                                     ; 62.24 MHz ( period = 16.068 ns )                    ; Registrador:regb|Saida[1] ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 10.669 ns               ;
; N/A                                     ; 62.24 MHz ( period = 16.067 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[4]   ; clk        ; clk      ; None                        ; None                      ; 12.496 ns               ;
; N/A                                     ; 62.25 MHz ( period = 16.064 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 12.497 ns               ;
; N/A                                     ; 62.26 MHz ( period = 16.062 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 12.490 ns               ;
; N/A                                     ; 62.26 MHz ( period = 16.062 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 12.474 ns               ;
; N/A                                     ; 62.27 MHz ( period = 16.060 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[22]  ; clk        ; clk      ; None                        ; None                      ; 12.491 ns               ;
; N/A                                     ; 62.27 MHz ( period = 16.060 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 12.467 ns               ;
; N/A                                     ; 62.27 MHz ( period = 16.058 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[22]  ; clk        ; clk      ; None                        ; None                      ; 12.484 ns               ;
; N/A                                     ; 62.29 MHz ( period = 16.055 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[13]  ; clk        ; clk      ; None                        ; None                      ; 12.453 ns               ;
; N/A                                     ; 62.29 MHz ( period = 16.053 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[2]   ; clk        ; clk      ; None                        ; None                      ; 12.469 ns               ;
; N/A                                     ; 62.29 MHz ( period = 16.053 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 12.469 ns               ;
; N/A                                     ; 62.30 MHz ( period = 16.051 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[2]   ; clk        ; clk      ; None                        ; None                      ; 12.462 ns               ;
; N/A                                     ; 62.30 MHz ( period = 16.051 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 12.462 ns               ;
; N/A                                     ; 62.34 MHz ( period = 16.041 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[13]  ; clk        ; clk      ; None                        ; None                      ; 12.468 ns               ;
; N/A                                     ; 62.40 MHz ( period = 16.026 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 12.447 ns               ;
; N/A                                     ; 62.40 MHz ( period = 16.025 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 12.452 ns               ;
; N/A                                     ; 62.41 MHz ( period = 16.023 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 12.445 ns               ;
; N/A                                     ; 62.43 MHz ( period = 16.018 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[12]  ; clk        ; clk      ; None                        ; None                      ; 12.437 ns               ;
; N/A                                     ; 62.43 MHz ( period = 16.017 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 12.436 ns               ;
; N/A                                     ; 62.43 MHz ( period = 16.017 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 12.436 ns               ;
; N/A                                     ; 62.44 MHz ( period = 16.016 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[12]  ; clk        ; clk      ; None                        ; None                      ; 12.430 ns               ;
; N/A                                     ; 62.44 MHz ( period = 16.015 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 12.429 ns               ;
; N/A                                     ; 62.44 MHz ( period = 16.015 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 12.429 ns               ;
; N/A                                     ; 62.45 MHz ( period = 16.012 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 12.435 ns               ;
; N/A                                     ; 62.52 MHz ( period = 15.996 ns )                    ; Registrador:pc|Saida[0]   ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 10.626 ns               ;
; N/A                                     ; 62.54 MHz ( period = 15.990 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[13]  ; clk        ; clk      ; None                        ; None                      ; 12.413 ns               ;
; N/A                                     ; 62.55 MHz ( period = 15.988 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 62.55 MHz ( period = 15.986 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 12.396 ns               ;
; N/A                                     ; 62.57 MHz ( period = 15.982 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[28]  ; clk        ; clk      ; None                        ; None                      ; 12.390 ns               ;
; N/A                                     ; 62.58 MHz ( period = 15.979 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[5]   ; clk        ; clk      ; None                        ; None                      ; 12.365 ns               ;
; N/A                                     ; 62.59 MHz ( period = 15.978 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[6]   ; clk        ; clk      ; None                        ; None                      ; 12.364 ns               ;
; N/A                                     ; 62.59 MHz ( period = 15.976 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[13]  ; clk        ; clk      ; None                        ; None                      ; 12.401 ns               ;
; N/A                                     ; 62.61 MHz ( period = 15.973 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[27]  ; clk        ; clk      ; None                        ; None                      ; 12.361 ns               ;
; N/A                                     ; 62.62 MHz ( period = 15.970 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[19]  ; clk        ; clk      ; None                        ; None                      ; 12.359 ns               ;
; N/A                                     ; 62.64 MHz ( period = 15.964 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 12.396 ns               ;
; N/A                                     ; 62.65 MHz ( period = 15.962 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 12.389 ns               ;
; N/A                                     ; 62.68 MHz ( period = 15.953 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[25]  ; clk        ; clk      ; None                        ; None                      ; 12.335 ns               ;
; N/A                                     ; 62.68 MHz ( period = 15.953 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[9]   ; clk        ; clk      ; None                        ; None                      ; 12.335 ns               ;
; N/A                                     ; 62.70 MHz ( period = 15.948 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 12.366 ns               ;
; N/A                                     ; 62.71 MHz ( period = 15.946 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 12.359 ns               ;
; N/A                                     ; 62.78 MHz ( period = 15.929 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[28]  ; clk        ; clk      ; None                        ; None                      ; 12.335 ns               ;
; N/A                                     ; 62.79 MHz ( period = 15.926 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[5]   ; clk        ; clk      ; None                        ; None                      ; 12.310 ns               ;
; N/A                                     ; 62.79 MHz ( period = 15.925 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[6]   ; clk        ; clk      ; None                        ; None                      ; 12.309 ns               ;
; N/A                                     ; 62.81 MHz ( period = 15.920 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[27]  ; clk        ; clk      ; None                        ; None                      ; 12.306 ns               ;
; N/A                                     ; 62.83 MHz ( period = 15.917 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[19]  ; clk        ; clk      ; None                        ; None                      ; 12.304 ns               ;
; N/A                                     ; 62.84 MHz ( period = 15.914 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[31]  ; clk        ; clk      ; None                        ; None                      ; 12.319 ns               ;
; N/A                                     ; 62.84 MHz ( period = 15.914 ns )                    ; Registrador:regb|Saida[5] ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 10.190 ns               ;
; N/A                                     ; 62.87 MHz ( period = 15.906 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[28]  ; clk        ; clk      ; None                        ; None                      ; 12.311 ns               ;
; N/A                                     ; 62.87 MHz ( period = 15.906 ns )                    ; Registrador:regb|Saida[5] ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 10.561 ns               ;
; N/A                                     ; 62.88 MHz ( period = 15.903 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[5]   ; clk        ; clk      ; None                        ; None                      ; 12.286 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.902 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[6]   ; clk        ; clk      ; None                        ; None                      ; 12.285 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.900 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[25]  ; clk        ; clk      ; None                        ; None                      ; 12.280 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.900 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[9]   ; clk        ; clk      ; None                        ; None                      ; 12.280 ns               ;
; N/A                                     ; 62.90 MHz ( period = 15.897 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[27]  ; clk        ; clk      ; None                        ; None                      ; 12.282 ns               ;
; N/A                                     ; 62.92 MHz ( period = 15.894 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[19]  ; clk        ; clk      ; None                        ; None                      ; 12.280 ns               ;
; N/A                                     ; 62.92 MHz ( period = 15.892 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[28]  ; clk        ; clk      ; None                        ; None                      ; 12.326 ns               ;
; N/A                                     ; 62.94 MHz ( period = 15.889 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[5]   ; clk        ; clk      ; None                        ; None                      ; 12.301 ns               ;
; N/A                                     ; 62.94 MHz ( period = 15.888 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[6]   ; clk        ; clk      ; None                        ; None                      ; 12.300 ns               ;
; N/A                                     ; 62.96 MHz ( period = 15.883 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[27]  ; clk        ; clk      ; None                        ; None                      ; 12.297 ns               ;
; N/A                                     ; 62.97 MHz ( period = 15.880 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[19]  ; clk        ; clk      ; None                        ; None                      ; 12.295 ns               ;
; N/A                                     ; 62.98 MHz ( period = 15.877 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 12.304 ns               ;
; N/A                                     ; 62.98 MHz ( period = 15.877 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[25]  ; clk        ; clk      ; None                        ; None                      ; 12.256 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 0.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 1.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 1.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 1.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 1.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_end                                     ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_zero                                    ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_zero                                    ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_zero                                    ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; mult:MULT|mult_end                                  ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[29]                            ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[29]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|dloadab         ; clk        ; clk      ; None                       ; None                       ; 1.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[31]                            ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[29]                            ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[31]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|highwrite       ; clk        ; clk      ; None                       ; None                       ; 1.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|dloadab         ; clk        ; clk      ; None                       ; None                       ; 1.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[29]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[31]                            ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; mult:MULT|mult_end                                  ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 1.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|pcsrc[0]        ; clk        ; clk      ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[31]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 1.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|iord[1]         ; clk        ; clk      ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|inccontrol      ; clk        ; clk      ; None                       ; None                       ; 1.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|dlrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|epcwrite        ; clk        ; clk      ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|dsrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|epcwrite        ; clk        ; clk      ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; mult:MULT|mult_end                                  ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|inccontrol      ; clk        ; clk      ; None                       ; None                       ; 1.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|dloadab         ; clk        ; clk      ; None                       ; None                       ; 1.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|dlrcontrol[1]   ; clk        ; clk      ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|irwrite         ; clk        ; clk      ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|shiftcontrol[0] ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|iord[1]         ; clk        ; clk      ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|inccontrol      ; clk        ; clk      ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|dlrcontrol[1]   ; clk        ; clk      ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|dlrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|irwrite         ; clk        ; clk      ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|aluoutwrite     ; clk        ; clk      ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|iord[1]         ; clk        ; clk      ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|alusrcb[2]      ; clk        ; clk      ; None                       ; None                       ; 1.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|pcsrc[2]        ; clk        ; clk      ; None                       ; None                       ; 2.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|epcwrite        ; clk        ; clk      ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|dsrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|dlrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|pcwrite         ; clk        ; clk      ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|irwrite         ; clk        ; clk      ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|irwrite         ; clk        ; clk      ; None                       ; None                       ; 1.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[27]                            ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[27]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|iord[1]         ; clk        ; clk      ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|inccontrol      ; clk        ; clk      ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_zero                                    ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|dlrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|epcwrite        ; clk        ; clk      ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|dloadab         ; clk        ; clk      ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|pcsrc[0]        ; clk        ; clk      ; None                       ; None                       ; 2.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|dlrcontrol[1]   ; clk        ; clk      ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|dlrcontrol[1]   ; clk        ; clk      ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|pcsrc[0]        ; clk        ; clk      ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[27]                            ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|highwrite       ; clk        ; clk      ; None                       ; None                       ; 2.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|memrw           ; clk        ; clk      ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[27]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 4.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[27]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[27]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 4.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|dlrcontrol[1]   ; clk        ; clk      ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|dsrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 2.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|pcwritecond     ; clk        ; clk      ; None                       ; None                       ; 2.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[31]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 4.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|pcsrc[1]        ; clk        ; clk      ; None                       ; None                       ; 1.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|mloadab         ; clk        ; clk      ; None                       ; None                       ; 2.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[31]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 4.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|aluoutwrite     ; clk        ; clk      ; None                       ; None                       ; 2.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|shiftcontrol[1] ; clk        ; clk      ; None                       ; None                       ; 2.049 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+--------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To                 ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+--------------------+----------+
; N/A                                     ; None                                                ; 11.267 ns  ; reset ; div:DIV|high[26]   ; clk      ;
; N/A                                     ; None                                                ; 11.143 ns  ; reset ; div:DIV|high[30]   ; clk      ;
; N/A                                     ; None                                                ; 11.112 ns  ; reset ; div:DIV|high[28]   ; clk      ;
; N/A                                     ; None                                                ; 11.090 ns  ; reset ; div:DIV|high[27]   ; clk      ;
; N/A                                     ; None                                                ; 11.036 ns  ; reset ; div:DIV|high[31]   ; clk      ;
; N/A                                     ; None                                                ; 10.952 ns  ; reset ; mult:MULT|low[3]   ; clk      ;
; N/A                                     ; None                                                ; 10.952 ns  ; reset ; mult:MULT|high[3]  ; clk      ;
; N/A                                     ; None                                                ; 10.952 ns  ; reset ; mult:MULT|high[24] ; clk      ;
; N/A                                     ; None                                                ; 10.784 ns  ; reset ; div:DIV|high[29]   ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[2]  ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[4]  ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[5]  ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[26] ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[22] ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[25] ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[23] ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[20] ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[21] ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[18] ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[19] ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[9]  ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[10] ; clk      ;
; N/A                                     ; None                                                ; 10.769 ns  ; reset ; mult:MULT|high[11] ; clk      ;
; N/A                                     ; None                                                ; 10.761 ns  ; reset ; mult:MULT|add[34]  ; clk      ;
; N/A                                     ; None                                                ; 10.757 ns  ; reset ; mult:MULT|low[31]  ; clk      ;
; N/A                                     ; None                                                ; 10.757 ns  ; reset ; mult:MULT|high[30] ; clk      ;
; N/A                                     ; None                                                ; 10.757 ns  ; reset ; mult:MULT|low[30]  ; clk      ;
; N/A                                     ; None                                                ; 10.739 ns  ; reset ; mult:MULT|low[20]  ; clk      ;
; N/A                                     ; None                                                ; 10.719 ns  ; reset ; div:DIV|high[23]   ; clk      ;
; N/A                                     ; None                                                ; 10.647 ns  ; reset ; mult:MULT|low[2]   ; clk      ;
; N/A                                     ; None                                                ; 10.647 ns  ; reset ; mult:MULT|low[22]  ; clk      ;
; N/A                                     ; None                                                ; 10.647 ns  ; reset ; mult:MULT|low[23]  ; clk      ;
; N/A                                     ; None                                                ; 10.604 ns  ; reset ; div:DIV|high[21]   ; clk      ;
; N/A                                     ; None                                                ; 10.594 ns  ; reset ; div:DIV|high[25]   ; clk      ;
; N/A                                     ; None                                                ; 10.581 ns  ; reset ; div:DIV|high[20]   ; clk      ;
; N/A                                     ; None                                                ; 10.570 ns  ; reset ; mult:MULT|sub[43]  ; clk      ;
; N/A                                     ; None                                                ; 10.570 ns  ; reset ; mult:MULT|sub[44]  ; clk      ;
; N/A                                     ; None                                                ; 10.570 ns  ; reset ; mult:MULT|add[44]  ; clk      ;
; N/A                                     ; None                                                ; 10.568 ns  ; reset ; div:DIV|high[24]   ; clk      ;
; N/A                                     ; None                                                ; 10.565 ns  ; reset ; div:DIV|high[17]   ; clk      ;
; N/A                                     ; None                                                ; 10.519 ns  ; reset ; div:DIV|high[16]   ; clk      ;
; N/A                                     ; None                                                ; 10.508 ns  ; reset ; mult:MULT|low[0]   ; clk      ;
; N/A                                     ; None                                                ; 10.508 ns  ; reset ; mult:MULT|high[0]  ; clk      ;
; N/A                                     ; None                                                ; 10.508 ns  ; reset ; mult:MULT|low[1]   ; clk      ;
; N/A                                     ; None                                                ; 10.508 ns  ; reset ; mult:MULT|high[1]  ; clk      ;
; N/A                                     ; None                                                ; 10.508 ns  ; reset ; mult:MULT|low[5]   ; clk      ;
; N/A                                     ; None                                                ; 10.508 ns  ; reset ; mult:MULT|low[6]   ; clk      ;
; N/A                                     ; None                                                ; 10.508 ns  ; reset ; mult:MULT|low[21]  ; clk      ;
; N/A                                     ; None                                                ; 10.505 ns  ; reset ; mult:MULT|high[29] ; clk      ;
; N/A                                     ; None                                                ; 10.505 ns  ; reset ; mult:MULT|high[27] ; clk      ;
; N/A                                     ; None                                                ; 10.466 ns  ; reset ; mult:MULT|low[18]  ; clk      ;
; N/A                                     ; None                                                ; 10.440 ns  ; reset ; div:DIV|high[22]   ; clk      ;
; N/A                                     ; None                                                ; 10.422 ns  ; reset ; div:DIV|high[18]   ; clk      ;
; N/A                                     ; None                                                ; 10.362 ns  ; reset ; mult:MULT|sub[60]  ; clk      ;
; N/A                                     ; None                                                ; 10.362 ns  ; reset ; mult:MULT|add[60]  ; clk      ;
; N/A                                     ; None                                                ; 10.362 ns  ; reset ; mult:MULT|sub[59]  ; clk      ;
; N/A                                     ; None                                                ; 10.362 ns  ; reset ; mult:MULT|sub[58]  ; clk      ;
; N/A                                     ; None                                                ; 10.362 ns  ; reset ; mult:MULT|add[58]  ; clk      ;
; N/A                                     ; None                                                ; 10.342 ns  ; reset ; mult:MULT|high[28] ; clk      ;
; N/A                                     ; None                                                ; 10.342 ns  ; reset ; mult:MULT|low[28]  ; clk      ;
; N/A                                     ; None                                                ; 10.342 ns  ; reset ; mult:MULT|low[27]  ; clk      ;
; N/A                                     ; None                                                ; 10.338 ns  ; reset ; mult:MULT|sub[35]  ; clk      ;
; N/A                                     ; None                                                ; 10.338 ns  ; reset ; mult:MULT|add[35]  ; clk      ;
; N/A                                     ; None                                                ; 10.338 ns  ; reset ; mult:MULT|sub[33]  ; clk      ;
; N/A                                     ; None                                                ; 10.338 ns  ; reset ; mult:MULT|add[64]  ; clk      ;
; N/A                                     ; None                                                ; 10.338 ns  ; reset ; mult:MULT|sub[64]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|low[16]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|low[17]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|low[19]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; div:DIV|high[19]   ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|low[4]   ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|high[6]  ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|high[7]  ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|low[7]   ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|low[24]  ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|low[8]   ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|low[9]   ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|low[10]  ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|low[11]  ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|low[12]  ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|low[13]  ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|low[14]  ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|high[8]  ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|high[12] ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|high[13] ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; mult:MULT|high[14] ; clk      ;
; N/A                                     ; None                                                ; 10.287 ns  ; reset ; mult:MULT|low[29]  ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[4]  ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[1]  ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[5]  ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[2]  ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[3]  ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[6]  ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[8]  ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[9]  ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[22] ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[11] ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[10] ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[12] ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[13] ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[14] ; clk      ;
; N/A                                     ; None                                                ; 10.253 ns  ; reset ; mult:MULT|prod[15] ; clk      ;
; N/A                                     ; None                                                ; 10.237 ns  ; reset ; div:DIV|low[31]    ; clk      ;
; N/A                                     ; None                                                ; 10.235 ns  ; reset ; mult:MULT|low[26]  ; clk      ;
; N/A                                     ; None                                                ; 10.235 ns  ; reset ; mult:MULT|low[25]  ; clk      ;
; N/A                                     ; None                                                ; 10.235 ns  ; reset ; mult:MULT|high[16] ; clk      ;
; N/A                                     ; None                                                ; 10.235 ns  ; reset ; mult:MULT|high[17] ; clk      ;
; N/A                                     ; None                                                ; 10.235 ns  ; reset ; mult:MULT|low[15]  ; clk      ;
; N/A                                     ; None                                                ; 10.235 ns  ; reset ; mult:MULT|high[15] ; clk      ;
; N/A                                     ; None                                                ; 10.202 ns  ; reset ; div:DIV|low[30]    ; clk      ;
; N/A                                     ; None                                                ; 10.202 ns  ; reset ; mult:MULT|prod[20] ; clk      ;
; N/A                                     ; None                                                ; 10.202 ns  ; reset ; mult:MULT|add[59]  ; clk      ;
; N/A                                     ; None                                                ; 10.202 ns  ; reset ; mult:MULT|add[57]  ; clk      ;
; N/A                                     ; None                                                ; 10.202 ns  ; reset ; mult:MULT|add[53]  ; clk      ;
; N/A                                     ; None                                                ; 10.202 ns  ; reset ; mult:MULT|sub[53]  ; clk      ;
; N/A                                     ; None                                                ; 10.167 ns  ; reset ; div:DIV|low[29]    ; clk      ;
; N/A                                     ; None                                                ; 10.132 ns  ; reset ; div:DIV|low[28]    ; clk      ;
; N/A                                     ; None                                                ; 10.097 ns  ; reset ; div:DIV|low[27]    ; clk      ;
; N/A                                     ; None                                                ; 10.087 ns  ; reset ; div:DIV|high[15]   ; clk      ;
; N/A                                     ; None                                                ; 10.063 ns  ; reset ; div:DIV|high[14]   ; clk      ;
; N/A                                     ; None                                                ; 10.062 ns  ; reset ; div:DIV|low[26]    ; clk      ;
; N/A                                     ; None                                                ; 10.058 ns  ; reset ; mult:MULT|prod[62] ; clk      ;
; N/A                                     ; None                                                ; 10.058 ns  ; reset ; mult:MULT|prod[60] ; clk      ;
; N/A                                     ; None                                                ; 10.058 ns  ; reset ; mult:MULT|prod[24] ; clk      ;
; N/A                                     ; None                                                ; 10.058 ns  ; reset ; mult:MULT|prod[59] ; clk      ;
; N/A                                     ; None                                                ; 10.058 ns  ; reset ; mult:MULT|prod[58] ; clk      ;
; N/A                                     ; None                                                ; 10.058 ns  ; reset ; mult:MULT|prod[25] ; clk      ;
; N/A                                     ; None                                                ; 10.058 ns  ; reset ; mult:MULT|prod[21] ; clk      ;
; N/A                                     ; None                                                ; 10.058 ns  ; reset ; mult:MULT|prod[23] ; clk      ;
; N/A                                     ; None                                                ; 10.057 ns  ; reset ; div:DIV|high[13]   ; clk      ;
; N/A                                     ; None                                                ; 10.053 ns  ; reset ; div:DIV|high[12]   ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[0]  ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[36] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[34] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[33] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[39] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[61] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[40] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[41] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[57] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[50] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[45] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[46] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[47] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[48] ; clk      ;
; N/A                                     ; None                                                ; 10.048 ns  ; reset ; mult:MULT|prod[49] ; clk      ;
; N/A                                     ; None                                                ; 10.027 ns  ; reset ; div:DIV|low[25]    ; clk      ;
; N/A                                     ; None                                                ; 10.024 ns  ; reset ; div:DIV|high[9]    ; clk      ;
; N/A                                     ; None                                                ; 9.992 ns   ; reset ; div:DIV|low[24]    ; clk      ;
; N/A                                     ; None                                                ; 9.992 ns   ; reset ; mult:MULT|prod[18] ; clk      ;
; N/A                                     ; None                                                ; 9.992 ns   ; reset ; mult:MULT|prod[19] ; clk      ;
; N/A                                     ; None                                                ; 9.992 ns   ; reset ; mult:MULT|sub[56]  ; clk      ;
; N/A                                     ; None                                                ; 9.992 ns   ; reset ; mult:MULT|add[56]  ; clk      ;
; N/A                                     ; None                                                ; 9.992 ns   ; reset ; mult:MULT|sub[57]  ; clk      ;
; N/A                                     ; None                                                ; 9.992 ns   ; reset ; mult:MULT|add[55]  ; clk      ;
; N/A                                     ; None                                                ; 9.992 ns   ; reset ; mult:MULT|sub[55]  ; clk      ;
; N/A                                     ; None                                                ; 9.992 ns   ; reset ; mult:MULT|add[54]  ; clk      ;
; N/A                                     ; None                                                ; 9.992 ns   ; reset ; mult:MULT|sub[54]  ; clk      ;
; N/A                                     ; None                                                ; 9.992 ns   ; reset ; mult:MULT|add[52]  ; clk      ;
; N/A                                     ; None                                                ; 9.992 ns   ; reset ; mult:MULT|sub[52]  ; clk      ;
; N/A                                     ; None                                                ; 9.987 ns   ; reset ; div:DIV|high[8]    ; clk      ;
; N/A                                     ; None                                                ; 9.974 ns   ; reset ; mult:MULT|sub[45]  ; clk      ;
; N/A                                     ; None                                                ; 9.974 ns   ; reset ; mult:MULT|add[45]  ; clk      ;
; N/A                                     ; None                                                ; 9.964 ns   ; reset ; mult:MULT|sub[49]  ; clk      ;
; N/A                                     ; None                                                ; 9.964 ns   ; reset ; mult:MULT|add[49]  ; clk      ;
; N/A                                     ; None                                                ; 9.964 ns   ; reset ; mult:MULT|add[46]  ; clk      ;
; N/A                                     ; None                                                ; 9.964 ns   ; reset ; mult:MULT|sub[46]  ; clk      ;
; N/A                                     ; None                                                ; 9.964 ns   ; reset ; mult:MULT|sub[47]  ; clk      ;
; N/A                                     ; None                                                ; 9.964 ns   ; reset ; mult:MULT|add[47]  ; clk      ;
; N/A                                     ; None                                                ; 9.964 ns   ; reset ; mult:MULT|sub[48]  ; clk      ;
; N/A                                     ; None                                                ; 9.964 ns   ; reset ; mult:MULT|add[48]  ; clk      ;
; N/A                                     ; None                                                ; 9.960 ns   ; reset ; mult:MULT|prod[16] ; clk      ;
; N/A                                     ; None                                                ; 9.960 ns   ; reset ; mult:MULT|prod[17] ; clk      ;
; N/A                                     ; None                                                ; 9.960 ns   ; reset ; mult:MULT|add[50]  ; clk      ;
; N/A                                     ; None                                                ; 9.960 ns   ; reset ; mult:MULT|sub[50]  ; clk      ;
; N/A                                     ; None                                                ; 9.960 ns   ; reset ; mult:MULT|sub[51]  ; clk      ;
; N/A                                     ; None                                                ; 9.960 ns   ; reset ; mult:MULT|add[51]  ; clk      ;
; N/A                                     ; None                                                ; 9.914 ns   ; reset ; mult:MULT|add[36]  ; clk      ;
; N/A                                     ; None                                                ; 9.914 ns   ; reset ; mult:MULT|sub[36]  ; clk      ;
; N/A                                     ; None                                                ; 9.914 ns   ; reset ; mult:MULT|add[37]  ; clk      ;
; N/A                                     ; None                                                ; 9.914 ns   ; reset ; mult:MULT|sub[37]  ; clk      ;
; N/A                                     ; None                                                ; 9.914 ns   ; reset ; mult:MULT|add[38]  ; clk      ;
; N/A                                     ; None                                                ; 9.914 ns   ; reset ; mult:MULT|sub[38]  ; clk      ;
; N/A                                     ; None                                                ; 9.890 ns   ; reset ; div:DIV|high[7]    ; clk      ;
; N/A                                     ; None                                                ; 9.888 ns   ; reset ; div:DIV|high[11]   ; clk      ;
; N/A                                     ; None                                                ; 9.868 ns   ; reset ; div:DIV|low[23]    ; clk      ;
; N/A                                     ; None                                                ; 9.861 ns   ; reset ; div:DIV|high[6]    ; clk      ;
; N/A                                     ; None                                                ; 9.856 ns   ; reset ; div:DIV|high[10]   ; clk      ;
; N/A                                     ; None                                                ; 9.849 ns   ; reset ; div:DIV|high[5]    ; clk      ;
; N/A                                     ; None                                                ; 9.840 ns   ; reset ; mult:MULT|prod[56] ; clk      ;
; N/A                                     ; None                                                ; 9.840 ns   ; reset ; mult:MULT|prod[54] ; clk      ;
; N/A                                     ; None                                                ; 9.840 ns   ; reset ; mult:MULT|prod[55] ; clk      ;
; N/A                                     ; None                                                ; 9.840 ns   ; reset ; mult:MULT|prod[52] ; clk      ;
; N/A                                     ; None                                                ; 9.840 ns   ; reset ; mult:MULT|prod[53] ; clk      ;
; N/A                                     ; None                                                ; 9.840 ns   ; reset ; mult:MULT|prod[42] ; clk      ;
; N/A                                     ; None                                                ; 9.840 ns   ; reset ; mult:MULT|prod[51] ; clk      ;
; N/A                                     ; None                                                ; 9.840 ns   ; reset ; mult:MULT|prod[43] ; clk      ;
; N/A                                     ; None                                                ; 9.840 ns   ; reset ; mult:MULT|prod[44] ; clk      ;
; N/A                                     ; None                                                ; 9.833 ns   ; reset ; div:DIV|low[22]    ; clk      ;
; N/A                                     ; None                                                ; 9.798 ns   ; reset ; div:DIV|low[21]    ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;                    ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+--------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                 ; To                ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-------------------+------------+
; N/A                                     ; None                                                ; 14.220 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 14.197 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 14.184 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 14.093 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 14.077 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 13.906 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 13.876 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 13.853 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 13.840 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 13.749 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 13.733 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 13.703 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 13.562 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 13.559 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 13.536 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 13.523 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 13.486 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 13.432 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 13.416 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 13.359 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 13.327 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 13.263 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 13.245 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 13.208 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 13.206 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 13.142 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 13.042 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 13.032 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 12.973 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 12.919 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 12.864 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 12.862 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 12.825 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 12.816 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 12.753 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 12.694 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 12.680 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 12.678 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 12.671 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 12.602 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 12.547 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 12.545 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 12.532 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 12.472 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 12.427 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 12.415 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 12.409 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 12.389 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 12.389 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 12.383 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 12.326 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 12.317 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 12.287 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 12.260 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 12.254 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[19]       ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 12.161 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 12.155 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 12.145 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 12.140 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 12.092 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 12.061 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 12.045 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 12.039 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 11.985 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 11.974 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 11.968 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 11.939 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 11.937 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[21]       ; clk        ;
; N/A                                     ; None                                                ; 11.937 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[16]       ; clk        ;
; N/A                                     ; None                                                ; 11.910 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[24]       ; clk        ;
; N/A                                     ; None                                                ; 11.906 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 11.905 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 11.894 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 11.887 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.864 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[16]       ; clk        ;
; N/A                                     ; None                                                ; 11.831 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[17]       ; clk        ;
; N/A                                     ; None                                                ; 11.818 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[27]       ; clk        ;
; N/A                                     ; None                                                ; 11.817 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 11.796 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 11.780 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 11.764 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 11.761 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[23]       ; clk        ;
; N/A                                     ; None                                                ; 11.758 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 11.743 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[29]       ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[30]       ; clk        ;
; N/A                                     ; None                                                ; 11.722 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 11.709 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[28]       ; clk        ;
; N/A                                     ; None                                                ; 11.708 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 11.690 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[23]       ; clk        ;
; N/A                                     ; None                                                ; 11.666 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[20]       ; clk        ;
; N/A                                     ; None                                                ; 11.585 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 11.567 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 11.522 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[19]       ; clk        ;
; N/A                                     ; None                                                ; 11.500 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 11.489 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 11.479 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[22]       ; clk        ;
; N/A                                     ; None                                                ; 11.466 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 11.444 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[25]       ; clk        ;
; N/A                                     ; None                                                ; 11.444 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 11.438 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 11.435 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 11.428 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[25]       ; clk        ;
; N/A                                     ; None                                                ; 11.422 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[31]       ; clk        ;
; N/A                                     ; None                                                ; 11.398 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.387 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[18]       ; clk        ;
; N/A                                     ; None                                                ; 11.380 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 11.377 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 11.374 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 11.369 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.367 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[26]       ; clk        ;
; N/A                                     ; None                                                ; 11.356 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 11.339 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.333 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 11.308 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 11.301 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 11.285 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[30]       ; clk        ;
; N/A                                     ; None                                                ; 11.262 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 11.262 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.262 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 11.251 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 11.214 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 11.166 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.163 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 11.139 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[24]       ; clk        ;
; N/A                                     ; None                                                ; 11.120 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[22]       ; clk        ;
; N/A                                     ; None                                                ; 11.095 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 11.089 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 11.074 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 11.069 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[28]       ; clk        ;
; N/A                                     ; None                                                ; 11.067 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[31]       ; clk        ;
; N/A                                     ; None                                                ; 11.046 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 11.033 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 11.028 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 11.026 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[26]       ; clk        ;
; N/A                                     ; None                                                ; 11.015 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[20]       ; clk        ;
; N/A                                     ; None                                                ; 11.006 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 11.002 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 10.956 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 10.950 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 10.933 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[17]       ; clk        ;
; N/A                                     ; None                                                ; 10.873 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[21]       ; clk        ;
; N/A                                     ; None                                                ; 10.848 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 10.841 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 10.840 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 10.835 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[29]       ; clk        ;
; N/A                                     ; None                                                ; 10.795 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 10.792 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 10.779 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[27]       ; clk        ;
; N/A                                     ; None                                                ; 10.753 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 10.693 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[18]       ; clk        ;
; N/A                                     ; None                                                ; 10.480 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 10.449 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 10.447 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 10.447 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 10.422 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 10.402 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 10.353 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 9.975 ns   ; control:ctrl|dlrcontrol[1]           ; dlr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 9.909 ns   ; control:ctrl|dlrcontrol[0]           ; dlr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 9.670 ns   ; Registrador:regb|Saida[13]           ; dsr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 9.617 ns   ; Instr_Reg:ir|Instr25_21[3]           ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 9.561 ns   ; Instr_Reg:ir|Instr20_16[3]           ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 9.406 ns   ; Instr_Reg:ir|Instr20_16[4]           ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 9.076 ns   ; Instr_Reg:ir|Instr25_21[0]           ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 9.020 ns   ; Registrador:regb|Saida[17]           ; dsr_out[17]       ; clk        ;
; N/A                                     ; None                                                ; 8.777 ns   ; Instr_Reg:ir|Instr25_21[4]           ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 8.773 ns   ; Registrador:regb|Saida[31]           ; dsr_out[31]       ; clk        ;
; N/A                                     ; None                                                ; 8.686 ns   ; Registrador:regb|Saida[10]           ; dsr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 8.641 ns   ; Registrador:mdr|Saida[21]            ; dsr_out[21]       ; clk        ;
; N/A                                     ; None                                                ; 8.574 ns   ; Registrador:regb|Saida[28]           ; dsr_out[28]       ; clk        ;
; N/A                                     ; None                                                ; 8.561 ns   ; Instr_Reg:ir|Instr20_16[2]           ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 8.559 ns   ; Instr_Reg:ir|Instr15_0[1]            ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.492 ns   ; Registrador:mdr|Saida[9]             ; dsr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 8.491 ns   ; Instr_Reg:ir|Instr15_0[9]            ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 8.479 ns   ; Registrador:regb|Saida[30]           ; dsr_out[30]       ; clk        ;
; N/A                                     ; None                                                ; 8.477 ns   ; Instr_Reg:ir|Instr15_0[15]           ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 8.444 ns   ; Registrador:mdr|Saida[17]            ; dsr_out[17]       ; clk        ;
; N/A                                     ; None                                                ; 8.440 ns   ; Instr_Reg:ir|Instr15_0[7]            ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 8.435 ns   ; Registrador:mdr|Saida[28]            ; dlr_out[28]       ; clk        ;
; N/A                                     ; None                                                ; 8.411 ns   ; Registrador:regb|Saida[22]           ; dsr_out[22]       ; clk        ;
; N/A                                     ; None                                                ; 8.356 ns   ; Registrador:pc|Saida[3]              ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 8.334 ns   ; Registrador:pc|Saida[25]             ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 8.304 ns   ; Registrador:mdr|Saida[25]            ; dsr_out[25]       ; clk        ;
; N/A                                     ; None                                                ; 8.295 ns   ; Instr_Reg:ir|Instr15_0[3]            ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 8.282 ns   ; Registrador:regb|Saida[21]           ; dsr_out[21]       ; clk        ;
; N/A                                     ; None                                                ; 8.217 ns   ; Registrador:mdr|Saida[21]            ; dlr_out[21]       ; clk        ;
; N/A                                     ; None                                                ; 8.217 ns   ; Registrador:pc|Saida[2]              ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.193 ns   ; Registrador:regb|Saida[9]            ; dsr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 8.186 ns   ; Instr_Reg:ir|Instr15_0[6]            ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 8.160 ns   ; Registrador:aluout|Saida[26]         ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 8.158 ns   ; Registrador:aluout|Saida[2]          ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.150 ns   ; Registrador:regb|Saida[18]           ; dsr_out[18]       ; clk        ;
; N/A                                     ; None                                                ; 8.137 ns   ; Registrador:regb|Saida[24]           ; dsr_out[24]       ; clk        ;
; N/A                                     ; None                                                ; 8.133 ns   ; Registrador:aluout|Saida[10]         ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 8.132 ns   ; Registrador:pc|Saida[1]              ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.103 ns   ; Registrador:aluout|Saida[15]         ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 8.054 ns   ; Registrador:pc|Saida[6]              ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 8.020 ns   ; Instr_Reg:ir|Instr15_0[10]~DUPLICATE ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 8.017 ns   ; Registrador:aluout|Saida[0]          ; mem_adress_in[0]  ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                      ;                   ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From  ; To                   ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+
; N/A                                     ; None                                                ; -2.553 ns ; reset ; div:DIV|divisor[48]  ; clk      ;
; N/A                                     ; None                                                ; -2.554 ns ; reset ; div:DIV|divisor[51]  ; clk      ;
; N/A                                     ; None                                                ; -2.554 ns ; reset ; div:DIV|divisor[50]  ; clk      ;
; N/A                                     ; None                                                ; -2.554 ns ; reset ; div:DIV|divisor[49]  ; clk      ;
; N/A                                     ; None                                                ; -2.556 ns ; reset ; div:DIV|divisor[54]  ; clk      ;
; N/A                                     ; None                                                ; -2.578 ns ; reset ; div:DIV|divisor[40]  ; clk      ;
; N/A                                     ; None                                                ; -2.612 ns ; reset ; mult:MULT|low[14]    ; clk      ;
; N/A                                     ; None                                                ; -2.627 ns ; reset ; div:DIV|divisor[52]  ; clk      ;
; N/A                                     ; None                                                ; -2.782 ns ; reset ; mult:MULT|sub[38]    ; clk      ;
; N/A                                     ; None                                                ; -2.783 ns ; reset ; mult:MULT|add[36]    ; clk      ;
; N/A                                     ; None                                                ; -2.783 ns ; reset ; mult:MULT|sub[37]    ; clk      ;
; N/A                                     ; None                                                ; -2.784 ns ; reset ; mult:MULT|sub[36]    ; clk      ;
; N/A                                     ; None                                                ; -2.825 ns ; reset ; mult:MULT|low[9]     ; clk      ;
; N/A                                     ; None                                                ; -2.828 ns ; reset ; div:DIV|divisor[39]  ; clk      ;
; N/A                                     ; None                                                ; -2.833 ns ; reset ; div:DIV|divisor[18]  ; clk      ;
; N/A                                     ; None                                                ; -2.834 ns ; reset ; div:DIV|divisor[41]  ; clk      ;
; N/A                                     ; None                                                ; -2.843 ns ; reset ; div:DIV|dividend[15] ; clk      ;
; N/A                                     ; None                                                ; -2.844 ns ; reset ; div:DIV|dividend[13] ; clk      ;
; N/A                                     ; None                                                ; -2.845 ns ; reset ; div:DIV|dividend[11] ; clk      ;
; N/A                                     ; None                                                ; -2.846 ns ; reset ; div:DIV|dividend[12] ; clk      ;
; N/A                                     ; None                                                ; -2.858 ns ; reset ; div:DIV|quotient[13] ; clk      ;
; N/A                                     ; None                                                ; -2.858 ns ; reset ; div:DIV|quotient[14] ; clk      ;
; N/A                                     ; None                                                ; -2.861 ns ; reset ; div:DIV|quotient[3]  ; clk      ;
; N/A                                     ; None                                                ; -2.861 ns ; reset ; div:DIV|quotient[4]  ; clk      ;
; N/A                                     ; None                                                ; -2.862 ns ; reset ; div:DIV|quotient[15] ; clk      ;
; N/A                                     ; None                                                ; -2.862 ns ; reset ; div:DIV|quotient[16] ; clk      ;
; N/A                                     ; None                                                ; -2.862 ns ; reset ; div:DIV|quotient[9]  ; clk      ;
; N/A                                     ; None                                                ; -2.862 ns ; reset ; div:DIV|quotient[10] ; clk      ;
; N/A                                     ; None                                                ; -2.863 ns ; reset ; div:DIV|quotient[7]  ; clk      ;
; N/A                                     ; None                                                ; -2.863 ns ; reset ; div:DIV|quotient[8]  ; clk      ;
; N/A                                     ; None                                                ; -2.865 ns ; reset ; div:DIV|quotient[1]  ; clk      ;
; N/A                                     ; None                                                ; -2.865 ns ; reset ; div:DIV|quotient[2]  ; clk      ;
; N/A                                     ; None                                                ; -2.866 ns ; reset ; div:DIV|quotient[5]  ; clk      ;
; N/A                                     ; None                                                ; -2.866 ns ; reset ; div:DIV|quotient[6]  ; clk      ;
; N/A                                     ; None                                                ; -2.867 ns ; reset ; div:DIV|quotient[11] ; clk      ;
; N/A                                     ; None                                                ; -2.867 ns ; reset ; div:DIV|quotient[12] ; clk      ;
; N/A                                     ; None                                                ; -2.911 ns ; reset ; mult:MULT|add[60]    ; clk      ;
; N/A                                     ; None                                                ; -2.926 ns ; reset ; div:DIV|divisor[44]  ; clk      ;
; N/A                                     ; None                                                ; -2.927 ns ; reset ; mult:MULT|sub[41]    ; clk      ;
; N/A                                     ; None                                                ; -2.927 ns ; reset ; mult:MULT|add[43]    ; clk      ;
; N/A                                     ; None                                                ; -2.928 ns ; reset ; div:DIV|dividend[1]  ; clk      ;
; N/A                                     ; None                                                ; -2.929 ns ; reset ; div:DIV|divisor[42]  ; clk      ;
; N/A                                     ; None                                                ; -2.930 ns ; reset ; div:DIV|divisor[43]  ; clk      ;
; N/A                                     ; None                                                ; -2.931 ns ; reset ; div:DIV|dividend[0]  ; clk      ;
; N/A                                     ; None                                                ; -2.931 ns ; reset ; mult:MULT|sub[51]    ; clk      ;
; N/A                                     ; None                                                ; -2.932 ns ; reset ; div:DIV|divisor[45]  ; clk      ;
; N/A                                     ; None                                                ; -2.934 ns ; reset ; div:DIV|divisor[53]  ; clk      ;
; N/A                                     ; None                                                ; -2.934 ns ; reset ; div:DIV|divisor[47]  ; clk      ;
; N/A                                     ; None                                                ; -2.934 ns ; reset ; div:DIV|divisor[46]  ; clk      ;
; N/A                                     ; None                                                ; -2.942 ns ; reset ; div:DIV|divisor[20]  ; clk      ;
; N/A                                     ; None                                                ; -2.942 ns ; reset ; div:DIV|divisor[19]  ; clk      ;
; N/A                                     ; None                                                ; -2.944 ns ; reset ; div:DIV|flagdiv      ; clk      ;
; N/A                                     ; None                                                ; -2.944 ns ; reset ; mult:MULT|prod[9]    ; clk      ;
; N/A                                     ; None                                                ; -2.948 ns ; reset ; div:DIV|divisor[1]   ; clk      ;
; N/A                                     ; None                                                ; -2.948 ns ; reset ; div:DIV|divisor[0]   ; clk      ;
; N/A                                     ; None                                                ; -2.955 ns ; reset ; div:DIV|divisor[35]  ; clk      ;
; N/A                                     ; None                                                ; -2.967 ns ; reset ; mult:MULT|low[28]    ; clk      ;
; N/A                                     ; None                                                ; -2.969 ns ; reset ; div:DIV|dividend[25] ; clk      ;
; N/A                                     ; None                                                ; -2.972 ns ; reset ; div:DIV|dividend[28] ; clk      ;
; N/A                                     ; None                                                ; -2.975 ns ; reset ; mult:MULT|prod[3]    ; clk      ;
; N/A                                     ; None                                                ; -2.983 ns ; reset ; mult:MULT|sub[48]    ; clk      ;
; N/A                                     ; None                                                ; -2.984 ns ; reset ; mult:MULT|low[24]    ; clk      ;
; N/A                                     ; None                                                ; -2.990 ns ; reset ; mult:MULT|add[37]    ; clk      ;
; N/A                                     ; None                                                ; -3.002 ns ; reset ; mult:MULT|sub[33]    ; clk      ;
; N/A                                     ; None                                                ; -3.004 ns ; reset ; mult:MULT|sub[64]    ; clk      ;
; N/A                                     ; None                                                ; -3.039 ns ; reset ; div:DIV|low[12]      ; clk      ;
; N/A                                     ; None                                                ; -3.039 ns ; reset ; div:DIV|low[13]      ; clk      ;
; N/A                                     ; None                                                ; -3.040 ns ; reset ; mult:MULT|mult_end   ; clk      ;
; N/A                                     ; None                                                ; -3.040 ns ; reset ; div:DIV|low[10]      ; clk      ;
; N/A                                     ; None                                                ; -3.040 ns ; reset ; div:DIV|low[11]      ; clk      ;
; N/A                                     ; None                                                ; -3.040 ns ; reset ; mult:MULT|sub[60]    ; clk      ;
; N/A                                     ; None                                                ; -3.040 ns ; reset ; mult:MULT|sub[59]    ; clk      ;
; N/A                                     ; None                                                ; -3.041 ns ; reset ; div:DIV|low[8]       ; clk      ;
; N/A                                     ; None                                                ; -3.041 ns ; reset ; div:DIV|low[9]       ; clk      ;
; N/A                                     ; None                                                ; -3.041 ns ; reset ; div:DIV|dividend[24] ; clk      ;
; N/A                                     ; None                                                ; -3.042 ns ; reset ; div:DIV|low[6]       ; clk      ;
; N/A                                     ; None                                                ; -3.042 ns ; reset ; div:DIV|low[7]       ; clk      ;
; N/A                                     ; None                                                ; -3.042 ns ; reset ; mult:MULT|sub[34]    ; clk      ;
; N/A                                     ; None                                                ; -3.042 ns ; reset ; div:DIV|low[14]      ; clk      ;
; N/A                                     ; None                                                ; -3.042 ns ; reset ; div:DIV|low[15]      ; clk      ;
; N/A                                     ; None                                                ; -3.044 ns ; reset ; div:DIV|low[2]       ; clk      ;
; N/A                                     ; None                                                ; -3.044 ns ; reset ; div:DIV|low[3]       ; clk      ;
; N/A                                     ; None                                                ; -3.044 ns ; reset ; div:DIV|low[4]       ; clk      ;
; N/A                                     ; None                                                ; -3.044 ns ; reset ; div:DIV|low[5]       ; clk      ;
; N/A                                     ; None                                                ; -3.044 ns ; reset ; mult:MULT|sub[58]    ; clk      ;
; N/A                                     ; None                                                ; -3.044 ns ; reset ; mult:MULT|add[58]    ; clk      ;
; N/A                                     ; None                                                ; -3.045 ns ; reset ; div:DIV|low[1]       ; clk      ;
; N/A                                     ; None                                                ; -3.056 ns ; reset ; div:DIV|dividend[33] ; clk      ;
; N/A                                     ; None                                                ; -3.056 ns ; reset ; div:DIV|dividend[32] ; clk      ;
; N/A                                     ; None                                                ; -3.058 ns ; reset ; div:DIV|dividend[35] ; clk      ;
; N/A                                     ; None                                                ; -3.058 ns ; reset ; div:DIV|dividend[34] ; clk      ;
; N/A                                     ; None                                                ; -3.059 ns ; reset ; div:DIV|dividend[39] ; clk      ;
; N/A                                     ; None                                                ; -3.059 ns ; reset ; div:DIV|dividend[38] ; clk      ;
; N/A                                     ; None                                                ; -3.059 ns ; reset ; div:DIV|dividend[37] ; clk      ;
; N/A                                     ; None                                                ; -3.059 ns ; reset ; div:DIV|dividend[36] ; clk      ;
; N/A                                     ; None                                                ; -3.060 ns ; reset ; div:DIV|divisor[24]  ; clk      ;
; N/A                                     ; None                                                ; -3.060 ns ; reset ; div:DIV|divisor[23]  ; clk      ;
; N/A                                     ; None                                                ; -3.061 ns ; reset ; div:DIV|high[10]     ; clk      ;
; N/A                                     ; None                                                ; -3.062 ns ; reset ; div:DIV|divisor[26]  ; clk      ;
; N/A                                     ; None                                                ; -3.062 ns ; reset ; div:DIV|divisor[25]  ; clk      ;
; N/A                                     ; None                                                ; -3.063 ns ; reset ; div:DIV|divisor[28]  ; clk      ;
; N/A                                     ; None                                                ; -3.063 ns ; reset ; div:DIV|divisor[27]  ; clk      ;
; N/A                                     ; None                                                ; -3.064 ns ; reset ; div:DIV|divisor[30]  ; clk      ;
; N/A                                     ; None                                                ; -3.064 ns ; reset ; div:DIV|divisor[29]  ; clk      ;
; N/A                                     ; None                                                ; -3.068 ns ; reset ; mult:MULT|add[51]    ; clk      ;
; N/A                                     ; None                                                ; -3.070 ns ; reset ; mult:MULT|sub[40]    ; clk      ;
; N/A                                     ; None                                                ; -3.070 ns ; reset ; mult:MULT|add[40]    ; clk      ;
; N/A                                     ; None                                                ; -3.071 ns ; reset ; mult:MULT|sub[39]    ; clk      ;
; N/A                                     ; None                                                ; -3.071 ns ; reset ; mult:MULT|add[39]    ; clk      ;
; N/A                                     ; None                                                ; -3.076 ns ; reset ; mult:MULT|sub[43]    ; clk      ;
; N/A                                     ; None                                                ; -3.076 ns ; reset ; mult:MULT|sub[44]    ; clk      ;
; N/A                                     ; None                                                ; -3.080 ns ; reset ; mult:MULT|add[44]    ; clk      ;
; N/A                                     ; None                                                ; -3.081 ns ; reset ; mult:MULT|low[6]     ; clk      ;
; N/A                                     ; None                                                ; -3.082 ns ; reset ; mult:MULT|low[5]     ; clk      ;
; N/A                                     ; None                                                ; -3.096 ns ; reset ; div:DIV|divisor[59]  ; clk      ;
; N/A                                     ; None                                                ; -3.096 ns ; reset ; div:DIV|dividend[10] ; clk      ;
; N/A                                     ; None                                                ; -3.099 ns ; reset ; mult:MULT|low[26]    ; clk      ;
; N/A                                     ; None                                                ; -3.099 ns ; reset ; div:DIV|dividend[16] ; clk      ;
; N/A                                     ; None                                                ; -3.100 ns ; reset ; mult:MULT|prod[13]   ; clk      ;
; N/A                                     ; None                                                ; -3.100 ns ; reset ; mult:MULT|prod[14]   ; clk      ;
; N/A                                     ; None                                                ; -3.101 ns ; reset ; div:DIV|divisor[61]  ; clk      ;
; N/A                                     ; None                                                ; -3.101 ns ; reset ; div:DIV|dividend[14] ; clk      ;
; N/A                                     ; None                                                ; -3.102 ns ; reset ; mult:MULT|prod[11]   ; clk      ;
; N/A                                     ; None                                                ; -3.102 ns ; reset ; mult:MULT|prod[12]   ; clk      ;
; N/A                                     ; None                                                ; -3.103 ns ; reset ; mult:MULT|prod[1]    ; clk      ;
; N/A                                     ; None                                                ; -3.103 ns ; reset ; mult:MULT|prod[22]   ; clk      ;
; N/A                                     ; None                                                ; -3.104 ns ; reset ; mult:MULT|prod[8]    ; clk      ;
; N/A                                     ; None                                                ; -3.105 ns ; reset ; div:DIV|dividend[18] ; clk      ;
; N/A                                     ; None                                                ; -3.106 ns ; reset ; mult:MULT|prod[5]    ; clk      ;
; N/A                                     ; None                                                ; -3.111 ns ; reset ; mult:MULT|low[1]     ; clk      ;
; N/A                                     ; None                                                ; -3.114 ns ; reset ; div:DIV|high[15]     ; clk      ;
; N/A                                     ; None                                                ; -3.115 ns ; reset ; div:DIV|high[18]     ; clk      ;
; N/A                                     ; None                                                ; -3.125 ns ; reset ; mult:MULT|add[38]    ; clk      ;
; N/A                                     ; None                                                ; -3.130 ns ; reset ; mult:MULT|add[64]    ; clk      ;
; N/A                                     ; None                                                ; -3.133 ns ; reset ; mult:MULT|sub[35]    ; clk      ;
; N/A                                     ; None                                                ; -3.134 ns ; reset ; mult:MULT|low[15]    ; clk      ;
; N/A                                     ; None                                                ; -3.138 ns ; reset ; mult:MULT|sub[42]    ; clk      ;
; N/A                                     ; None                                                ; -3.146 ns ; reset ; div:DIV|high[30]     ; clk      ;
; N/A                                     ; None                                                ; -3.146 ns ; reset ; div:DIV|high[29]     ; clk      ;
; N/A                                     ; None                                                ; -3.148 ns ; reset ; div:DIV|dividend[31] ; clk      ;
; N/A                                     ; None                                                ; -3.149 ns ; reset ; div:DIV|high[17]     ; clk      ;
; N/A                                     ; None                                                ; -3.151 ns ; reset ; div:DIV|high[13]     ; clk      ;
; N/A                                     ; None                                                ; -3.160 ns ; reset ; mult:MULT|low[17]    ; clk      ;
; N/A                                     ; None                                                ; -3.164 ns ; reset ; div:DIV|dividend[30] ; clk      ;
; N/A                                     ; None                                                ; -3.166 ns ; reset ; div:DIV|dividend[27] ; clk      ;
; N/A                                     ; None                                                ; -3.166 ns ; reset ; div:DIV|quotient[23] ; clk      ;
; N/A                                     ; None                                                ; -3.166 ns ; reset ; div:DIV|quotient[24] ; clk      ;
; N/A                                     ; None                                                ; -3.169 ns ; reset ; div:DIV|dividend[29] ; clk      ;
; N/A                                     ; None                                                ; -3.169 ns ; reset ; div:DIV|dividend[26] ; clk      ;
; N/A                                     ; None                                                ; -3.169 ns ; reset ; div:DIV|quotient[17] ; clk      ;
; N/A                                     ; None                                                ; -3.169 ns ; reset ; div:DIV|quotient[18] ; clk      ;
; N/A                                     ; None                                                ; -3.173 ns ; reset ; div:DIV|quotient[20] ; clk      ;
; N/A                                     ; None                                                ; -3.173 ns ; reset ; div:DIV|quotient[19] ; clk      ;
; N/A                                     ; None                                                ; -3.174 ns ; reset ; mult:MULT|low[20]    ; clk      ;
; N/A                                     ; None                                                ; -3.176 ns ; reset ; div:DIV|high[12]     ; clk      ;
; N/A                                     ; None                                                ; -3.177 ns ; reset ; div:DIV|quotient[21] ; clk      ;
; N/A                                     ; None                                                ; -3.177 ns ; reset ; div:DIV|quotient[22] ; clk      ;
; N/A                                     ; None                                                ; -3.182 ns ; reset ; div:DIV|quotient[30] ; clk      ;
; N/A                                     ; None                                                ; -3.182 ns ; reset ; div:DIV|quotient[29] ; clk      ;
; N/A                                     ; None                                                ; -3.184 ns ; reset ; div:DIV|quotient[28] ; clk      ;
; N/A                                     ; None                                                ; -3.184 ns ; reset ; div:DIV|quotient[27] ; clk      ;
; N/A                                     ; None                                                ; -3.184 ns ; reset ; div:DIV|quotient[26] ; clk      ;
; N/A                                     ; None                                                ; -3.184 ns ; reset ; div:DIV|quotient[25] ; clk      ;
; N/A                                     ; None                                                ; -3.185 ns ; reset ; div:DIV|divisor[22]  ; clk      ;
; N/A                                     ; None                                                ; -3.185 ns ; reset ; div:DIV|divisor[21]  ; clk      ;
; N/A                                     ; None                                                ; -3.185 ns ; reset ; mult:MULT|add[55]    ; clk      ;
; N/A                                     ; None                                                ; -3.186 ns ; reset ; mult:MULT|sub[56]    ; clk      ;
; N/A                                     ; None                                                ; -3.186 ns ; reset ; mult:MULT|sub[55]    ; clk      ;
; N/A                                     ; None                                                ; -3.187 ns ; reset ; mult:MULT|sub[52]    ; clk      ;
; N/A                                     ; None                                                ; -3.192 ns ; reset ; mult:MULT|sub[57]    ; clk      ;
; N/A                                     ; None                                                ; -3.193 ns ; reset ; mult:MULT|add[52]    ; clk      ;
; N/A                                     ; None                                                ; -3.194 ns ; reset ; mult:MULT|low[16]    ; clk      ;
; N/A                                     ; None                                                ; -3.194 ns ; reset ; mult:MULT|low[19]    ; clk      ;
; N/A                                     ; None                                                ; -3.196 ns ; reset ; mult:MULT|add[53]    ; clk      ;
; N/A                                     ; None                                                ; -3.197 ns ; reset ; div:DIV|low[16]      ; clk      ;
; N/A                                     ; None                                                ; -3.198 ns ; reset ; mult:MULT|low[30]    ; clk      ;
; N/A                                     ; None                                                ; -3.199 ns ; reset ; div:DIV|dividend[21] ; clk      ;
; N/A                                     ; None                                                ; -3.200 ns ; reset ; div:DIV|dividend[22] ; clk      ;
; N/A                                     ; None                                                ; -3.200 ns ; reset ; div:DIV|dividend[23] ; clk      ;
; N/A                                     ; None                                                ; -3.201 ns ; reset ; div:DIV|dividend[62] ; clk      ;
; N/A                                     ; None                                                ; -3.201 ns ; reset ; mult:MULT|add[35]    ; clk      ;
; N/A                                     ; None                                                ; -3.201 ns ; reset ; div:DIV|divisor[32]  ; clk      ;
; N/A                                     ; None                                                ; -3.201 ns ; reset ; div:DIV|dividend[20] ; clk      ;
; N/A                                     ; None                                                ; -3.202 ns ; reset ; div:DIV|divisor[33]  ; clk      ;
; N/A                                     ; None                                                ; -3.203 ns ; reset ; div:DIV|dividend[17] ; clk      ;
; N/A                                     ; None                                                ; -3.203 ns ; reset ; mult:MULT|sub[50]    ; clk      ;
; N/A                                     ; None                                                ; -3.203 ns ; reset ; div:DIV|divisor[38]  ; clk      ;
; N/A                                     ; None                                                ; -3.204 ns ; reset ; div:DIV|divisor[31]  ; clk      ;
; N/A                                     ; None                                                ; -3.204 ns ; reset ; div:DIV|dividend[19] ; clk      ;
; N/A                                     ; None                                                ; -3.206 ns ; reset ; div:DIV|divisor[36]  ; clk      ;
; N/A                                     ; None                                                ; -3.207 ns ; reset ; div:DIV|divisor[37]  ; clk      ;
; N/A                                     ; None                                                ; -3.208 ns ; reset ; div:DIV|divisor[34]  ; clk      ;
; N/A                                     ; None                                                ; -3.232 ns ; reset ; div:DIV|high[25]     ; clk      ;
; N/A                                     ; None                                                ; -3.232 ns ; reset ; div:DIV|low[17]      ; clk      ;
; N/A                                     ; None                                                ; -3.233 ns ; reset ; mult:MULT|add[48]    ; clk      ;
; N/A                                     ; None                                                ; -3.236 ns ; reset ; mult:MULT|add[34]    ; clk      ;
; N/A                                     ; None                                                ; -3.236 ns ; reset ; mult:MULT|add[46]    ; clk      ;
; N/A                                     ; None                                                ; -3.236 ns ; reset ; mult:MULT|sub[46]    ; clk      ;
; N/A                                     ; None                                                ; -3.241 ns ; reset ; mult:MULT|prod[26]   ; clk      ;
; N/A                                     ; None                                                ; -3.241 ns ; reset ; mult:MULT|add[42]    ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;       ;                      ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 03:08:44 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control:ctrl|pcsrc[2]" is a latch
    Warning: Node "control:ctrl|pcsrc[0]" is a latch
    Warning: Node "control:ctrl|pcsrc[1]" is a latch
    Warning: Node "control:ctrl|pcwrite" is a latch
    Warning: Node "control:ctrl|alulogic[1]" is a latch
    Warning: Node "control:ctrl|pcwritecond" is a latch
    Warning: Node "control:ctrl|alulogic[0]" is a latch
    Warning: Node "control:ctrl|aluoutwrite" is a latch
    Warning: Node "control:ctrl|alusrcb[2]" is a latch
    Warning: Node "control:ctrl|irwrite" is a latch
    Warning: Node "control:ctrl|mdrwrite" is a latch
    Warning: Node "control:ctrl|aluop[2]" is a latch
    Warning: Node "control:ctrl|aluop[1]" is a latch
    Warning: Node "control:ctrl|aluop[0]" is a latch
    Warning: Node "control:ctrl|epcwrite" is a latch
    Warning: Node "control:ctrl|alusrca[0]" is a latch
    Warning: Node "control:ctrl|alusrca[1]" is a latch
    Warning: Node "control:ctrl|memrw" is a latch
    Warning: Node "control:ctrl|alusrcb[1]" is a latch
    Warning: Node "control:ctrl|alusrcb[0]" is a latch
    Warning: Node "control:ctrl|nextState[2]" is a latch
    Warning: Node "control:ctrl|nextState[3]" is a latch
    Warning: Node "control:ctrl|nextState[5]" is a latch
    Warning: Node "control:ctrl|nextState[4]" is a latch
    Warning: Node "control:ctrl|nextState[1]" is a latch
    Warning: Node "control:ctrl|nextState[0]" is a latch
    Warning: Node "control:ctrl|inccontrol" is a latch
    Warning: Node "control:ctrl|iord[2]" is a latch
    Warning: Node "control:ctrl|iord[0]" is a latch
    Warning: Node "control:ctrl|iord[1]" is a latch
    Warning: Node "control:ctrl|dsrcontrol[1]" is a latch
    Warning: Node "control:ctrl|regwrite" is a latch
    Warning: Node "control:ctrl|dlrcontrol[1]" is a latch
    Warning: Node "control:ctrl|memtoreg[2]" is a latch
    Warning: Node "control:ctrl|memtoreg[1]" is a latch
    Warning: Node "control:ctrl|memtoreg[0]" is a latch
    Warning: Node "control:ctrl|muxhigh" is a latch
    Warning: Node "control:ctrl|highwrite" is a latch
    Warning: Node "control:ctrl|regdest[0]" is a latch
    Warning: Node "control:ctrl|regdest[1]" is a latch
    Warning: Node "control:ctrl|dsrcontrol[0]" is a latch
    Warning: Node "control:ctrl|mloadab" is a latch
    Warning: Node "control:ctrl|dloadab" is a latch
    Warning: Node "control:ctrl|shiftcontrol[0]" is a latch
    Warning: Node "control:ctrl|shiftcontrol[1]" is a latch
    Warning: Node "control:ctrl|shiftcontrol[2]" is a latch
    Warning: Node "control:ctrl|shamtcontrol" is a latch
    Warning: Node "control:ctrl|dlrcontrol[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "control:ctrl|WideOr26~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~3" as buffer
    Info: Detected gated clock "control:ctrl|Equal1~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~4" as buffer
    Info: Detected gated clock "control:ctrl|Equal1~1" as buffer
    Info: Detected gated clock "control:ctrl|Equal3~0" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[5]" as buffer
    Info: Detected gated clock "control:ctrl|Mux6~22" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[4]" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~5" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~2" as buffer
    Info: Detected gated clock "control:ctrl|WideOr28~0" as buffer
    Info: Detected gated clock "control:ctrl|Decoder2~2" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[0]" as buffer
    Info: Detected gated clock "control:ctrl|WideOr7~0" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~6" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~1" as buffer
    Info: Detected gated clock "control:ctrl|Mux11~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~7" as buffer
    Info: Detected gated clock "control:ctrl|WideOr84~2" as buffer
    Info: Detected gated clock "control:ctrl|Mux11~1" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[1]" as buffer
    Info: Detected gated clock "control:ctrl|Decoder2~9" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[2]" as buffer
    Info: Detected gated clock "control:ctrl|WideOr84~1" as buffer
    Info: Detected ripple clock "control:ctrl|state[0]" as buffer
    Info: Detected ripple clock "control:ctrl|state[1]" as buffer
    Info: Detected ripple clock "control:ctrl|state[4]" as buffer
    Info: Detected ripple clock "control:ctrl|state[5]" as buffer
    Info: Detected ripple clock "control:ctrl|state[3]" as buffer
    Info: Detected gated clock "control:ctrl|Decoder2~0" as buffer
    Info: Detected ripple clock "control:ctrl|state[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[0]" as buffer
Info: Clock "clk" has Internal fmax of 45.87 MHz between source register "control:ctrl|alusrcb[1]" and destination register "control:ctrl|nextState[0]" (period= 21.802 ns)
    Info: + Longest register to register delay is 10.087 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y10_N16; Fanout = 34; REG Node = 'control:ctrl|alusrcb[1]'
        Info: 2: + IC(0.608 ns) + CELL(0.228 ns) = 0.836 ns; Loc. = LCCOMB_X13_Y10_N18; Fanout = 3; COMB Node = 'mux32_8x1:mux_alusrcb|out[0]~0'
        Info: 3: + IC(0.222 ns) + CELL(0.225 ns) = 1.283 ns; Loc. = LCCOMB_X13_Y10_N20; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[0]~1'
        Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 1.555 ns; Loc. = LCCOMB_X13_Y10_N8; Fanout = 6; COMB Node = 'Ula32:alu|carry_temp[1]~2'
        Info: 5: + IC(0.519 ns) + CELL(0.053 ns) = 2.127 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 2; COMB Node = 'Ula32:alu|carry_temp[3]~25'
        Info: 6: + IC(0.304 ns) + CELL(0.053 ns) = 2.484 ns; Loc. = LCCOMB_X13_Y10_N6; Fanout = 2; COMB Node = 'Ula32:alu|carry_temp[4]~5'
        Info: 7: + IC(0.220 ns) + CELL(0.225 ns) = 2.929 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 5; COMB Node = 'Ula32:alu|carry_temp[5]~6'
        Info: 8: + IC(0.215 ns) + CELL(0.053 ns) = 3.197 ns; Loc. = LCCOMB_X13_Y10_N12; Fanout = 1; COMB Node = 'Ula32:alu|carry_temp[7]~40'
        Info: 9: + IC(0.246 ns) + CELL(0.228 ns) = 3.671 ns; Loc. = LCCOMB_X13_Y10_N16; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[7]~42'
        Info: 10: + IC(0.211 ns) + CELL(0.053 ns) = 3.935 ns; Loc. = LCCOMB_X13_Y10_N30; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[9]~7'
        Info: 11: + IC(0.549 ns) + CELL(0.053 ns) = 4.537 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[11]~8'
        Info: 12: + IC(0.224 ns) + CELL(0.053 ns) = 4.814 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[13]~9'
        Info: 13: + IC(0.211 ns) + CELL(0.053 ns) = 5.078 ns; Loc. = LCCOMB_X14_Y11_N10; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[15]~10'
        Info: 14: + IC(0.209 ns) + CELL(0.053 ns) = 5.340 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[17]~11'
        Info: 15: + IC(0.209 ns) + CELL(0.053 ns) = 5.602 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[19]~12'
        Info: 16: + IC(0.265 ns) + CELL(0.346 ns) = 6.213 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[21]~13'
        Info: 17: + IC(0.211 ns) + CELL(0.053 ns) = 6.477 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[23]~14'
        Info: 18: + IC(0.909 ns) + CELL(0.053 ns) = 7.439 ns; Loc. = LCCOMB_X5_Y11_N10; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[25]~15'
        Info: 19: + IC(0.232 ns) + CELL(0.053 ns) = 7.724 ns; Loc. = LCCOMB_X5_Y11_N16; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[27]~16'
        Info: 20: + IC(0.224 ns) + CELL(0.053 ns) = 8.001 ns; Loc. = LCCOMB_X5_Y11_N14; Fanout = 7; COMB Node = 'Ula32:alu|carry_temp[29]~17'
        Info: 21: + IC(0.239 ns) + CELL(0.053 ns) = 8.293 ns; Loc. = LCCOMB_X5_Y11_N4; Fanout = 8; COMB Node = 'Ula32:alu|carry_temp[31]~20'
        Info: 22: + IC(0.788 ns) + CELL(0.228 ns) = 9.309 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 1; COMB Node = 'control:ctrl|Mux6~5'
        Info: 23: + IC(0.207 ns) + CELL(0.053 ns) = 9.569 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 1; COMB Node = 'control:ctrl|Mux6~13'
        Info: 24: + IC(0.209 ns) + CELL(0.053 ns) = 9.831 ns; Loc. = LCCOMB_X2_Y10_N4; Fanout = 1; COMB Node = 'control:ctrl|Mux6~18'
        Info: 25: + IC(0.203 ns) + CELL(0.053 ns) = 10.087 ns; Loc. = LCCOMB_X2_Y10_N24; Fanout = 1; REG Node = 'control:ctrl|nextState[0]'
        Info: Total cell delay = 2.434 ns ( 24.13 % )
        Info: Total interconnect delay = 7.653 ns ( 75.87 % )
    Info: - Smallest clock skew is -0.149 ns
        Info: + Shortest clock path from clock "clk" to destination register is 5.840 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(0.981 ns) + CELL(0.712 ns) = 2.547 ns; Loc. = LCFF_X2_Y11_N5; Fanout = 16; REG Node = 'Instr_Reg:ir|Instr31_26[2]'
            Info: 3: + IC(0.242 ns) + CELL(0.053 ns) = 2.842 ns; Loc. = LCCOMB_X2_Y11_N0; Fanout = 2; COMB Node = 'control:ctrl|Mux11~0'
            Info: 4: + IC(0.477 ns) + CELL(0.053 ns) = 3.372 ns; Loc. = LCCOMB_X6_Y11_N20; Fanout = 1; COMB Node = 'control:ctrl|Mux5~7'
            Info: 5: + IC(1.310 ns) + CELL(0.000 ns) = 4.682 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'control:ctrl|Mux5~7clkctrl'
            Info: 6: + IC(0.930 ns) + CELL(0.228 ns) = 5.840 ns; Loc. = LCCOMB_X2_Y10_N24; Fanout = 1; REG Node = 'control:ctrl|nextState[0]'
            Info: Total cell delay = 1.900 ns ( 32.53 % )
            Info: Total interconnect delay = 3.940 ns ( 67.47 % )
        Info: - Longest clock path from clock "clk" to source register is 5.989 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(0.993 ns) + CELL(0.712 ns) = 2.559 ns; Loc. = LCFF_X5_Y11_N25; Fanout = 50; REG Node = 'control:ctrl|state[5]'
            Info: 3: + IC(0.796 ns) + CELL(0.225 ns) = 3.580 ns; Loc. = LCCOMB_X1_Y10_N28; Fanout = 2; COMB Node = 'control:ctrl|WideOr84~1'
            Info: 4: + IC(0.215 ns) + CELL(0.225 ns) = 4.020 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 1; COMB Node = 'control:ctrl|Decoder2~1'
            Info: 5: + IC(0.999 ns) + CELL(0.000 ns) = 5.019 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'control:ctrl|Decoder2~1clkctrl'
            Info: 6: + IC(0.917 ns) + CELL(0.053 ns) = 5.989 ns; Loc. = LCCOMB_X10_Y10_N16; Fanout = 34; REG Node = 'control:ctrl|alusrcb[1]'
            Info: Total cell delay = 2.069 ns ( 34.55 % )
            Info: Total interconnect delay = 3.920 ns ( 65.45 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.665 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:ctrl|state[4]" and destination pin or register "control:ctrl|nextState[2]" for clock "clk" (Hold time is 5.049 ns)
    Info: + Largest clock skew is 5.897 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.211 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(0.977 ns) + CELL(0.712 ns) = 2.543 ns; Loc. = LCFF_X6_Y10_N29; Fanout = 18; REG Node = 'Instr_Reg:ir|Instr15_0[4]'
            Info: 3: + IC(0.756 ns) + CELL(0.053 ns) = 3.352 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'control:ctrl|Equal1~0'
            Info: 4: + IC(0.318 ns) + CELL(0.053 ns) = 3.723 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'control:ctrl|Equal1~1'
            Info: 5: + IC(0.555 ns) + CELL(0.225 ns) = 4.503 ns; Loc. = LCCOMB_X6_Y10_N18; Fanout = 1; COMB Node = 'control:ctrl|Mux5~5'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 5.014 ns; Loc. = LCCOMB_X6_Y10_N12; Fanout = 2; COMB Node = 'control:ctrl|Mux5~6'
            Info: 7: + IC(0.550 ns) + CELL(0.154 ns) = 5.718 ns; Loc. = LCCOMB_X6_Y11_N20; Fanout = 1; COMB Node = 'control:ctrl|Mux5~7'
            Info: 8: + IC(1.310 ns) + CELL(0.000 ns) = 7.028 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'control:ctrl|Mux5~7clkctrl'
            Info: 9: + IC(0.955 ns) + CELL(0.228 ns) = 8.211 ns; Loc. = LCCOMB_X5_Y10_N28; Fanout = 1; REG Node = 'control:ctrl|nextState[2]'
            Info: Total cell delay = 2.551 ns ( 31.07 % )
            Info: Total interconnect delay = 5.660 ns ( 68.93 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.314 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(0.842 ns) + CELL(0.618 ns) = 2.314 ns; Loc. = LCFF_X5_Y10_N21; Fanout = 48; REG Node = 'control:ctrl|state[4]'
            Info: Total cell delay = 1.472 ns ( 63.61 % )
            Info: Total interconnect delay = 0.842 ns ( 36.39 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.754 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y10_N21; Fanout = 48; REG Node = 'control:ctrl|state[4]'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X5_Y10_N20; Fanout = 1; COMB Node = 'control:ctrl|Mux3~0'
        Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 0.495 ns; Loc. = LCCOMB_X5_Y10_N0; Fanout = 1; COMB Node = 'control:ctrl|Mux3~4'
        Info: 4: + IC(0.206 ns) + CELL(0.053 ns) = 0.754 ns; Loc. = LCCOMB_X5_Y10_N28; Fanout = 1; REG Node = 'control:ctrl|nextState[2]'
        Info: Total cell delay = 0.347 ns ( 46.02 % )
        Info: Total interconnect delay = 0.407 ns ( 53.98 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "div:DIV|high[26]" (data pin = "reset", clock pin = "clk") is 11.267 ns
    Info: + Longest pin to register delay is 13.658 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'
        Info: 2: + IC(4.484 ns) + CELL(0.545 ns) = 5.893 ns; Loc. = LCCOMB_X10_Y15_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~6'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.928 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~10'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.963 ns; Loc. = LCCOMB_X10_Y15_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~14'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.998 ns; Loc. = LCCOMB_X10_Y15_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~18'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.033 ns; Loc. = LCCOMB_X10_Y15_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~22'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.068 ns; Loc. = LCCOMB_X10_Y15_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~26'
        Info: 8: + IC(0.000 ns) + CELL(0.168 ns) = 6.236 ns; Loc. = LCCOMB_X10_Y15_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~30'
        Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.271 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~34'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.306 ns; Loc. = LCCOMB_X10_Y14_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~38'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.341 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~42'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.376 ns; Loc. = LCCOMB_X10_Y14_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~46'
        Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.411 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~50'
        Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.446 ns; Loc. = LCCOMB_X10_Y14_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~54'
        Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 6.481 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~58'
        Info: 16: + IC(0.000 ns) + CELL(0.124 ns) = 6.605 ns; Loc. = LCCOMB_X10_Y14_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~62'
        Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 6.640 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~66'
        Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 6.675 ns; Loc. = LCCOMB_X10_Y14_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~70'
        Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 6.710 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~74'
        Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 6.745 ns; Loc. = LCCOMB_X10_Y14_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~78'
        Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 6.780 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~82'
        Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 6.815 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~86'
        Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 6.850 ns; Loc. = LCCOMB_X10_Y14_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~90'
        Info: 24: + IC(0.000 ns) + CELL(0.168 ns) = 7.018 ns; Loc. = LCCOMB_X10_Y14_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~94'
        Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 7.053 ns; Loc. = LCCOMB_X10_Y13_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~98'
        Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 7.088 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~102'
        Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 7.123 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~106'
        Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 7.158 ns; Loc. = LCCOMB_X10_Y13_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~110'
        Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 7.193 ns; Loc. = LCCOMB_X10_Y13_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~114'
        Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 7.228 ns; Loc. = LCCOMB_X10_Y13_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~118'
        Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 7.263 ns; Loc. = LCCOMB_X10_Y13_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~122'
        Info: 32: + IC(0.000 ns) + CELL(0.124 ns) = 7.387 ns; Loc. = LCCOMB_X10_Y13_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~126'
        Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 7.422 ns; Loc. = LCCOMB_X10_Y13_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~130'
        Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 7.457 ns; Loc. = LCCOMB_X10_Y13_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~134'
        Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 7.492 ns; Loc. = LCCOMB_X10_Y13_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~138'
        Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 7.527 ns; Loc. = LCCOMB_X10_Y13_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~142'
        Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 7.562 ns; Loc. = LCCOMB_X10_Y13_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~146'
        Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 7.597 ns; Loc. = LCCOMB_X10_Y13_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~150'
        Info: 39: + IC(0.000 ns) + CELL(0.035 ns) = 7.632 ns; Loc. = LCCOMB_X10_Y13_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~154'
        Info: 40: + IC(0.000 ns) + CELL(0.168 ns) = 7.800 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~158'
        Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 7.835 ns; Loc. = LCCOMB_X10_Y12_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~162'
        Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 7.870 ns; Loc. = LCCOMB_X10_Y12_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~166'
        Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 7.905 ns; Loc. = LCCOMB_X10_Y12_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~170'
        Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 7.940 ns; Loc. = LCCOMB_X10_Y12_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~174'
        Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 7.975 ns; Loc. = LCCOMB_X10_Y12_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~178'
        Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 8.010 ns; Loc. = LCCOMB_X10_Y12_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~182'
        Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 8.045 ns; Loc. = LCCOMB_X10_Y12_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~186'
        Info: 48: + IC(0.000 ns) + CELL(0.124 ns) = 8.169 ns; Loc. = LCCOMB_X10_Y12_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~190'
        Info: 49: + IC(0.000 ns) + CELL(0.035 ns) = 8.204 ns; Loc. = LCCOMB_X10_Y12_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~194'
        Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 8.239 ns; Loc. = LCCOMB_X10_Y12_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~198'
        Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 8.274 ns; Loc. = LCCOMB_X10_Y12_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~202'
        Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 8.309 ns; Loc. = LCCOMB_X10_Y12_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~206'
        Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 8.344 ns; Loc. = LCCOMB_X10_Y12_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~210'
        Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 8.379 ns; Loc. = LCCOMB_X10_Y12_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~214'
        Info: 55: + IC(0.000 ns) + CELL(0.035 ns) = 8.414 ns; Loc. = LCCOMB_X10_Y12_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~218'
        Info: 56: + IC(0.000 ns) + CELL(0.168 ns) = 8.582 ns; Loc. = LCCOMB_X10_Y12_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~222'
        Info: 57: + IC(0.000 ns) + CELL(0.035 ns) = 8.617 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~226'
        Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 8.652 ns; Loc. = LCCOMB_X10_Y11_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~230'
        Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 8.687 ns; Loc. = LCCOMB_X10_Y11_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~234'
        Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 8.722 ns; Loc. = LCCOMB_X10_Y11_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~238'
        Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 8.757 ns; Loc. = LCCOMB_X10_Y11_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~242'
        Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 8.792 ns; Loc. = LCCOMB_X10_Y11_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~246'
        Info: 63: + IC(0.000 ns) + CELL(0.035 ns) = 8.827 ns; Loc. = LCCOMB_X10_Y11_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~250'
        Info: 64: + IC(0.000 ns) + CELL(0.124 ns) = 8.951 ns; Loc. = LCCOMB_X10_Y11_N14; Fanout = 1; COMB Node = 'div:DIV|Add2~254'
        Info: 65: + IC(0.000 ns) + CELL(0.125 ns) = 9.076 ns; Loc. = LCCOMB_X10_Y11_N16; Fanout = 161; COMB Node = 'div:DIV|Add2~257'
        Info: 66: + IC(1.395 ns) + CELL(0.516 ns) = 10.987 ns; Loc. = LCCOMB_X11_Y15_N0; Fanout = 2; COMB Node = 'div:DIV|Add5~2'
        Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 11.022 ns; Loc. = LCCOMB_X11_Y15_N2; Fanout = 2; COMB Node = 'div:DIV|Add5~6'
        Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 11.057 ns; Loc. = LCCOMB_X11_Y15_N4; Fanout = 2; COMB Node = 'div:DIV|Add5~10'
        Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 11.092 ns; Loc. = LCCOMB_X11_Y15_N6; Fanout = 2; COMB Node = 'div:DIV|Add5~14'
        Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 11.127 ns; Loc. = LCCOMB_X11_Y15_N8; Fanout = 2; COMB Node = 'div:DIV|Add5~18'
        Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 11.162 ns; Loc. = LCCOMB_X11_Y15_N10; Fanout = 2; COMB Node = 'div:DIV|Add5~22'
        Info: 72: + IC(0.000 ns) + CELL(0.035 ns) = 11.197 ns; Loc. = LCCOMB_X11_Y15_N12; Fanout = 2; COMB Node = 'div:DIV|Add5~26'
        Info: 73: + IC(0.000 ns) + CELL(0.096 ns) = 11.293 ns; Loc. = LCCOMB_X11_Y15_N14; Fanout = 2; COMB Node = 'div:DIV|Add5~30'
        Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 11.328 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 2; COMB Node = 'div:DIV|Add5~34'
        Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 11.363 ns; Loc. = LCCOMB_X11_Y15_N18; Fanout = 2; COMB Node = 'div:DIV|Add5~38'
        Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 11.398 ns; Loc. = LCCOMB_X11_Y15_N20; Fanout = 2; COMB Node = 'div:DIV|Add5~42'
        Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 11.433 ns; Loc. = LCCOMB_X11_Y15_N22; Fanout = 2; COMB Node = 'div:DIV|Add5~46'
        Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 11.468 ns; Loc. = LCCOMB_X11_Y15_N24; Fanout = 2; COMB Node = 'div:DIV|Add5~50'
        Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 11.503 ns; Loc. = LCCOMB_X11_Y15_N26; Fanout = 2; COMB Node = 'div:DIV|Add5~54'
        Info: 80: + IC(0.000 ns) + CELL(0.035 ns) = 11.538 ns; Loc. = LCCOMB_X11_Y15_N28; Fanout = 2; COMB Node = 'div:DIV|Add5~58'
        Info: 81: + IC(0.000 ns) + CELL(0.200 ns) = 11.738 ns; Loc. = LCCOMB_X11_Y15_N30; Fanout = 2; COMB Node = 'div:DIV|Add5~62'
        Info: 82: + IC(0.000 ns) + CELL(0.035 ns) = 11.773 ns; Loc. = LCCOMB_X11_Y14_N0; Fanout = 2; COMB Node = 'div:DIV|Add5~66'
        Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 11.808 ns; Loc. = LCCOMB_X11_Y14_N2; Fanout = 2; COMB Node = 'div:DIV|Add5~70'
        Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 11.843 ns; Loc. = LCCOMB_X11_Y14_N4; Fanout = 2; COMB Node = 'div:DIV|Add5~74'
        Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 11.878 ns; Loc. = LCCOMB_X11_Y14_N6; Fanout = 2; COMB Node = 'div:DIV|Add5~78'
        Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 11.913 ns; Loc. = LCCOMB_X11_Y14_N8; Fanout = 2; COMB Node = 'div:DIV|Add5~82'
        Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 11.948 ns; Loc. = LCCOMB_X11_Y14_N10; Fanout = 2; COMB Node = 'div:DIV|Add5~86'
        Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 11.983 ns; Loc. = LCCOMB_X11_Y14_N12; Fanout = 2; COMB Node = 'div:DIV|Add5~90'
        Info: 89: + IC(0.000 ns) + CELL(0.096 ns) = 12.079 ns; Loc. = LCCOMB_X11_Y14_N14; Fanout = 2; COMB Node = 'div:DIV|Add5~94'
        Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 12.114 ns; Loc. = LCCOMB_X11_Y14_N16; Fanout = 2; COMB Node = 'div:DIV|Add5~98'
        Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 12.149 ns; Loc. = LCCOMB_X11_Y14_N18; Fanout = 2; COMB Node = 'div:DIV|Add5~102'
        Info: 92: + IC(0.000 ns) + CELL(0.125 ns) = 12.274 ns; Loc. = LCCOMB_X11_Y14_N20; Fanout = 1; COMB Node = 'div:DIV|Add5~105'
        Info: 93: + IC(1.001 ns) + CELL(0.228 ns) = 13.503 ns; Loc. = LCCOMB_X10_Y8_N2; Fanout = 1; COMB Node = 'div:DIV|high[26]~feeder'
        Info: 94: + IC(0.000 ns) + CELL(0.155 ns) = 13.658 ns; Loc. = LCFF_X10_Y8_N3; Fanout = 1; REG Node = 'div:DIV|high[26]'
        Info: Total cell delay = 6.778 ns ( 49.63 % )
        Info: Total interconnect delay = 6.880 ns ( 50.37 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1949; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X10_Y8_N3; Fanout = 1; REG Node = 'div:DIV|high[26]'
        Info: Total cell delay = 1.472 ns ( 59.33 % )
        Info: Total interconnect delay = 1.009 ns ( 40.67 % )
Info: tco from clock "clk" to destination pin "mem_adress_in[15]" through register "control:ctrl|iord[1]" is 14.220 ns
    Info: + Longest clock path from clock "clk" to source register is 6.004 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(0.993 ns) + CELL(0.712 ns) = 2.559 ns; Loc. = LCFF_X5_Y11_N25; Fanout = 50; REG Node = 'control:ctrl|state[5]'
        Info: 3: + IC(0.796 ns) + CELL(0.225 ns) = 3.580 ns; Loc. = LCCOMB_X1_Y10_N28; Fanout = 2; COMB Node = 'control:ctrl|WideOr84~1'
        Info: 4: + IC(0.215 ns) + CELL(0.225 ns) = 4.020 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 1; COMB Node = 'control:ctrl|Decoder2~1'
        Info: 5: + IC(0.999 ns) + CELL(0.000 ns) = 5.019 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'control:ctrl|Decoder2~1clkctrl'
        Info: 6: + IC(0.932 ns) + CELL(0.053 ns) = 6.004 ns; Loc. = LCCOMB_X7_Y8_N20; Fanout = 11; REG Node = 'control:ctrl|iord[1]'
        Info: Total cell delay = 2.069 ns ( 34.46 % )
        Info: Total interconnect delay = 3.935 ns ( 65.54 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 8.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y8_N20; Fanout = 11; REG Node = 'control:ctrl|iord[1]'
        Info: 2: + IC(1.479 ns) + CELL(0.053 ns) = 1.532 ns; Loc. = LCCOMB_X15_Y10_N20; Fanout = 23; COMB Node = 'mux32_8x1:mux_iord|out[14]~9'
        Info: 3: + IC(1.798 ns) + CELL(0.378 ns) = 3.708 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 1; COMB Node = 'mux32_8x1:mux_iord|out[15]~17'
        Info: 4: + IC(2.556 ns) + CELL(1.952 ns) = 8.216 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'mem_adress_in[15]'
        Info: Total cell delay = 2.383 ns ( 29.00 % )
        Info: Total interconnect delay = 5.833 ns ( 71.00 % )
Info: th for register "div:DIV|divisor[48]" (data pin = "reset", clock pin = "clk") is -2.553 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1949; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X9_Y16_N25; Fanout = 3; REG Node = 'div:DIV|divisor[48]'
        Info: Total cell delay = 1.472 ns ( 59.31 % )
        Info: Total interconnect delay = 1.010 ns ( 40.69 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'
        Info: 2: + IC(4.112 ns) + CELL(0.053 ns) = 5.029 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 1; COMB Node = 'div:DIV|divisor~14'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.184 ns; Loc. = LCFF_X9_Y16_N25; Fanout = 3; REG Node = 'div:DIV|divisor[48]'
        Info: Total cell delay = 1.072 ns ( 20.68 % )
        Info: Total interconnect delay = 4.112 ns ( 79.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 239 megabytes
    Info: Processing ended: Sat May 18 03:08:45 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


