 
****************************************
Report : qor
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Sat Nov 14 04:39:41 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.31
  Critical Path Slack:           8.62
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          4.16
  Critical Path Slack:           6.50
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              35.00
  Critical Path Length:         10.88
  Critical Path Slack:           0.01
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          2.09
  Critical Path Slack:           8.21
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       4690
  Leaf Cell Count:              26507
  Buf/Inv Cell Count:            2682
  Buf Cell Count:                  20
  Inv Cell Count:                2662
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21156
  Sequential Cell Count:         5351
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52297.020846
  Noncombinational Area: 38639.661911
  Buf/Inv Area:           1862.341955
  Total Buffer Area:            31.33
  Total Inverter Area:        1831.01
  Macro/Black Box Area:      0.000000
  Net Area:                  0.243590
  -----------------------------------
  Cell Area:             90936.682757
  Design Area:           90936.926347


  Design Rules
  -----------------------------------
  Total Number of Nets:         30517
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   19.25
  Logic Optimization:                 22.45
  Mapping Optimization:               37.43
  -----------------------------------------
  Overall Compile Time:              125.30
  Overall Compile Wall Clock Time:   125.65

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
