[04/02 18:43:41      0s] 
[04/02 18:43:41      0s] Cadence Innovus(TM) Implementation System.
[04/02 18:43:41      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/02 18:43:41      0s] 
[04/02 18:43:41      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[04/02 18:43:41      0s] Options:	
[04/02 18:43:41      0s] Date:		Sun Apr  2 18:43:41 2023
[04/02 18:43:41      0s] Host:		caen-vnc-mi11.engin.umich.edu (x86_64 w/Linux 4.18.0-372.9.1.el8.x86_64) (1core*11cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
[04/02 18:43:41      0s] OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)
[04/02 18:43:41      0s] 
[04/02 18:43:41      0s] License:
[04/02 18:43:41      0s] 		[18:43:41.185259] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

[04/02 18:43:41      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/02 18:43:41      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/02 18:44:23     16s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[04/02 18:44:34     20s] @(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[04/02 18:44:34     20s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[04/02 18:44:34     20s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[04/02 18:44:34     20s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[04/02 18:44:34     20s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[04/02 18:44:34     20s] @(#)CDS: CPE v21.14-s062
[04/02 18:44:34     20s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[04/02 18:44:34     20s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[04/02 18:44:34     20s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/02 18:44:34     20s] @(#)CDS: RCDB 11.15.0
[04/02 18:44:34     20s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[04/02 18:44:34     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf.

[04/02 18:44:34     20s] Change the soft stacksize limit to 0.2%RAM (43 mbytes). Set global soft_stack_size_limit to change the value.
[04/02 18:44:40     22s] 
[04/02 18:44:40     22s] **INFO:  MMMC transition support version v31-84 
[04/02 18:44:40     22s] 
[04/02 18:44:40     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/02 18:44:40     22s] <CMD> suppressMessage ENCEXT-2799
[04/02 18:44:40     22s] <CMD> win
[04/02 18:44:44     23s] <CMD> setMultiCpuUsage -acquireLicense 6 -localCpu 6
[04/02 18:44:44     23s] <CMD> set defHierChar /
[04/02 18:44:44     23s] <CMD> get_message -id GLOBAL-100 -suppress
[04/02 18:44:44     23s] <CMD> set locv_inter_clock_use_worst_derate false
[04/02 18:44:44     23s] <CMD> set init_oa_search_lib {}
[04/02 18:44:44     23s] <CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/synth_res/Main_controller.syn.v
[04/02 18:44:44     23s] <CMD> set init_design_netlisttype Verilog
[04/02 18:44:44     23s] <CMD> set init_pwr_net VDD
[04/02 18:44:44     23s] <CMD> set init_top_cell Main_controller
[04/02 18:44:44     23s] <CMD> set init_gnd_net VSS
[04/02 18:44:44     23s] <CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/scripts/apr_view.tcl
[04/02 18:44:44     23s] <CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
[04/02 18:44:44     23s] <CMD> get_message -id GLOBAL-100 -suppress
[04/02 18:44:44     23s] <CMD> get_message -id GLOBAL-100 -suppress
[04/02 18:44:44     23s] <CMD> set timing_case_analysis_for_icg_propagation false
[04/02 18:44:44     23s] <CMD> init_design
[04/02 18:44:45     23s] #% Begin Load MMMC data ... (date=04/02 18:44:44, mem=956.1M)
[04/02 18:44:45     23s] #% End Load MMMC data ... (date=04/02 18:44:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=957.2M, current mem=957.2M)
[04/02 18:44:45     23s] 
[04/02 18:44:45     23s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...
[04/02 18:44:45     23s] 
[04/02 18:44:45     23s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
[04/02 18:44:45     23s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[04/02 18:44:45     23s] so you are unable to create rectilinear partition in a hierarchical flow.
[04/02 18:44:45     23s] Set DBUPerIGU to M2 pitch 400.
[04/02 18:44:45     23s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/02 18:44:45     23s] Type 'man IMPLF-201' for more detail.
[04/02 18:44:45     23s] 
[04/02 18:44:45     23s] viaInitial starts at Sun Apr  2 18:44:45 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[04/02 18:44:45     23s] Type 'man IMPPP-557' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[04/02 18:44:45     23s] Type 'man IMPPP-557' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[04/02 18:44:45     23s] Type 'man IMPPP-557' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[04/02 18:44:45     23s] Type 'man IMPPP-557' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[04/02 18:44:45     23s] Type 'man IMPPP-557' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[04/02 18:44:45     23s] Type 'man IMPPP-557' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[04/02 18:44:45     23s] Type 'man IMPPP-557' for more detail.
[04/02 18:44:45     23s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[04/02 18:44:45     23s] Type 'man IMPPP-557' for more detail.
[04/02 18:44:45     23s] viaInitial ends at Sun Apr  2 18:44:45 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/02 18:44:45     23s] Loading view definition file from /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/scripts/apr_view.tcl
[04/02 18:44:45     23s] Starting library reading in 'Multi-threaded flow' (with '6' threads)
[04/02 18:44:46     24s] Reading worstLibs timing library /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib.
[04/02 18:44:46     24s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
[04/02 18:44:46     24s] Read 527 cells in library typical.
[04/02 18:44:46     24s] Library reading multithread flow ended.
[04/02 18:44:46     24s] Ending "PreSetAnalysisView" (total cpu=0:00:01.5, real=0:00:01.0, peak res=1110.3M, current mem=984.4M)
[04/02 18:44:46     24s] *** End library_loading (cpu=0.02min, real=0.02min, mem=159.0M, fe_cpu=0.41min, fe_real=1.08min, fe_mem=1065.7M) ***
[04/02 18:44:46     24s] #% Begin Load netlist data ... (date=04/02 18:44:46, mem=984.2M)
[04/02 18:44:46     24s] *** Begin netlist parsing (mem=1065.7M) ***
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[04/02 18:44:46     24s] Type 'man IMPVL-159' for more detail.
[04/02 18:44:46     24s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/02 18:44:46     24s] To increase the message display limit, refer to the product command reference manual.
[04/02 18:44:46     24s] Created 527 new cells from 1 timing libraries.
[04/02 18:44:46     24s] Reading netlist ...
[04/02 18:44:46     24s] Backslashed names will retain backslash and a trailing blank character.
[04/02 18:44:46     24s] Reading verilog netlist '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/synth_res/Main_controller.syn.v'
[04/02 18:44:46     24s] 
[04/02 18:44:46     24s] *** Memory Usage v#1 (Current mem = 1065.660M, initial mem = 397.922M) ***
[04/02 18:44:46     24s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1065.7M) ***
[04/02 18:44:46     24s] #% End Load netlist data ... (date=04/02 18:44:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=996.4M, current mem=996.4M)
[04/02 18:44:46     24s] Set top cell to Main_controller.
[04/02 18:44:47     25s] Hooked 527 DB cells to tlib cells.
[04/02 18:44:47     25s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1003.1M, current mem=1003.1M)
[04/02 18:44:47     25s] Starting recursive module instantiation check.
[04/02 18:44:47     25s] No recursion found.
[04/02 18:44:47     25s] Building hierarchical netlist for Cell Main_controller ...
[04/02 18:44:47     25s] *** Netlist is unique.
[04/02 18:44:47     25s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[04/02 18:44:47     25s] ** info: there are 536 modules.
[04/02 18:44:47     25s] ** info: there are 673 stdCell insts.
[04/02 18:44:47     25s] 
[04/02 18:44:47     25s] *** Memory Usage v#1 (Current mem = 1086.074M, initial mem = 397.922M) ***
[04/02 18:44:47     25s] Start create_tracks
[04/02 18:44:48     25s] Extraction setup Started 
[04/02 18:44:48     25s] 
[04/02 18:44:48     25s] Trim Metal Layers:
[04/02 18:44:48     25s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/02 18:44:48     25s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[04/02 18:44:48     25s] __QRC_SADV_USE_LE__ is set 0
[04/02 18:44:48     26s] Metal Layer Id 1 is M1 
[04/02 18:44:48     26s] Metal Layer Id 2 is M2 
[04/02 18:44:48     26s] Metal Layer Id 3 is M3 
[04/02 18:44:48     26s] Metal Layer Id 4 is M4 
[04/02 18:44:48     26s] Metal Layer Id 5 is M5 
[04/02 18:44:48     26s] Metal Layer Id 6 is M6 
[04/02 18:44:48     26s] Metal Layer Id 7 is MQ 
[04/02 18:44:48     26s] Metal Layer Id 8 is LM 
[04/02 18:44:48     26s] Via Layer Id 33 is CA 
[04/02 18:44:48     26s] Via Layer Id 34 is V1 
[04/02 18:44:48     26s] Via Layer Id 35 is V2 
[04/02 18:44:48     26s] Via Layer Id 36 is V3 
[04/02 18:44:48     26s] Via Layer Id 37 is V4 
[04/02 18:44:48     26s] Via Layer Id 38 is V5 
[04/02 18:44:48     26s] Via Layer Id 39 is VL 
[04/02 18:44:48     26s] Via Layer Id 40 is VQ 
[04/02 18:44:48     26s] 
[04/02 18:44:48     26s] Trim Metal Layers:
[04/02 18:44:48     26s] Generating auto layer map file.
[04/02 18:44:48     26s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[04/02 18:44:48     26s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[04/02 18:44:48     26s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[04/02 18:44:48     26s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[04/02 18:44:48     26s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[04/02 18:44:48     26s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[04/02 18:44:48     26s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[04/02 18:44:48     26s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[04/02 18:44:48     26s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[04/02 18:44:48     26s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[04/02 18:44:48     26s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[04/02 18:44:48     26s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[04/02 18:44:48     26s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[04/02 18:44:48     26s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[04/02 18:44:48     26s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[04/02 18:44:48     26s] Metal Layer Id 1 mapped to 9 
[04/02 18:44:48     26s] Via Layer Id 1 mapped to 10 
[04/02 18:44:48     26s] Metal Layer Id 2 mapped to 11 
[04/02 18:44:48     26s] Via Layer Id 2 mapped to 12 
[04/02 18:44:48     26s] Metal Layer Id 3 mapped to 13 
[04/02 18:44:48     26s] Via Layer Id 3 mapped to 14 
[04/02 18:44:48     26s] Metal Layer Id 4 mapped to 15 
[04/02 18:44:48     26s] Via Layer Id 4 mapped to 16 
[04/02 18:44:48     26s] Metal Layer Id 5 mapped to 17 
[04/02 18:44:48     26s] Via Layer Id 5 mapped to 18 
[04/02 18:44:48     26s] Metal Layer Id 6 mapped to 19 
[04/02 18:44:48     26s] Via Layer Id 6 mapped to 20 
[04/02 18:44:48     26s] Metal Layer Id 7 mapped to 21 
[04/02 18:44:48     26s] Via Layer Id 7 mapped to 22 
[04/02 18:44:48     26s] Metal Layer Id 8 mapped to 23 
[04/02 18:44:49     26s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[04/02 18:44:49     26s] eee: Reading patterns meta data.
[04/02 18:44:49     26s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[04/02 18:44:49     26s] Restore PreRoute Pattern Extraction data failed.
[04/02 18:44:49     26s] Importing multi-corner technology file(s) for preRoute extraction...
[04/02 18:44:49     26s] /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:44:49     26s] Metal Layer Id 1 is M1 
[04/02 18:44:49     26s] Metal Layer Id 2 is M2 
[04/02 18:44:49     26s] Metal Layer Id 3 is M3 
[04/02 18:44:49     26s] Metal Layer Id 4 is M4 
[04/02 18:44:49     26s] Metal Layer Id 5 is M5 
[04/02 18:44:49     26s] Metal Layer Id 6 is M6 
[04/02 18:44:49     26s] Metal Layer Id 7 is MQ 
[04/02 18:44:49     26s] Metal Layer Id 8 is LM 
[04/02 18:44:49     26s] Via Layer Id 33 is CA 
[04/02 18:44:49     26s] Via Layer Id 34 is V1 
[04/02 18:44:49     26s] Via Layer Id 35 is V2 
[04/02 18:44:49     26s] Via Layer Id 36 is V3 
[04/02 18:44:49     26s] Via Layer Id 37 is V4 
[04/02 18:44:49     26s] Via Layer Id 38 is V5 
[04/02 18:44:49     26s] Via Layer Id 39 is VL 
[04/02 18:44:49     26s] Via Layer Id 40 is VQ 
[04/02 18:44:49     26s] 
[04/02 18:44:49     26s] Trim Metal Layers:
[04/02 18:44:49     26s] Generating auto layer map file.
[04/02 18:44:49     26s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[04/02 18:44:49     26s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[04/02 18:44:49     26s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[04/02 18:44:49     26s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[04/02 18:44:49     26s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[04/02 18:44:49     26s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[04/02 18:44:49     26s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[04/02 18:44:49     26s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[04/02 18:44:49     26s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[04/02 18:44:49     26s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[04/02 18:44:49     26s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[04/02 18:44:49     26s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[04/02 18:44:49     26s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[04/02 18:44:49     26s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[04/02 18:44:49     26s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[04/02 18:44:49     26s] Metal Layer Id 1 mapped to 9 
[04/02 18:44:49     26s] Via Layer Id 1 mapped to 10 
[04/02 18:44:49     26s] Metal Layer Id 2 mapped to 11 
[04/02 18:44:49     26s] Via Layer Id 2 mapped to 12 
[04/02 18:44:49     26s] Metal Layer Id 3 mapped to 13 
[04/02 18:44:49     26s] Via Layer Id 3 mapped to 14 
[04/02 18:44:49     26s] Metal Layer Id 4 mapped to 15 
[04/02 18:44:49     26s] Via Layer Id 4 mapped to 16 
[04/02 18:44:49     26s] Metal Layer Id 5 mapped to 17 
[04/02 18:44:49     26s] Via Layer Id 5 mapped to 18 
[04/02 18:44:49     26s] Metal Layer Id 6 mapped to 19 
[04/02 18:44:49     26s] Via Layer Id 6 mapped to 20 
[04/02 18:44:49     26s] Metal Layer Id 7 mapped to 21 
[04/02 18:44:49     26s] Via Layer Id 7 mapped to 22 
[04/02 18:44:49     26s] Metal Layer Id 8 mapped to 23 
[04/02 18:44:52     28s] Completed (cpu: 0:00:02.7 real: 0:00:04.0)
[04/02 18:44:52     28s] Set Shrink Factor to 1.00000
[04/02 18:44:52     28s] Summary of Active RC-Corners : 
[04/02 18:44:52     28s]  
[04/02 18:44:52     28s]  Analysis View: setupAnalysis
[04/02 18:44:52     28s]     RC-Corner Name        : rc-typ
[04/02 18:44:52     28s]     RC-Corner Index       : 0
[04/02 18:44:52     28s]     RC-Corner Temperature : 25 Celsius
[04/02 18:44:52     28s]     RC-Corner Cap Table   : ''
[04/02 18:44:52     28s]     RC-Corner PreRoute Res Factor         : 1
[04/02 18:44:52     28s]     RC-Corner PreRoute Cap Factor         : 1
[04/02 18:44:52     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/02 18:44:52     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/02 18:44:52     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/02 18:44:52     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/02 18:44:52     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/02 18:44:52     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/02 18:44:52     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/02 18:44:52     28s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/02 18:44:52     28s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[04/02 18:44:52     28s]  
[04/02 18:44:52     28s]  Analysis View: holdAnalysis
[04/02 18:44:52     28s]     RC-Corner Name        : rc-typ
[04/02 18:44:52     28s]     RC-Corner Index       : 0
[04/02 18:44:52     28s]     RC-Corner Temperature : 25 Celsius
[04/02 18:44:52     28s]     RC-Corner Cap Table   : ''
[04/02 18:44:52     28s]     RC-Corner PreRoute Res Factor         : 1
[04/02 18:44:52     28s]     RC-Corner PreRoute Cap Factor         : 1
[04/02 18:44:52     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/02 18:44:52     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/02 18:44:52     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/02 18:44:52     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/02 18:44:52     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/02 18:44:52     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/02 18:44:52     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/02 18:44:52     28s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/02 18:44:52     28s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[04/02 18:44:52     28s] 
[04/02 18:44:52     28s] Trim Metal Layers:
[04/02 18:44:52     28s] LayerId::1 widthSet size::1
[04/02 18:44:52     28s] LayerId::2 widthSet size::1
[04/02 18:44:52     28s] LayerId::3 widthSet size::1
[04/02 18:44:52     28s] LayerId::4 widthSet size::1
[04/02 18:44:52     28s] LayerId::5 widthSet size::1
[04/02 18:44:52     28s] LayerId::6 widthSet size::1
[04/02 18:44:52     28s] LayerId::7 widthSet size::1
[04/02 18:44:52     28s] LayerId::8 widthSet size::1
[04/02 18:44:52     28s] Updating RC grid for preRoute extraction ...
[04/02 18:44:52     28s] eee: pegSigSF::1.070000
[04/02 18:44:52     28s] Initializing multi-corner resistance tables ...
[04/02 18:44:52     28s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:44:52     28s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:44:52     28s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:44:52     28s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:44:52     28s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:44:52     28s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:44:52     28s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:44:52     28s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:44:52     28s] {RT rc-typ 0 8 8 {7 0} 1}
[04/02 18:44:52     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.666700 newSi=0.000000 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:44:52     28s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[04/02 18:44:52     28s] *Info: initialize multi-corner CTS.
[04/02 18:44:52     28s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1273.0M, current mem=1070.9M)
[04/02 18:44:53     28s] Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/synth_res/Main_controller.syn.sdc' ...
[04/02 18:44:53     28s] Current (total cpu=0:00:28.7, real=0:01:12, peak res=1329.1M, current mem=1329.1M)
[04/02 18:44:53     28s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/synth_res/Main_controller.syn.sdc, Line 8).
[04/02 18:44:53     28s] 
[04/02 18:44:53     28s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/synth_res/Main_controller.syn.sdc, Line 9).
[04/02 18:44:53     28s] 
[04/02 18:44:53     28s] INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/synth_res/Main_controller.syn.sdc completed, with 2 WARNING
[04/02 18:44:53     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1348.1M, current mem=1348.1M)
[04/02 18:44:53     28s] Current (total cpu=0:00:28.8, real=0:01:12, peak res=1348.1M, current mem=1348.1M)
[04/02 18:44:53     28s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:44:53     28s] 
[04/02 18:44:53     28s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/02 18:44:53     28s] Summary for sequential cells identification: 
[04/02 18:44:53     28s]   Identified SBFF number: 112
[04/02 18:44:53     28s]   Identified MBFF number: 0
[04/02 18:44:53     28s]   Identified SB Latch number: 0
[04/02 18:44:53     28s]   Identified MB Latch number: 0
[04/02 18:44:53     28s]   Not identified SBFF number: 8
[04/02 18:44:53     28s]   Not identified MBFF number: 0
[04/02 18:44:53     28s]   Not identified SB Latch number: 0
[04/02 18:44:53     28s]   Not identified MB Latch number: 0
[04/02 18:44:53     28s]   Number of sequential cells which are not FFs: 34
[04/02 18:44:53     28s] Total number of combinational cells: 363
[04/02 18:44:53     28s] Total number of sequential cells: 154
[04/02 18:44:53     28s] Total number of tristate cells: 10
[04/02 18:44:53     28s] Total number of level shifter cells: 0
[04/02 18:44:53     28s] Total number of power gating cells: 0
[04/02 18:44:53     28s] Total number of isolation cells: 0
[04/02 18:44:53     28s] Total number of power switch cells: 0
[04/02 18:44:53     28s] Total number of pulse generator cells: 0
[04/02 18:44:53     28s] Total number of always on buffers: 0
[04/02 18:44:53     28s] Total number of retention cells: 0
[04/02 18:44:53     28s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[04/02 18:44:53     28s] Total number of usable buffers: 16
[04/02 18:44:53     28s] List of unusable buffers:
[04/02 18:44:53     28s] Total number of unusable buffers: 0
[04/02 18:44:53     28s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[04/02 18:44:53     28s] Total number of usable inverters: 19
[04/02 18:44:53     28s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[04/02 18:44:53     28s] Total number of unusable inverters: 3
[04/02 18:44:53     28s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[04/02 18:44:53     28s] Total number of identified usable delay cells: 8
[04/02 18:44:53     28s] List of identified unusable delay cells:
[04/02 18:44:53     28s] Total number of identified unusable delay cells: 0
[04/02 18:44:53     28s] 
[04/02 18:44:53     28s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/02 18:44:53     28s] 
[04/02 18:44:53     28s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:44:53     28s] 
[04/02 18:44:53     28s] TimeStamp Deleting Cell Server End ...
[04/02 18:44:53     28s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1368.9M, current mem=1368.9M)
[04/02 18:44:53     28s] 
[04/02 18:44:53     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:44:53     28s] Summary for sequential cells identification: 
[04/02 18:44:53     28s]   Identified SBFF number: 112
[04/02 18:44:53     28s]   Identified MBFF number: 0
[04/02 18:44:53     28s]   Identified SB Latch number: 0
[04/02 18:44:53     28s]   Identified MB Latch number: 0
[04/02 18:44:53     28s]   Not identified SBFF number: 8
[04/02 18:44:53     28s]   Not identified MBFF number: 0
[04/02 18:44:53     28s]   Not identified SB Latch number: 0
[04/02 18:44:53     28s]   Not identified MB Latch number: 0
[04/02 18:44:53     28s]   Number of sequential cells which are not FFs: 34
[04/02 18:44:53     28s]  Visiting view : setupAnalysis
[04/02 18:44:53     28s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:44:53     28s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:44:53     28s]  Visiting view : holdAnalysis
[04/02 18:44:53     28s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:44:53     28s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:44:53     28s] TLC MultiMap info (StdDelay):
[04/02 18:44:53     28s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:44:53     28s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:44:53     28s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:44:53     28s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:44:53     28s]  Setting StdDelay to: 22.7ps
[04/02 18:44:53     28s] 
[04/02 18:44:53     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:44:53     28s] #% Begin Load MMMC data post ... (date=04/02 18:44:53, mem=1369.6M)
[04/02 18:44:53     29s] #% End Load MMMC data post ... (date=04/02 18:44:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1369.6M, current mem=1369.6M)
[04/02 18:44:53     29s] 
[04/02 18:44:53     29s] *** Summary of all messages that are not suppressed in this session:
[04/02 18:44:53     29s] Severity  ID               Count  Summary                                  
[04/02 18:44:53     29s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/02 18:44:53     29s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[04/02 18:44:53     29s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[04/02 18:44:53     29s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[04/02 18:44:53     29s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[04/02 18:44:53     29s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/02 18:44:53     29s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[04/02 18:44:53     29s] *** Message Summary: 1080 warning(s), 0 error(s)
[04/02 18:44:53     29s] 
[04/02 18:44:57     29s] <CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/CNN_controller_240_180.save.io
[04/02 18:44:57     29s] Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/CNN_controller_240_180.save.io" ...
[04/02 18:44:57     29s] <CMD> floorPlan -noSnapToGrid -s 226 166 7 7 7 7
[04/02 18:44:57     29s] Start create_tracks
[04/02 18:44:57     29s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/02 18:44:57     29s] <CMD> saveDesign db/Main_controller_floor_planned.enc
[04/02 18:44:57     29s] #% Begin save design ... (date=04/02 18:44:57, mem=1413.4M)
[04/02 18:44:57     29s] % Begin Save ccopt configuration ... (date=04/02 18:44:57, mem=1413.5M)
[04/02 18:44:57     29s] % End Save ccopt configuration ... (date=04/02 18:44:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1415.1M, current mem=1415.1M)
[04/02 18:44:57     29s] % Begin Save netlist data ... (date=04/02 18:44:57, mem=1415.2M)
[04/02 18:44:57     29s] Writing Binary DB to db/Main_controller_floor_planned.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:44:57     29s] % End Save netlist data ... (date=04/02 18:44:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1419.7M, current mem=1418.4M)
[04/02 18:44:57     29s] Saving symbol-table file in separate thread ...
[04/02 18:44:57     29s] Saving congestion map file in separate thread ...
[04/02 18:44:57     29s] Saving congestion map file db/Main_controller_floor_planned.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:44:57     29s] % Begin Save AAE data ... (date=04/02 18:44:57, mem=1419.1M)
[04/02 18:44:57     29s] Saving AAE Data ...
[04/02 18:44:57     29s] % End Save AAE data ... (date=04/02 18:44:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1419.1M, current mem=1419.1M)
[04/02 18:44:58     29s] Saving preference file db/Main_controller_floor_planned.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:44:58     29s] Saving mode setting ...
[04/02 18:44:58     29s] Saving global file ...
[04/02 18:44:58     29s] Saving Drc markers ...
[04/02 18:44:58     29s] ... No Drc file written since there is no markers found.
[04/02 18:44:58     29s] % Begin Save routing data ... (date=04/02 18:44:58, mem=1423.6M)
[04/02 18:44:58     29s] Saving route file ...
[04/02 18:44:59     29s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1556.1M) ***
[04/02 18:44:59     29s] % End Save routing data ... (date=04/02 18:44:59, total cpu=0:00:00.0, real=0:00:01.0, peak res=1423.8M, current mem=1423.8M)
[04/02 18:44:59     29s] Saving special route data file in separate thread ...
[04/02 18:44:59     29s] Saving PG Conn data in separate thread ...
[04/02 18:44:59     29s] Saving placement file in separate thread ...
[04/02 18:44:59     29s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:44:59     29s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:44:59     29s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1571.1M) ***
[04/02 18:44:59     29s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:44:59     29s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:44:59     29s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:45:00     29s] Saving property file db/Main_controller_floor_planned.enc.dat.tmp/Main_controller.prop
[04/02 18:45:00     29s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1571.1M) ***
[04/02 18:45:00     29s] Saving preRoute extracted patterns in file 'db/Main_controller_floor_planned.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:45:01     30s] Saving preRoute extraction data in directory 'db/Main_controller_floor_planned.enc.dat.tmp/extraction/' ...
[04/02 18:45:01     30s] Checksum of RCGrid density data::96
[04/02 18:45:01     30s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:45:01     30s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:45:01     30s] % Begin Save power constraints data ... (date=04/02 18:45:01, mem=1425.9M)
[04/02 18:45:01     30s] % End Save power constraints data ... (date=04/02 18:45:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1426.2M, current mem=1426.2M)
[04/02 18:45:02     30s] Generated self-contained design Main_controller_floor_planned.enc.dat.tmp
[04/02 18:45:02     30s] #% End save design ... (date=04/02 18:45:02, total cpu=0:00:01.0, real=0:00:05.0, peak res=1454.4M, current mem=1428.8M)
[04/02 18:45:02     30s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:45:02     30s] 
[04/02 18:45:02     30s] <CMD> saveDesign db/Main_controller_insts_placed.enc
[04/02 18:45:02     30s] #% Begin save design ... (date=04/02 18:45:02, mem=1428.8M)
[04/02 18:45:02     30s] % Begin Save ccopt configuration ... (date=04/02 18:45:02, mem=1428.8M)
[04/02 18:45:03     30s] % End Save ccopt configuration ... (date=04/02 18:45:02, total cpu=0:00:00.0, real=0:00:01.0, peak res=1428.8M, current mem=1428.8M)
[04/02 18:45:03     30s] % Begin Save netlist data ... (date=04/02 18:45:03, mem=1428.8M)
[04/02 18:45:03     30s] Writing Binary DB to db/Main_controller_insts_placed.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:45:03     30s] % End Save netlist data ... (date=04/02 18:45:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1428.8M, current mem=1428.8M)
[04/02 18:45:03     30s] Saving symbol-table file in separate thread ...
[04/02 18:45:03     30s] Saving congestion map file in separate thread ...
[04/02 18:45:03     30s] Saving congestion map file db/Main_controller_insts_placed.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:45:03     30s] % Begin Save AAE data ... (date=04/02 18:45:03, mem=1429.0M)
[04/02 18:45:03     30s] Saving AAE Data ...
[04/02 18:45:03     30s] % End Save AAE data ... (date=04/02 18:45:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1429.0M, current mem=1429.0M)
[04/02 18:45:03     30s] Saving preference file db/Main_controller_insts_placed.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:45:04     30s] Saving mode setting ...
[04/02 18:45:04     30s] Saving global file ...
[04/02 18:45:04     30s] Saving Drc markers ...
[04/02 18:45:04     30s] ... No Drc file written since there is no markers found.
[04/02 18:45:04     30s] % Begin Save routing data ... (date=04/02 18:45:04, mem=1429.1M)
[04/02 18:45:04     30s] Saving route file ...
[04/02 18:45:05     30s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1594.0M) ***
[04/02 18:45:05     30s] % End Save routing data ... (date=04/02 18:45:05, total cpu=0:00:00.0, real=0:00:01.0, peak res=1429.1M, current mem=1429.1M)
[04/02 18:45:05     30s] Saving special route data file in separate thread ...
[04/02 18:45:05     30s] Saving PG Conn data in separate thread ...
[04/02 18:45:05     30s] Saving placement file in separate thread ...
[04/02 18:45:05     30s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:45:05     30s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:45:05     30s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:45:05     30s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:45:05     30s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1608.0M) ***
[04/02 18:45:05     30s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:45:05     30s] Saving property file db/Main_controller_insts_placed.enc.dat.tmp/Main_controller.prop
[04/02 18:45:05     30s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1608.0M) ***
[04/02 18:45:05     30s] Saving preRoute extracted patterns in file 'db/Main_controller_insts_placed.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:45:06     31s] Saving preRoute extraction data in directory 'db/Main_controller_insts_placed.enc.dat.tmp/extraction/' ...
[04/02 18:45:06     31s] Checksum of RCGrid density data::96
[04/02 18:45:06     31s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:45:06     31s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:45:06     31s] % Begin Save power constraints data ... (date=04/02 18:45:06, mem=1429.8M)
[04/02 18:45:06     31s] % End Save power constraints data ... (date=04/02 18:45:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1429.8M, current mem=1429.8M)
[04/02 18:45:06     31s] Generated self-contained design Main_controller_insts_placed.enc.dat.tmp
[04/02 18:45:07     31s] #% End save design ... (date=04/02 18:45:07, total cpu=0:00:00.8, real=0:00:05.0, peak res=1459.9M, current mem=1430.1M)
[04/02 18:45:07     31s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:45:07     31s] 
[04/02 18:45:09     31s] <CMD> zoomBox -23.96600 -20.63800 137.36200 123.78500
[04/02 18:45:09     31s] <CMD> zoomBox -134.83300 -145.54000 228.76200 179.95500
[04/02 18:45:15     32s] <CMD> loadIoFile CNN_controller_240_180.save.io
[04/02 18:45:15     32s] Reading IO assignment file "CNN_controller_240_180.save.io" ...
[04/02 18:45:16     32s] <CMD> zoomBox -154.83800 -164.96400 272.92100 217.97200
[04/02 18:45:17     32s] <CMD> zoomBox -192.35500 -212.45900 399.69900 317.55600
[04/02 18:45:17     32s] <CMD> zoomBox -144.10200 -176.61400 359.14400 273.89900
[04/02 18:45:21     33s] <CMD> clearGlobalNets
[04/02 18:45:21     33s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[04/02 18:45:21     33s] 673 new gnd-pin connections were made to global net 'VSS'.
[04/02 18:45:21     33s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[04/02 18:45:21     33s] 673 new pwr-pin connections were made to global net 'VDD'.
[04/02 18:45:21     33s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[04/02 18:45:21     33s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[04/02 18:45:21     33s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M3 bottom M3 left M2 right M2} -rectangle 1
[04/02 18:45:21     33s] 
[04/02 18:45:21     33s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1607.2M)
[04/02 18:45:21     33s] Ring generation is complete.
[04/02 18:45:21     33s] vias are now being generated.
[04/02 18:45:21     33s] addRing created 8 wires.
[04/02 18:45:21     33s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/02 18:45:21     33s] +--------+----------------+----------------+
[04/02 18:45:21     33s] |  Layer |     Created    |     Deleted    |
[04/02 18:45:21     33s] +--------+----------------+----------------+
[04/02 18:45:21     33s] |   M2   |        4       |       NA       |
[04/02 18:45:21     33s] |   V2   |        8       |        0       |
[04/02 18:45:21     33s] |   M3   |        4       |       NA       |
[04/02 18:45:21     33s] +--------+----------------+----------------+
[04/02 18:45:21     33s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M3 bottom M3 left M4 right M4} -rectangle 1
[04/02 18:45:21     33s] 
[04/02 18:45:21     33s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1607.2M)
[04/02 18:45:21     33s] Ring generation is complete.
[04/02 18:45:21     33s] vias are now being generated.
[04/02 18:45:21     33s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 4.00) (6.00, 175.80).
[04/02 18:45:21     33s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (234.00, 4.00) (236.00, 175.80).
[04/02 18:45:21     33s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 1.00) (3.00, 178.80).
[04/02 18:45:21     33s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (237.00, 1.00) (239.00, 178.80).
[04/02 18:45:21     33s] addRing created 4 wires.
[04/02 18:45:21     33s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/02 18:45:21     33s] +--------+----------------+----------------+
[04/02 18:45:21     33s] |  Layer |     Created    |     Deleted    |
[04/02 18:45:21     33s] +--------+----------------+----------------+
[04/02 18:45:21     33s] |   V3   |        8       |        0       |
[04/02 18:45:21     33s] |   M4   |        4       |       NA       |
[04/02 18:45:21     33s] +--------+----------------+----------------+
[04/02 18:45:21     33s] <CMD> saveDesign db/Main_controller_pad_power_defined.enc
[04/02 18:45:21     33s] #% Begin save design ... (date=04/02 18:45:21, mem=1434.8M)
[04/02 18:45:21     33s] % Begin Save ccopt configuration ... (date=04/02 18:45:21, mem=1434.8M)
[04/02 18:45:21     33s] % End Save ccopt configuration ... (date=04/02 18:45:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1434.8M, current mem=1434.8M)
[04/02 18:45:21     33s] % Begin Save netlist data ... (date=04/02 18:45:21, mem=1434.8M)
[04/02 18:45:21     33s] Writing Binary DB to db/Main_controller_pad_power_defined.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:45:21     33s] % End Save netlist data ... (date=04/02 18:45:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1434.8M, current mem=1434.8M)
[04/02 18:45:21     33s] Saving symbol-table file in separate thread ...
[04/02 18:45:21     33s] Saving congestion map file in separate thread ...
[04/02 18:45:21     33s] Saving congestion map file db/Main_controller_pad_power_defined.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:45:21     33s] % Begin Save AAE data ... (date=04/02 18:45:21, mem=1435.2M)
[04/02 18:45:21     33s] Saving AAE Data ...
[04/02 18:45:21     33s] % End Save AAE data ... (date=04/02 18:45:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1435.2M, current mem=1435.2M)
[04/02 18:45:24     33s] Saving preference file db/Main_controller_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:45:24     33s] Saving mode setting ...
[04/02 18:45:24     33s] Saving global file ...
[04/02 18:45:24     33s] Saving Drc markers ...
[04/02 18:45:24     33s] ... No Drc file written since there is no markers found.
[04/02 18:45:24     33s] % Begin Save routing data ... (date=04/02 18:45:24, mem=1435.3M)
[04/02 18:45:24     33s] Saving route file ...
[04/02 18:45:25     33s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1601.8M) ***
[04/02 18:45:25     33s] % End Save routing data ... (date=04/02 18:45:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=1435.4M, current mem=1435.4M)
[04/02 18:45:25     33s] Saving special route data file in separate thread ...
[04/02 18:45:25     33s] Saving PG file in separate thread ...
[04/02 18:45:25     33s] Saving placement file in separate thread ...
[04/02 18:45:25     33s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:45:25     33s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:45:25     33s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:45:25     33s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1615.8M) ***
[04/02 18:45:25     33s] Saving PG file db/Main_controller_pad_power_defined.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:45:25 2023)
[04/02 18:45:25     33s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1615.8M) ***
[04/02 18:45:25     33s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:45:25     33s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:45:26     33s] Saving property file db/Main_controller_pad_power_defined.enc.dat.tmp/Main_controller.prop
[04/02 18:45:26     33s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1615.8M) ***
[04/02 18:45:26     33s] Saving preRoute extracted patterns in file 'db/Main_controller_pad_power_defined.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:45:26     33s] Saving preRoute extraction data in directory 'db/Main_controller_pad_power_defined.enc.dat.tmp/extraction/' ...
[04/02 18:45:26     33s] Checksum of RCGrid density data::96
[04/02 18:45:26     33s] TAT_INFO: ::db::saveSymbolTable REAL = 3 : CPU = 0 : MEM = 0.
[04/02 18:45:26     33s] TAT_INFO: ::saveCongMap REAL = 3 : CPU = 0 : MEM = 0.
[04/02 18:45:26     33s] % Begin Save power constraints data ... (date=04/02 18:45:26, mem=1436.2M)
[04/02 18:45:26     33s] % End Save power constraints data ... (date=04/02 18:45:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1436.2M, current mem=1436.2M)
[04/02 18:45:27     33s] Generated self-contained design Main_controller_pad_power_defined.enc.dat.tmp
[04/02 18:45:27     33s] #% End save design ... (date=04/02 18:45:27, total cpu=0:00:00.8, real=0:00:06.0, peak res=1466.1M, current mem=1436.4M)
[04/02 18:45:27     33s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:45:27     33s] 
[04/02 18:45:27     33s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[04/02 18:45:27     33s] #% Begin sroute (date=04/02 18:45:27, mem=1436.4M)
[04/02 18:45:27     33s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[04/02 18:45:27     33s] *** Begin SPECIAL ROUTE on Sun Apr  2 18:45:27 2023 ***
[04/02 18:45:27     33s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller
[04/02 18:45:27     33s] SPECIAL ROUTE ran on machine: caen-vnc-mi11.engin.umich.edu (Linux 4.18.0-372.9.1.el8.x86_64 Xeon 2.39Ghz)
[04/02 18:45:27     33s] 
[04/02 18:45:27     33s] Begin option processing ...
[04/02 18:45:27     33s] srouteConnectPowerBump set to false
[04/02 18:45:27     33s] routeSelectNet set to "VSS VDD"
[04/02 18:45:27     33s] routeSpecial set to true
[04/02 18:45:27     33s] srouteBottomLayerLimit set to 1
[04/02 18:45:27     33s] srouteConnectBlockPin set to false
[04/02 18:45:27     33s] srouteConnectConverterPin set to false
[04/02 18:45:27     33s] srouteConnectPadPin set to false
[04/02 18:45:27     33s] srouteConnectStripe set to false
[04/02 18:45:27     33s] srouteCrossoverViaTopLayer set to 1
[04/02 18:45:27     33s] srouteFollowCorePinEnd set to 3
[04/02 18:45:27     33s] srouteFollowPadPin set to false
[04/02 18:45:27     33s] sroutePadPinAllPorts set to true
[04/02 18:45:27     33s] sroutePreserveExistingRoutes set to true
[04/02 18:45:27     33s] srouteRoutePowerBarPortOnBothDir set to true
[04/02 18:45:27     33s] srouteStraightConnections set to "straightWithChanges"
[04/02 18:45:27     33s] srouteTopLayerLimit set to 1
[04/02 18:45:27     33s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3076.00 megs.
[04/02 18:45:27     33s] 
[04/02 18:45:27     33s] Reading DB technology information...
[04/02 18:45:27     34s] Finished reading DB technology information.
[04/02 18:45:27     34s] Reading floorplan and netlist information...
[04/02 18:45:27     34s] Finished reading floorplan and netlist information.
[04/02 18:45:27     34s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[04/02 18:45:27     34s] Read in 16 layers, 8 routing layers, 0 overlap layer
[04/02 18:45:27     34s] Read in 535 macros, 105 used
[04/02 18:45:27     34s] Read in 104 components
[04/02 18:45:27     34s]   104 core components: 104 unplaced, 0 placed, 0 fixed
[04/02 18:45:27     34s] Read in 55 physical pins
[04/02 18:45:27     34s]   55 physical pins: 0 unplaced, 55 placed, 0 fixed
[04/02 18:45:27     34s] Read in 55 nets
[04/02 18:45:27     34s] Read in 2 special nets, 2 routed
[04/02 18:45:27     34s] Read in 263 terminals
[04/02 18:45:27     34s] 2 nets selected.
[04/02 18:45:27     34s] 
[04/02 18:45:27     34s] Begin power routing ...
[04/02 18:45:27     34s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[04/02 18:45:27     34s] CPU time for VDD FollowPin 0 seconds
[04/02 18:45:27     34s] CPU time for VSS FollowPin 0 seconds
[04/02 18:45:27     34s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 175.800) on layer M2 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[04/02 18:45:27     34s]   Number of Core ports routed: 0  open: 94
[04/02 18:45:27     34s]   Number of Followpin connections: 47
[04/02 18:45:27     34s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3078.00 megs.
[04/02 18:45:27     34s] 
[04/02 18:45:27     34s] 
[04/02 18:45:27     34s] 
[04/02 18:45:27     34s]  Begin updating DB with routing results ...
[04/02 18:45:27     34s]  Updating DB with 55 io pins ...
[04/02 18:45:27     34s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/02 18:45:27     34s] Pin and blockage extraction finished
[04/02 18:45:27     34s] 
[04/02 18:45:27     34s] sroute created 47 wires.
[04/02 18:45:27     34s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/02 18:45:27     34s] +--------+----------------+----------------+
[04/02 18:45:27     34s] |  Layer |     Created    |     Deleted    |
[04/02 18:45:27     34s] +--------+----------------+----------------+
[04/02 18:45:27     34s] |   M1   |       47       |       NA       |
[04/02 18:45:27     34s] +--------+----------------+----------------+
[04/02 18:45:27     34s] #% End sroute (date=04/02 18:45:27, total cpu=0:00:00.3, real=0:00:00.0, peak res=1448.8M, current mem=1448.8M)
[04/02 18:45:27     34s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[04/02 18:45:27     34s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[04/02 18:45:27     34s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M4 -width 2 -spacing 2 -set_to_set_distance 30 -start 22 -stop 218
[04/02 18:45:27     34s] #% Begin addStripe (date=04/02 18:45:27, mem=1448.8M)
[04/02 18:45:27     34s] 
[04/02 18:45:27     34s] Initialize fgc environment(mem: 1608.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:27     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:27     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:27     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:27     34s] Starting stripe generation ...
[04/02 18:45:27     34s] Non-Default Mode Option Settings :
[04/02 18:45:27     34s]   NONE
[04/02 18:45:27     34s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[04/02 18:45:27     34s] Type 'man IMPPP-4055' for more detail.
[04/02 18:45:27     34s] Stripe generation is complete.
[04/02 18:45:27     34s] vias are now being generated.
[04/02 18:45:27     34s] addStripe created 14 wires.
[04/02 18:45:27     34s] ViaGen created 1015 vias, deleted 0 via to avoid violation.
[04/02 18:45:27     34s] +--------+----------------+----------------+
[04/02 18:45:27     34s] |  Layer |     Created    |     Deleted    |
[04/02 18:45:27     34s] +--------+----------------+----------------+
[04/02 18:45:27     34s] |   V1   |       329      |        0       |
[04/02 18:45:27     34s] |   V2   |       329      |        0       |
[04/02 18:45:27     34s] |   V3   |       357      |        0       |
[04/02 18:45:27     34s] |   M4   |       14       |       NA       |
[04/02 18:45:27     34s] +--------+----------------+----------------+
[04/02 18:45:28     34s] #% End addStripe (date=04/02 18:45:27, total cpu=0:00:00.1, real=0:00:01.0, peak res=1450.0M, current mem=1450.0M)
[04/02 18:45:28     34s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[04/02 18:45:28     34s] <CMD> setAddStripeMode -stacked_via_top_layer M2 -max_via_size {blockPin 100% 100% 100%}
[04/02 18:45:28     34s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M1 -width 0.56 -spacing 3.04 -set_to_set_distance 7.2 -start 6.72 -stop 158
[04/02 18:45:28     34s] #% Begin addStripe (date=04/02 18:45:28, mem=1450.0M)
[04/02 18:45:28     34s] 
[04/02 18:45:28     34s] Initialize fgc environment(mem: 1608.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Starting stripe generation ...
[04/02 18:45:28     34s] Non-Default Mode Option Settings :
[04/02 18:45:28     34s]   NONE
[04/02 18:45:28     34s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[04/02 18:45:28     34s] Type 'man IMPPP-4055' for more detail.
[04/02 18:45:28     34s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1608.1M)
[04/02 18:45:28     34s] Stripe generation is complete.
[04/02 18:45:28     34s] vias are now being generated.
[04/02 18:45:28     34s] addStripe created 42 wires.
[04/02 18:45:28     34s] ViaGen created 84 vias, deleted 0 via to avoid violation.
[04/02 18:45:28     34s] +--------+----------------+----------------+
[04/02 18:45:28     34s] |  Layer |     Created    |     Deleted    |
[04/02 18:45:28     34s] +--------+----------------+----------------+
[04/02 18:45:28     34s] |   M1   |       42       |       NA       |
[04/02 18:45:28     34s] |   V1   |       84       |        0       |
[04/02 18:45:28     34s] +--------+----------------+----------------+
[04/02 18:45:28     34s] #% End addStripe (date=04/02 18:45:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1450.1M, current mem=1450.1M)
[04/02 18:45:28     34s] <CMD> saveDesign db/Main_controller_power_grid.enc
[04/02 18:45:28     34s] #% Begin save design ... (date=04/02 18:45:28, mem=1450.1M)
[04/02 18:45:28     34s] % Begin Save ccopt configuration ... (date=04/02 18:45:28, mem=1450.1M)
[04/02 18:45:28     34s] % End Save ccopt configuration ... (date=04/02 18:45:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1450.3M, current mem=1450.3M)
[04/02 18:45:28     34s] % Begin Save netlist data ... (date=04/02 18:45:28, mem=1450.3M)
[04/02 18:45:28     34s] Writing Binary DB to db/Main_controller_power_grid.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:45:28     34s] % End Save netlist data ... (date=04/02 18:45:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1450.3M, current mem=1450.3M)
[04/02 18:45:28     34s] Saving symbol-table file in separate thread ...
[04/02 18:45:28     34s] Saving congestion map file in separate thread ...
[04/02 18:45:28     34s] % Begin Save AAE data ... (date=04/02 18:45:28, mem=1450.4M)
[04/02 18:45:28     34s] Saving AAE Data ...
[04/02 18:45:28     34s] Saving congestion map file db/Main_controller_power_grid.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:45:28     34s] % End Save AAE data ... (date=04/02 18:45:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1450.4M, current mem=1450.4M)
[04/02 18:45:29     34s] Saving preference file db/Main_controller_power_grid.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:45:29     34s] Saving mode setting ...
[04/02 18:45:29     34s] Saving global file ...
[04/02 18:45:30     34s] Saving Drc markers ...
[04/02 18:45:30     34s] ... 94 markers are saved ...
[04/02 18:45:30     34s] ... 0 geometry drc markers are saved ...
[04/02 18:45:30     34s] ... 0 antenna drc markers are saved ...
[04/02 18:45:30     34s] % Begin Save routing data ... (date=04/02 18:45:30, mem=1450.5M)
[04/02 18:45:30     34s] Saving route file ...
[04/02 18:45:30     34s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1609.6M) ***
[04/02 18:45:30     34s] % End Save routing data ... (date=04/02 18:45:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1450.5M, current mem=1450.5M)
[04/02 18:45:30     34s] Saving special route data file in separate thread ...
[04/02 18:45:30     34s] Saving PG file in separate thread ...
[04/02 18:45:30     34s] Saving placement file in separate thread ...
[04/02 18:45:30     34s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:45:30     34s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:45:30     34s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:45:30     34s] Saving PG file db/Main_controller_power_grid.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:45:30 2023)
[04/02 18:45:30     34s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1624.6M) ***
[04/02 18:45:31     34s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1624.6M) ***
[04/02 18:45:31     34s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:45:31     34s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:45:31     34s] Saving property file db/Main_controller_power_grid.enc.dat.tmp/Main_controller.prop
[04/02 18:45:31     34s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1624.6M) ***
[04/02 18:45:31     34s] Saving preRoute extracted patterns in file 'db/Main_controller_power_grid.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:45:31     34s] Saving preRoute extraction data in directory 'db/Main_controller_power_grid.enc.dat.tmp/extraction/' ...
[04/02 18:45:31     34s] Checksum of RCGrid density data::96
[04/02 18:45:31     35s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:45:31     35s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:45:31     35s] % Begin Save power constraints data ... (date=04/02 18:45:31, mem=1450.7M)
[04/02 18:45:31     35s] % End Save power constraints data ... (date=04/02 18:45:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1450.7M, current mem=1450.7M)
[04/02 18:45:32     35s] Generated self-contained design Main_controller_power_grid.enc.dat.tmp
[04/02 18:45:32     35s] #% End save design ... (date=04/02 18:45:32, total cpu=0:00:00.8, real=0:00:04.0, peak res=1480.9M, current mem=1451.1M)
[04/02 18:45:32     35s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:45:32     35s] 
[04/02 18:45:32     35s] <CMD> setDesignMode -process 130
[04/02 18:45:32     35s] ##  Process: 130           (User Set)               
[04/02 18:45:32     35s] ##     Node: (not set)                           
[04/02 18:45:32     35s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/02 18:45:32     35s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[04/02 18:45:32     35s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/02 18:45:32     35s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/02 18:45:32     35s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[04/02 18:45:32     35s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[04/02 18:45:32     35s] <CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
[04/02 18:45:32     35s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[04/02 18:45:32     35s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/02 18:45:32     35s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/02 18:45:32     35s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[04/02 18:45:32     35s] <CMD> setPlaceMode -timingDriven true -maxDensity 0.8 -uniformDensity true
[04/02 18:45:32     35s] <CMD> timeDesign -prePlace
[04/02 18:45:32     35s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:35.3/0:01:46.8 (0.3), mem = 1614.7M
[04/02 18:45:33     35s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/02 18:45:33     35s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/02 18:45:33     35s] Multithreaded Timing Analysis is initialized with 6 threads
[04/02 18:45:33     35s] 
[04/02 18:45:33     35s] Set Using Default Delay Limit as 101.
[04/02 18:45:33     35s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/02 18:45:33     35s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[04/02 18:45:33     35s] Set Default Net Delay as 0 ps.
[04/02 18:45:33     35s] Set Default Net Load as 0 pF. 
[04/02 18:45:33     35s] Set Default Input Pin Transition as 1 ps.
[04/02 18:45:33     35s] Effort level <high> specified for reg2reg path_group
[04/02 18:45:33     35s] All LLGs are deleted
[04/02 18:45:33     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:33     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:33     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1842.6M, EPOCH TIME: 1680475533.741625
[04/02 18:45:33     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1842.6M, EPOCH TIME: 1680475533.742116
[04/02 18:45:33     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1842.6M, EPOCH TIME: 1680475533.742483
[04/02 18:45:33     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:33     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:33     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1938.6M, EPOCH TIME: 1680475533.745487
[04/02 18:45:33     35s] Max number of tech site patterns supported in site array is 256.
[04/02 18:45:33     35s] Core basic site is IBM13SITE
[04/02 18:45:33     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1938.6M, EPOCH TIME: 1680475533.758588
[04/02 18:45:33     36s] After signature check, allow fast init is false, keep pre-filter is false.
[04/02 18:45:33     36s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/02 18:45:33     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.005, MEM:1970.6M, EPOCH TIME: 1680475533.763319
[04/02 18:45:33     36s] Use non-trimmed site array because memory saving is not enough.
[04/02 18:45:33     36s] SiteArray: non-trimmed site array dimensions = 46 x 565
[04/02 18:45:33     36s] SiteArray: use 180,224 bytes
[04/02 18:45:33     36s] SiteArray: current memory after site array memory allocation 1970.7M
[04/02 18:45:33     36s] SiteArray: FP blocked sites are writable
[04/02 18:45:33     36s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1938.7M, EPOCH TIME: 1680475533.767247
[04/02 18:45:33     36s] Process 1090 wires and vias for routing blockage analysis
[04/02 18:45:33     36s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.007, REAL:0.005, MEM:1970.7M, EPOCH TIME: 1680475533.772041
[04/02 18:45:33     36s] SiteArray: number of non floorplan blocked sites for llg default is 25990
[04/02 18:45:33     36s] Atter site array init, number of instance map data is 0.
[04/02 18:45:33     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.032, REAL:0.028, MEM:1970.7M, EPOCH TIME: 1680475533.773411
[04/02 18:45:33     36s] 
[04/02 18:45:33     36s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:33     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.032, MEM:1874.7M, EPOCH TIME: 1680475533.774492
[04/02 18:45:33     36s] All LLGs are deleted
[04/02 18:45:33     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:33     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:33     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1874.7M, EPOCH TIME: 1680475533.775676
[04/02 18:45:33     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1874.7M, EPOCH TIME: 1680475533.775926
[04/02 18:45:33     36s] Starting delay calculation for Setup views
[04/02 18:45:33     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/02 18:45:34     36s] AAE DB initialization (MEM=1874.72 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/02 18:45:34     36s] #################################################################################
[04/02 18:45:34     36s] # Design Stage: PreRoute
[04/02 18:45:34     36s] # Design Name: Main_controller
[04/02 18:45:34     36s] # Design Mode: 130nm
[04/02 18:45:34     36s] # Analysis Mode: MMMC Non-OCV 
[04/02 18:45:34     36s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:45:34     36s] # Signoff Settings: SI Off 
[04/02 18:45:34     36s] #################################################################################
[04/02 18:45:34     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 1874.7M, InitMEM = 1874.7M)
[04/02 18:45:34     36s] Calculate delays in Single mode...
[04/02 18:45:34     36s] Start delay calculation (fullDC) (6 T). (MEM=1874.72)
[04/02 18:45:34     36s] siFlow : Timing analysis mode is single, using late cdB files
[04/02 18:45:34     36s] Start AAE Lib Loading. (MEM=1886.24)
[04/02 18:45:34     36s] End AAE Lib Loading. (MEM=1924.39 CPU=0:00:00.0 Real=0:00:00.0)
[04/02 18:45:34     36s] End AAE Lib Interpolated Model. (MEM=1924.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:45:34     37s] Total number of fetched objects 675
[04/02 18:45:34     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:45:34     37s] End delay calculation. (MEM=2324.42 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:45:35     37s] End delay calculation (fullDC). (MEM=2324.42 CPU=0:00:00.6 REAL=0:00:01.0)
[04/02 18:45:35     37s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2324.4M) ***
[04/02 18:45:35     37s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:00:37.5 mem=2276.4M)
[04/02 18:45:35     37s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.357  |  0.366  |  0.357  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:45:35     37s] All LLGs are deleted
[04/02 18:45:35     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2103.4M, EPOCH TIME: 1680475535.521092
[04/02 18:45:35     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2103.4M, EPOCH TIME: 1680475535.521418
[04/02 18:45:35     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2103.4M, EPOCH TIME: 1680475535.521674
[04/02 18:45:35     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2199.4M, EPOCH TIME: 1680475535.528954
[04/02 18:45:35     37s] Max number of tech site patterns supported in site array is 256.
[04/02 18:45:35     37s] Core basic site is IBM13SITE
[04/02 18:45:35     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2199.4M, EPOCH TIME: 1680475535.541205
[04/02 18:45:35     37s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:45:35     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:45:35     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.032, MEM:2223.4M, EPOCH TIME: 1680475535.573083
[04/02 18:45:35     37s] Fast DP-INIT is on for default
[04/02 18:45:35     37s] Atter site array init, number of instance map data is 0.
[04/02 18:45:35     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.046, MEM:2223.4M, EPOCH TIME: 1680475535.574966
[04/02 18:45:35     37s] 
[04/02 18:45:35     37s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:35     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.055, MEM:2127.4M, EPOCH TIME: 1680475535.576185
[04/02 18:45:35     37s] All LLGs are deleted
[04/02 18:45:35     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2127.4M, EPOCH TIME: 1680475535.577341
[04/02 18:45:35     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2127.4M, EPOCH TIME: 1680475535.577590
[04/02 18:45:35     37s] Density: 24.186%
------------------------------------------------------------------
All LLGs are deleted
[04/02 18:45:35     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2127.4M, EPOCH TIME: 1680475535.584127
[04/02 18:45:35     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2127.4M, EPOCH TIME: 1680475535.584488
[04/02 18:45:35     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2127.4M, EPOCH TIME: 1680475535.584735
[04/02 18:45:35     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2191.4M, EPOCH TIME: 1680475535.587123
[04/02 18:45:35     37s] Max number of tech site patterns supported in site array is 256.
[04/02 18:45:35     37s] Core basic site is IBM13SITE
[04/02 18:45:35     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2191.4M, EPOCH TIME: 1680475535.599004
[04/02 18:45:35     37s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:45:35     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:45:35     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.004, MEM:2223.4M, EPOCH TIME: 1680475535.603420
[04/02 18:45:35     37s] Fast DP-INIT is on for default
[04/02 18:45:35     37s] Atter site array init, number of instance map data is 0.
[04/02 18:45:35     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:2223.4M, EPOCH TIME: 1680475535.604861
[04/02 18:45:35     37s] 
[04/02 18:45:35     37s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:35     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.021, MEM:2127.4M, EPOCH TIME: 1680475535.606000
[04/02 18:45:35     37s] All LLGs are deleted
[04/02 18:45:35     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2127.4M, EPOCH TIME: 1680475535.607006
[04/02 18:45:35     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2127.4M, EPOCH TIME: 1680475535.607244
[04/02 18:45:35     37s] Set Using Default Delay Limit as 1000.
[04/02 18:45:35     37s] Resetting back High Fanout Nets as non-ideal
[04/02 18:45:35     37s] Set Default Net Delay as 1000 ps.
[04/02 18:45:35     37s] Set Default Input Pin Transition as 0.1 ps.
[04/02 18:45:35     37s] Set Default Net Load as 0.5 pF. 
[04/02 18:45:35     37s] Reported timing to dir ./timingReports
[04/02 18:45:35     37s] Total CPU time: 2.5 sec
[04/02 18:45:35     37s] Total Real time: 3.0 sec
[04/02 18:45:35     37s] Total Memory Usage: 2042.902344 Mbytes
[04/02 18:45:35     37s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.5/0:00:03.0 (0.8), totSession cpu/real = 0:00:37.8/0:01:49.8 (0.3), mem = 2042.9M
[04/02 18:45:35     37s] 
[04/02 18:45:35     37s] =============================================================================================
[04/02 18:45:35     37s]  Final TAT Report : timeDesign #1                                               21.14-s109_1
[04/02 18:45:35     37s] =============================================================================================
[04/02 18:45:35     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:45:35     37s] ---------------------------------------------------------------------------------------------
[04/02 18:45:35     37s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:35     37s] [ OptSummaryReport       ]      1   0:00:00.2  (   6.8 % )     0:00:01.9 /  0:00:01.8    0.9
[04/02 18:45:35     37s] [ TimingUpdate           ]      1   0:00:00.9  (  29.9 % )     0:00:01.5 /  0:00:01.5    1.0
[04/02 18:45:35     37s] [ FullDelayCalc          ]      1   0:00:00.6  (  20.1 % )     0:00:00.6 /  0:00:00.6    0.9
[04/02 18:45:35     37s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/02 18:45:35     37s] [ GenerateReports        ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.1    0.7
[04/02 18:45:35     37s] [ MISC                   ]          0:00:01.1  (  36.1 % )     0:00:01.1 /  0:00:00.7    0.6
[04/02 18:45:35     37s] ---------------------------------------------------------------------------------------------
[04/02 18:45:35     37s]  timeDesign #1 TOTAL                0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.5    0.8
[04/02 18:45:35     37s] ---------------------------------------------------------------------------------------------
[04/02 18:45:35     37s] 
[04/02 18:45:35     37s] <CMD> place_opt_design -out_dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_placed
[04/02 18:45:35     37s] **INFO: User settings:
[04/02 18:45:35     37s] setDesignMode -process                      130
[04/02 18:45:35     37s] setExtractRCMode -coupling_c_th             0.4
[04/02 18:45:35     37s] setExtractRCMode -relative_c_th             1
[04/02 18:45:35     37s] setExtractRCMode -total_c_th                0
[04/02 18:45:35     37s] setDelayCalMode -enable_high_fanout         true
[04/02 18:45:35     37s] setDelayCalMode -engine                     aae
[04/02 18:45:35     37s] setDelayCalMode -ignoreNetLoad              false
[04/02 18:45:35     37s] setDelayCalMode -socv_accuracy_mode         low
[04/02 18:45:35     37s] setOptMode -addInst                         true
[04/02 18:45:35     37s] setOptMode -addInstancePrefix               PLACED
[04/02 18:45:35     37s] setOptMode -allEndPoints                    true
[04/02 18:45:35     37s] setOptMode -drcMargin                       0.1
[04/02 18:45:35     37s] setOptMode -effort                          high
[04/02 18:45:35     37s] setOptMode -fixDrc                          true
[04/02 18:45:35     37s] setOptMode -fixFanoutLoad                   true
[04/02 18:45:35     37s] setOptMode -holdTargetSlack                 0.05
[04/02 18:45:35     37s] setOptMode -maxLength                       1000
[04/02 18:45:35     37s] setOptMode -restruct                        false
[04/02 18:45:35     37s] setOptMode -setupTargetSlack                0.05
[04/02 18:45:35     37s] setOptMode -usefulSkew                      false
[04/02 18:45:35     37s] setPlaceMode -place_global_max_density      0.8
[04/02 18:45:35     37s] setPlaceMode -place_global_uniform_density  true
[04/02 18:45:35     37s] setPlaceMode -timingDriven                  true
[04/02 18:45:35     37s] setAnalysisMode -analysisType               single
[04/02 18:45:35     37s] setAnalysisMode -checkType                  setup
[04/02 18:45:35     37s] setAnalysisMode -clkSrcPath                 false
[04/02 18:45:35     37s] setAnalysisMode -clockPropagation           forcedIdeal
[04/02 18:45:35     37s] 
[04/02 18:45:35     37s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:37.9/0:01:49.9 (0.3), mem = 2042.9M
[04/02 18:45:35     37s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/02 18:45:35     37s] *** Starting GigaPlace ***
[04/02 18:45:35     37s] #optDebug: fT-E <X 2 3 1 0>
[04/02 18:45:35     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:2042.9M, EPOCH TIME: 1680475535.901864
[04/02 18:45:35     37s] Processing tracks to init pin-track alignment.
[04/02 18:45:35     37s] z: 2, totalTracks: 1
[04/02 18:45:35     37s] z: 4, totalTracks: 1
[04/02 18:45:35     37s] z: 6, totalTracks: 1
[04/02 18:45:35     37s] z: 8, totalTracks: 1
[04/02 18:45:35     37s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:45:35     37s] All LLGs are deleted
[04/02 18:45:35     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2042.9M, EPOCH TIME: 1680475535.906126
[04/02 18:45:35     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2042.7M, EPOCH TIME: 1680475535.906480
[04/02 18:45:35     37s] # Building Main_controller llgBox search-tree.
[04/02 18:45:35     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2042.7M, EPOCH TIME: 1680475535.906846
[04/02 18:45:35     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:35     37s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2106.7M, EPOCH TIME: 1680475535.969937
[04/02 18:45:35     37s] Max number of tech site patterns supported in site array is 256.
[04/02 18:45:35     37s] Core basic site is IBM13SITE
[04/02 18:45:35     37s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2106.7M, EPOCH TIME: 1680475535.981800
[04/02 18:45:35     37s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:45:35     37s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/02 18:45:35     37s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.007, MEM:2138.7M, EPOCH TIME: 1680475535.988553
[04/02 18:45:35     37s] SiteArray: non-trimmed site array dimensions = 46 x 565
[04/02 18:45:35     37s] SiteArray: use 180,224 bytes
[04/02 18:45:35     37s] SiteArray: current memory after site array memory allocation 2138.9M
[04/02 18:45:35     37s] SiteArray: FP blocked sites are writable
[04/02 18:45:36     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:45:36     37s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2106.9M, EPOCH TIME: 1680475536.004253
[04/02 18:45:36     37s] Process 1090 wires and vias for routing blockage analysis
[04/02 18:45:36     37s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.006, MEM:2138.9M, EPOCH TIME: 1680475536.010201
[04/02 18:45:36     37s] SiteArray: number of non floorplan blocked sites for llg default is 25990
[04/02 18:45:36     37s] Atter site array init, number of instance map data is 0.
[04/02 18:45:36     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.037, REAL:0.099, MEM:2138.9M, EPOCH TIME: 1680475536.069376
[04/02 18:45:36     37s] 
[04/02 18:45:36     37s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:36     37s] OPERPROF:     Starting CMU at level 3, MEM:2138.9M, EPOCH TIME: 1680475536.070187
[04/02 18:45:36     37s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2138.9M, EPOCH TIME: 1680475536.070590
[04/02 18:45:36     37s] 
[04/02 18:45:36     37s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:45:36     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.165, MEM:2042.9M, EPOCH TIME: 1680475536.071431
[04/02 18:45:36     37s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2042.9M, EPOCH TIME: 1680475536.071555
[04/02 18:45:36     37s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:2042.9M, EPOCH TIME: 1680475536.075362
[04/02 18:45:36     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2042.9MB).
[04/02 18:45:36     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.174, MEM:2042.9M, EPOCH TIME: 1680475536.076198
[04/02 18:45:36     37s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2042.9M, EPOCH TIME: 1680475536.076261
[04/02 18:45:36     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:36     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:36     37s] All LLGs are deleted
[04/02 18:45:36     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:36     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:36     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2042.9M, EPOCH TIME: 1680475536.077459
[04/02 18:45:36     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1680475536.077845
[04/02 18:45:36     37s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2042.9M, EPOCH TIME: 1680475536.078892
[04/02 18:45:36     37s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.0/0:01:50.1 (0.3), mem = 2042.9M
[04/02 18:45:36     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/02 18:45:36     37s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 77, percentage of missing scan cell = 0.00% (0 / 77)
[04/02 18:45:36     37s] no activity file in design. spp won't run.
[04/02 18:45:36     38s] #Start colorize_geometry on Sun Apr  2 18:45:36 2023
[04/02 18:45:36     38s] #
[04/02 18:45:36     38s] ### Time Record (colorize_geometry) is installed.
[04/02 18:45:36     38s] ### Time Record (Pre Callback) is installed.
[04/02 18:45:36     38s] ### Time Record (Pre Callback) is uninstalled.
[04/02 18:45:36     38s] ### Time Record (DB Import) is installed.
[04/02 18:45:36     38s] #create default rule from bind_ndr_rule rule=0x7f315bd66320 0x7f3148856018
[04/02 18:45:36     38s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1911888193 placement=1144108932 pin_access=1 inst_pattern=1
[04/02 18:45:36     38s] ### Time Record (DB Import) is uninstalled.
[04/02 18:45:36     38s] ### Time Record (DB Export) is installed.
[04/02 18:45:36     38s] Extracting standard cell pins and blockage ...... 
[04/02 18:45:36     38s] Pin and blockage extraction finished
[04/02 18:45:36     38s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1911888193 placement=1144108932 pin_access=1 inst_pattern=1
[04/02 18:45:36     38s] ### Time Record (DB Export) is uninstalled.
[04/02 18:45:36     38s] ### Time Record (Post Callback) is installed.
[04/02 18:45:36     38s] ### Time Record (Post Callback) is uninstalled.
[04/02 18:45:36     38s] #
[04/02 18:45:36     38s] #colorize_geometry statistics:
[04/02 18:45:36     38s] #Cpu time = 00:00:00
[04/02 18:45:36     38s] #Elapsed time = 00:00:00
[04/02 18:45:36     38s] #Increased memory = 24.21 (MB)
[04/02 18:45:36     38s] #Total memory = 1653.10 (MB)
[04/02 18:45:36     38s] #Peak memory = 1738.57 (MB)
[04/02 18:45:36     38s] #Number of warnings = 0
[04/02 18:45:36     38s] #Total number of warnings = 2
[04/02 18:45:36     38s] #Number of fails = 0
[04/02 18:45:36     38s] #Total number of fails = 0
[04/02 18:45:36     38s] #Complete colorize_geometry on Sun Apr  2 18:45:36 2023
[04/02 18:45:36     38s] #
[04/02 18:45:36     38s] ### Time Record (colorize_geometry) is uninstalled.
[04/02 18:45:36     38s] ### 
[04/02 18:45:36     38s] ###   Scalability Statistics
[04/02 18:45:36     38s] ### 
[04/02 18:45:36     38s] ### ------------------------+----------------+----------------+----------------+
[04/02 18:45:36     38s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/02 18:45:36     38s] ### ------------------------+----------------+----------------+----------------+
[04/02 18:45:36     38s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/02 18:45:36     38s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/02 18:45:36     38s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/02 18:45:36     38s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/02 18:45:36     38s] ###   Entire Command        |        00:00:00|        00:00:00|             0.9|
[04/02 18:45:36     38s] ### ------------------------+----------------+----------------+----------------+
[04/02 18:45:36     38s] ### 
[04/02 18:45:36     38s] {MMLU 0 0 675}
[04/02 18:45:36     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.4 mem=2073.9M
[04/02 18:45:36     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.4 mem=2073.9M
[04/02 18:45:36     38s] *** Start deleteBufferTree ***
[04/02 18:45:36     38s] Info: Detect buffers to remove automatically.
[04/02 18:45:36     38s] Analyzing netlist ...
[04/02 18:45:36     38s] Updating netlist
[04/02 18:45:36     38s] 
[04/02 18:45:36     38s] *summary: 21 instances (buffers/inverters) removed
[04/02 18:45:36     38s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/02 18:45:36     38s] 
[04/02 18:45:36     38s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:45:36     38s] 
[04/02 18:45:36     38s] TimeStamp Deleting Cell Server End ...
[04/02 18:45:36     38s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/02 18:45:36     38s] Info: 6 threads available for lower-level modules during optimization.
[04/02 18:45:36     38s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2092.3M, EPOCH TIME: 1680475536.983013
[04/02 18:45:36     38s] Deleted 0 physical inst  (cell - / prefix -).
[04/02 18:45:36     38s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.001, MEM:2092.3M, EPOCH TIME: 1680475536.983592
[04/02 18:45:36     38s] INFO: #ExclusiveGroups=0
[04/02 18:45:36     38s] INFO: There are no Exclusive Groups.
[04/02 18:45:36     38s] No user-set net weight.
[04/02 18:45:36     38s] Net fanout histogram:
[04/02 18:45:36     38s] 2		: 397 (60.6%) nets
[04/02 18:45:36     38s] 3		: 94 (14.4%) nets
[04/02 18:45:36     38s] 4     -	14	: 156 (23.8%) nets
[04/02 18:45:36     38s] 15    -	39	: 7 (1.1%) nets
[04/02 18:45:36     38s] 40    -	79	: 1 (0.2%) nets
[04/02 18:45:36     38s] 80    -	159	: 0 (0.0%) nets
[04/02 18:45:36     38s] 160   -	319	: 0 (0.0%) nets
[04/02 18:45:36     38s] 320   -	639	: 0 (0.0%) nets
[04/02 18:45:36     38s] 640   -	1279	: 0 (0.0%) nets
[04/02 18:45:36     38s] 1280  -	2559	: 0 (0.0%) nets
[04/02 18:45:36     38s] 2560  -	5119	: 0 (0.0%) nets
[04/02 18:45:36     38s] 5120+		: 0 (0.0%) nets
[04/02 18:45:36     38s] **WARN: (IMPSP-196):	User sets both -place_global_uniform_density and -place_global_initial_padding_level options. Overriding -place_global_initial_padding_level to 5.
[04/02 18:45:36     38s] no activity file in design. spp won't run.
[04/02 18:45:36     38s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/02 18:45:36     38s] Scan chains were not defined.
[04/02 18:45:36     38s] Processing tracks to init pin-track alignment.
[04/02 18:45:36     38s] z: 2, totalTracks: 1
[04/02 18:45:36     38s] z: 4, totalTracks: 1
[04/02 18:45:36     38s] z: 6, totalTracks: 1
[04/02 18:45:36     38s] z: 8, totalTracks: 1
[04/02 18:45:36     38s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:45:36     38s] All LLGs are deleted
[04/02 18:45:36     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:36     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:36     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2092.3M, EPOCH TIME: 1680475536.990877
[04/02 18:45:36     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2092.3M, EPOCH TIME: 1680475536.991234
[04/02 18:45:36     38s] #std cell=653 (0 fixed + 653 movable) #buf cell=0 #inv cell=106 #block=0 (0 floating + 0 preplaced)
[04/02 18:45:36     38s] #ioInst=0 #net=655 #term=2205 #term/net=3.37, #fixedIo=55, #floatIo=0, #fixedPin=0, #floatPin=55
[04/02 18:45:36     38s] stdCell: 653 single + 0 double + 0 multi
[04/02 18:45:36     38s] Total standard cell length = 2.4356 (mm), area = 0.0088 (mm^2)
[04/02 18:45:36     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.3M, EPOCH TIME: 1680475536.992042
[04/02 18:45:36     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:36     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:36     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2188.3M, EPOCH TIME: 1680475536.995058
[04/02 18:45:36     38s] Max number of tech site patterns supported in site array is 256.
[04/02 18:45:36     38s] Core basic site is IBM13SITE
[04/02 18:45:37     38s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2188.3M, EPOCH TIME: 1680475537.006618
[04/02 18:45:37     38s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:45:37     38s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/02 18:45:37     38s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.004, MEM:2188.3M, EPOCH TIME: 1680475537.010145
[04/02 18:45:37     38s] SiteArray: non-trimmed site array dimensions = 46 x 565
[04/02 18:45:37     38s] SiteArray: use 180,224 bytes
[04/02 18:45:37     38s] SiteArray: current memory after site array memory allocation 2188.3M
[04/02 18:45:37     38s] SiteArray: FP blocked sites are writable
[04/02 18:45:37     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:45:37     38s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2156.3M, EPOCH TIME: 1680475537.075034
[04/02 18:45:37     38s] Process 1090 wires and vias for routing blockage analysis
[04/02 18:45:37     38s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.009, REAL:0.006, MEM:2188.3M, EPOCH TIME: 1680475537.081340
[04/02 18:45:37     38s] SiteArray: number of non floorplan blocked sites for llg default is 25990
[04/02 18:45:37     38s] Atter site array init, number of instance map data is 0.
[04/02 18:45:37     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.087, MEM:2188.3M, EPOCH TIME: 1680475537.082532
[04/02 18:45:37     38s] 
[04/02 18:45:37     38s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:37     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.035, REAL:0.092, MEM:2092.3M, EPOCH TIME: 1680475537.084136
[04/02 18:45:37     38s] 
[04/02 18:45:37     38s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:37     38s] Average module density = 0.234.
[04/02 18:45:37     38s] Density for the design = 0.234.
[04/02 18:45:37     38s]        = stdcell_area 6089 sites (8768 um^2) / alloc_area 25990 sites (37426 um^2).
[04/02 18:45:37     38s] Pin Density = 0.08484.
[04/02 18:45:37     38s]             = total # of pins 2205 / total area 25990.
[04/02 18:45:37     38s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2092.3M, EPOCH TIME: 1680475537.085807
[04/02 18:45:37     38s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2092.3M, EPOCH TIME: 1680475537.086196
[04/02 18:45:37     38s] OPERPROF: Starting pre-place ADS at level 1, MEM:2092.3M, EPOCH TIME: 1680475537.086405
[04/02 18:45:37     38s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2092.3M, EPOCH TIME: 1680475537.087126
[04/02 18:45:37     38s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2092.3M, EPOCH TIME: 1680475537.087243
[04/02 18:45:37     38s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2092.3M, EPOCH TIME: 1680475537.087355
[04/02 18:45:37     38s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2092.3M, EPOCH TIME: 1680475537.087427
[04/02 18:45:37     38s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2092.3M, EPOCH TIME: 1680475537.087486
[04/02 18:45:37     38s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2092.3M, EPOCH TIME: 1680475537.087815
[04/02 18:45:37     38s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2092.3M, EPOCH TIME: 1680475537.087885
[04/02 18:45:37     38s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2092.3M, EPOCH TIME: 1680475537.088011
[04/02 18:45:37     38s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:2092.3M, EPOCH TIME: 1680475537.088084
[04/02 18:45:37     38s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2092.3M, EPOCH TIME: 1680475537.088158
[04/02 18:45:37     38s] ADSU 0.234 -> 0.248. site 25990.000 -> 24593.200. GS 28.800
[04/02 18:45:37     38s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.003, REAL:0.004, MEM:2092.3M, EPOCH TIME: 1680475537.090566
[04/02 18:45:37     38s] OPERPROF: Starting spMPad at level 1, MEM:2081.3M, EPOCH TIME: 1680475537.091946
[04/02 18:45:37     38s] OPERPROF:   Starting spContextMPad at level 2, MEM:2081.3M, EPOCH TIME: 1680475537.092158
[04/02 18:45:37     38s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2081.3M, EPOCH TIME: 1680475537.092233
[04/02 18:45:37     38s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2081.3M, EPOCH TIME: 1680475537.092297
[04/02 18:45:37     38s] MP  (653): mp=1.230. U=0.248.
[04/02 18:45:37     38s] InitP A=17274.540, MA=1399.065.
[04/02 18:45:37     38s] Initial padding reaches pin density 0.124 for top
[04/02 18:45:37     38s] InitPadU 0.248 -> 0.790 for top
[04/02 18:45:37     38s] Enabling multi-CPU acceleration with 6 CPU(s) for placement
[04/02 18:45:37     38s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2081.3M, EPOCH TIME: 1680475537.095232
[04/02 18:45:37     38s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2081.3M, EPOCH TIME: 1680475537.095562
[04/02 18:45:37     38s] === lastAutoLevel = 7 
[04/02 18:45:37     38s] OPERPROF: Starting spInitNetWt at level 1, MEM:2081.3M, EPOCH TIME: 1680475537.096302
[04/02 18:45:37     38s] no activity file in design. spp won't run.
[04/02 18:45:37     38s] [spp] 0
[04/02 18:45:37     38s] [adp] 0:1:1:3
[04/02 18:45:37     38s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.001, REAL:0.001, MEM:2081.3M, EPOCH TIME: 1680475537.096852
[04/02 18:45:37     38s] Clock gating cells determined by native netlist tracing.
[04/02 18:45:37     38s] no activity file in design. spp won't run.
[04/02 18:45:37     38s] no activity file in design. spp won't run.
[04/02 18:45:37     38s] OPERPROF: Starting npMain at level 1, MEM:2081.3M, EPOCH TIME: 1680475537.097455
[04/02 18:45:38     38s] OPERPROF:   Starting npPlace at level 2, MEM:2209.3M, EPOCH TIME: 1680475538.107789
[04/02 18:45:38     38s] Iteration  1: Total net bbox = 1.394e+04 (8.28e+03 5.66e+03)
[04/02 18:45:38     38s]               Est.  stn bbox = 1.573e+04 (9.44e+03 6.28e+03)
[04/02 18:45:38     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2145.3M
[04/02 18:45:38     38s] Iteration  2: Total net bbox = 1.394e+04 (8.28e+03 5.66e+03)
[04/02 18:45:38     38s]               Est.  stn bbox = 1.573e+04 (9.44e+03 6.28e+03)
[04/02 18:45:38     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2145.3M
[04/02 18:45:38     38s] OPERPROF:     Starting InitSKP at level 3, MEM:2145.3M, EPOCH TIME: 1680475538.125554
[04/02 18:45:38     38s] 
[04/02 18:45:38     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:45:38     38s] TLC MultiMap info (StdDelay):
[04/02 18:45:38     38s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:45:38     38s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:45:38     38s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:45:38     38s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:45:38     38s]  Setting StdDelay to: 22.7ps
[04/02 18:45:38     38s] 
[04/02 18:45:38     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:45:38     38s] 
[04/02 18:45:38     38s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:45:38     38s] 
[04/02 18:45:38     38s] TimeStamp Deleting Cell Server End ...
[04/02 18:45:38     38s] 
[04/02 18:45:38     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:45:38     38s] TLC MultiMap info (StdDelay):
[04/02 18:45:38     38s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:45:38     38s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:45:38     38s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:45:38     38s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:45:38     38s]  Setting StdDelay to: 22.7ps
[04/02 18:45:38     38s] 
[04/02 18:45:38     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:45:39     40s] 
[04/02 18:45:39     40s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:45:39     40s] 
[04/02 18:45:39     40s] TimeStamp Deleting Cell Server End ...
[04/02 18:45:39     40s] 
[04/02 18:45:39     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:45:39     40s] TLC MultiMap info (StdDelay):
[04/02 18:45:39     40s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:45:39     40s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:45:39     40s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:45:39     40s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:45:39     40s]  Setting StdDelay to: 22.7ps
[04/02 18:45:39     40s] 
[04/02 18:45:39     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:45:40     40s] Edge Data Id : 8704 / 4294967295
[04/02 18:45:40     40s] Data Id : 5850 / 4294967295
[04/02 18:45:40     41s] *** Finished SKP initialization (cpu=0:00:02.6, real=0:00:02.0)***
[04/02 18:45:40     41s] OPERPROF:     Finished InitSKP at level 3, CPU:2.562, REAL:2.296, MEM:2504.6M, EPOCH TIME: 1680475540.421463
[04/02 18:45:40     41s] exp_mt_sequential is set from setPlaceMode option to 1
[04/02 18:45:40     41s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=6)
[04/02 18:45:40     41s] place_exp_mt_interval set to default 32
[04/02 18:45:40     41s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/02 18:45:40     41s] Iteration  3: Total net bbox = 9.702e+03 (5.50e+03 4.20e+03)
[04/02 18:45:40     41s]               Est.  stn bbox = 1.151e+04 (6.64e+03 4.87e+03)
[04/02 18:45:40     41s]               cpu = 0:00:02.8 real = 0:00:02.0 mem = 2719.6M
[04/02 18:45:41     42s] Iteration  4: Total net bbox = 1.288e+04 (7.09e+03 5.79e+03)
[04/02 18:45:41     42s]               Est.  stn bbox = 1.579e+04 (8.77e+03 7.02e+03)
[04/02 18:45:41     42s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 2753.1M
[04/02 18:45:41     42s] Iteration  5: Total net bbox = 1.288e+04 (7.09e+03 5.79e+03)
[04/02 18:45:41     42s]               Est.  stn bbox = 1.579e+04 (8.77e+03 7.02e+03)
[04/02 18:45:41     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2753.1M
[04/02 18:45:41     42s] OPERPROF:   Finished npPlace at level 2, CPU:3.541, REAL:3.257, MEM:2657.1M, EPOCH TIME: 1680475541.364298
[04/02 18:45:41     42s] OPERPROF: Finished npMain at level 1, CPU:3.557, REAL:4.270, MEM:2657.1M, EPOCH TIME: 1680475541.367948
[04/02 18:45:41     42s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2657.1M, EPOCH TIME: 1680475541.368754
[04/02 18:45:41     42s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/02 18:45:41     42s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2657.1M, EPOCH TIME: 1680475541.369213
[04/02 18:45:41     42s] OPERPROF: Starting npMain at level 1, MEM:2657.1M, EPOCH TIME: 1680475541.369430
[04/02 18:45:41     42s] OPERPROF:   Starting npPlace at level 2, MEM:2721.1M, EPOCH TIME: 1680475541.379427
[04/02 18:45:42     43s] Iteration  6: Total net bbox = 1.673e+04 (9.47e+03 7.26e+03)
[04/02 18:45:42     43s]               Est.  stn bbox = 2.013e+04 (1.14e+04 8.73e+03)
[04/02 18:45:42     43s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 2817.1M
[04/02 18:45:42     43s] OPERPROF:   Finished npPlace at level 2, CPU:1.653, REAL:1.014, MEM:2753.1M, EPOCH TIME: 1680475542.393828
[04/02 18:45:42     43s] OPERPROF: Finished npMain at level 1, CPU:1.671, REAL:1.029, MEM:2657.1M, EPOCH TIME: 1680475542.398704
[04/02 18:45:42     43s] Legalizing MH Cells... 0 / 0 (level 4)
[04/02 18:45:42     43s] No instances found in the vector
[04/02 18:45:42     43s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2657.1M, DRC: 0)
[04/02 18:45:42     43s] 0 (out of 0) MH cells were successfully legalized.
[04/02 18:45:42     43s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2657.1M, EPOCH TIME: 1680475542.399276
[04/02 18:45:42     43s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/02 18:45:42     43s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2657.1M, EPOCH TIME: 1680475542.399456
[04/02 18:45:42     43s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2657.1M, EPOCH TIME: 1680475542.399612
[04/02 18:45:42     43s] Starting Early Global Route rough congestion estimation: mem = 2657.1M
[04/02 18:45:42     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:45:42     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:45:42     43s] (I)      ================== Layers ==================
[04/02 18:45:42     43s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:42     43s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:45:42     43s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:42     43s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:45:42     43s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:45:42     43s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:45:42     43s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:45:42     43s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:45:42     43s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:45:42     43s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:45:42     43s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:45:42     43s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:45:42     43s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:45:42     43s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:45:42     43s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:45:42     43s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:45:42     43s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:45:42     43s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:45:42     43s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:45:42     43s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:42     43s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:45:42     43s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:42     43s] (I)      Started Import and model ( Curr Mem: 2657.07 MB )
[04/02 18:45:42     43s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:45:42     43s] (I)      == Non-default Options ==
[04/02 18:45:42     43s] (I)      Print mode                                         : 2
[04/02 18:45:42     43s] (I)      Stop if highly congested                           : false
[04/02 18:45:42     43s] (I)      Maximum routing layer                              : 4
[04/02 18:45:42     43s] (I)      Assign partition pins                              : false
[04/02 18:45:42     43s] (I)      Support large GCell                                : true
[04/02 18:45:42     43s] (I)      Number of threads                                  : 6
[04/02 18:45:42     43s] (I)      Number of rows per GCell                           : 4
[04/02 18:45:42     43s] (I)      Max num rows per GCell                             : 32
[04/02 18:45:42     43s] (I)      Method to set GCell size                           : row
[04/02 18:45:42     43s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:45:42     43s] (I)      Use row-based GCell size
[04/02 18:45:42     43s] (I)      Use row-based GCell align
[04/02 18:45:42     43s] (I)      layer 0 area = 89000
[04/02 18:45:42     43s] (I)      layer 1 area = 120000
[04/02 18:45:42     43s] (I)      layer 2 area = 120000
[04/02 18:45:42     43s] (I)      layer 3 area = 120000
[04/02 18:45:42     43s] (I)      GCell unit size   : 3600
[04/02 18:45:42     43s] (I)      GCell multiplier  : 4
[04/02 18:45:42     43s] (I)      GCell row height  : 3600
[04/02 18:45:42     43s] (I)      Actual row height : 3600
[04/02 18:45:42     43s] (I)      GCell align ref   : 7000 7000
[04/02 18:45:42     43s] [NR-eGR] Track table information for default rule: 
[04/02 18:45:42     43s] [NR-eGR] M1 has single uniform track structure
[04/02 18:45:42     43s] [NR-eGR] M2 has single uniform track structure
[04/02 18:45:42     43s] [NR-eGR] M3 has single uniform track structure
[04/02 18:45:42     43s] [NR-eGR] M4 has single uniform track structure
[04/02 18:45:42     43s] [NR-eGR] M5 has single uniform track structure
[04/02 18:45:42     43s] [NR-eGR] M6 has single uniform track structure
[04/02 18:45:42     43s] [NR-eGR] MQ has single uniform track structure
[04/02 18:45:42     43s] [NR-eGR] LM has single uniform track structure
[04/02 18:45:42     43s] (I)      ============== Default via ===============
[04/02 18:45:42     43s] (I)      +---+------------------+-----------------+
[04/02 18:45:42     43s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:45:42     43s] (I)      +---+------------------+-----------------+
[04/02 18:45:42     43s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:45:42     43s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[04/02 18:45:42     43s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:45:42     43s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:45:42     43s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[04/02 18:45:42     43s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:45:42     43s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:45:42     43s] (I)      +---+------------------+-----------------+
[04/02 18:45:42     43s] [NR-eGR] Read 1843 PG shapes
[04/02 18:45:42     43s] [NR-eGR] Read 0 clock shapes
[04/02 18:45:42     43s] [NR-eGR] Read 0 other shapes
[04/02 18:45:42     43s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:45:42     43s] [NR-eGR] #Instance Blockages : 0
[04/02 18:45:42     43s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:45:42     43s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:45:42     43s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:45:42     43s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:45:42     43s] [NR-eGR] #Other Blockages    : 0
[04/02 18:45:42     43s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:45:42     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/02 18:45:42     43s] [NR-eGR] Read 655 nets ( ignored 0 )
[04/02 18:45:42     43s] (I)      early_global_route_priority property id does not exist.
[04/02 18:45:42     43s] (I)      Read Num Blocks=1843  Num Prerouted Wires=0  Num CS=0
[04/02 18:45:42     43s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 0
[04/02 18:45:42     43s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 0
[04/02 18:45:42     43s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 0
[04/02 18:45:42     43s] (I)      Number of ignored nets                =      0
[04/02 18:45:42     43s] (I)      Number of connected nets              =      0
[04/02 18:45:42     43s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/02 18:45:42     43s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/02 18:45:42     43s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:45:42     43s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:45:42     43s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:45:42     43s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:45:42     43s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:45:42     43s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:45:42     43s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:45:42     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/02 18:45:42     43s] (I)      Ndr track 0 does not exist
[04/02 18:45:42     43s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:45:42     43s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:45:42     43s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:45:42     43s] (I)      Site width          :   400  (dbu)
[04/02 18:45:42     43s] (I)      Row height          :  3600  (dbu)
[04/02 18:45:42     43s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:45:42     43s] (I)      GCell width         : 14400  (dbu)
[04/02 18:45:42     43s] (I)      GCell height        : 14400  (dbu)
[04/02 18:45:42     43s] (I)      Grid                :    17    13     4
[04/02 18:45:42     43s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:45:42     43s] (I)      Vertical capacity   :     0 14400     0 14400
[04/02 18:45:42     43s] (I)      Horizontal capacity :     0     0 14400     0
[04/02 18:45:42     43s] (I)      Default wire width  :   160   200   200   200
[04/02 18:45:42     43s] (I)      Default wire space  :   160   200   200   200
[04/02 18:45:42     43s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:45:42     43s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:45:42     43s] (I)      First track coord   :   400   400   400   400
[04/02 18:45:42     43s] (I)      Num tracks per GCell: 45.00 36.00 36.00 36.00
[04/02 18:45:42     43s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:45:42     43s] (I)      Num of masks        :     1     1     1     1
[04/02 18:45:42     43s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:45:42     43s] (I)      --------------------------------------------------------
[04/02 18:45:42     43s] 
[04/02 18:45:42     43s] [NR-eGR] ============ Routing rule table ============
[04/02 18:45:42     43s] [NR-eGR] Rule id: 0  Nets: 655
[04/02 18:45:42     43s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:45:42     43s] (I)                    Layer    2    3    4 
[04/02 18:45:42     43s] (I)                    Pitch  400  400  400 
[04/02 18:45:42     43s] (I)             #Used tracks    1    1    1 
[04/02 18:45:42     43s] (I)       #Fully used tracks    1    1    1 
[04/02 18:45:42     43s] [NR-eGR] ========================================
[04/02 18:45:42     43s] [NR-eGR] 
[04/02 18:45:42     43s] (I)      =============== Blocked Tracks ===============
[04/02 18:45:42     43s] (I)      +-------+---------+----------+---------------+
[04/02 18:45:42     43s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:45:42     43s] (I)      +-------+---------+----------+---------------+
[04/02 18:45:42     43s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:45:42     43s] (I)      |     2 |    7787 |     1334 |        17.13% |
[04/02 18:45:42     43s] (I)      |     3 |    7633 |     1192 |        15.62% |
[04/02 18:45:42     43s] (I)      |     4 |    7787 |     1376 |        17.67% |
[04/02 18:45:42     43s] (I)      +-------+---------+----------+---------------+
[04/02 18:45:42     43s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 2657.07 MB )
[04/02 18:45:42     43s] (I)      Reset routing kernel
[04/02 18:45:42     43s] (I)      numLocalWires=1197  numGlobalNetBranches=349  numLocalNetBranches=250
[04/02 18:45:42     43s] (I)      totalPins=2205  totalGlobalPin=1371 (62.18%)
[04/02 18:45:42     43s] (I)      total 2D Cap : 20497 = (6914 H, 13583 V)
[04/02 18:45:42     43s] (I)      
[04/02 18:45:42     43s] (I)      ============  Phase 1a Route ============
[04/02 18:45:42     43s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/02 18:45:42     43s] (I)      Usage: 1348 = (749 H, 599 V) = (10.83% H, 4.41% V) = (1.079e+04um H, 8.626e+03um V)
[04/02 18:45:42     43s] (I)      
[04/02 18:45:42     43s] (I)      ============  Phase 1b Route ============
[04/02 18:45:42     43s] (I)      Usage: 1348 = (749 H, 599 V) = (10.83% H, 4.41% V) = (1.079e+04um H, 8.626e+03um V)
[04/02 18:45:42     43s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/02 18:45:42     43s] 
[04/02 18:45:42     43s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:45:42     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:45:42     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:45:42     43s] Finished Early Global Route rough congestion estimation: mem = 2657.1M
[04/02 18:45:42     43s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.053, REAL:0.103, MEM:2657.1M, EPOCH TIME: 1680475542.502603
[04/02 18:45:42     43s] earlyGlobalRoute rough estimation gcell size 4 row height
[04/02 18:45:42     43s] OPERPROF: Starting CDPad at level 1, MEM:2657.1M, EPOCH TIME: 1680475542.502763
[04/02 18:45:42     43s] CDPadU 0.790 -> 0.787. R=0.247, N=653, GS=14.400
[04/02 18:45:42     43s] OPERPROF: Finished CDPad at level 1, CPU:0.014, REAL:0.080, MEM:2657.1M, EPOCH TIME: 1680475542.582881
[04/02 18:45:42     43s] OPERPROF: Starting npMain at level 1, MEM:2657.1M, EPOCH TIME: 1680475542.583323
[04/02 18:45:42     43s] OPERPROF:   Starting npPlace at level 2, MEM:2721.1M, EPOCH TIME: 1680475542.600607
[04/02 18:45:42     43s] OPERPROF:   Finished npPlace at level 2, CPU:0.027, REAL:0.069, MEM:2751.1M, EPOCH TIME: 1680475542.669674
[04/02 18:45:42     43s] OPERPROF: Finished npMain at level 1, CPU:0.043, REAL:0.089, MEM:2655.1M, EPOCH TIME: 1680475542.672484
[04/02 18:45:42     43s] Global placement CDP skipped at cutLevel 7.
[04/02 18:45:42     43s] Iteration  7: Total net bbox = 1.724e+04 (9.87e+03 7.37e+03)
[04/02 18:45:42     43s]               Est.  stn bbox = 2.067e+04 (1.18e+04 8.85e+03)
[04/02 18:45:42     43s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2655.1M
[04/02 18:45:42     43s] Iteration  8: Total net bbox = 1.724e+04 (9.87e+03 7.37e+03)
[04/02 18:45:42     43s]               Est.  stn bbox = 2.067e+04 (1.18e+04 8.85e+03)
[04/02 18:45:42     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2655.1M
[04/02 18:45:42     43s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2655.1M, EPOCH TIME: 1680475542.675408
[04/02 18:45:42     43s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/02 18:45:42     43s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2655.1M, EPOCH TIME: 1680475542.675613
[04/02 18:45:42     43s] Legalizing MH Cells... 0 / 0 (level 7)
[04/02 18:45:42     43s] No instances found in the vector
[04/02 18:45:42     43s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2655.1M, DRC: 0)
[04/02 18:45:42     43s] 0 (out of 0) MH cells were successfully legalized.
[04/02 18:45:42     43s] OPERPROF: Starting npMain at level 1, MEM:2655.1M, EPOCH TIME: 1680475542.675985
[04/02 18:45:42     43s] OPERPROF:   Starting npPlace at level 2, MEM:2719.1M, EPOCH TIME: 1680475542.692667
[04/02 18:45:44     45s] GP RA stats: MHOnly 0 nrInst 653 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/02 18:45:44     46s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2943.1M, EPOCH TIME: 1680475544.532160
[04/02 18:45:44     46s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2943.1M, EPOCH TIME: 1680475544.532462
[04/02 18:45:44     46s] Iteration  9: Total net bbox = 1.874e+04 (1.04e+04 8.30e+03)
[04/02 18:45:44     46s]               Est.  stn bbox = 2.222e+04 (1.24e+04 9.81e+03)
[04/02 18:45:44     46s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 2847.1M
[04/02 18:45:44     46s] OPERPROF:   Finished npPlace at level 2, CPU:2.391, REAL:1.842, MEM:2751.1M, EPOCH TIME: 1680475544.534704
[04/02 18:45:44     46s] OPERPROF: Finished npMain at level 1, CPU:2.406, REAL:1.862, MEM:2655.1M, EPOCH TIME: 1680475544.537981
[04/02 18:45:44     46s] Iteration 10: Total net bbox = 1.926e+04 (1.09e+04 8.41e+03)
[04/02 18:45:44     46s]               Est.  stn bbox = 2.278e+04 (1.29e+04 9.92e+03)
[04/02 18:45:44     46s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 2655.1M
[04/02 18:45:44     46s] [adp] clock
[04/02 18:45:44     46s] [adp] weight, nr nets, wire length
[04/02 18:45:44     46s] [adp]      0        1  385.937000
[04/02 18:45:44     46s] [adp] data
[04/02 18:45:44     46s] [adp] weight, nr nets, wire length
[04/02 18:45:44     46s] [adp]      0      654  18875.057000
[04/02 18:45:44     46s] [adp] 0.000000|0.000000|0.000000
[04/02 18:45:44     46s] Iteration 11: Total net bbox = 1.926e+04 (1.09e+04 8.41e+03)
[04/02 18:45:44     46s]               Est.  stn bbox = 2.278e+04 (1.29e+04 9.92e+03)
[04/02 18:45:44     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2655.1M
[04/02 18:45:44     46s] Clear WL Bound Manager after Global Placement... 
[04/02 18:45:44     46s] Finished Global Placement (cpu=0:00:07.7, real=0:00:07.0, mem=2655.1M)
[04/02 18:45:44     46s] Placement multithread real runtime: 0:00:07.0 with 6 threads.
[04/02 18:45:44     46s] Keep Tdgp Graph and DB for later use
[04/02 18:45:44     46s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[04/02 18:45:44     46s] Saved padding area to DB
[04/02 18:45:44     46s] All LLGs are deleted
[04/02 18:45:44     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2655.1M, EPOCH TIME: 1680475544.543899
[04/02 18:45:44     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2655.1M, EPOCH TIME: 1680475544.544443
[04/02 18:45:44     46s] Solver runtime cpu: 0:00:04.6 real: 0:00:03.2
[04/02 18:45:44     46s] Core Placement runtime cpu: 0:00:07.7 real: 0:00:07.0
[04/02 18:45:44     46s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/02 18:45:44     46s] Type 'man IMPSP-9025' for more detail.
[04/02 18:45:44     46s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2655.1M, EPOCH TIME: 1680475544.549370
[04/02 18:45:44     46s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2655.1M, EPOCH TIME: 1680475544.549573
[04/02 18:45:44     46s] Processing tracks to init pin-track alignment.
[04/02 18:45:44     46s] z: 2, totalTracks: 1
[04/02 18:45:44     46s] z: 4, totalTracks: 1
[04/02 18:45:44     46s] z: 6, totalTracks: 1
[04/02 18:45:44     46s] z: 8, totalTracks: 1
[04/02 18:45:44     46s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:45:44     46s] All LLGs are deleted
[04/02 18:45:44     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2655.1M, EPOCH TIME: 1680475544.570408
[04/02 18:45:44     46s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2655.1M, EPOCH TIME: 1680475544.570773
[04/02 18:45:44     46s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2655.1M, EPOCH TIME: 1680475544.571097
[04/02 18:45:44     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2719.1M, EPOCH TIME: 1680475544.573563
[04/02 18:45:44     46s] Max number of tech site patterns supported in site array is 256.
[04/02 18:45:44     46s] Core basic site is IBM13SITE
[04/02 18:45:44     46s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2719.1M, EPOCH TIME: 1680475544.586649
[04/02 18:45:44     46s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:45:44     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:45:44     46s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.006, REAL:0.005, MEM:2751.1M, EPOCH TIME: 1680475544.591718
[04/02 18:45:44     46s] Fast DP-INIT is on for default
[04/02 18:45:44     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:45:44     46s] Atter site array init, number of instance map data is 0.
[04/02 18:45:44     46s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.021, REAL:0.020, MEM:2751.1M, EPOCH TIME: 1680475544.593364
[04/02 18:45:44     46s] 
[04/02 18:45:44     46s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:44     46s] OPERPROF:       Starting CMU at level 4, MEM:2751.1M, EPOCH TIME: 1680475544.594650
[04/02 18:45:44     46s] OPERPROF:       Finished CMU at level 4, CPU:0.008, REAL:0.006, MEM:2751.1M, EPOCH TIME: 1680475544.600291
[04/02 18:45:44     46s] 
[04/02 18:45:44     46s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:45:44     46s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.033, REAL:0.030, MEM:2655.1M, EPOCH TIME: 1680475544.601414
[04/02 18:45:44     46s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2655.1M, EPOCH TIME: 1680475544.601568
[04/02 18:45:44     46s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:2655.1M, EPOCH TIME: 1680475544.604879
[04/02 18:45:44     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2655.1MB).
[04/02 18:45:44     46s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.044, REAL:0.056, MEM:2655.1M, EPOCH TIME: 1680475544.605746
[04/02 18:45:44     46s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.044, REAL:0.057, MEM:2655.1M, EPOCH TIME: 1680475544.605874
[04/02 18:45:44     46s] TDRefine: refinePlace mode is spiral
[04/02 18:45:44     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1311766.1
[04/02 18:45:44     46s] OPERPROF: Starting RefinePlace at level 1, MEM:2655.1M, EPOCH TIME: 1680475544.606026
[04/02 18:45:44     46s] *** Starting refinePlace (0:00:46.4 mem=2655.1M) ***
[04/02 18:45:44     46s] Total net bbox length = 1.926e+04 (1.085e+04 8.409e+03) (ext = 1.625e+03)
[04/02 18:45:44     46s] 
[04/02 18:45:44     46s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:44     46s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:45:44     46s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:45:44     46s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:45:44     46s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2655.1M, EPOCH TIME: 1680475544.611821
[04/02 18:45:44     46s] Starting refinePlace ...
[04/02 18:45:44     46s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:45:44     46s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:45:44     46s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2719.1M, EPOCH TIME: 1680475544.674483
[04/02 18:45:44     46s] DDP initSite1 nrRow 46 nrJob 46
[04/02 18:45:44     46s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2719.1M, EPOCH TIME: 1680475544.674735
[04/02 18:45:44     46s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2719.1M, EPOCH TIME: 1680475544.675055
[04/02 18:45:44     46s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2719.1M, EPOCH TIME: 1680475544.675318
[04/02 18:45:44     46s] DDP markSite nrRow 46 nrJob 46
[04/02 18:45:44     46s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:2719.1M, EPOCH TIME: 1680475544.676409
[04/02 18:45:44     46s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.002, MEM:2719.1M, EPOCH TIME: 1680475544.676520
[04/02 18:45:44     46s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/02 18:45:44     46s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2719.1M, EPOCH TIME: 1680475544.678666
[04/02 18:45:44     46s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2719.1M, EPOCH TIME: 1680475544.678827
[04/02 18:45:44     46s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.001, MEM:2719.1M, EPOCH TIME: 1680475544.679608
[04/02 18:45:44     46s] ** Cut row section cpu time 0:00:00.0.
[04/02 18:45:44     46s]  ** Cut row section real time 0:00:00.0.
[04/02 18:45:44     46s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:2719.1M, EPOCH TIME: 1680475544.679845
[04/02 18:45:44     46s]   Spread Effort: high, standalone mode, useDDP on.
[04/02 18:45:44     46s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2655.1MB) @(0:00:46.4 - 0:00:46.5).
[04/02 18:45:44     46s] Move report: preRPlace moves 653 insts, mean move: 0.51 um, max move: 2.12 um 
[04/02 18:45:44     46s] 	Max move on inst (U656): (13.58, 84.53) --> (13.40, 82.60)
[04/02 18:45:44     46s] 	Length: 8 sites, height: 1 rows, site name: IBM13SITE, cell type: OAI2BB1X2TR
[04/02 18:45:44     46s] wireLenOptFixPriorityInst 0 inst fixed
[04/02 18:45:44     46s] tweakage running in 6 threads.
[04/02 18:45:44     46s] Placement tweakage begins.
[04/02 18:45:44     46s] wire length = 2.328e+04
[04/02 18:45:44     46s] wire length = 2.258e+04
[04/02 18:45:44     46s] Placement tweakage ends.
[04/02 18:45:44     46s] Move report: tweak moves 23 insts, mean move: 7.79 um, max move: 15.60 um 
[04/02 18:45:44     46s] 	Max move on inst (U412): (149.00, 161.80) --> (133.40, 161.80)
[04/02 18:45:44     46s] 
[04/02 18:45:44     46s] Running Spiral MT with 6 threads  fetchWidth=8 
[04/02 18:45:44     46s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/02 18:45:44     46s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:45:44     46s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:45:44     46s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2655.1MB) @(0:00:46.5 - 0:00:46.6).
[04/02 18:45:44     46s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/02 18:45:44     46s] Move report: Detail placement moves 653 insts, mean move: 0.78 um, max move: 16.32 um 
[04/02 18:45:44     46s] 	Max move on inst (U412): (149.16, 161.25) --> (133.40, 161.80)
[04/02 18:45:44     46s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2655.1MB
[04/02 18:45:44     46s] Statistics of distance of Instance movement in refine placement:
[04/02 18:45:44     46s]   maximum (X+Y) =        16.32 um
[04/02 18:45:44     46s]   inst (U412) with max move: (149.165, 161.246) -> (133.4, 161.8)
[04/02 18:45:44     46s]   mean    (X+Y) =         0.78 um
[04/02 18:45:44     46s] Summary Report:
[04/02 18:45:44     46s] Instances move: 653 (out of 653 movable)
[04/02 18:45:44     46s] Instances flipped: 0
[04/02 18:45:44     46s] Mean displacement: 0.78 um
[04/02 18:45:44     46s] Max displacement: 16.32 um (Instance: U412) (149.165, 161.246) -> (133.4, 161.8)
[04/02 18:45:44     46s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: AND2X2TR
[04/02 18:45:44     46s] Total instances moved : 653
[04/02 18:45:44     46s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.160, REAL:0.306, MEM:2655.1M, EPOCH TIME: 1680475544.918085
[04/02 18:45:44     46s] Total net bbox length = 1.857e+04 (1.021e+04 8.359e+03) (ext = 1.582e+03)
[04/02 18:45:44     46s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2655.1MB
[04/02 18:45:44     46s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2655.1MB) @(0:00:46.4 - 0:00:46.6).
[04/02 18:45:44     46s] *** Finished refinePlace (0:00:46.6 mem=2655.1M) ***
[04/02 18:45:44     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1311766.1
[04/02 18:45:44     46s] OPERPROF: Finished RefinePlace at level 1, CPU:0.167, REAL:0.313, MEM:2655.1M, EPOCH TIME: 1680475544.918875
[04/02 18:45:44     46s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2655.1M, EPOCH TIME: 1680475544.918953
[04/02 18:45:44     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:653).
[04/02 18:45:44     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] All LLGs are deleted
[04/02 18:45:44     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2655.1M, EPOCH TIME: 1680475544.920165
[04/02 18:45:44     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2655.1M, EPOCH TIME: 1680475544.920431
[04/02 18:45:44     46s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2655.1M, EPOCH TIME: 1680475544.922837
[04/02 18:45:44     46s] *** Finished Initial Placement (cpu=0:00:08.0, real=0:00:08.0, mem=2655.1M) ***
[04/02 18:45:44     46s] Processing tracks to init pin-track alignment.
[04/02 18:45:44     46s] z: 2, totalTracks: 1
[04/02 18:45:44     46s] z: 4, totalTracks: 1
[04/02 18:45:44     46s] z: 6, totalTracks: 1
[04/02 18:45:44     46s] z: 8, totalTracks: 1
[04/02 18:45:44     46s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:45:44     46s] All LLGs are deleted
[04/02 18:45:44     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2655.1M, EPOCH TIME: 1680475544.927954
[04/02 18:45:44     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2655.1M, EPOCH TIME: 1680475544.928252
[04/02 18:45:44     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2655.1M, EPOCH TIME: 1680475544.928461
[04/02 18:45:44     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:44     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2719.1M, EPOCH TIME: 1680475544.930784
[04/02 18:45:44     46s] Max number of tech site patterns supported in site array is 256.
[04/02 18:45:44     46s] Core basic site is IBM13SITE
[04/02 18:45:44     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2719.1M, EPOCH TIME: 1680475544.974830
[04/02 18:45:44     46s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:45:44     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:45:44     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.018, MEM:2751.1M, EPOCH TIME: 1680475544.993223
[04/02 18:45:44     46s] Fast DP-INIT is on for default
[04/02 18:45:44     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:45:44     46s] Atter site array init, number of instance map data is 0.
[04/02 18:45:44     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.025, REAL:0.064, MEM:2751.1M, EPOCH TIME: 1680475544.995197
[04/02 18:45:44     46s] 
[04/02 18:45:44     46s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:44     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.068, MEM:2655.1M, EPOCH TIME: 1680475544.996763
[04/02 18:45:44     46s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2655.1M, EPOCH TIME: 1680475544.997326
[04/02 18:45:44     46s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2655.1M, EPOCH TIME: 1680475544.997671
[04/02 18:45:45     46s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.004, REAL:0.005, MEM:2655.1M, EPOCH TIME: 1680475545.002396
[04/02 18:45:45     46s] default core: bins with density > 0.750 =  0.00 % ( 0 / 35 )
[04/02 18:45:45     46s] Density distribution unevenness ratio = 14.077%
[04/02 18:45:45     46s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.004, REAL:0.005, MEM:2655.1M, EPOCH TIME: 1680475545.002581
[04/02 18:45:45     46s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2655.1M, EPOCH TIME: 1680475545.002654
[04/02 18:45:45     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:45     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:45     46s] All LLGs are deleted
[04/02 18:45:45     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:45     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:45     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2655.1M, EPOCH TIME: 1680475545.003630
[04/02 18:45:45     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2655.1M, EPOCH TIME: 1680475545.003887
[04/02 18:45:45     46s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2655.1M, EPOCH TIME: 1680475545.005025
[04/02 18:45:45     46s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/02 18:45:45     46s] 
[04/02 18:45:45     46s] *** Start incrementalPlace ***
[04/02 18:45:45     46s] User Input Parameters:
[04/02 18:45:45     46s] - Congestion Driven    : On
[04/02 18:45:45     46s] - Timing Driven        : On
[04/02 18:45:45     46s] - Area-Violation Based : On
[04/02 18:45:45     46s] - Start Rollback Level : -5
[04/02 18:45:45     46s] - Legalized            : On
[04/02 18:45:45     46s] - Window Based         : Off
[04/02 18:45:45     46s] - eDen incr mode       : Off
[04/02 18:45:45     46s] - Small incr mode      : Off
[04/02 18:45:45     46s] 
[04/02 18:45:45     46s] No Views given, use default active views for adaptive view pruning
[04/02 18:45:45     46s] SKP will enable view:
[04/02 18:45:45     46s]   setupAnalysis
[04/02 18:45:45     46s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2657.1M, EPOCH TIME: 1680475545.022064
[04/02 18:45:45     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:45:45     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:45:45     46s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.012, REAL:0.053, MEM:2657.1M, EPOCH TIME: 1680475545.074773
[04/02 18:45:45     46s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2657.1M, EPOCH TIME: 1680475545.075130
[04/02 18:45:45     46s] Starting Early Global Route congestion estimation: mem = 2657.1M
[04/02 18:45:45     46s] (I)      ================== Layers ==================
[04/02 18:45:45     46s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:45     46s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:45:45     46s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:45     46s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:45:45     46s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:45:45     46s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:45:45     46s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:45:45     46s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:45:45     46s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:45:45     46s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:45:45     46s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:45:45     46s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:45:45     46s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:45:45     46s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:45:45     46s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:45:45     46s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:45:45     46s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:45:45     46s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:45:45     46s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:45:45     46s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:45     46s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:45:45     46s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:45     46s] (I)      Started Import and model ( Curr Mem: 2657.07 MB )
[04/02 18:45:45     46s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:45:45     46s] (I)      == Non-default Options ==
[04/02 18:45:45     46s] (I)      Maximum routing layer                              : 4
[04/02 18:45:45     46s] (I)      Number of threads                                  : 6
[04/02 18:45:45     46s] (I)      Use non-blocking free Dbs wires                    : false
[04/02 18:45:45     46s] (I)      Method to set GCell size                           : row
[04/02 18:45:45     46s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:45:45     46s] (I)      Use row-based GCell size
[04/02 18:45:45     46s] (I)      Use row-based GCell align
[04/02 18:45:45     46s] (I)      layer 0 area = 89000
[04/02 18:45:45     46s] (I)      layer 1 area = 120000
[04/02 18:45:45     46s] (I)      layer 2 area = 120000
[04/02 18:45:45     46s] (I)      layer 3 area = 120000
[04/02 18:45:45     46s] (I)      GCell unit size   : 3600
[04/02 18:45:45     46s] (I)      GCell multiplier  : 1
[04/02 18:45:45     46s] (I)      GCell row height  : 3600
[04/02 18:45:45     46s] (I)      Actual row height : 3600
[04/02 18:45:45     46s] (I)      GCell align ref   : 7000 7000
[04/02 18:45:45     46s] [NR-eGR] Track table information for default rule: 
[04/02 18:45:45     46s] [NR-eGR] M1 has single uniform track structure
[04/02 18:45:45     46s] [NR-eGR] M2 has single uniform track structure
[04/02 18:45:45     46s] [NR-eGR] M3 has single uniform track structure
[04/02 18:45:45     46s] [NR-eGR] M4 has single uniform track structure
[04/02 18:45:45     46s] [NR-eGR] M5 has single uniform track structure
[04/02 18:45:45     46s] [NR-eGR] M6 has single uniform track structure
[04/02 18:45:45     46s] [NR-eGR] MQ has single uniform track structure
[04/02 18:45:45     46s] [NR-eGR] LM has single uniform track structure
[04/02 18:45:45     46s] (I)      ============== Default via ===============
[04/02 18:45:45     46s] (I)      +---+------------------+-----------------+
[04/02 18:45:45     46s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:45:45     46s] (I)      +---+------------------+-----------------+
[04/02 18:45:45     46s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:45:45     46s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[04/02 18:45:45     46s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:45:45     46s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:45:45     46s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[04/02 18:45:45     46s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:45:45     46s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:45:45     46s] (I)      +---+------------------+-----------------+
[04/02 18:45:45     46s] [NR-eGR] Read 1843 PG shapes
[04/02 18:45:45     46s] [NR-eGR] Read 0 clock shapes
[04/02 18:45:45     46s] [NR-eGR] Read 0 other shapes
[04/02 18:45:45     46s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:45:45     46s] [NR-eGR] #Instance Blockages : 0
[04/02 18:45:45     46s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:45:45     46s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:45:45     46s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:45:45     46s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:45:45     46s] [NR-eGR] #Other Blockages    : 0
[04/02 18:45:45     46s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:45:45     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/02 18:45:45     46s] [NR-eGR] Read 655 nets ( ignored 0 )
[04/02 18:45:45     46s] (I)      early_global_route_priority property id does not exist.
[04/02 18:45:45     46s] (I)      Read Num Blocks=1843  Num Prerouted Wires=0  Num CS=0
[04/02 18:45:45     46s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 0
[04/02 18:45:45     46s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 0
[04/02 18:45:45     46s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 0
[04/02 18:45:45     46s] (I)      Number of ignored nets                =      0
[04/02 18:45:45     46s] (I)      Number of connected nets              =      0
[04/02 18:45:45     46s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/02 18:45:45     46s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/02 18:45:45     46s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:45:45     46s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:45:45     46s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:45:45     46s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:45:45     46s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:45:45     46s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:45:45     46s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:45:45     46s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/02 18:45:45     46s] (I)      Ndr track 0 does not exist
[04/02 18:45:45     46s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:45:45     46s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:45:45     46s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:45:45     46s] (I)      Site width          :   400  (dbu)
[04/02 18:45:45     46s] (I)      Row height          :  3600  (dbu)
[04/02 18:45:45     46s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:45:45     46s] (I)      GCell width         :  3600  (dbu)
[04/02 18:45:45     46s] (I)      GCell height        :  3600  (dbu)
[04/02 18:45:45     46s] (I)      Grid                :    66    50     4
[04/02 18:45:45     46s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:45:45     46s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:45:45     46s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:45:45     46s] (I)      Default wire width  :   160   200   200   200
[04/02 18:45:45     46s] (I)      Default wire space  :   160   200   200   200
[04/02 18:45:45     46s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:45:45     46s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:45:45     46s] (I)      First track coord   :   400   400   400   400
[04/02 18:45:45     46s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:45:45     46s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:45:45     46s] (I)      Num of masks        :     1     1     1     1
[04/02 18:45:45     46s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:45:45     46s] (I)      --------------------------------------------------------
[04/02 18:45:45     46s] 
[04/02 18:45:45     46s] [NR-eGR] ============ Routing rule table ============
[04/02 18:45:45     46s] [NR-eGR] Rule id: 0  Nets: 655
[04/02 18:45:45     46s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:45:45     46s] (I)                    Layer    2    3    4 
[04/02 18:45:45     46s] (I)                    Pitch  400  400  400 
[04/02 18:45:45     46s] (I)             #Used tracks    1    1    1 
[04/02 18:45:45     46s] (I)       #Fully used tracks    1    1    1 
[04/02 18:45:45     46s] [NR-eGR] ========================================
[04/02 18:45:45     46s] [NR-eGR] 
[04/02 18:45:45     46s] (I)      =============== Blocked Tracks ===============
[04/02 18:45:45     46s] (I)      +-------+---------+----------+---------------+
[04/02 18:45:45     46s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:45:45     46s] (I)      +-------+---------+----------+---------------+
[04/02 18:45:45     46s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:45:45     46s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:45:45     46s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:45:45     46s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:45:45     46s] (I)      +-------+---------+----------+---------------+
[04/02 18:45:45     46s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2657.07 MB )
[04/02 18:45:45     46s] (I)      Reset routing kernel
[04/02 18:45:45     46s] (I)      Started Global Routing ( Curr Mem: 2657.07 MB )
[04/02 18:45:45     46s] (I)      totalPins=2205  totalGlobalPin=2203 (99.91%)
[04/02 18:45:45     46s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:45:45     46s] [NR-eGR] Layer group 1: route 655 net(s) in layer range [2, 4]
[04/02 18:45:45     46s] (I)      
[04/02 18:45:45     46s] (I)      ============  Phase 1a Route ============
[04/02 18:45:45     46s] (I)      Usage: 5952 = (3166 H, 2786 V) = (11.77% H, 5.41% V) = (1.140e+04um H, 1.003e+04um V)
[04/02 18:45:45     46s] (I)      
[04/02 18:45:45     46s] (I)      ============  Phase 1b Route ============
[04/02 18:45:45     46s] (I)      Usage: 5952 = (3166 H, 2786 V) = (11.77% H, 5.41% V) = (1.140e+04um H, 1.003e+04um V)
[04/02 18:45:45     46s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.142720e+04um
[04/02 18:45:45     46s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/02 18:45:45     46s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:45:45     46s] (I)      
[04/02 18:45:45     46s] (I)      ============  Phase 1c Route ============
[04/02 18:45:45     46s] (I)      Usage: 5952 = (3166 H, 2786 V) = (11.77% H, 5.41% V) = (1.140e+04um H, 1.003e+04um V)
[04/02 18:45:45     46s] (I)      
[04/02 18:45:45     46s] (I)      ============  Phase 1d Route ============
[04/02 18:45:45     46s] (I)      Usage: 5952 = (3166 H, 2786 V) = (11.77% H, 5.41% V) = (1.140e+04um H, 1.003e+04um V)
[04/02 18:45:45     46s] (I)      
[04/02 18:45:45     46s] (I)      ============  Phase 1e Route ============
[04/02 18:45:45     46s] (I)      Usage: 5952 = (3166 H, 2786 V) = (11.77% H, 5.41% V) = (1.140e+04um H, 1.003e+04um V)
[04/02 18:45:45     46s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.142720e+04um
[04/02 18:45:45     46s] (I)      
[04/02 18:45:45     46s] (I)      ============  Phase 1l Route ============
[04/02 18:45:45     46s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:45:45     46s] (I)      Layer  2:      26747      3430         0           0       29106    ( 0.00%) 
[04/02 18:45:45     46s] (I)      Layer  3:      26722      3166         0         468       28782    ( 1.60%) 
[04/02 18:45:45     46s] (I)      Layer  4:      24015        21         0           0       29106    ( 0.00%) 
[04/02 18:45:45     46s] (I)      Total:         77484      6617         0         468       86994    ( 0.54%) 
[04/02 18:45:45     46s] (I)      
[04/02 18:45:45     46s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:45:45     46s] [NR-eGR]                        OverCon            
[04/02 18:45:45     46s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:45:45     46s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:45:45     46s] [NR-eGR] ----------------------------------------------
[04/02 18:45:45     46s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:45:45     46s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:45:45     46s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:45:45     46s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:45:45     46s] [NR-eGR] ----------------------------------------------
[04/02 18:45:45     46s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:45:45     46s] [NR-eGR] 
[04/02 18:45:45     46s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.09 sec, Curr Mem: 2657.07 MB )
[04/02 18:45:45     46s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:45:45     46s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:45:45     46s] Early Global Route congestion estimation runtime: 0.12 seconds, mem = 2657.1M
[04/02 18:45:45     46s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.080, REAL:0.123, MEM:2657.1M, EPOCH TIME: 1680475545.198083
[04/02 18:45:45     46s] OPERPROF: Starting HotSpotCal at level 1, MEM:2657.1M, EPOCH TIME: 1680475545.198151
[04/02 18:45:45     46s] [hotspot] +------------+---------------+---------------+
[04/02 18:45:45     46s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:45:45     46s] [hotspot] +------------+---------------+---------------+
[04/02 18:45:45     46s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:45:45     46s] [hotspot] +------------+---------------+---------------+
[04/02 18:45:45     46s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:45:45     46s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:45:45     46s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.007, MEM:2657.1M, EPOCH TIME: 1680475545.205153
[04/02 18:45:45     46s] Skipped repairing congestion.
[04/02 18:45:45     46s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2657.1M, EPOCH TIME: 1680475545.205500
[04/02 18:45:45     46s] Starting Early Global Route wiring: mem = 2657.1M
[04/02 18:45:45     46s] (I)      ============= Track Assignment ============
[04/02 18:45:45     46s] (I)      Started Track Assignment (6T) ( Curr Mem: 2657.07 MB )
[04/02 18:45:45     46s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[04/02 18:45:45     46s] (I)      Run Multi-thread track assignment
[04/02 18:45:45     46s] (I)      Finished Track Assignment (6T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2657.07 MB )
[04/02 18:45:45     46s] (I)      Started Export ( Curr Mem: 2657.07 MB )
[04/02 18:45:45     46s] [NR-eGR]             Length (um)  Vias 
[04/02 18:45:45     46s] [NR-eGR] ------------------------------
[04/02 18:45:45     46s] [NR-eGR]  M1  (1H)             0  2150 
[04/02 18:45:45     46s] [NR-eGR]  M2  (2V)         10250  3435 
[04/02 18:45:45     46s] [NR-eGR]  M3  (3H)         11866    39 
[04/02 18:45:45     46s] [NR-eGR]  M4  (4V)            80     0 
[04/02 18:45:45     46s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:45:45     46s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:45:45     46s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:45:45     46s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:45:45     46s] [NR-eGR] ------------------------------
[04/02 18:45:45     46s] [NR-eGR]      Total        22196  5624 
[04/02 18:45:45     46s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:45:45     46s] [NR-eGR] Total half perimeter of net bounding box: 18569um
[04/02 18:45:45     46s] [NR-eGR] Total length: 22196um, number of vias: 5624
[04/02 18:45:45     46s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:45:45     46s] [NR-eGR] Total eGR-routed clock nets wire length: 1146um, number of vias: 218
[04/02 18:45:45     46s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:45:45     46s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2657.07 MB )
[04/02 18:45:45     46s] Early Global Route wiring runtime: 0.09 seconds, mem = 2657.1M
[04/02 18:45:45     46s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.040, REAL:0.088, MEM:2657.1M, EPOCH TIME: 1680475545.293041
[04/02 18:45:45     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:45:45     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:45:45     46s] 0 delay mode for cte disabled.
[04/02 18:45:45     46s] SKP cleared!
[04/02 18:45:45     46s] 
[04/02 18:45:45     46s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[04/02 18:45:45     46s] Tdgp not successfully inited but do clear! skip clearing
[04/02 18:45:45     46s] **placeDesign ... cpu = 0: 0: 9, real = 0: 0: 9, mem = 2385.1M **
[04/02 18:45:45     46s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/02 18:45:45     46s] VSMManager cleared!
[04/02 18:45:45     46s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.0/0:00:09.5 (0.9), totSession cpu/real = 0:00:46.9/0:01:59.6 (0.4), mem = 2385.1M
[04/02 18:45:45     46s] 
[04/02 18:45:45     46s] =============================================================================================
[04/02 18:45:45     46s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.14-s109_1
[04/02 18:45:45     46s] =============================================================================================
[04/02 18:45:45     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:45:45     46s] ---------------------------------------------------------------------------------------------
[04/02 18:45:45     46s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/02 18:45:45     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:45     46s] [ TimingUpdate           ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.2
[04/02 18:45:45     46s] [ MISC                   ]          0:00:09.4  (  99.2 % )     0:00:09.4 /  0:00:08.9    0.9
[04/02 18:45:45     46s] ---------------------------------------------------------------------------------------------
[04/02 18:45:45     46s]  GlobalPlace #1 TOTAL               0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:09.0    0.9
[04/02 18:45:45     46s] ---------------------------------------------------------------------------------------------
[04/02 18:45:45     46s] 
[04/02 18:45:45     46s] Enable CTE adjustment.
[04/02 18:45:45     46s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1744.3M, totSessionCpu=0:00:47 **
[04/02 18:45:45     46s] GigaOpt running with 6 threads.
[04/02 18:45:45     46s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.0/0:01:59.6 (0.4), mem = 2385.1M
[04/02 18:45:45     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2385.1M, EPOCH TIME: 1680475545.597708
[04/02 18:45:45     46s] Processing tracks to init pin-track alignment.
[04/02 18:45:45     46s] z: 2, totalTracks: 1
[04/02 18:45:45     46s] z: 4, totalTracks: 1
[04/02 18:45:45     46s] z: 6, totalTracks: 1
[04/02 18:45:45     46s] z: 8, totalTracks: 1
[04/02 18:45:45     46s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:45:45     46s] All LLGs are deleted
[04/02 18:45:45     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:45     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:45     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2385.1M, EPOCH TIME: 1680475545.602167
[04/02 18:45:45     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2385.1M, EPOCH TIME: 1680475545.602464
[04/02 18:45:45     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2385.1M, EPOCH TIME: 1680475545.602709
[04/02 18:45:45     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:45     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:45     46s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2481.1M, EPOCH TIME: 1680475545.606301
[04/02 18:45:45     46s] Max number of tech site patterns supported in site array is 256.
[04/02 18:45:45     46s] Core basic site is IBM13SITE
[04/02 18:45:45     46s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2481.1M, EPOCH TIME: 1680475545.673991
[04/02 18:45:45     46s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:45:45     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:45:45     46s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.011, MEM:2481.1M, EPOCH TIME: 1680475545.685050
[04/02 18:45:45     46s] Fast DP-INIT is on for default
[04/02 18:45:45     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:45:45     46s] Atter site array init, number of instance map data is 0.
[04/02 18:45:45     46s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.026, REAL:0.080, MEM:2481.1M, EPOCH TIME: 1680475545.686728
[04/02 18:45:45     46s] 
[04/02 18:45:45     46s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:45     46s] OPERPROF:     Starting CMU at level 3, MEM:2481.1M, EPOCH TIME: 1680475545.687254
[04/02 18:45:45     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2481.1M, EPOCH TIME: 1680475545.687562
[04/02 18:45:45     46s] 
[04/02 18:45:45     46s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:45:45     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.086, MEM:2385.1M, EPOCH TIME: 1680475545.688344
[04/02 18:45:45     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2385.1M, EPOCH TIME: 1680475545.689113
[04/02 18:45:45     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2385.1M, EPOCH TIME: 1680475545.691509
[04/02 18:45:45     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2385.1MB).
[04/02 18:45:45     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.095, MEM:2385.1M, EPOCH TIME: 1680475545.692511
[04/02 18:45:45     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2385.1M, EPOCH TIME: 1680475545.692653
[04/02 18:45:45     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:45     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:45     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:45     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:45     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2385.1M, EPOCH TIME: 1680475545.695527
[04/02 18:45:45     47s] 
[04/02 18:45:45     47s] Trim Metal Layers:
[04/02 18:45:45     47s] LayerId::1 widthSet size::1
[04/02 18:45:45     47s] LayerId::2 widthSet size::1
[04/02 18:45:45     47s] LayerId::3 widthSet size::1
[04/02 18:45:45     47s] LayerId::4 widthSet size::1
[04/02 18:45:45     47s] LayerId::5 widthSet size::1
[04/02 18:45:45     47s] LayerId::6 widthSet size::1
[04/02 18:45:45     47s] LayerId::7 widthSet size::1
[04/02 18:45:45     47s] LayerId::8 widthSet size::1
[04/02 18:45:45     47s] Updating RC grid for preRoute extraction ...
[04/02 18:45:45     47s] eee: pegSigSF::1.070000
[04/02 18:45:45     47s] Initializing multi-corner resistance tables ...
[04/02 18:45:45     47s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:45:45     47s] eee: l::2 avDens::0.098394 usedTrk::309.941668 availTrk::3150.000000 sigTrk::309.941668
[04/02 18:45:45     47s] eee: l::3 avDens::0.113604 usedTrk::357.852779 availTrk::3150.000000 sigTrk::357.852779
[04/02 18:45:45     47s] eee: l::4 avDens::0.031214 usedTrk::98.325001 availTrk::3150.000000 sigTrk::98.325001
[04/02 18:45:45     47s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:45:45     47s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:45:45     47s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:45:45     47s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:45:45     47s] {RT rc-typ 0 4 4 0}
[04/02 18:45:45     47s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.003604 aWlH=0.000000 lMod=0 pMax=0.806200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:45:45     47s] 
[04/02 18:45:45     47s] Creating Lib Analyzer ...
[04/02 18:45:45     47s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:45:45     47s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:45:45     47s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:45:45     47s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:45:45     47s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:45:45     47s] 
[04/02 18:45:45     47s] {RT rc-typ 0 4 4 0}
[04/02 18:45:46     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.8 mem=2391.1M
[04/02 18:45:46     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.8 mem=2391.1M
[04/02 18:45:46     47s] Creating Lib Analyzer, finished. 
[04/02 18:45:46     47s] #optDebug: fT-S <1 2 3 1 0>
[04/02 18:45:46     47s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1749.6M, totSessionCpu=0:00:48 **
[04/02 18:45:46     47s] *** optDesign -preCTS ***
[04/02 18:45:46     47s] DRC Margin: user margin 0.1; extra margin 0.2
[04/02 18:45:46     47s] Setup Target Slack: user slack 0.05; extra slack 0.0
[04/02 18:45:46     47s] Hold Target Slack: user slack 0.05
[04/02 18:45:46     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2391.1M, EPOCH TIME: 1680475546.697866
[04/02 18:45:46     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:46     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:46     47s] 
[04/02 18:45:46     47s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:46     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.020, MEM:2391.1M, EPOCH TIME: 1680475546.718007
[04/02 18:45:46     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:46     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:46     47s] Multi-VT timing optimization disabled based on library information.
[04/02 18:45:46     47s] 
[04/02 18:45:46     47s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:45:46     47s] Deleting Lib Analyzer.
[04/02 18:45:46     47s] 
[04/02 18:45:46     47s] TimeStamp Deleting Cell Server End ...
[04/02 18:45:46     47s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:45:46     47s] 
[04/02 18:45:46     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:45:46     47s] Summary for sequential cells identification: 
[04/02 18:45:46     47s]   Identified SBFF number: 112
[04/02 18:45:46     47s]   Identified MBFF number: 0
[04/02 18:45:46     47s]   Identified SB Latch number: 0
[04/02 18:45:46     47s]   Identified MB Latch number: 0
[04/02 18:45:46     47s]   Not identified SBFF number: 8
[04/02 18:45:46     47s]   Not identified MBFF number: 0
[04/02 18:45:46     47s]   Not identified SB Latch number: 0
[04/02 18:45:46     47s]   Not identified MB Latch number: 0
[04/02 18:45:46     47s]   Number of sequential cells which are not FFs: 34
[04/02 18:45:46     47s]  Visiting view : setupAnalysis
[04/02 18:45:46     47s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:45:46     47s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:45:46     47s]  Visiting view : holdAnalysis
[04/02 18:45:46     47s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:45:46     47s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:45:46     47s] TLC MultiMap info (StdDelay):
[04/02 18:45:46     47s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:45:46     47s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:45:46     47s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:45:46     47s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:45:46     47s]  Setting StdDelay to: 22.7ps
[04/02 18:45:46     47s] 
[04/02 18:45:46     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:45:46     47s] 
[04/02 18:45:46     47s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:45:46     47s] 
[04/02 18:45:46     47s] TimeStamp Deleting Cell Server End ...
[04/02 18:45:46     47s] 
[04/02 18:45:46     47s] Creating Lib Analyzer ...
[04/02 18:45:46     47s] 
[04/02 18:45:46     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:45:46     47s] Summary for sequential cells identification: 
[04/02 18:45:46     47s]   Identified SBFF number: 112
[04/02 18:45:46     47s]   Identified MBFF number: 0
[04/02 18:45:46     47s]   Identified SB Latch number: 0
[04/02 18:45:46     47s]   Identified MB Latch number: 0
[04/02 18:45:46     47s]   Not identified SBFF number: 8
[04/02 18:45:46     47s]   Not identified MBFF number: 0
[04/02 18:45:46     47s]   Not identified SB Latch number: 0
[04/02 18:45:46     47s]   Not identified MB Latch number: 0
[04/02 18:45:46     47s]   Number of sequential cells which are not FFs: 34
[04/02 18:45:46     47s]  Visiting view : setupAnalysis
[04/02 18:45:46     47s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:45:46     47s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:45:46     47s]  Visiting view : holdAnalysis
[04/02 18:45:46     47s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:45:46     47s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:45:46     47s] TLC MultiMap info (StdDelay):
[04/02 18:45:46     47s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:45:46     47s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:45:46     47s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:45:46     47s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:45:46     47s]  Setting StdDelay to: 22.7ps
[04/02 18:45:46     47s] 
[04/02 18:45:46     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:45:46     47s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:45:46     48s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:45:46     48s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:45:46     48s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:45:46     48s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:45:46     48s] 
[04/02 18:45:46     48s] {RT rc-typ 0 4 4 0}
[04/02 18:45:47     48s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.6 mem=2391.1M
[04/02 18:45:47     48s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.6 mem=2391.1M
[04/02 18:45:47     48s] Creating Lib Analyzer, finished. 
[04/02 18:45:47     48s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2391.1M, EPOCH TIME: 1680475547.701862
[04/02 18:45:47     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:47     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:47     48s] All LLGs are deleted
[04/02 18:45:47     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:47     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:47     48s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2391.1M, EPOCH TIME: 1680475547.702188
[04/02 18:45:47     48s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2391.1M, EPOCH TIME: 1680475547.702644
[04/02 18:45:47     48s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2391.1M, EPOCH TIME: 1680475547.703089
[04/02 18:45:47     48s] {MMLU 0 0 655}
[04/02 18:45:47     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.7 mem=2391.1M
[04/02 18:45:47     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.7 mem=2391.1M
[04/02 18:45:47     48s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:45:47     48s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:45:47     48s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2391.08 MB )
[04/02 18:45:47     48s] (I)      ================== Layers ==================
[04/02 18:45:47     48s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:47     48s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:45:47     48s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:47     48s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:45:47     48s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:45:47     48s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:45:47     48s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:45:47     48s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:45:47     48s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:45:47     48s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:45:47     48s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:45:47     48s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:45:47     48s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:45:47     48s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:45:47     48s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:45:47     48s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:45:47     48s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:45:47     48s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:45:47     48s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:45:47     48s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:47     48s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:45:47     48s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:47     48s] (I)      Started Import and model ( Curr Mem: 2391.08 MB )
[04/02 18:45:47     48s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:45:47     48s] (I)      Number of ignored instance 0
[04/02 18:45:47     48s] (I)      Number of inbound cells 0
[04/02 18:45:47     48s] (I)      Number of opened ILM blockages 0
[04/02 18:45:47     48s] (I)      Number of instances temporarily fixed by detailed placement 0
[04/02 18:45:47     48s] (I)      numMoveCells=653, numMacros=0  numPads=55  numMultiRowHeightInsts=0
[04/02 18:45:47     48s] (I)      cell height: 3600, count: 653
[04/02 18:45:47     48s] (I)      Number of nets = 655 ( 0 ignored )
[04/02 18:45:47     48s] (I)      Read rows... (mem=2391.1M)
[04/02 18:45:47     48s] (I)      rowRegion is not equal to core box, resetting core box
[04/02 18:45:47     48s] (I)      rowRegion : (7000, 7000) - (233000, 172600)
[04/02 18:45:47     48s] (I)      coreBox   : (7000, 7000) - (233000, 173000)
[04/02 18:45:47     48s] (I)      Done Read rows (cpu=0.000s, mem=2391.1M)
[04/02 18:45:47     48s] (I)      Identified Clock instances: Flop 77, Clock buffer/inverter 0, Gate 0, Logic 0
[04/02 18:45:47     48s] (I)      Read module constraints... (mem=2391.1M)
[04/02 18:45:47     48s] (I)      Done Read module constraints (cpu=0.000s, mem=2391.1M)
[04/02 18:45:47     48s] (I)      == Non-default Options ==
[04/02 18:45:47     48s] (I)      Maximum routing layer                              : 4
[04/02 18:45:47     48s] (I)      Buffering-aware routing                            : true
[04/02 18:45:47     48s] (I)      Spread congestion away from blockages              : true
[04/02 18:45:47     48s] (I)      Number of threads                                  : 6
[04/02 18:45:47     48s] (I)      Overflow penalty cost                              : 10
[04/02 18:45:47     48s] (I)      Source-to-sink ratio                               : 0.300000
[04/02 18:45:47     48s] (I)      Method to set GCell size                           : row
[04/02 18:45:47     48s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:45:47     48s] (I)      Use row-based GCell size
[04/02 18:45:47     48s] (I)      Use row-based GCell align
[04/02 18:45:47     48s] (I)      layer 0 area = 89000
[04/02 18:45:47     48s] (I)      layer 1 area = 120000
[04/02 18:45:47     48s] (I)      layer 2 area = 120000
[04/02 18:45:47     48s] (I)      layer 3 area = 120000
[04/02 18:45:47     48s] (I)      GCell unit size   : 3600
[04/02 18:45:47     48s] (I)      GCell multiplier  : 1
[04/02 18:45:47     48s] (I)      GCell row height  : 3600
[04/02 18:45:47     48s] (I)      Actual row height : 3600
[04/02 18:45:47     48s] (I)      GCell align ref   : 7000 7000
[04/02 18:45:47     48s] [NR-eGR] Track table information for default rule: 
[04/02 18:45:47     48s] [NR-eGR] M1 has single uniform track structure
[04/02 18:45:47     48s] [NR-eGR] M2 has single uniform track structure
[04/02 18:45:47     48s] [NR-eGR] M3 has single uniform track structure
[04/02 18:45:47     48s] [NR-eGR] M4 has single uniform track structure
[04/02 18:45:47     48s] [NR-eGR] M5 has single uniform track structure
[04/02 18:45:47     48s] [NR-eGR] M6 has single uniform track structure
[04/02 18:45:47     48s] [NR-eGR] MQ has single uniform track structure
[04/02 18:45:47     48s] [NR-eGR] LM has single uniform track structure
[04/02 18:45:47     48s] (I)      ============== Default via ===============
[04/02 18:45:47     48s] (I)      +---+------------------+-----------------+
[04/02 18:45:47     48s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:45:47     48s] (I)      +---+------------------+-----------------+
[04/02 18:45:47     48s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:45:47     48s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[04/02 18:45:47     48s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:45:47     48s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:45:47     48s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[04/02 18:45:47     48s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:45:47     48s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:45:47     48s] (I)      +---+------------------+-----------------+
[04/02 18:45:47     48s] [NR-eGR] Read 1843 PG shapes
[04/02 18:45:47     48s] [NR-eGR] Read 0 clock shapes
[04/02 18:45:47     48s] [NR-eGR] Read 0 other shapes
[04/02 18:45:47     48s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:45:47     48s] [NR-eGR] #Instance Blockages : 0
[04/02 18:45:47     48s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:45:47     48s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:45:47     48s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:45:47     48s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:45:47     48s] [NR-eGR] #Other Blockages    : 0
[04/02 18:45:47     48s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:45:47     48s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/02 18:45:47     48s] [NR-eGR] Read 655 nets ( ignored 0 )
[04/02 18:45:47     48s] (I)      early_global_route_priority property id does not exist.
[04/02 18:45:47     48s] (I)      Read Num Blocks=1843  Num Prerouted Wires=0  Num CS=0
[04/02 18:45:47     48s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 0
[04/02 18:45:47     48s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 0
[04/02 18:45:47     48s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 0
[04/02 18:45:47     48s] (I)      Number of ignored nets                =      0
[04/02 18:45:47     48s] (I)      Number of connected nets              =      0
[04/02 18:45:47     48s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/02 18:45:47     48s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/02 18:45:47     48s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:45:47     48s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:45:47     48s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:45:47     48s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:45:47     48s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:45:47     48s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:45:47     48s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:45:47     48s] (I)      Constructing bin map
[04/02 18:45:47     48s] (I)      Initialize bin information with width=7200 height=7200
[04/02 18:45:47     48s] (I)      Done constructing bin map
[04/02 18:45:47     48s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/02 18:45:47     48s] (I)      Ndr track 0 does not exist
[04/02 18:45:47     48s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:45:47     48s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:45:47     48s] (I)      Core area           : (7000, 7000) - (233000, 172600)
[04/02 18:45:47     48s] (I)      Site width          :   400  (dbu)
[04/02 18:45:47     48s] (I)      Row height          :  3600  (dbu)
[04/02 18:45:47     48s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:45:47     48s] (I)      GCell width         :  3600  (dbu)
[04/02 18:45:47     48s] (I)      GCell height        :  3600  (dbu)
[04/02 18:45:47     48s] (I)      Grid                :    66    50     4
[04/02 18:45:47     48s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:45:47     48s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:45:47     48s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:45:47     48s] (I)      Default wire width  :   160   200   200   200
[04/02 18:45:47     48s] (I)      Default wire space  :   160   200   200   200
[04/02 18:45:47     48s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:45:47     48s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:45:47     48s] (I)      First track coord   :   400   400   400   400
[04/02 18:45:47     48s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:45:47     48s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:45:47     48s] (I)      Num of masks        :     1     1     1     1
[04/02 18:45:47     48s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:45:47     48s] (I)      --------------------------------------------------------
[04/02 18:45:47     48s] 
[04/02 18:45:47     48s] [NR-eGR] ============ Routing rule table ============
[04/02 18:45:47     48s] [NR-eGR] Rule id: 0  Nets: 655
[04/02 18:45:47     48s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:45:47     48s] (I)                    Layer    2    3    4 
[04/02 18:45:47     48s] (I)                    Pitch  400  400  400 
[04/02 18:45:47     48s] (I)             #Used tracks    1    1    1 
[04/02 18:45:47     48s] (I)       #Fully used tracks    1    1    1 
[04/02 18:45:47     48s] [NR-eGR] ========================================
[04/02 18:45:47     48s] [NR-eGR] 
[04/02 18:45:47     48s] (I)      =============== Blocked Tracks ===============
[04/02 18:45:47     48s] (I)      +-------+---------+----------+---------------+
[04/02 18:45:47     48s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:45:47     48s] (I)      +-------+---------+----------+---------------+
[04/02 18:45:47     48s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:45:47     48s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:45:47     48s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:45:47     48s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:45:47     48s] (I)      +-------+---------+----------+---------------+
[04/02 18:45:47     48s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2391.08 MB )
[04/02 18:45:47     48s] (I)      Reset routing kernel
[04/02 18:45:47     48s] (I)      Started Global Routing ( Curr Mem: 2391.08 MB )
[04/02 18:45:47     48s] (I)      totalPins=2205  totalGlobalPin=2203 (99.91%)
[04/02 18:45:47     48s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:45:47     48s] (I)      #blocked areas for congestion spreading : 0
[04/02 18:45:47     48s] [NR-eGR] Layer group 1: route 655 net(s) in layer range [2, 4]
[04/02 18:45:47     48s] (I)      
[04/02 18:45:47     48s] (I)      ============  Phase 1a Route ============
[04/02 18:45:47     48s] (I)      Usage: 5996 = (3153 H, 2843 V) = (11.72% H, 5.52% V) = (1.135e+04um H, 1.023e+04um V)
[04/02 18:45:47     48s] (I)      
[04/02 18:45:47     48s] (I)      ============  Phase 1b Route ============
[04/02 18:45:47     48s] (I)      Usage: 5996 = (3153 H, 2843 V) = (11.72% H, 5.52% V) = (1.135e+04um H, 1.023e+04um V)
[04/02 18:45:47     48s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.158560e+04um
[04/02 18:45:47     48s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/02 18:45:47     48s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:45:47     48s] (I)      
[04/02 18:45:47     48s] (I)      ============  Phase 1c Route ============
[04/02 18:45:47     48s] (I)      Usage: 5996 = (3153 H, 2843 V) = (11.72% H, 5.52% V) = (1.135e+04um H, 1.023e+04um V)
[04/02 18:45:47     48s] (I)      
[04/02 18:45:47     48s] (I)      ============  Phase 1d Route ============
[04/02 18:45:47     48s] (I)      Usage: 5996 = (3153 H, 2843 V) = (11.72% H, 5.52% V) = (1.135e+04um H, 1.023e+04um V)
[04/02 18:45:47     48s] (I)      
[04/02 18:45:47     48s] (I)      ============  Phase 1e Route ============
[04/02 18:45:47     48s] (I)      Usage: 5996 = (3153 H, 2843 V) = (11.72% H, 5.52% V) = (1.135e+04um H, 1.023e+04um V)
[04/02 18:45:47     48s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.158560e+04um
[04/02 18:45:47     48s] (I)      
[04/02 18:45:47     48s] (I)      ============  Phase 1l Route ============
[04/02 18:45:47     48s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:45:47     48s] (I)      Layer  2:      26747      3476         0           0       29106    ( 0.00%) 
[04/02 18:45:47     48s] (I)      Layer  3:      26722      3154         0         468       28782    ( 1.60%) 
[04/02 18:45:47     48s] (I)      Layer  4:      24015        23         0           0       29106    ( 0.00%) 
[04/02 18:45:47     48s] (I)      Total:         77484      6653         0         468       86994    ( 0.54%) 
[04/02 18:45:47     48s] (I)      
[04/02 18:45:47     48s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:45:47     48s] [NR-eGR]                        OverCon            
[04/02 18:45:47     48s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:45:47     48s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:45:47     48s] [NR-eGR] ----------------------------------------------
[04/02 18:45:47     48s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:45:47     48s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:45:47     48s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:45:47     48s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:45:47     48s] [NR-eGR] ----------------------------------------------
[04/02 18:45:47     48s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:45:47     48s] [NR-eGR] 
[04/02 18:45:47     48s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2391.08 MB )
[04/02 18:45:47     48s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:45:47     48s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:45:47     48s] (I)      ============= Track Assignment ============
[04/02 18:45:47     48s] (I)      Started Track Assignment (6T) ( Curr Mem: 2391.08 MB )
[04/02 18:45:47     48s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[04/02 18:45:47     48s] (I)      Run Multi-thread track assignment
[04/02 18:45:47     48s] (I)      Finished Track Assignment (6T) ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2391.08 MB )
[04/02 18:45:47     48s] (I)      Started Export ( Curr Mem: 2391.08 MB )
[04/02 18:45:47     48s] [NR-eGR]             Length (um)  Vias 
[04/02 18:45:47     48s] [NR-eGR] ------------------------------
[04/02 18:45:47     48s] [NR-eGR]  M1  (1H)             0  2150 
[04/02 18:45:47     48s] [NR-eGR]  M2  (2V)         10446  3445 
[04/02 18:45:47     48s] [NR-eGR]  M3  (3H)         11844    37 
[04/02 18:45:47     48s] [NR-eGR]  M4  (4V)            90     0 
[04/02 18:45:47     48s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:45:47     48s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:45:47     48s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:45:47     48s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:45:47     48s] [NR-eGR] ------------------------------
[04/02 18:45:47     48s] [NR-eGR]      Total        22380  5632 
[04/02 18:45:47     48s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:45:47     48s] [NR-eGR] Total half perimeter of net bounding box: 18569um
[04/02 18:45:47     48s] [NR-eGR] Total length: 22380um, number of vias: 5632
[04/02 18:45:47     48s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:45:47     48s] [NR-eGR] Total eGR-routed clock nets wire length: 1182um, number of vias: 220
[04/02 18:45:47     48s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:45:47     48s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2391.08 MB )
[04/02 18:45:47     48s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.18 sec, Curr Mem: 2391.08 MB )
[04/02 18:45:47     48s] (I)      ===================================== Runtime Summary ======================================
[04/02 18:45:47     48s] (I)       Step                                             %     Start    Finish      Real       CPU 
[04/02 18:45:47     48s] (I)      --------------------------------------------------------------------------------------------
[04/02 18:45:47     48s] (I)       Early Global Route kernel                  100.00%  5.29 sec  5.47 sec  0.18 sec  0.12 sec 
[04/02 18:45:47     48s] (I)       +-Import and model                          11.22%  5.30 sec  5.32 sec  0.02 sec  0.02 sec 
[04/02 18:45:47     48s] (I)       | +-Create place DB                          2.12%  5.30 sec  5.30 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | +-Import place data                      2.04%  5.30 sec  5.30 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | +-Read instances and placement         0.79%  5.30 sec  5.30 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | +-Read nets                            0.72%  5.30 sec  5.30 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | +-Create route DB                          5.56%  5.30 sec  5.31 sec  0.01 sec  0.01 sec 
[04/02 18:45:47     48s] (I)       | | +-Import route data (6T)                 5.03%  5.30 sec  5.31 sec  0.01 sec  0.01 sec 
[04/02 18:45:47     48s] (I)       | | | +-Read blockages ( Layer 2-4 )         1.05%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | | +-Read routing blockages             0.00%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | | +-Read instance blockages            0.15%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | | +-Read PG blockages                  0.20%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | | +-Read clock blockages               0.03%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | | +-Read other blockages               0.03%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | | +-Read halo blockages                0.01%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | | +-Read boundary cut boxes            0.00%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | +-Read blackboxes                      0.02%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | +-Read prerouted                       0.07%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | +-Read unlegalized nets                0.03%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | +-Read nets                            0.28%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | +-Set up via pillars                   0.01%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | +-Initialize 3D grid graph             0.01%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | +-Model blockage capacity              0.65%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | | +-Initialize 3D capacity             0.54%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | +-Read aux data                            0.21%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | +-Others data preparation                  0.18%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | +-Create route kernel                      2.68%  5.31 sec  5.32 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       +-Global Routing                            31.99%  5.32 sec  5.38 sec  0.06 sec  0.04 sec 
[04/02 18:45:47     48s] (I)       | +-Initialization                           0.22%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | +-Net group 1                             30.28%  5.32 sec  5.37 sec  0.05 sec  0.04 sec 
[04/02 18:45:47     48s] (I)       | | +-Generate topology (6T)                 1.58%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | +-Phase 1a                              16.86%  5.32 sec  5.35 sec  0.03 sec  0.01 sec 
[04/02 18:45:47     48s] (I)       | | | +-Pattern routing (6T)                16.48%  5.32 sec  5.35 sec  0.03 sec  0.01 sec 
[04/02 18:45:47     48s] (I)       | | | +-Add via demand to 2D                 0.10%  5.35 sec  5.35 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | +-Phase 1b                               0.13%  5.35 sec  5.35 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | +-Phase 1c                               0.02%  5.36 sec  5.36 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | +-Phase 1d                               0.02%  5.36 sec  5.36 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | +-Phase 1e                               0.52%  5.36 sec  5.36 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | +-Route legalization                   0.37%  5.36 sec  5.36 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | | +-Legalize Blockage Violations       0.22%  5.36 sec  5.36 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | | | +-Legalize Reach Aware Violations    0.02%  5.36 sec  5.36 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | | +-Phase 1l                               8.24%  5.36 sec  5.37 sec  0.01 sec  0.02 sec 
[04/02 18:45:47     48s] (I)       | | | +-Layer assignment (6T)                7.94%  5.36 sec  5.37 sec  0.01 sec  0.02 sec 
[04/02 18:45:47     48s] (I)       | +-Clean cong LA                            0.00%  5.37 sec  5.37 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       +-Export 3D cong map                         0.37%  5.38 sec  5.38 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | +-Export 2D cong map                       0.10%  5.38 sec  5.38 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       +-Extract Global 3D Wires                    0.14%  5.38 sec  5.38 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       +-Track Assignment (6T)                     42.35%  5.38 sec  5.45 sec  0.08 sec  0.02 sec 
[04/02 18:45:47     48s] (I)       | +-Initialization                           0.07%  5.38 sec  5.38 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | +-Track Assignment Kernel                 41.88%  5.38 sec  5.45 sec  0.08 sec  0.02 sec 
[04/02 18:45:47     48s] (I)       | +-Free Memory                              0.01%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       +-Export                                     7.69%  5.45 sec  5.47 sec  0.01 sec  0.02 sec 
[04/02 18:45:47     48s] (I)       | +-Export DB wires                          2.60%  5.45 sec  5.46 sec  0.00 sec  0.01 sec 
[04/02 18:45:47     48s] (I)       | | +-Export all nets (6T)                   1.51%  5.45 sec  5.46 sec  0.00 sec  0.01 sec 
[04/02 18:45:47     48s] (I)       | | +-Set wire vias (6T)                     0.76%  5.46 sec  5.46 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | +-Report wirelength                        4.18%  5.46 sec  5.47 sec  0.01 sec  0.01 sec 
[04/02 18:45:47     48s] (I)       | +-Update net boxes                         0.55%  5.47 sec  5.47 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       | +-Update timing                            0.00%  5.47 sec  5.47 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)       +-Postprocess design                         0.24%  5.47 sec  5.47 sec  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)      ====================== Summary by functions ======================
[04/02 18:45:47     48s] (I)       Lv  Step                                   %      Real       CPU 
[04/02 18:45:47     48s] (I)      ------------------------------------------------------------------
[04/02 18:45:47     48s] (I)        0  Early Global Route kernel        100.00%  0.18 sec  0.12 sec 
[04/02 18:45:47     48s] (I)        1  Track Assignment (6T)             42.35%  0.08 sec  0.02 sec 
[04/02 18:45:47     48s] (I)        1  Global Routing                    31.99%  0.06 sec  0.04 sec 
[04/02 18:45:47     48s] (I)        1  Import and model                  11.22%  0.02 sec  0.02 sec 
[04/02 18:45:47     48s] (I)        1  Export                             7.69%  0.01 sec  0.02 sec 
[04/02 18:45:47     48s] (I)        1  Export 3D cong map                 0.37%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        1  Postprocess design                 0.24%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        1  Extract Global 3D Wires            0.14%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        2  Track Assignment Kernel           41.88%  0.08 sec  0.02 sec 
[04/02 18:45:47     48s] (I)        2  Net group 1                       30.28%  0.05 sec  0.04 sec 
[04/02 18:45:47     48s] (I)        2  Create route DB                    5.56%  0.01 sec  0.01 sec 
[04/02 18:45:47     48s] (I)        2  Report wirelength                  4.18%  0.01 sec  0.01 sec 
[04/02 18:45:47     48s] (I)        2  Create route kernel                2.68%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        2  Export DB wires                    2.60%  0.00 sec  0.01 sec 
[04/02 18:45:47     48s] (I)        2  Create place DB                    2.12%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        2  Update net boxes                   0.55%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        2  Initialization                     0.29%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        2  Read aux data                      0.21%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        2  Others data preparation            0.18%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        2  Export 2D cong map                 0.10%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        3  Phase 1a                          16.86%  0.03 sec  0.01 sec 
[04/02 18:45:47     48s] (I)        3  Phase 1l                           8.24%  0.01 sec  0.02 sec 
[04/02 18:45:47     48s] (I)        3  Import route data (6T)             5.03%  0.01 sec  0.01 sec 
[04/02 18:45:47     48s] (I)        3  Import place data                  2.04%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        3  Generate topology (6T)             1.58%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        3  Export all nets (6T)               1.51%  0.00 sec  0.01 sec 
[04/02 18:45:47     48s] (I)        3  Set wire vias (6T)                 0.76%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        3  Phase 1e                           0.52%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        3  Phase 1b                           0.13%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        3  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        3  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        4  Pattern routing (6T)              16.48%  0.03 sec  0.01 sec 
[04/02 18:45:47     48s] (I)        4  Layer assignment (6T)              7.94%  0.01 sec  0.02 sec 
[04/02 18:45:47     48s] (I)        4  Read blockages ( Layer 2-4 )       1.05%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        4  Read nets                          1.00%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        4  Read instances and placement       0.79%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        4  Model blockage capacity            0.65%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        4  Route legalization                 0.37%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        4  Add via demand to 2D               0.10%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        4  Read prerouted                     0.07%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        4  Read unlegalized nets              0.03%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        4  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        4  Initialize 3D grid graph           0.01%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        5  Initialize 3D capacity             0.54%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        5  Legalize Blockage Violations       0.22%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        5  Read PG blockages                  0.20%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        5  Read instance blockages            0.15%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        5  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        5  Read other blockages               0.03%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        5  Legalize Reach Aware Violations    0.02%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/02 18:45:47     48s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:45:47     48s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:45:47     48s] Extraction called for design 'Main_controller' of instances=653 and nets=657 using extraction engine 'preRoute' .
[04/02 18:45:47     48s] PreRoute RC Extraction called for design Main_controller.
[04/02 18:45:47     48s] RC Extraction called in multi-corner(1) mode.
[04/02 18:45:47     48s] RCMode: PreRoute
[04/02 18:45:47     48s]       RC Corner Indexes            0   
[04/02 18:45:47     48s] Capacitance Scaling Factor   : 1.00000 
[04/02 18:45:47     48s] Resistance Scaling Factor    : 1.00000 
[04/02 18:45:47     48s] Clock Cap. Scaling Factor    : 1.00000 
[04/02 18:45:47     48s] Clock Res. Scaling Factor    : 1.00000 
[04/02 18:45:47     48s] Shrink Factor                : 1.00000
[04/02 18:45:47     48s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/02 18:45:47     48s] Using Quantus QRC technology file ...
[04/02 18:45:47     48s] 
[04/02 18:45:47     48s] Trim Metal Layers:
[04/02 18:45:47     48s] LayerId::1 widthSet size::1
[04/02 18:45:47     48s] LayerId::2 widthSet size::1
[04/02 18:45:47     48s] LayerId::3 widthSet size::1
[04/02 18:45:47     48s] LayerId::4 widthSet size::1
[04/02 18:45:47     48s] LayerId::5 widthSet size::1
[04/02 18:45:47     48s] LayerId::6 widthSet size::1
[04/02 18:45:47     48s] LayerId::7 widthSet size::1
[04/02 18:45:47     48s] LayerId::8 widthSet size::1
[04/02 18:45:47     48s] Updating RC grid for preRoute extraction ...
[04/02 18:45:47     48s] eee: pegSigSF::1.070000
[04/02 18:45:47     48s] Initializing multi-corner resistance tables ...
[04/02 18:45:48     48s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:45:48     48s] eee: l::2 avDens::0.100325 usedTrk::316.024998 availTrk::3150.000000 sigTrk::316.024998
[04/02 18:45:48     48s] eee: l::3 avDens::0.113407 usedTrk::357.230555 availTrk::3150.000000 sigTrk::357.230555
[04/02 18:45:48     48s] eee: l::4 avDens::0.031301 usedTrk::98.597223 availTrk::3150.000000 sigTrk::98.597223
[04/02 18:45:48     48s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:45:48     48s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:45:48     48s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:45:48     48s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:45:48     48s] {RT rc-typ 0 4 4 0}
[04/02 18:45:48     48s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.004021 aWlH=0.000000 lMod=0 pMax=0.806300 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:45:48     48s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2391.082M)
[04/02 18:45:48     48s] All LLGs are deleted
[04/02 18:45:48     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:48     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:48     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2391.1M, EPOCH TIME: 1680475548.073207
[04/02 18:45:48     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2391.1M, EPOCH TIME: 1680475548.073521
[04/02 18:45:48     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2391.1M, EPOCH TIME: 1680475548.073771
[04/02 18:45:48     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:48     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:48     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2487.1M, EPOCH TIME: 1680475548.077321
[04/02 18:45:48     48s] Max number of tech site patterns supported in site array is 256.
[04/02 18:45:48     48s] Core basic site is IBM13SITE
[04/02 18:45:48     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2487.1M, EPOCH TIME: 1680475548.089580
[04/02 18:45:48     48s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:45:48     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:45:48     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.004, MEM:2487.1M, EPOCH TIME: 1680475548.093650
[04/02 18:45:48     48s] Fast DP-INIT is on for default
[04/02 18:45:48     48s] Atter site array init, number of instance map data is 0.
[04/02 18:45:48     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:2487.1M, EPOCH TIME: 1680475548.095848
[04/02 18:45:48     48s] 
[04/02 18:45:48     48s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:48     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:2391.1M, EPOCH TIME: 1680475548.098090
[04/02 18:45:48     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:48     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:48     48s] Starting delay calculation for Setup views
[04/02 18:45:48     48s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/02 18:45:48     48s] #################################################################################
[04/02 18:45:48     48s] # Design Stage: PreRoute
[04/02 18:45:48     48s] # Design Name: Main_controller
[04/02 18:45:48     48s] # Design Mode: 130nm
[04/02 18:45:48     48s] # Analysis Mode: MMMC Non-OCV 
[04/02 18:45:48     48s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:45:48     48s] # Signoff Settings: SI Off 
[04/02 18:45:48     48s] #################################################################################
[04/02 18:45:48     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 2456.7M, InitMEM = 2455.6M)
[04/02 18:45:48     49s] Calculate delays in Single mode...
[04/02 18:45:48     49s] Start delay calculation (fullDC) (6 T). (MEM=2457.66)
[04/02 18:45:48     49s] End AAE Lib Interpolated Model. (MEM=2469.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:45:48     49s] Total number of fetched objects 655
[04/02 18:45:48     49s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:45:48     49s] End delay calculation. (MEM=2703.29 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:45:48     49s] End delay calculation (fullDC). (MEM=2703.29 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:45:48     49s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2703.3M) ***
[04/02 18:45:48     49s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:49.5 mem=2703.3M)
[04/02 18:45:48     49s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.031  |
|           TNS (ns):| -0.067  |
|    Violating Paths:|    3    |
|          All Paths:|   130   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2733.8M, EPOCH TIME: 1680475548.897446
[04/02 18:45:48     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:48     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:48     49s] 
[04/02 18:45:48     49s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:48     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.079, MEM:2735.3M, EPOCH TIME: 1680475548.976859
[04/02 18:45:48     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:48     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:48     49s] Density: 23.428%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1851.7M, totSessionCpu=0:00:50 **
[04/02 18:45:48     49s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:03.4 (0.8), totSession cpu/real = 0:00:49.5/0:02:03.0 (0.4), mem = 2487.3M
[04/02 18:45:48     49s] 
[04/02 18:45:48     49s] =============================================================================================
[04/02 18:45:48     49s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.14-s109_1
[04/02 18:45:48     49s] =============================================================================================
[04/02 18:45:48     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:45:48     49s] ---------------------------------------------------------------------------------------------
[04/02 18:45:48     49s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:48     49s] [ OptSummaryReport       ]      1   0:00:00.2  (   5.4 % )     0:00:01.0 /  0:00:00.7    0.7
[04/02 18:45:48     49s] [ DrvReport              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.5
[04/02 18:45:48     49s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[04/02 18:45:48     49s] [ LibAnalyzerInit        ]      2   0:00:01.7  (  49.5 % )     0:00:01.7 /  0:00:01.5    0.9
[04/02 18:45:48     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:48     49s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:48     49s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   8.1 % )     0:00:00.3 /  0:00:00.2    0.5
[04/02 18:45:48     49s] [ ExtractRC              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/02 18:45:48     49s] [ TimingUpdate           ]      1   0:00:00.4  (  10.5 % )     0:00:00.7 /  0:00:00.6    0.8
[04/02 18:45:48     49s] [ FullDelayCalc          ]      1   0:00:00.4  (  10.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/02 18:45:48     49s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[04/02 18:45:48     49s] [ MISC                   ]          0:00:00.4  (  12.4 % )     0:00:00.4 /  0:00:00.2    0.5
[04/02 18:45:48     49s] ---------------------------------------------------------------------------------------------
[04/02 18:45:48     49s]  InitOpt #1 TOTAL                   0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:02.6    0.8
[04/02 18:45:48     49s] ---------------------------------------------------------------------------------------------
[04/02 18:45:48     49s] 
[04/02 18:45:48     49s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/02 18:45:48     49s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:45:48     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.5 mem=2487.3M
[04/02 18:45:48     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:2487.3M, EPOCH TIME: 1680475548.988865
[04/02 18:45:48     49s] Processing tracks to init pin-track alignment.
[04/02 18:45:48     49s] z: 2, totalTracks: 1
[04/02 18:45:48     49s] z: 4, totalTracks: 1
[04/02 18:45:48     49s] z: 6, totalTracks: 1
[04/02 18:45:48     49s] z: 8, totalTracks: 1
[04/02 18:45:48     49s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:45:48     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2487.3M, EPOCH TIME: 1680475548.994827
[04/02 18:45:48     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:48     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] 
[04/02 18:45:49     49s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:49     49s] OPERPROF:     Starting CMU at level 3, MEM:2551.3M, EPOCH TIME: 1680475549.014509
[04/02 18:45:49     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2551.3M, EPOCH TIME: 1680475549.014919
[04/02 18:45:49     49s] 
[04/02 18:45:49     49s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:45:49     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:2487.3M, EPOCH TIME: 1680475549.015955
[04/02 18:45:49     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2487.3M, EPOCH TIME: 1680475549.016199
[04/02 18:45:49     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.054, MEM:2487.3M, EPOCH TIME: 1680475549.070589
[04/02 18:45:49     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2487.3MB).
[04/02 18:45:49     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.082, MEM:2487.3M, EPOCH TIME: 1680475549.071214
[04/02 18:45:49     49s] TotalInstCnt at PhyDesignMc Initialization: 653
[04/02 18:45:49     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.6 mem=2487.3M
[04/02 18:45:49     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2487.3M, EPOCH TIME: 1680475549.073497
[04/02 18:45:49     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2487.3M, EPOCH TIME: 1680475549.077219
[04/02 18:45:49     49s] TotalInstCnt at PhyDesignMc Destruction: 653
[04/02 18:45:49     49s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:45:49     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.6 mem=2487.3M
[04/02 18:45:49     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:2487.3M, EPOCH TIME: 1680475549.078004
[04/02 18:45:49     49s] Processing tracks to init pin-track alignment.
[04/02 18:45:49     49s] z: 2, totalTracks: 1
[04/02 18:45:49     49s] z: 4, totalTracks: 1
[04/02 18:45:49     49s] z: 6, totalTracks: 1
[04/02 18:45:49     49s] z: 8, totalTracks: 1
[04/02 18:45:49     49s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:45:49     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2487.3M, EPOCH TIME: 1680475549.082764
[04/02 18:45:49     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] 
[04/02 18:45:49     49s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:49     49s] OPERPROF:     Starting CMU at level 3, MEM:2551.3M, EPOCH TIME: 1680475549.101720
[04/02 18:45:49     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2551.3M, EPOCH TIME: 1680475549.102169
[04/02 18:45:49     49s] 
[04/02 18:45:49     49s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:45:49     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:2487.3M, EPOCH TIME: 1680475549.102706
[04/02 18:45:49     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2487.3M, EPOCH TIME: 1680475549.102815
[04/02 18:45:49     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2487.3M, EPOCH TIME: 1680475549.106061
[04/02 18:45:49     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2487.3MB).
[04/02 18:45:49     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2487.3M, EPOCH TIME: 1680475549.106437
[04/02 18:45:49     49s] TotalInstCnt at PhyDesignMc Initialization: 653
[04/02 18:45:49     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.6 mem=2487.3M
[04/02 18:45:49     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2487.3M, EPOCH TIME: 1680475549.107706
[04/02 18:45:49     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2487.3M, EPOCH TIME: 1680475549.110630
[04/02 18:45:49     49s] TotalInstCnt at PhyDesignMc Destruction: 653
[04/02 18:45:49     49s] *** Starting optimizing excluded clock nets MEM= 2487.3M) ***
[04/02 18:45:49     49s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2487.3M) ***
[04/02 18:45:49     49s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[04/02 18:45:49     49s] Begin: GigaOpt Route Type Constraints Refinement
[04/02 18:45:49     49s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.6/0:02:03.2 (0.4), mem = 2487.3M
[04/02 18:45:49     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.1
[04/02 18:45:49     49s] ### Creating RouteCongInterface, started
[04/02 18:45:49     49s] ### Creating TopoMgr, started
[04/02 18:45:49     49s] ### Creating TopoMgr, finished
[04/02 18:45:49     49s] #optDebug: Start CG creation (mem=2487.3M)
[04/02 18:45:49     49s]  ...initializing CG  maxDriveDist 1665.751000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 166.575000 
[04/02 18:45:49     49s] (cpu=0:00:00.1, mem=2563.9M)
[04/02 18:45:49     49s]  ...processing cgPrt (cpu=0:00:00.1, mem=2563.9M)
[04/02 18:45:49     49s]  ...processing cgEgp (cpu=0:00:00.1, mem=2563.9M)
[04/02 18:45:49     49s]  ...processing cgPbk (cpu=0:00:00.1, mem=2563.9M)
[04/02 18:45:49     49s]  ...processing cgNrb(cpu=0:00:00.1, mem=2563.9M)
[04/02 18:45:49     49s]  ...processing cgObs (cpu=0:00:00.1, mem=2563.9M)
[04/02 18:45:49     49s]  ...processing cgCon (cpu=0:00:00.1, mem=2563.9M)
[04/02 18:45:49     49s]  ...processing cgPdm (cpu=0:00:00.1, mem=2563.9M)
[04/02 18:45:49     49s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2563.9M)
[04/02 18:45:49     49s] 
[04/02 18:45:49     49s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:45:49     49s] 
[04/02 18:45:49     49s] #optDebug: {0, 1.000}
[04/02 18:45:49     49s] ### Creating RouteCongInterface, finished
[04/02 18:45:49     49s] Updated routing constraints on 0 nets.
[04/02 18:45:49     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.1
[04/02 18:45:49     49s] Bottom Preferred Layer:
[04/02 18:45:49     49s]     None
[04/02 18:45:49     49s] Via Pillar Rule:
[04/02 18:45:49     49s]     None
[04/02 18:45:49     49s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.2 (0.5), totSession cpu/real = 0:00:49.7/0:02:03.4 (0.4), mem = 2563.9M
[04/02 18:45:49     49s] 
[04/02 18:45:49     49s] =============================================================================================
[04/02 18:45:49     49s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.14-s109_1
[04/02 18:45:49     49s] =============================================================================================
[04/02 18:45:49     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:45:49     49s] ---------------------------------------------------------------------------------------------
[04/02 18:45:49     49s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  68.4 % )     0:00:00.1 /  0:00:00.1    0.7
[04/02 18:45:49     49s] [ MISC                   ]          0:00:00.1  (  31.6 % )     0:00:00.1 /  0:00:00.0    0.0
[04/02 18:45:49     49s] ---------------------------------------------------------------------------------------------
[04/02 18:45:49     49s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.5
[04/02 18:45:49     49s] ---------------------------------------------------------------------------------------------
[04/02 18:45:49     49s] 
[04/02 18:45:49     49s] End: GigaOpt Route Type Constraints Refinement
[04/02 18:45:49     49s] The useful skew maximum allowed delay is: 0.3
[04/02 18:45:49     49s] Deleting Lib Analyzer.
[04/02 18:45:49     49s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.8/0:02:03.5 (0.4), mem = 2563.9M
[04/02 18:45:49     49s] Info: 1 clock net  excluded from IPO operation.
[04/02 18:45:49     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.8 mem=2563.9M
[04/02 18:45:49     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.8 mem=2563.9M
[04/02 18:45:49     49s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/02 18:45:49     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.2
[04/02 18:45:49     49s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:45:49     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.8 mem=2563.9M
[04/02 18:45:49     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:2563.9M, EPOCH TIME: 1680475549.576484
[04/02 18:45:49     49s] Processing tracks to init pin-track alignment.
[04/02 18:45:49     49s] z: 2, totalTracks: 1
[04/02 18:45:49     49s] z: 4, totalTracks: 1
[04/02 18:45:49     49s] z: 6, totalTracks: 1
[04/02 18:45:49     49s] z: 8, totalTracks: 1
[04/02 18:45:49     49s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:45:49     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2563.9M, EPOCH TIME: 1680475549.582339
[04/02 18:45:49     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:49     49s] 
[04/02 18:45:49     49s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:49     49s] OPERPROF:     Starting CMU at level 3, MEM:2627.9M, EPOCH TIME: 1680475549.601416
[04/02 18:45:49     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2627.9M, EPOCH TIME: 1680475549.601776
[04/02 18:45:49     49s] 
[04/02 18:45:49     49s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:45:49     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2563.9M, EPOCH TIME: 1680475549.602282
[04/02 18:45:49     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2563.9M, EPOCH TIME: 1680475549.602447
[04/02 18:45:49     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.003, MEM:2563.9M, EPOCH TIME: 1680475549.605428
[04/02 18:45:49     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2563.9MB).
[04/02 18:45:49     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:2563.9M, EPOCH TIME: 1680475549.605816
[04/02 18:45:49     49s] TotalInstCnt at PhyDesignMc Initialization: 653
[04/02 18:45:49     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.9 mem=2563.9M
[04/02 18:45:49     49s] 
[04/02 18:45:49     49s] Footprint cell information for calculating maxBufDist
[04/02 18:45:49     49s] *info: There are 16 candidate Buffer cells
[04/02 18:45:49     49s] *info: There are 15 candidate Inverter cells
[04/02 18:45:49     49s] 
[04/02 18:45:49     50s] #optDebug: Start CG creation (mem=2563.9M)
[04/02 18:45:49     50s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[04/02 18:45:49     50s] (cpu=0:00:00.1, mem=2571.7M)
[04/02 18:45:49     50s]  ...processing cgPrt (cpu=0:00:00.1, mem=2571.7M)
[04/02 18:45:49     50s]  ...processing cgEgp (cpu=0:00:00.1, mem=2571.7M)
[04/02 18:45:49     50s]  ...processing cgPbk (cpu=0:00:00.1, mem=2571.7M)
[04/02 18:45:49     50s]  ...processing cgNrb(cpu=0:00:00.1, mem=2571.7M)
[04/02 18:45:49     50s]  ...processing cgObs (cpu=0:00:00.1, mem=2571.7M)
[04/02 18:45:49     50s]  ...processing cgCon (cpu=0:00:00.1, mem=2571.7M)
[04/02 18:45:49     50s]  ...processing cgPdm (cpu=0:00:00.1, mem=2571.7M)
[04/02 18:45:49     50s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2571.7M)
[04/02 18:45:49     50s] ### Creating RouteCongInterface, started
[04/02 18:45:49     50s] 
[04/02 18:45:49     50s] Creating Lib Analyzer ...
[04/02 18:45:49     50s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:45:49     50s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:45:49     50s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:45:49     50s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:45:49     50s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:45:49     50s] 
[04/02 18:45:49     50s] {RT rc-typ 0 4 4 0}
[04/02 18:45:50     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.8 mem=2571.7M
[04/02 18:45:50     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.8 mem=2571.7M
[04/02 18:45:50     50s] Creating Lib Analyzer, finished. 
[04/02 18:45:50     50s] 
[04/02 18:45:50     50s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:45:50     50s] 
[04/02 18:45:50     50s] #optDebug: {0, 1.000}
[04/02 18:45:50     50s] ### Creating RouteCongInterface, finished
[04/02 18:45:50     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2844.5M, EPOCH TIME: 1680475550.985473
[04/02 18:45:50     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2844.5M, EPOCH TIME: 1680475550.985822
[04/02 18:45:50     51s] 
[04/02 18:45:50     51s] Netlist preparation processing... 
[04/02 18:45:50     51s] Removed 0 instance
[04/02 18:45:50     51s] *info: Marking 0 isolation instances dont touch
[04/02 18:45:50     51s] *info: Marking 0 level shifter instances dont touch
[04/02 18:45:51     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2799.1M, EPOCH TIME: 1680475551.003499
[04/02 18:45:51     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:653).
[04/02 18:45:51     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:51     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:51     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:51     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2525.1M, EPOCH TIME: 1680475551.011907
[04/02 18:45:51     51s] TotalInstCnt at PhyDesignMc Destruction: 653
[04/02 18:45:51     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.2
[04/02 18:45:51     51s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.5 (0.9), totSession cpu/real = 0:00:51.2/0:02:05.0 (0.4), mem = 2525.1M
[04/02 18:45:51     51s] 
[04/02 18:45:51     51s] =============================================================================================
[04/02 18:45:51     51s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.14-s109_1
[04/02 18:45:51     51s] =============================================================================================
[04/02 18:45:51     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:45:51     51s] ---------------------------------------------------------------------------------------------
[04/02 18:45:51     51s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  46.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/02 18:45:51     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:51     51s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.3
[04/02 18:45:51     51s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:51     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[04/02 18:45:51     51s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  19.0 % )     0:00:00.3 /  0:00:00.2    0.8
[04/02 18:45:51     51s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:51     51s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:51     51s] [ MISC                   ]          0:00:00.5  (  31.6 % )     0:00:00.5 /  0:00:00.4    0.9
[04/02 18:45:51     51s] ---------------------------------------------------------------------------------------------
[04/02 18:45:51     51s]  SimplifyNetlist #1 TOTAL           0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    0.9
[04/02 18:45:51     51s] ---------------------------------------------------------------------------------------------
[04/02 18:45:51     51s] 
[04/02 18:45:51     51s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:45:51     51s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:45:51     51s] 
[04/02 18:45:51     51s] Active setup views:
[04/02 18:45:51     51s]  setupAnalysis
[04/02 18:45:51     51s]   Dominating endpoints: 0
[04/02 18:45:51     51s]   Dominating TNS: -0.000
[04/02 18:45:51     51s] 
[04/02 18:45:51     51s] Activate optFanout-based MLT
[04/02 18:45:51     51s] Deleting Lib Analyzer.
[04/02 18:45:51     51s] Begin: GigaOpt Global Optimization
[04/02 18:45:51     51s] *info: use new DP (enabled)
[04/02 18:45:51     51s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/02 18:45:51     51s] Info: 1 clock net  excluded from IPO operation.
[04/02 18:45:51     51s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.3/0:02:05.1 (0.4), mem = 2658.7M
[04/02 18:45:51     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.3
[04/02 18:45:51     51s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:45:51     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.3 mem=2658.7M
[04/02 18:45:51     51s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:45:51     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2658.7M, EPOCH TIME: 1680475551.115266
[04/02 18:45:51     51s] Processing tracks to init pin-track alignment.
[04/02 18:45:51     51s] z: 2, totalTracks: 1
[04/02 18:45:51     51s] z: 4, totalTracks: 1
[04/02 18:45:51     51s] z: 6, totalTracks: 1
[04/02 18:45:51     51s] z: 8, totalTracks: 1
[04/02 18:45:51     51s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:45:51     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2658.7M, EPOCH TIME: 1680475551.173820
[04/02 18:45:51     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:51     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:51     51s] 
[04/02 18:45:51     51s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:51     51s] OPERPROF:     Starting CMU at level 3, MEM:2724.2M, EPOCH TIME: 1680475551.192292
[04/02 18:45:51     51s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2724.2M, EPOCH TIME: 1680475551.192682
[04/02 18:45:51     51s] 
[04/02 18:45:51     51s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:45:51     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2660.2M, EPOCH TIME: 1680475551.193383
[04/02 18:45:51     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2660.2M, EPOCH TIME: 1680475551.193512
[04/02 18:45:51     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:2660.2M, EPOCH TIME: 1680475551.195574
[04/02 18:45:51     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2660.2MB).
[04/02 18:45:51     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.081, MEM:2660.2M, EPOCH TIME: 1680475551.195937
[04/02 18:45:51     51s] TotalInstCnt at PhyDesignMc Initialization: 653
[04/02 18:45:51     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.3 mem=2660.2M
[04/02 18:45:51     51s] ### Creating RouteCongInterface, started
[04/02 18:45:51     51s] 
[04/02 18:45:51     51s] Creating Lib Analyzer ...
[04/02 18:45:51     51s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:45:51     51s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:45:51     51s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:45:51     51s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:45:51     51s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:45:51     51s] 
[04/02 18:45:51     51s] {RT rc-typ 0 4 4 0}
[04/02 18:45:52     52s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:52.1 mem=2660.2M
[04/02 18:45:52     52s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:52.1 mem=2660.2M
[04/02 18:45:52     52s] Creating Lib Analyzer, finished. 
[04/02 18:45:52     52s] 
[04/02 18:45:52     52s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:45:52     52s] 
[04/02 18:45:52     52s] #optDebug: {0, 1.000}
[04/02 18:45:52     52s] ### Creating RouteCongInterface, finished
[04/02 18:45:52     52s] *info: 1 clock net excluded
[04/02 18:45:52     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2856.7M, EPOCH TIME: 1680475552.411896
[04/02 18:45:52     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2856.7M, EPOCH TIME: 1680475552.412163
[04/02 18:45:52     52s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[04/02 18:45:52     52s] Info: End MT loop @oiCellDelayCachingJob.
[04/02 18:45:52     52s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:45:52     52s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:45:52     52s] ** GigaOpt Global Opt WNS Slack -0.031  TNS Slack -0.067 
[04/02 18:45:52     52s] +--------+--------+---------+------------+--------+-------------+---------+-------------------+
[04/02 18:45:52     52s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|     End Point     |
[04/02 18:45:52     52s] +--------+--------+---------+------------+--------+-------------+---------+-------------------+
[04/02 18:45:52     52s] |  -0.031|  -0.067|   23.43%|   0:00:00.0| 2856.7M|setupAnalysis|  default| clk_r_REG61_S2/D  |
[04/02 18:45:52     52s] |   0.050|   0.000|   23.42%|   0:00:00.0| 3009.2M|           NA|       NA| NA                |
[04/02 18:45:52     52s] +--------+--------+---------+------------+--------+-------------+---------+-------------------+
[04/02 18:45:52     52s] 
[04/02 18:45:52     52s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3009.2M) ***
[04/02 18:45:52     52s] 
[04/02 18:45:52     52s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3009.2M) ***
[04/02 18:45:52     52s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[04/02 18:45:52     52s] Total-nets :: 655, Stn-nets :: 0, ratio :: 0 %, Total-len 22380.4, Stn-len 0
[04/02 18:45:52     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2849.4M, EPOCH TIME: 1680475552.709641
[04/02 18:45:52     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:653).
[04/02 18:45:52     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:52     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:52     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:52     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.013, MEM:2562.4M, EPOCH TIME: 1680475552.722853
[04/02 18:45:52     52s] TotalInstCnt at PhyDesignMc Destruction: 653
[04/02 18:45:52     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.3
[04/02 18:45:52     52s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:00:52.8/0:02:06.7 (0.4), mem = 2562.4M
[04/02 18:45:52     52s] 
[04/02 18:45:52     52s] =============================================================================================
[04/02 18:45:52     52s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.14-s109_1
[04/02 18:45:52     52s] =============================================================================================
[04/02 18:45:52     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:45:52     52s] ---------------------------------------------------------------------------------------------
[04/02 18:45:52     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:52     52s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  51.5 % )     0:00:00.8 /  0:00:00.8    0.9
[04/02 18:45:52     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:52     52s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.0    0.5
[04/02 18:45:52     52s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:52     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.8 /  0:00:00.8    0.9
[04/02 18:45:52     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:52     52s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.5
[04/02 18:45:52     52s] [ TransformInit          ]      1   0:00:00.4  (  22.8 % )     0:00:00.4 /  0:00:00.4    1.0
[04/02 18:45:52     52s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.7
[04/02 18:45:52     52s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:52     52s] [ OptEval                ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[04/02 18:45:52     52s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:52     52s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.2
[04/02 18:45:52     52s] [ IncrDelayCalc          ]      6   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.0    0.2
[04/02 18:45:52     52s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:52     52s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:52     52s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:52     52s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.6
[04/02 18:45:52     52s] [ MISC                   ]          0:00:00.2  (  10.0 % )     0:00:00.2 /  0:00:00.2    1.5
[04/02 18:45:52     52s] ---------------------------------------------------------------------------------------------
[04/02 18:45:52     52s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    1.0
[04/02 18:45:52     52s] ---------------------------------------------------------------------------------------------
[04/02 18:45:52     52s] 
[04/02 18:45:52     52s] End: GigaOpt Global Optimization
[04/02 18:45:52     52s] Deactivate optFanout-based MLT
[04/02 18:45:52     52s] *** Timing Is met
[04/02 18:45:52     52s] *** Check timing (0:00:00.0)
[04/02 18:45:52     52s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:45:52     52s] Deleting Lib Analyzer.
[04/02 18:45:52     52s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/02 18:45:52     52s] Info: 1 clock net  excluded from IPO operation.
[04/02 18:45:52     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.9 mem=2562.4M
[04/02 18:45:52     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.9 mem=2562.4M
[04/02 18:45:52     52s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/02 18:45:52     52s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:45:52     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.9 mem=2823.8M
[04/02 18:45:52     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:2823.8M, EPOCH TIME: 1680475552.809247
[04/02 18:45:52     52s] Processing tracks to init pin-track alignment.
[04/02 18:45:52     52s] z: 2, totalTracks: 1
[04/02 18:45:52     52s] z: 4, totalTracks: 1
[04/02 18:45:52     52s] z: 6, totalTracks: 1
[04/02 18:45:52     52s] z: 8, totalTracks: 1
[04/02 18:45:52     52s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:45:52     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2823.8M, EPOCH TIME: 1680475552.871169
[04/02 18:45:52     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:52     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:52     52s] 
[04/02 18:45:52     52s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:52     52s] OPERPROF:     Starting CMU at level 3, MEM:2919.8M, EPOCH TIME: 1680475552.890438
[04/02 18:45:52     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2919.8M, EPOCH TIME: 1680475552.890817
[04/02 18:45:52     52s] 
[04/02 18:45:52     52s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:45:52     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:2855.8M, EPOCH TIME: 1680475552.891568
[04/02 18:45:52     52s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2855.8M, EPOCH TIME: 1680475552.891696
[04/02 18:45:52     52s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:2855.8M, EPOCH TIME: 1680475552.893802
[04/02 18:45:52     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2855.8MB).
[04/02 18:45:52     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.085, MEM:2855.8M, EPOCH TIME: 1680475552.894175
[04/02 18:45:52     52s] TotalInstCnt at PhyDesignMc Initialization: 653
[04/02 18:45:52     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.9 mem=2855.8M
[04/02 18:45:52     52s] Begin: Area Reclaim Optimization
[04/02 18:45:52     52s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:52.9/0:02:06.9 (0.4), mem = 2855.8M
[04/02 18:45:52     52s] 
[04/02 18:45:52     52s] Creating Lib Analyzer ...
[04/02 18:45:52     52s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:45:52     52s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:45:52     52s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:45:52     52s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:45:52     52s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:45:52     52s] 
[04/02 18:45:52     52s] {RT rc-typ 0 4 4 0}
[04/02 18:45:53     53s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:53.7 mem=2857.8M
[04/02 18:45:53     53s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:53.7 mem=2857.8M
[04/02 18:45:53     53s] Creating Lib Analyzer, finished. 
[04/02 18:45:53     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.4
[04/02 18:45:53     53s] ### Creating RouteCongInterface, started
[04/02 18:45:53     53s] 
[04/02 18:45:53     53s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:45:53     53s] 
[04/02 18:45:53     53s] #optDebug: {0, 1.000}
[04/02 18:45:53     53s] ### Creating RouteCongInterface, finished
[04/02 18:45:54     54s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2857.8M, EPOCH TIME: 1680475554.228871
[04/02 18:45:54     54s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2857.8M, EPOCH TIME: 1680475554.229128
[04/02 18:45:54     54s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:45:54     54s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:45:54     54s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 23.42
[04/02 18:45:54     54s] +---------+---------+--------+--------+------------+--------+
[04/02 18:45:54     54s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/02 18:45:54     54s] +---------+---------+--------+--------+------------+--------+
[04/02 18:45:54     54s] |   23.42%|        -|   0.050|   0.000|   0:00:00.0| 2857.8M|
[04/02 18:45:54     54s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[04/02 18:45:54     54s] |   23.42%|        0|   0.050|   0.000|   0:00:00.0| 2857.8M|
[04/02 18:45:54     54s] |   23.42%|        0|   0.050|   0.000|   0:00:00.0| 2857.8M|
[04/02 18:45:55     55s] |   18.65%|      299|   0.050|   0.000|   0:00:01.0| 3051.2M|
[04/02 18:45:55     56s] |   18.15%|       54|   0.050|   0.000|   0:00:00.0| 3051.2M|
[04/02 18:45:55     56s] |   18.11%|        5|   0.050|   0.000|   0:00:00.0| 3051.2M|
[04/02 18:45:55     56s] |   18.11%|        0|   0.050|   0.000|   0:00:00.0| 3051.2M|
[04/02 18:45:55     56s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[04/02 18:45:55     56s] |   18.11%|        0|   0.050|   0.000|   0:00:00.0| 3051.2M|
[04/02 18:45:55     56s] +---------+---------+--------+--------+------------+--------+
[04/02 18:45:55     56s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 18.11
[04/02 18:45:55     56s] 
[04/02 18:45:55     56s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 356 **
[04/02 18:45:55     56s] --------------------------------------------------------------
[04/02 18:45:55     56s] |                                   | Total     | Sequential |
[04/02 18:45:55     56s] --------------------------------------------------------------
[04/02 18:45:55     56s] | Num insts resized                 |     305  |      62    |
[04/02 18:45:55     56s] | Num insts undone                  |       0  |       0    |
[04/02 18:45:55     56s] | Num insts Downsized               |     305  |      62    |
[04/02 18:45:55     56s] | Num insts Samesized               |       0  |       0    |
[04/02 18:45:55     56s] | Num insts Upsized                 |       0  |       0    |
[04/02 18:45:55     56s] | Num multiple commits+uncommits    |      55  |       -    |
[04/02 18:45:55     56s] --------------------------------------------------------------
[04/02 18:45:55     56s] 
[04/02 18:45:55     56s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/02 18:45:55     56s] End: Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
[04/02 18:45:55     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.4
[04/02 18:45:55     56s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.5/0:00:02.9 (1.2), totSession cpu/real = 0:00:56.4/0:02:09.9 (0.4), mem = 3051.2M
[04/02 18:45:55     56s] 
[04/02 18:45:55     56s] =============================================================================================
[04/02 18:45:55     56s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.14-s109_1
[04/02 18:45:55     56s] =============================================================================================
[04/02 18:45:55     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:45:55     56s] ---------------------------------------------------------------------------------------------
[04/02 18:45:55     56s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:55     56s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  32.7 % )     0:00:01.0 /  0:00:00.8    0.8
[04/02 18:45:55     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:55     56s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:55     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:55     56s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:55     56s] [ OptimizationStep       ]      1   0:00:00.0  (   0.9 % )     0:00:01.6 /  0:00:02.3    1.5
[04/02 18:45:55     56s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.9 % )     0:00:01.6 /  0:00:02.3    1.5
[04/02 18:45:55     56s] [ OptGetWeight           ]     75   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:45:55     56s] [ OptEval                ]     75   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.4    2.7
[04/02 18:45:55     56s] [ OptCommit              ]     75   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.6
[04/02 18:45:55     56s] [ PostCommitDelayUpdate  ]     76   0:00:00.2  (   5.8 % )     0:00:00.6 /  0:00:00.8    1.4
[04/02 18:45:55     56s] [ IncrDelayCalc          ]    199   0:00:00.4  (  14.1 % )     0:00:00.4 /  0:00:00.7    1.7
[04/02 18:45:55     56s] [ IncrTimingUpdate       ]     33   0:00:00.7  (  25.4 % )     0:00:00.7 /  0:00:01.0    1.3
[04/02 18:45:55     56s] [ MISC                   ]          0:00:00.4  (  12.4 % )     0:00:00.4 /  0:00:00.4    1.0
[04/02 18:45:55     56s] ---------------------------------------------------------------------------------------------
[04/02 18:45:55     56s]  AreaOpt #1 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:03.5    1.2
[04/02 18:45:55     56s] ---------------------------------------------------------------------------------------------
[04/02 18:45:55     56s] 
[04/02 18:45:55     56s] Executing incremental physical updates
[04/02 18:45:55     56s] Executing incremental physical updates
[04/02 18:45:55     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2891.4M, EPOCH TIME: 1680475555.874644
[04/02 18:45:55     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:653).
[04/02 18:45:55     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:55     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:55     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:55     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2617.4M, EPOCH TIME: 1680475555.880272
[04/02 18:45:55     56s] TotalInstCnt at PhyDesignMc Destruction: 653
[04/02 18:45:55     56s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=2617.39M, totSessionCpu=0:00:56).
[04/02 18:45:55     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2617.4M, EPOCH TIME: 1680475555.902134
[04/02 18:45:55     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:55     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:55     56s] 
[04/02 18:45:55     56s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:55     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.076, MEM:2618.9M, EPOCH TIME: 1680475555.978346
[04/02 18:45:55     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:55     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:55     56s] **INFO: Flow update: Design is easy to close.
[04/02 18:45:55     56s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.5/0:02:10.0 (0.4), mem = 2618.9M
[04/02 18:45:55     56s] 
[04/02 18:45:55     56s] *** Start incrementalPlace ***
[04/02 18:45:55     56s] User Input Parameters:
[04/02 18:45:55     56s] - Congestion Driven    : On
[04/02 18:45:55     56s] - Timing Driven        : On
[04/02 18:45:55     56s] - Area-Violation Based : On
[04/02 18:45:55     56s] - Start Rollback Level : -5
[04/02 18:45:55     56s] - Legalized            : On
[04/02 18:45:55     56s] - Window Based         : Off
[04/02 18:45:55     56s] - eDen incr mode       : Off
[04/02 18:45:55     56s] - Small incr mode      : Off
[04/02 18:45:55     56s] 
[04/02 18:45:55     56s] no activity file in design. spp won't run.
[04/02 18:45:56     56s] Effort level <high> specified for reg2reg path_group
[04/02 18:45:56     56s] No Views given, use default active views for adaptive view pruning
[04/02 18:45:56     56s] SKP will enable view:
[04/02 18:45:56     56s]   setupAnalysis
[04/02 18:45:56     56s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2620.9M, EPOCH TIME: 1680475556.356041
[04/02 18:45:56     56s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:45:56     56s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:45:56     56s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:2620.9M, EPOCH TIME: 1680475556.361902
[04/02 18:45:56     56s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2620.9M, EPOCH TIME: 1680475556.362086
[04/02 18:45:56     56s] Starting Early Global Route congestion estimation: mem = 2620.9M
[04/02 18:45:56     56s] (I)      ================== Layers ==================
[04/02 18:45:56     56s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:56     56s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:45:56     56s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:56     56s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:45:56     56s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:45:56     56s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:45:56     56s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:45:56     56s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:45:56     56s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:45:56     56s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:45:56     56s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:45:56     56s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:45:56     56s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:45:56     56s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:45:56     56s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:45:56     56s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:45:56     56s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:45:56     56s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:45:56     56s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:45:56     56s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:56     56s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:45:56     56s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:45:56     56s] (I)      Started Import and model ( Curr Mem: 2620.87 MB )
[04/02 18:45:56     56s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:45:56     56s] (I)      == Non-default Options ==
[04/02 18:45:56     56s] (I)      Maximum routing layer                              : 4
[04/02 18:45:56     56s] (I)      Number of threads                                  : 6
[04/02 18:45:56     56s] (I)      Use non-blocking free Dbs wires                    : false
[04/02 18:45:56     56s] (I)      Method to set GCell size                           : row
[04/02 18:45:56     56s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:45:56     56s] (I)      Use row-based GCell size
[04/02 18:45:56     56s] (I)      Use row-based GCell align
[04/02 18:45:56     56s] (I)      layer 0 area = 89000
[04/02 18:45:56     56s] (I)      layer 1 area = 120000
[04/02 18:45:56     56s] (I)      layer 2 area = 120000
[04/02 18:45:56     56s] (I)      layer 3 area = 120000
[04/02 18:45:56     56s] (I)      GCell unit size   : 3600
[04/02 18:45:56     56s] (I)      GCell multiplier  : 1
[04/02 18:45:56     56s] (I)      GCell row height  : 3600
[04/02 18:45:56     56s] (I)      Actual row height : 3600
[04/02 18:45:56     56s] (I)      GCell align ref   : 7000 7000
[04/02 18:45:56     56s] [NR-eGR] Track table information for default rule: 
[04/02 18:45:56     56s] [NR-eGR] M1 has single uniform track structure
[04/02 18:45:56     56s] [NR-eGR] M2 has single uniform track structure
[04/02 18:45:56     56s] [NR-eGR] M3 has single uniform track structure
[04/02 18:45:56     56s] [NR-eGR] M4 has single uniform track structure
[04/02 18:45:56     56s] [NR-eGR] M5 has single uniform track structure
[04/02 18:45:56     56s] [NR-eGR] M6 has single uniform track structure
[04/02 18:45:56     56s] [NR-eGR] MQ has single uniform track structure
[04/02 18:45:56     56s] [NR-eGR] LM has single uniform track structure
[04/02 18:45:56     56s] (I)      ============== Default via ===============
[04/02 18:45:56     56s] (I)      +---+------------------+-----------------+
[04/02 18:45:56     56s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:45:56     56s] (I)      +---+------------------+-----------------+
[04/02 18:45:56     56s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:45:56     56s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[04/02 18:45:56     56s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:45:56     56s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:45:56     56s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[04/02 18:45:56     56s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:45:56     56s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:45:56     56s] (I)      +---+------------------+-----------------+
[04/02 18:45:56     56s] [NR-eGR] Read 1843 PG shapes
[04/02 18:45:56     56s] [NR-eGR] Read 0 clock shapes
[04/02 18:45:56     56s] [NR-eGR] Read 0 other shapes
[04/02 18:45:56     56s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:45:56     56s] [NR-eGR] #Instance Blockages : 0
[04/02 18:45:56     56s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:45:56     56s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:45:56     56s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:45:56     56s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:45:56     56s] [NR-eGR] #Other Blockages    : 0
[04/02 18:45:56     56s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:45:56     56s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/02 18:45:56     56s] [NR-eGR] Read 655 nets ( ignored 0 )
[04/02 18:45:56     56s] (I)      early_global_route_priority property id does not exist.
[04/02 18:45:56     56s] (I)      Read Num Blocks=1843  Num Prerouted Wires=0  Num CS=0
[04/02 18:45:56     56s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 0
[04/02 18:45:56     56s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 0
[04/02 18:45:56     56s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 0
[04/02 18:45:56     56s] (I)      Number of ignored nets                =      0
[04/02 18:45:56     56s] (I)      Number of connected nets              =      0
[04/02 18:45:56     56s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/02 18:45:56     56s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/02 18:45:56     56s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:45:56     56s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:45:56     56s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:45:56     56s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:45:56     56s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:45:56     56s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:45:56     56s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:45:56     56s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/02 18:45:56     56s] (I)      Ndr track 0 does not exist
[04/02 18:45:56     56s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:45:56     56s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:45:56     56s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:45:56     56s] (I)      Site width          :   400  (dbu)
[04/02 18:45:56     56s] (I)      Row height          :  3600  (dbu)
[04/02 18:45:56     56s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:45:56     56s] (I)      GCell width         :  3600  (dbu)
[04/02 18:45:56     56s] (I)      GCell height        :  3600  (dbu)
[04/02 18:45:56     56s] (I)      Grid                :    66    50     4
[04/02 18:45:56     56s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:45:56     56s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:45:56     56s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:45:56     56s] (I)      Default wire width  :   160   200   200   200
[04/02 18:45:56     56s] (I)      Default wire space  :   160   200   200   200
[04/02 18:45:56     56s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:45:56     56s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:45:56     56s] (I)      First track coord   :   400   400   400   400
[04/02 18:45:56     56s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:45:56     56s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:45:56     56s] (I)      Num of masks        :     1     1     1     1
[04/02 18:45:56     56s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:45:56     56s] (I)      --------------------------------------------------------
[04/02 18:45:56     56s] 
[04/02 18:45:56     56s] [NR-eGR] ============ Routing rule table ============
[04/02 18:45:56     56s] [NR-eGR] Rule id: 0  Nets: 655
[04/02 18:45:56     56s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:45:56     56s] (I)                    Layer    2    3    4 
[04/02 18:45:56     56s] (I)                    Pitch  400  400  400 
[04/02 18:45:56     56s] (I)             #Used tracks    1    1    1 
[04/02 18:45:56     56s] (I)       #Fully used tracks    1    1    1 
[04/02 18:45:56     56s] [NR-eGR] ========================================
[04/02 18:45:56     56s] [NR-eGR] 
[04/02 18:45:56     56s] (I)      =============== Blocked Tracks ===============
[04/02 18:45:56     56s] (I)      +-------+---------+----------+---------------+
[04/02 18:45:56     56s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:45:56     56s] (I)      +-------+---------+----------+---------------+
[04/02 18:45:56     56s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:45:56     56s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:45:56     56s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:45:56     56s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:45:56     56s] (I)      +-------+---------+----------+---------------+
[04/02 18:45:56     56s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2620.87 MB )
[04/02 18:45:56     56s] (I)      Reset routing kernel
[04/02 18:45:56     56s] (I)      Started Global Routing ( Curr Mem: 2620.87 MB )
[04/02 18:45:56     56s] (I)      totalPins=2205  totalGlobalPin=2204 (99.95%)
[04/02 18:45:56     56s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:45:56     56s] [NR-eGR] Layer group 1: route 655 net(s) in layer range [2, 4]
[04/02 18:45:56     56s] (I)      
[04/02 18:45:56     56s] (I)      ============  Phase 1a Route ============
[04/02 18:45:56     56s] (I)      Usage: 5992 = (3200 H, 2792 V) = (11.90% H, 5.42% V) = (1.152e+04um H, 1.005e+04um V)
[04/02 18:45:56     56s] (I)      
[04/02 18:45:56     56s] (I)      ============  Phase 1b Route ============
[04/02 18:45:56     56s] (I)      Usage: 5992 = (3200 H, 2792 V) = (11.90% H, 5.42% V) = (1.152e+04um H, 1.005e+04um V)
[04/02 18:45:56     56s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.157120e+04um
[04/02 18:45:56     56s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/02 18:45:56     56s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:45:56     56s] (I)      
[04/02 18:45:56     56s] (I)      ============  Phase 1c Route ============
[04/02 18:45:56     56s] (I)      Usage: 5992 = (3200 H, 2792 V) = (11.90% H, 5.42% V) = (1.152e+04um H, 1.005e+04um V)
[04/02 18:45:56     56s] (I)      
[04/02 18:45:56     56s] (I)      ============  Phase 1d Route ============
[04/02 18:45:56     56s] (I)      Usage: 5992 = (3200 H, 2792 V) = (11.90% H, 5.42% V) = (1.152e+04um H, 1.005e+04um V)
[04/02 18:45:56     56s] (I)      
[04/02 18:45:56     56s] (I)      ============  Phase 1e Route ============
[04/02 18:45:56     56s] (I)      Usage: 5992 = (3200 H, 2792 V) = (11.90% H, 5.42% V) = (1.152e+04um H, 1.005e+04um V)
[04/02 18:45:56     56s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.157120e+04um
[04/02 18:45:56     56s] (I)      
[04/02 18:45:56     56s] (I)      ============  Phase 1l Route ============
[04/02 18:45:56     56s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:45:56     56s] (I)      Layer  2:      26747      3446         0           0       29106    ( 0.00%) 
[04/02 18:45:56     56s] (I)      Layer  3:      26722      3200         0         468       28782    ( 1.60%) 
[04/02 18:45:56     56s] (I)      Layer  4:      24015        12         0           0       29106    ( 0.00%) 
[04/02 18:45:56     56s] (I)      Total:         77484      6658         0         468       86994    ( 0.54%) 
[04/02 18:45:56     56s] (I)      
[04/02 18:45:56     56s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:45:56     56s] [NR-eGR]                        OverCon            
[04/02 18:45:56     56s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:45:56     56s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:45:56     56s] [NR-eGR] ----------------------------------------------
[04/02 18:45:56     56s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:45:56     56s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:45:56     56s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:45:56     56s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:45:56     56s] [NR-eGR] ----------------------------------------------
[04/02 18:45:56     56s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:45:56     56s] [NR-eGR] 
[04/02 18:45:56     56s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.09 sec, Curr Mem: 2620.87 MB )
[04/02 18:45:56     56s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:45:56     56s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:45:56     56s] Early Global Route congestion estimation runtime: 0.12 seconds, mem = 2620.9M
[04/02 18:45:56     56s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.059, REAL:0.119, MEM:2620.9M, EPOCH TIME: 1680475556.481301
[04/02 18:45:56     56s] OPERPROF: Starting HotSpotCal at level 1, MEM:2620.9M, EPOCH TIME: 1680475556.481365
[04/02 18:45:56     56s] [hotspot] +------------+---------------+---------------+
[04/02 18:45:56     56s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:45:56     56s] [hotspot] +------------+---------------+---------------+
[04/02 18:45:56     56s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:45:56     56s] [hotspot] +------------+---------------+---------------+
[04/02 18:45:56     56s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:45:56     56s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:45:56     56s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:2620.9M, EPOCH TIME: 1680475556.485123
[04/02 18:45:56     56s] 
[04/02 18:45:56     56s] === incrementalPlace Internal Loop 1 ===
[04/02 18:45:56     56s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/02 18:45:56     56s] OPERPROF: Starting IPInitSPData at level 1, MEM:2620.9M, EPOCH TIME: 1680475556.485942
[04/02 18:45:56     56s] Processing tracks to init pin-track alignment.
[04/02 18:45:56     56s] z: 2, totalTracks: 1
[04/02 18:45:56     56s] z: 4, totalTracks: 1
[04/02 18:45:56     56s] z: 6, totalTracks: 1
[04/02 18:45:56     56s] z: 8, totalTracks: 1
[04/02 18:45:56     56s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:45:56     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2620.9M, EPOCH TIME: 1680475556.492637
[04/02 18:45:56     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:56     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:45:56     56s] 
[04/02 18:45:56     56s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:45:56     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.082, MEM:2620.9M, EPOCH TIME: 1680475556.574668
[04/02 18:45:56     56s] OPERPROF:   Starting post-place ADS at level 2, MEM:2620.9M, EPOCH TIME: 1680475556.574844
[04/02 18:45:56     56s] ADSU 0.181 -> 0.181. site 25990.000 -> 25990.000. GS 28.800
[04/02 18:45:56     56s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.002, REAL:0.002, MEM:2620.9M, EPOCH TIME: 1680475556.576961
[04/02 18:45:56     56s] OPERPROF:   Starting spMPad at level 2, MEM:2618.9M, EPOCH TIME: 1680475556.579578
[04/02 18:45:56     56s] OPERPROF:     Starting spContextMPad at level 3, MEM:2618.9M, EPOCH TIME: 1680475556.579860
[04/02 18:45:56     56s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2618.9M, EPOCH TIME: 1680475556.579958
[04/02 18:45:56     56s] MP  (653): mp=1.165. U=0.181.
[04/02 18:45:56     56s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:2618.9M, EPOCH TIME: 1680475556.580660
[04/02 18:45:56     56s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2618.9M, EPOCH TIME: 1680475556.581171
[04/02 18:45:56     56s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2618.9M, EPOCH TIME: 1680475556.581376
[04/02 18:45:56     56s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2618.9M, EPOCH TIME: 1680475556.581600
[04/02 18:45:56     56s] no activity file in design. spp won't run.
[04/02 18:45:56     56s] [spp] 0
[04/02 18:45:56     56s] [adp] 0:1:1:3
[04/02 18:45:56     56s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2618.9M, EPOCH TIME: 1680475556.582045
[04/02 18:45:56     56s] SP #FI/SF FL/PI 0/0 653/0
[04/02 18:45:56     56s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.034, REAL:0.096, MEM:2618.9M, EPOCH TIME: 1680475556.582312
[04/02 18:45:56     56s] PP off. flexM 0
[04/02 18:45:56     56s] OPERPROF: Starting CDPad at level 1, MEM:2618.9M, EPOCH TIME: 1680475556.586977
[04/02 18:45:56     56s] 3DP is on.
[04/02 18:45:56     56s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[04/02 18:45:56     56s] design sh 0.533.
[04/02 18:45:56     56s] design sh 0.533.
[04/02 18:45:56     56s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/02 18:45:56     56s] design sh 0.455.
[04/02 18:45:56     56s] CDPadU 0.783 -> 0.328. R=0.181, N=653, GS=3.600
[04/02 18:45:56     56s] OPERPROF: Finished CDPad at level 1, CPU:0.039, REAL:0.088, MEM:2618.9M, EPOCH TIME: 1680475556.674878
[04/02 18:45:56     56s] OPERPROF: Starting InitSKP at level 1, MEM:2618.9M, EPOCH TIME: 1680475556.675214
[04/02 18:45:56     56s] no activity file in design. spp won't run.
[04/02 18:45:56     56s] no activity file in design. spp won't run.
[04/02 18:45:56     56s] Edge Data Id : 8704 / 4294967295
[04/02 18:45:56     56s] Data Id : 5850 / 4294967295
[04/02 18:45:56     57s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[04/02 18:45:56     57s] OPERPROF: Finished InitSKP at level 1, CPU:0.362, REAL:0.298, MEM:2842.9M, EPOCH TIME: 1680475556.973499
[04/02 18:45:56     57s] NP #FI/FS/SF FL/PI: 0/0/0 653/0
[04/02 18:45:56     57s] no activity file in design. spp won't run.
[04/02 18:45:56     57s] 
[04/02 18:45:56     57s] AB Est...
[04/02 18:45:56     57s] OPERPROF: Starting npPlace at level 1, MEM:2842.9M, EPOCH TIME: 1680475556.977049
[04/02 18:45:56     57s] OPERPROF: Finished npPlace at level 1, CPU:0.015, REAL:0.015, MEM:2844.3M, EPOCH TIME: 1680475556.992461
[04/02 18:45:56     57s] Iteration  4: Skipped, with CDP Off
[04/02 18:45:57     57s] OPERPROF: Starting npPlace at level 1, MEM:2940.3M, EPOCH TIME: 1680475557.002572
[04/02 18:45:57     57s] Iteration  5: Total net bbox = 1.117e+04 (6.49e+03 4.67e+03)
[04/02 18:45:57     57s]               Est.  stn bbox = 1.367e+04 (8.00e+03 5.67e+03)
[04/02 18:45:57     57s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 3054.8M
[04/02 18:45:57     57s] OPERPROF: Finished npPlace at level 1, CPU:0.414, REAL:0.436, MEM:2990.8M, EPOCH TIME: 1680475557.438669
[04/02 18:45:57     57s] no activity file in design. spp won't run.
[04/02 18:45:57     57s] NP #FI/FS/SF FL/PI: 0/0/0 653/0
[04/02 18:45:57     57s] no activity file in design. spp won't run.
[04/02 18:45:57     57s] OPERPROF: Starting npPlace at level 1, MEM:2958.8M, EPOCH TIME: 1680475557.457602
[04/02 18:45:58     58s] Iteration  6: Total net bbox = 1.092e+04 (5.52e+03 5.41e+03)
[04/02 18:45:58     58s]               Est.  stn bbox = 1.335e+04 (6.78e+03 6.56e+03)
[04/02 18:45:58     58s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 3054.8M
[04/02 18:45:58     58s] OPERPROF: Finished npPlace at level 1, CPU:0.944, REAL:0.829, MEM:2990.8M, EPOCH TIME: 1680475558.286553
[04/02 18:45:58     58s] Legalizing MH Cells... 0 / 0 (level 4)
[04/02 18:45:58     58s] No instances found in the vector
[04/02 18:45:58     58s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2894.8M, DRC: 0)
[04/02 18:45:58     58s] 0 (out of 0) MH cells were successfully legalized.
[04/02 18:45:58     58s] no activity file in design. spp won't run.
[04/02 18:45:58     58s] NP #FI/FS/SF FL/PI: 0/0/0 653/0
[04/02 18:45:58     58s] no activity file in design. spp won't run.
[04/02 18:45:58     58s] OPERPROF: Starting npPlace at level 1, MEM:2958.8M, EPOCH TIME: 1680475558.308705
[04/02 18:45:59     60s] Iteration  7: Total net bbox = 1.159e+04 (5.62e+03 5.97e+03)
[04/02 18:45:59     60s]               Est.  stn bbox = 1.415e+04 (6.91e+03 7.23e+03)
[04/02 18:45:59     60s]               cpu = 0:00:01.8 real = 0:00:01.0 mem = 3054.8M
[04/02 18:45:59     60s] OPERPROF: Finished npPlace at level 1, CPU:1.817, REAL:1.277, MEM:2990.8M, EPOCH TIME: 1680475559.585870
[04/02 18:45:59     60s] Legalizing MH Cells... 0 / 0 (level 5)
[04/02 18:45:59     60s] No instances found in the vector
[04/02 18:45:59     60s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2894.8M, DRC: 0)
[04/02 18:45:59     60s] 0 (out of 0) MH cells were successfully legalized.
[04/02 18:45:59     60s] no activity file in design. spp won't run.
[04/02 18:45:59     60s] NP #FI/FS/SF FL/PI: 0/0/0 653/0
[04/02 18:45:59     60s] no activity file in design. spp won't run.
[04/02 18:45:59     60s] OPERPROF: Starting npPlace at level 1, MEM:2958.8M, EPOCH TIME: 1680475559.603577
[04/02 18:46:01     62s] Iteration  8: Total net bbox = 1.319e+04 (6.49e+03 6.69e+03)
[04/02 18:46:01     62s]               Est.  stn bbox = 1.578e+04 (7.81e+03 7.97e+03)
[04/02 18:46:01     62s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 3054.8M
[04/02 18:46:01     62s] OPERPROF: Finished npPlace at level 1, CPU:1.589, REAL:1.668, MEM:2990.8M, EPOCH TIME: 1680475561.271957
[04/02 18:46:01     62s] Legalizing MH Cells... 0 / 0 (level 6)
[04/02 18:46:01     62s] No instances found in the vector
[04/02 18:46:01     62s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2894.8M, DRC: 0)
[04/02 18:46:01     62s] 0 (out of 0) MH cells were successfully legalized.
[04/02 18:46:01     62s] no activity file in design. spp won't run.
[04/02 18:46:01     62s] NP #FI/FS/SF FL/PI: 0/0/0 653/0
[04/02 18:46:01     62s] no activity file in design. spp won't run.
[04/02 18:46:01     62s] OPERPROF: Starting npPlace at level 1, MEM:2958.8M, EPOCH TIME: 1680475561.305323
[04/02 18:46:01     62s] GP RA stats: MHOnly 0 nrInst 653 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/02 18:46:02     63s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3150.8M, EPOCH TIME: 1680475562.380919
[04/02 18:46:02     63s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3150.8M, EPOCH TIME: 1680475562.381258
[04/02 18:46:02     63s] Iteration  9: Total net bbox = 1.336e+04 (6.65e+03 6.71e+03)
[04/02 18:46:02     63s]               Est.  stn bbox = 1.594e+04 (7.96e+03 7.99e+03)
[04/02 18:46:02     63s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 3086.8M
[04/02 18:46:02     63s] OPERPROF: Finished npPlace at level 1, CPU:1.030, REAL:1.078, MEM:2990.8M, EPOCH TIME: 1680475562.383767
[04/02 18:46:02     63s] Legalizing MH Cells... 0 / 0 (level 7)
[04/02 18:46:02     63s] No instances found in the vector
[04/02 18:46:02     63s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2894.8M, DRC: 0)
[04/02 18:46:02     63s] 0 (out of 0) MH cells were successfully legalized.
[04/02 18:46:02     63s] Move report: Timing Driven Placement moves 653 insts, mean move: 53.01 um, max move: 129.24 um 
[04/02 18:46:02     63s] 	Max move on inst (U813): (214.20, 107.80) --> (99.13, 93.63)
[04/02 18:46:02     63s] no activity file in design. spp won't run.
[04/02 18:46:02     63s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2894.8M, EPOCH TIME: 1680475562.388998
[04/02 18:46:02     63s] Saved padding area to DB
[04/02 18:46:02     63s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2894.8M, EPOCH TIME: 1680475562.389433
[04/02 18:46:02     63s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2894.8M, EPOCH TIME: 1680475562.389866
[04/02 18:46:02     63s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2894.8M, EPOCH TIME: 1680475562.390281
[04/02 18:46:02     63s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/02 18:46:02     63s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2894.8M, EPOCH TIME: 1680475562.390696
[04/02 18:46:02     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:02     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:02     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2894.8M, EPOCH TIME: 1680475562.391961
[04/02 18:46:02     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2894.8M, EPOCH TIME: 1680475562.392355
[04/02 18:46:02     63s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.006, REAL:0.006, MEM:2894.8M, EPOCH TIME: 1680475562.395101
[04/02 18:46:02     63s] 
[04/02 18:46:02     63s] Finished Incremental Placement (cpu=0:00:06.4, real=0:00:06.0, mem=2894.8M)
[04/02 18:46:02     63s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/02 18:46:02     63s] Type 'man IMPSP-9025' for more detail.
[04/02 18:46:02     63s] CongRepair sets shifter mode to gplace
[04/02 18:46:02     63s] TDRefine: refinePlace mode is spiral
[04/02 18:46:02     63s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2894.8M, EPOCH TIME: 1680475562.399055
[04/02 18:46:02     63s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2894.8M, EPOCH TIME: 1680475562.399160
[04/02 18:46:02     63s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2894.8M, EPOCH TIME: 1680475562.399272
[04/02 18:46:02     63s] Processing tracks to init pin-track alignment.
[04/02 18:46:02     63s] z: 2, totalTracks: 1
[04/02 18:46:02     63s] z: 4, totalTracks: 1
[04/02 18:46:02     63s] z: 6, totalTracks: 1
[04/02 18:46:02     63s] z: 8, totalTracks: 1
[04/02 18:46:02     63s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:02     63s] All LLGs are deleted
[04/02 18:46:02     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:02     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:02     63s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2894.8M, EPOCH TIME: 1680475562.405014
[04/02 18:46:02     63s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2894.8M, EPOCH TIME: 1680475562.405333
[04/02 18:46:02     63s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2894.8M, EPOCH TIME: 1680475562.405726
[04/02 18:46:02     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:02     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:02     63s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2958.8M, EPOCH TIME: 1680475562.408475
[04/02 18:46:02     63s] Max number of tech site patterns supported in site array is 256.
[04/02 18:46:02     63s] Core basic site is IBM13SITE
[04/02 18:46:02     63s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2958.8M, EPOCH TIME: 1680475562.421264
[04/02 18:46:02     63s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:46:02     63s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:46:02     63s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.007, REAL:0.053, MEM:2990.8M, EPOCH TIME: 1680475562.473861
[04/02 18:46:02     63s] Fast DP-INIT is on for default
[04/02 18:46:02     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:46:02     63s] Atter site array init, number of instance map data is 0.
[04/02 18:46:02     63s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.022, REAL:0.067, MEM:2990.8M, EPOCH TIME: 1680475562.475805
[04/02 18:46:02     63s] 
[04/02 18:46:02     63s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:02     63s] OPERPROF:         Starting CMU at level 5, MEM:2990.8M, EPOCH TIME: 1680475562.479635
[04/02 18:46:02     63s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.004, MEM:2990.8M, EPOCH TIME: 1680475562.483407
[04/02 18:46:02     63s] 
[04/02 18:46:02     63s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:02     63s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.031, REAL:0.079, MEM:2894.8M, EPOCH TIME: 1680475562.484260
[04/02 18:46:02     63s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2894.8M, EPOCH TIME: 1680475562.484387
[04/02 18:46:02     63s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:2894.8M, EPOCH TIME: 1680475562.486977
[04/02 18:46:02     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2894.8MB).
[04/02 18:46:02     63s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.088, MEM:2894.8M, EPOCH TIME: 1680475562.487357
[04/02 18:46:02     63s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.088, MEM:2894.8M, EPOCH TIME: 1680475562.487433
[04/02 18:46:02     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1311766.2
[04/02 18:46:02     63s] OPERPROF:   Starting RefinePlace at level 2, MEM:2894.8M, EPOCH TIME: 1680475562.487560
[04/02 18:46:02     63s] *** Starting refinePlace (0:01:03 mem=2894.8M) ***
[04/02 18:46:02     63s] Total net bbox length = 1.381e+04 (6.929e+03 6.882e+03) (ext = 1.941e+03)
[04/02 18:46:02     63s] 
[04/02 18:46:02     63s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:02     63s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:02     63s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:02     63s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:02     63s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2894.8M, EPOCH TIME: 1680475562.490197
[04/02 18:46:02     63s] Starting refinePlace ...
[04/02 18:46:02     63s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:02     63s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:02     63s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2958.8M, EPOCH TIME: 1680475562.495064
[04/02 18:46:02     63s] DDP initSite1 nrRow 46 nrJob 46
[04/02 18:46:02     63s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2958.8M, EPOCH TIME: 1680475562.495237
[04/02 18:46:02     63s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2958.8M, EPOCH TIME: 1680475562.495413
[04/02 18:46:02     63s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2958.8M, EPOCH TIME: 1680475562.495485
[04/02 18:46:02     63s] DDP markSite nrRow 46 nrJob 46
[04/02 18:46:02     63s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2958.8M, EPOCH TIME: 1680475562.495776
[04/02 18:46:02     63s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2958.8M, EPOCH TIME: 1680475562.495875
[04/02 18:46:02     63s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/02 18:46:02     63s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2958.8M, EPOCH TIME: 1680475562.497488
[04/02 18:46:02     63s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2958.8M, EPOCH TIME: 1680475562.497577
[04/02 18:46:02     63s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.000, MEM:2958.8M, EPOCH TIME: 1680475562.498045
[04/02 18:46:02     63s] ** Cut row section cpu time 0:00:00.0.
[04/02 18:46:02     63s]  ** Cut row section real time 0:00:00.0.
[04/02 18:46:02     63s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:2958.8M, EPOCH TIME: 1680475562.498212
[04/02 18:46:02     63s]   Spread Effort: high, pre-route mode, useDDP on.
[04/02 18:46:02     63s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2894.8MB) @(0:01:03 - 0:01:03).
[04/02 18:46:02     63s] Move report: preRPlace moves 653 insts, mean move: 0.28 um, max move: 1.92 um 
[04/02 18:46:02     63s] 	Max move on inst (U358): (73.34, 80.86) --> (73.40, 79.00)
[04/02 18:46:02     63s] 	Length: 8 sites, height: 1 rows, site name: IBM13SITE, cell type: XOR2X1TR
[04/02 18:46:02     63s] wireLenOptFixPriorityInst 0 inst fixed
[04/02 18:46:02     63s] tweakage running in 6 threads.
[04/02 18:46:02     63s] Placement tweakage begins.
[04/02 18:46:02     63s] wire length = 1.652e+04
[04/02 18:46:02     63s] wire length = 1.580e+04
[04/02 18:46:02     63s] Placement tweakage ends.
[04/02 18:46:02     63s] Move report: tweak moves 47 insts, mean move: 4.59 um, max move: 9.20 um 
[04/02 18:46:02     63s] 	Max move on inst (U860): (24.60, 50.20) --> (15.40, 50.20)
[04/02 18:46:02     63s] 
[04/02 18:46:02     63s] Running Spiral MT with 6 threads  fetchWidth=8 
[04/02 18:46:02     63s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/02 18:46:02     63s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:02     63s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:02     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2894.8MB) @(0:01:03 - 0:01:03).
[04/02 18:46:02     63s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/02 18:46:02     63s] Move report: Detail placement moves 653 insts, mean move: 0.60 um, max move: 9.32 um 
[04/02 18:46:02     63s] 	Max move on inst (U860): (24.56, 50.36) --> (15.40, 50.20)
[04/02 18:46:02     63s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2894.8MB
[04/02 18:46:02     63s] Statistics of distance of Instance movement in refine placement:
[04/02 18:46:02     63s]   maximum (X+Y) =         9.32 um
[04/02 18:46:02     63s]   inst (U860) with max move: (24.558, 50.362) -> (15.4, 50.2)
[04/02 18:46:02     63s]   mean    (X+Y) =         0.60 um
[04/02 18:46:02     63s] Summary Report:
[04/02 18:46:02     63s] Instances move: 653 (out of 653 movable)
[04/02 18:46:02     63s] Instances flipped: 0
[04/02 18:46:02     63s] Mean displacement: 0.60 um
[04/02 18:46:02     63s] Max displacement: 9.32 um (Instance: U860) (24.558, 50.362) -> (15.4, 50.2)
[04/02 18:46:02     63s] 	Length: 7 sites, height: 1 rows, site name: IBM13SITE, cell type: AO22X1TR
[04/02 18:46:02     63s] Total instances moved : 653
[04/02 18:46:02     63s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.126, REAL:0.302, MEM:2894.8M, EPOCH TIME: 1680475562.791896
[04/02 18:46:02     63s] Total net bbox length = 1.323e+04 (6.408e+03 6.826e+03) (ext = 1.938e+03)
[04/02 18:46:02     63s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2894.8MB
[04/02 18:46:02     63s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2894.8MB) @(0:01:03 - 0:01:03).
[04/02 18:46:02     63s] *** Finished refinePlace (0:01:03 mem=2894.8M) ***
[04/02 18:46:02     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1311766.2
[04/02 18:46:02     63s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.129, REAL:0.305, MEM:2894.8M, EPOCH TIME: 1680475562.792612
[04/02 18:46:02     63s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2894.8M, EPOCH TIME: 1680475562.792707
[04/02 18:46:02     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:653).
[04/02 18:46:02     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:02     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:02     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:02     63s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.005, REAL:0.005, MEM:2894.8M, EPOCH TIME: 1680475562.797975
[04/02 18:46:02     63s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.175, REAL:0.399, MEM:2894.8M, EPOCH TIME: 1680475562.798132
[04/02 18:46:02     63s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2894.8M, EPOCH TIME: 1680475562.798855
[04/02 18:46:02     63s] Starting Early Global Route congestion estimation: mem = 2894.8M
[04/02 18:46:02     63s] (I)      ================== Layers ==================
[04/02 18:46:02     63s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:02     63s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:46:02     63s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:02     63s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:46:02     63s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:46:02     63s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:46:02     63s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:46:02     63s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:46:02     63s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:46:02     63s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:46:02     63s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:46:02     63s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:46:02     63s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:46:02     63s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:46:02     63s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:46:02     63s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:46:02     63s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:46:02     63s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:46:02     63s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:46:02     63s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:02     63s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:46:02     63s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:02     63s] (I)      Started Import and model ( Curr Mem: 2894.77 MB )
[04/02 18:46:02     63s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:02     63s] (I)      == Non-default Options ==
[04/02 18:46:02     63s] (I)      Maximum routing layer                              : 4
[04/02 18:46:02     63s] (I)      Number of threads                                  : 6
[04/02 18:46:02     63s] (I)      Use non-blocking free Dbs wires                    : false
[04/02 18:46:02     63s] (I)      Method to set GCell size                           : row
[04/02 18:46:02     63s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:46:02     63s] (I)      Use row-based GCell size
[04/02 18:46:02     63s] (I)      Use row-based GCell align
[04/02 18:46:02     63s] (I)      layer 0 area = 89000
[04/02 18:46:02     63s] (I)      layer 1 area = 120000
[04/02 18:46:02     63s] (I)      layer 2 area = 120000
[04/02 18:46:02     63s] (I)      layer 3 area = 120000
[04/02 18:46:02     63s] (I)      GCell unit size   : 3600
[04/02 18:46:02     63s] (I)      GCell multiplier  : 1
[04/02 18:46:02     63s] (I)      GCell row height  : 3600
[04/02 18:46:02     63s] (I)      Actual row height : 3600
[04/02 18:46:02     63s] (I)      GCell align ref   : 7000 7000
[04/02 18:46:02     63s] [NR-eGR] Track table information for default rule: 
[04/02 18:46:02     63s] [NR-eGR] M1 has single uniform track structure
[04/02 18:46:02     63s] [NR-eGR] M2 has single uniform track structure
[04/02 18:46:02     63s] [NR-eGR] M3 has single uniform track structure
[04/02 18:46:02     63s] [NR-eGR] M4 has single uniform track structure
[04/02 18:46:02     63s] [NR-eGR] M5 has single uniform track structure
[04/02 18:46:02     63s] [NR-eGR] M6 has single uniform track structure
[04/02 18:46:02     63s] [NR-eGR] MQ has single uniform track structure
[04/02 18:46:02     63s] [NR-eGR] LM has single uniform track structure
[04/02 18:46:02     63s] (I)      ============== Default via ===============
[04/02 18:46:02     63s] (I)      +---+------------------+-----------------+
[04/02 18:46:02     63s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:46:02     63s] (I)      +---+------------------+-----------------+
[04/02 18:46:02     63s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:46:02     63s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[04/02 18:46:02     63s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:46:02     63s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:46:02     63s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[04/02 18:46:02     63s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:46:02     63s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:46:02     63s] (I)      +---+------------------+-----------------+
[04/02 18:46:02     63s] [NR-eGR] Read 1843 PG shapes
[04/02 18:46:02     63s] [NR-eGR] Read 0 clock shapes
[04/02 18:46:02     63s] [NR-eGR] Read 0 other shapes
[04/02 18:46:02     63s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:46:02     63s] [NR-eGR] #Instance Blockages : 0
[04/02 18:46:02     63s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:46:02     63s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:46:02     63s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:46:02     63s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:46:02     63s] [NR-eGR] #Other Blockages    : 0
[04/02 18:46:02     63s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:46:02     63s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/02 18:46:02     63s] [NR-eGR] Read 655 nets ( ignored 0 )
[04/02 18:46:02     63s] (I)      early_global_route_priority property id does not exist.
[04/02 18:46:02     63s] (I)      Read Num Blocks=1843  Num Prerouted Wires=0  Num CS=0
[04/02 18:46:02     63s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 0
[04/02 18:46:02     63s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 0
[04/02 18:46:02     63s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 0
[04/02 18:46:02     63s] (I)      Number of ignored nets                =      0
[04/02 18:46:02     63s] (I)      Number of connected nets              =      0
[04/02 18:46:02     63s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/02 18:46:02     63s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/02 18:46:02     63s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:46:02     63s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:46:02     63s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:46:02     63s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:46:02     63s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:46:02     63s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:46:02     63s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:46:02     63s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/02 18:46:02     63s] (I)      Ndr track 0 does not exist
[04/02 18:46:02     63s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:46:02     63s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:46:02     63s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:46:02     63s] (I)      Site width          :   400  (dbu)
[04/02 18:46:02     63s] (I)      Row height          :  3600  (dbu)
[04/02 18:46:02     63s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:46:02     63s] (I)      GCell width         :  3600  (dbu)
[04/02 18:46:02     63s] (I)      GCell height        :  3600  (dbu)
[04/02 18:46:02     63s] (I)      Grid                :    66    50     4
[04/02 18:46:02     63s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:46:02     63s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:46:02     63s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:46:02     63s] (I)      Default wire width  :   160   200   200   200
[04/02 18:46:02     63s] (I)      Default wire space  :   160   200   200   200
[04/02 18:46:02     63s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:46:02     63s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:46:02     63s] (I)      First track coord   :   400   400   400   400
[04/02 18:46:02     63s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:46:02     63s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:46:02     63s] (I)      Num of masks        :     1     1     1     1
[04/02 18:46:02     63s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:46:02     63s] (I)      --------------------------------------------------------
[04/02 18:46:02     63s] 
[04/02 18:46:02     63s] [NR-eGR] ============ Routing rule table ============
[04/02 18:46:02     63s] [NR-eGR] Rule id: 0  Nets: 655
[04/02 18:46:02     63s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:46:02     63s] (I)                    Layer    2    3    4 
[04/02 18:46:02     63s] (I)                    Pitch  400  400  400 
[04/02 18:46:02     63s] (I)             #Used tracks    1    1    1 
[04/02 18:46:02     63s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:02     63s] [NR-eGR] ========================================
[04/02 18:46:02     63s] [NR-eGR] 
[04/02 18:46:02     63s] (I)      =============== Blocked Tracks ===============
[04/02 18:46:02     63s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:02     63s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:46:02     63s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:02     63s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:46:02     63s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:46:02     63s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:46:02     63s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:46:02     63s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:02     63s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2894.77 MB )
[04/02 18:46:02     63s] (I)      Reset routing kernel
[04/02 18:46:02     63s] (I)      Started Global Routing ( Curr Mem: 2894.77 MB )
[04/02 18:46:02     63s] (I)      totalPins=2205  totalGlobalPin=2168 (98.32%)
[04/02 18:46:02     63s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:46:02     63s] [NR-eGR] Layer group 1: route 655 net(s) in layer range [2, 4]
[04/02 18:46:02     63s] (I)      
[04/02 18:46:02     63s] (I)      ============  Phase 1a Route ============
[04/02 18:46:02     63s] (I)      Usage: 4113 = (1983 H, 2130 V) = (7.37% H, 4.13% V) = (7.139e+03um H, 7.668e+03um V)
[04/02 18:46:02     63s] (I)      
[04/02 18:46:02     63s] (I)      ============  Phase 1b Route ============
[04/02 18:46:02     63s] (I)      Usage: 4113 = (1983 H, 2130 V) = (7.37% H, 4.13% V) = (7.139e+03um H, 7.668e+03um V)
[04/02 18:46:02     63s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.480680e+04um
[04/02 18:46:02     63s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/02 18:46:02     63s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:46:02     63s] (I)      
[04/02 18:46:02     63s] (I)      ============  Phase 1c Route ============
[04/02 18:46:02     63s] (I)      Usage: 4113 = (1983 H, 2130 V) = (7.37% H, 4.13% V) = (7.139e+03um H, 7.668e+03um V)
[04/02 18:46:02     63s] (I)      
[04/02 18:46:02     63s] (I)      ============  Phase 1d Route ============
[04/02 18:46:02     63s] (I)      Usage: 4113 = (1983 H, 2130 V) = (7.37% H, 4.13% V) = (7.139e+03um H, 7.668e+03um V)
[04/02 18:46:02     63s] (I)      
[04/02 18:46:02     63s] (I)      ============  Phase 1e Route ============
[04/02 18:46:02     63s] (I)      Usage: 4113 = (1983 H, 2130 V) = (7.37% H, 4.13% V) = (7.139e+03um H, 7.668e+03um V)
[04/02 18:46:02     63s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.480680e+04um
[04/02 18:46:02     63s] (I)      
[04/02 18:46:02     63s] (I)      ============  Phase 1l Route ============
[04/02 18:46:02     63s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:46:02     63s] (I)      Layer  2:      26747      2795         0           0       29106    ( 0.00%) 
[04/02 18:46:02     63s] (I)      Layer  3:      26722      1987         0         468       28782    ( 1.60%) 
[04/02 18:46:02     63s] (I)      Layer  4:      24015        79         0           0       29106    ( 0.00%) 
[04/02 18:46:02     63s] (I)      Total:         77484      4861         0         468       86994    ( 0.54%) 
[04/02 18:46:02     63s] (I)      
[04/02 18:46:02     63s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:46:02     63s] [NR-eGR]                        OverCon            
[04/02 18:46:02     63s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:46:02     63s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:46:02     63s] [NR-eGR] ----------------------------------------------
[04/02 18:46:02     63s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:02     63s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:02     63s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:02     63s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:02     63s] [NR-eGR] ----------------------------------------------
[04/02 18:46:02     63s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:46:02     63s] [NR-eGR] 
[04/02 18:46:02     63s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.09 sec, Curr Mem: 2894.77 MB )
[04/02 18:46:02     63s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:46:02     63s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:46:02     63s] Early Global Route congestion estimation runtime: 0.18 seconds, mem = 2894.8M
[04/02 18:46:02     63s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.087, REAL:0.176, MEM:2894.8M, EPOCH TIME: 1680475562.975097
[04/02 18:46:02     63s] OPERPROF: Starting HotSpotCal at level 1, MEM:2894.8M, EPOCH TIME: 1680475562.975166
[04/02 18:46:02     63s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:02     63s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:46:02     63s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:02     63s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:46:02     63s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:02     63s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:46:02     63s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:46:02     63s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.005, MEM:2894.8M, EPOCH TIME: 1680475562.979712
[04/02 18:46:02     63s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2894.8M, EPOCH TIME: 1680475562.979982
[04/02 18:46:02     63s] Starting Early Global Route wiring: mem = 2894.8M
[04/02 18:46:02     63s] (I)      ============= Track Assignment ============
[04/02 18:46:02     63s] (I)      Started Track Assignment (6T) ( Curr Mem: 2894.77 MB )
[04/02 18:46:02     63s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[04/02 18:46:02     63s] (I)      Run Multi-thread track assignment
[04/02 18:46:02     63s] (I)      Finished Track Assignment (6T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2894.77 MB )
[04/02 18:46:02     63s] (I)      Started Export ( Curr Mem: 2894.77 MB )
[04/02 18:46:02     63s] [NR-eGR]             Length (um)  Vias 
[04/02 18:46:02     63s] [NR-eGR] ------------------------------
[04/02 18:46:02     63s] [NR-eGR]  M1  (1H)             0  2150 
[04/02 18:46:02     63s] [NR-eGR]  M2  (2V)          7809  3292 
[04/02 18:46:02     63s] [NR-eGR]  M3  (3H)          7651    54 
[04/02 18:46:02     63s] [NR-eGR]  M4  (4V)           286     0 
[04/02 18:46:03     63s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:46:03     63s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:46:03     63s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:46:03     63s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:46:03     63s] [NR-eGR] ------------------------------
[04/02 18:46:03     63s] [NR-eGR]      Total        15746  5496 
[04/02 18:46:03     63s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:03     63s] [NR-eGR] Total half perimeter of net bounding box: 13234um
[04/02 18:46:03     63s] [NR-eGR] Total length: 15746um, number of vias: 5496
[04/02 18:46:03     63s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:03     63s] [NR-eGR] Total eGR-routed clock nets wire length: 923um, number of vias: 232
[04/02 18:46:03     63s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:03     63s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2894.77 MB )
[04/02 18:46:03     63s] Early Global Route wiring runtime: 0.10 seconds, mem = 2894.8M
[04/02 18:46:03     63s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.037, REAL:0.095, MEM:2894.8M, EPOCH TIME: 1680475563.075313
[04/02 18:46:03     63s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:03     63s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:03     63s] 0 delay mode for cte disabled.
[04/02 18:46:03     63s] SKP cleared!
[04/02 18:46:03     63s] 
[04/02 18:46:03     63s] *** Finished incrementalPlace (cpu=0:00:06.9, real=0:00:08.0)***
[04/02 18:46:03     63s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2638.8M, EPOCH TIME: 1680475563.104070
[04/02 18:46:03     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:03     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:03     63s] All LLGs are deleted
[04/02 18:46:03     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:03     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:03     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2638.8M, EPOCH TIME: 1680475563.104416
[04/02 18:46:03     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2638.8M, EPOCH TIME: 1680475563.104508
[04/02 18:46:03     63s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2638.8M, EPOCH TIME: 1680475563.105317
[04/02 18:46:03     63s] Start to check current routing status for nets...
[04/02 18:46:03     63s] All nets are already routed correctly.
[04/02 18:46:03     63s] End to check current routing status for nets (mem=2638.8M)
[04/02 18:46:03     63s] Extraction called for design 'Main_controller' of instances=653 and nets=657 using extraction engine 'preRoute' .
[04/02 18:46:03     63s] PreRoute RC Extraction called for design Main_controller.
[04/02 18:46:03     63s] RC Extraction called in multi-corner(1) mode.
[04/02 18:46:03     63s] RCMode: PreRoute
[04/02 18:46:03     63s]       RC Corner Indexes            0   
[04/02 18:46:03     63s] Capacitance Scaling Factor   : 1.00000 
[04/02 18:46:03     63s] Resistance Scaling Factor    : 1.00000 
[04/02 18:46:03     63s] Clock Cap. Scaling Factor    : 1.00000 
[04/02 18:46:03     63s] Clock Res. Scaling Factor    : 1.00000 
[04/02 18:46:03     63s] Shrink Factor                : 1.00000
[04/02 18:46:03     63s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/02 18:46:03     63s] Using Quantus QRC technology file ...
[04/02 18:46:03     63s] 
[04/02 18:46:03     63s] Trim Metal Layers:
[04/02 18:46:03     63s] LayerId::1 widthSet size::1
[04/02 18:46:03     63s] LayerId::2 widthSet size::1
[04/02 18:46:03     63s] LayerId::3 widthSet size::1
[04/02 18:46:03     63s] LayerId::4 widthSet size::1
[04/02 18:46:03     63s] LayerId::5 widthSet size::1
[04/02 18:46:03     63s] LayerId::6 widthSet size::1
[04/02 18:46:03     63s] LayerId::7 widthSet size::1
[04/02 18:46:03     63s] LayerId::8 widthSet size::1
[04/02 18:46:03     63s] Updating RC grid for preRoute extraction ...
[04/02 18:46:03     63s] eee: pegSigSF::1.070000
[04/02 18:46:03     63s] Initializing multi-corner resistance tables ...
[04/02 18:46:03     63s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:46:03     63s] eee: l::2 avDens::0.092057 usedTrk::240.269444 availTrk::2610.000000 sigTrk::240.269444
[04/02 18:46:03     63s] eee: l::3 avDens::0.078401 usedTrk::239.908335 availTrk::3060.000000 sigTrk::239.908335
[04/02 18:46:03     63s] eee: l::4 avDens::0.033027 usedTrk::104.036112 availTrk::3150.000000 sigTrk::104.036112
[04/02 18:46:03     63s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:03     63s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:03     63s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:03     63s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:03     63s] {RT rc-typ 0 4 4 0}
[04/02 18:46:03     63s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.018138 aWlH=0.000000 lMod=0 pMax=0.806900 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:46:03     63s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2638.770M)
[04/02 18:46:03     63s] Compute RC Scale Done ...
[04/02 18:46:03     63s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1846.3M, totSessionCpu=0:01:03 **
[04/02 18:46:03     63s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/02 18:46:03     63s] #################################################################################
[04/02 18:46:03     63s] # Design Stage: PreRoute
[04/02 18:46:03     63s] # Design Name: Main_controller
[04/02 18:46:03     63s] # Design Mode: 130nm
[04/02 18:46:03     63s] # Analysis Mode: MMMC Non-OCV 
[04/02 18:46:03     63s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:46:03     63s] # Signoff Settings: SI Off 
[04/02 18:46:03     63s] #################################################################################
[04/02 18:46:03     63s] Topological Sorting (REAL = 0:00:00.0, MEM = 2665.6M, InitMEM = 2664.6M)
[04/02 18:46:03     63s] Calculate delays in Single mode...
[04/02 18:46:03     63s] Start delay calculation (fullDC) (6 T). (MEM=2666.64)
[04/02 18:46:03     63s] End AAE Lib Interpolated Model. (MEM=2678.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:03     64s] Total number of fetched objects 655
[04/02 18:46:03     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:03     64s] End delay calculation. (MEM=2910.27 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:46:03     64s] End delay calculation (fullDC). (MEM=2910.27 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:46:03     64s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2910.3M) ***
[04/02 18:46:04     64s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.7/0:00:08.1 (0.9), totSession cpu/real = 0:01:04.2/0:02:18.1 (0.5), mem = 2910.3M
[04/02 18:46:04     64s] 
[04/02 18:46:04     64s] =============================================================================================
[04/02 18:46:04     64s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.14-s109_1
[04/02 18:46:04     64s] =============================================================================================
[04/02 18:46:04     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:04     64s] ---------------------------------------------------------------------------------------------
[04/02 18:46:04     64s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:04     64s] [ ExtractRC              ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:46:04     64s] [ TimingUpdate           ]      4   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.2
[04/02 18:46:04     64s] [ FullDelayCalc          ]      1   0:00:00.4  (   5.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/02 18:46:04     64s] [ MISC                   ]          0:00:07.5  (  92.8 % )     0:00:07.5 /  0:00:07.1    1.0
[04/02 18:46:04     64s] ---------------------------------------------------------------------------------------------
[04/02 18:46:04     64s]  IncrReplace #1 TOTAL               0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:07.7    0.9
[04/02 18:46:04     64s] ---------------------------------------------------------------------------------------------
[04/02 18:46:04     64s] 
[04/02 18:46:04     64s] *** Timing Is met
[04/02 18:46:04     64s] *** Check timing (0:00:00.0)
[04/02 18:46:04     64s] Activate preCTS path group based MLT
[04/02 18:46:04     64s] Deactivate preCTS path group based MLT
[04/02 18:46:04     64s] *** Timing Is met
[04/02 18:46:04     64s] *** Check timing (0:00:00.0)
[04/02 18:46:04     64s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/02 18:46:04     64s] Info: 1 clock net  excluded from IPO operation.
[04/02 18:46:04     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=2942.3M
[04/02 18:46:04     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=2942.3M
[04/02 18:46:04     64s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:46:04     64s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=3070.1M
[04/02 18:46:04     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:3070.1M, EPOCH TIME: 1680475564.204015
[04/02 18:46:04     64s] Processing tracks to init pin-track alignment.
[04/02 18:46:04     64s] z: 2, totalTracks: 1
[04/02 18:46:04     64s] z: 4, totalTracks: 1
[04/02 18:46:04     64s] z: 6, totalTracks: 1
[04/02 18:46:04     64s] z: 8, totalTracks: 1
[04/02 18:46:04     64s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:04     64s] All LLGs are deleted
[04/02 18:46:04     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:04     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:04     64s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3070.1M, EPOCH TIME: 1680475564.211154
[04/02 18:46:04     64s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3070.1M, EPOCH TIME: 1680475564.211490
[04/02 18:46:04     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3070.1M, EPOCH TIME: 1680475564.269144
[04/02 18:46:04     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:04     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:04     64s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3166.1M, EPOCH TIME: 1680475564.276729
[04/02 18:46:04     64s] Max number of tech site patterns supported in site array is 256.
[04/02 18:46:04     64s] Core basic site is IBM13SITE
[04/02 18:46:04     64s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3166.1M, EPOCH TIME: 1680475564.289159
[04/02 18:46:04     64s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:46:04     64s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:46:04     64s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.011, MEM:3198.1M, EPOCH TIME: 1680475564.300373
[04/02 18:46:04     64s] Fast DP-INIT is on for default
[04/02 18:46:04     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:46:04     64s] Atter site array init, number of instance map data is 0.
[04/02 18:46:04     64s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.044, REAL:0.027, MEM:3198.1M, EPOCH TIME: 1680475564.303541
[04/02 18:46:04     64s] 
[04/02 18:46:04     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:04     64s] OPERPROF:     Starting CMU at level 3, MEM:3198.1M, EPOCH TIME: 1680475564.304219
[04/02 18:46:04     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3198.1M, EPOCH TIME: 1680475564.304642
[04/02 18:46:04     64s] 
[04/02 18:46:04     64s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:04     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.036, MEM:3102.1M, EPOCH TIME: 1680475564.305642
[04/02 18:46:04     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3102.1M, EPOCH TIME: 1680475564.305796
[04/02 18:46:04     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3102.1M, EPOCH TIME: 1680475564.308274
[04/02 18:46:04     64s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3102.1MB).
[04/02 18:46:04     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.105, MEM:3102.1M, EPOCH TIME: 1680475564.308752
[04/02 18:46:04     64s] TotalInstCnt at PhyDesignMc Initialization: 653
[04/02 18:46:04     64s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=3102.1M
[04/02 18:46:04     64s] Begin: Area Reclaim Optimization
[04/02 18:46:04     64s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:04.3/0:02:18.4 (0.5), mem = 3102.1M
[04/02 18:46:04     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.5
[04/02 18:46:04     64s] ### Creating RouteCongInterface, started
[04/02 18:46:04     64s] 
[04/02 18:46:04     64s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:46:04     64s] 
[04/02 18:46:04     64s] #optDebug: {0, 1.000}
[04/02 18:46:04     64s] ### Creating RouteCongInterface, finished
[04/02 18:46:04     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=3102.1M
[04/02 18:46:04     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=3102.1M
[04/02 18:46:04     64s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3102.1M, EPOCH TIME: 1680475564.813882
[04/02 18:46:04     64s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3102.1M, EPOCH TIME: 1680475564.814232
[04/02 18:46:04     64s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:46:04     64s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:46:04     64s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 18.11
[04/02 18:46:04     64s] +---------+---------+--------+--------+------------+--------+
[04/02 18:46:04     64s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/02 18:46:04     64s] +---------+---------+--------+--------+------------+--------+
[04/02 18:46:04     64s] |   18.11%|        -|   0.050|   0.000|   0:00:00.0| 3102.1M|
[04/02 18:46:04     64s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[04/02 18:46:04     64s] |   18.11%|        0|   0.050|   0.000|   0:00:00.0| 3102.1M|
[04/02 18:46:04     64s] |   18.11%|        0|   0.050|   0.000|   0:00:00.0| 3102.1M|
[04/02 18:46:05     65s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:46:05     65s] |   17.73%|       46|   0.050|   0.000|   0:00:01.0| 3149.3M|
[04/02 18:46:05     65s] |   17.70%|        3|   0.050|   0.000|   0:00:00.0| 3149.3M|
[04/02 18:46:05     65s] |   17.69%|        1|   0.050|   0.000|   0:00:00.0| 3149.3M|
[04/02 18:46:05     65s] |   17.69%|        0|   0.050|   0.000|   0:00:00.0| 3149.3M|
[04/02 18:46:05     65s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[04/02 18:46:05     65s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[04/02 18:46:05     65s] |   17.69%|        0|   0.050|   0.000|   0:00:00.0| 3149.3M|
[04/02 18:46:05     65s] +---------+---------+--------+--------+------------+--------+
[04/02 18:46:05     65s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 17.69
[04/02 18:46:05     65s] 
[04/02 18:46:05     65s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 49 **
[04/02 18:46:05     65s] --------------------------------------------------------------
[04/02 18:46:05     65s] |                                   | Total     | Sequential |
[04/02 18:46:05     65s] --------------------------------------------------------------
[04/02 18:46:05     65s] | Num insts resized                 |      48  |      10    |
[04/02 18:46:05     65s] | Num insts undone                  |       1  |       1    |
[04/02 18:46:05     65s] | Num insts Downsized               |      48  |      10    |
[04/02 18:46:05     65s] | Num insts Samesized               |       0  |       0    |
[04/02 18:46:05     65s] | Num insts Upsized                 |       0  |       0    |
[04/02 18:46:05     65s] | Num multiple commits+uncommits    |       1  |       -    |
[04/02 18:46:05     65s] --------------------------------------------------------------
[04/02 18:46:05     65s] 
[04/02 18:46:05     65s] Number of times islegalLocAvaiable called = 99 skipped = 0, called in commitmove = 50, skipped in commitmove = 0
[04/02 18:46:05     65s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[04/02 18:46:05     65s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3149.3M, EPOCH TIME: 1680475565.515713
[04/02 18:46:05     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:653).
[04/02 18:46:05     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:3149.3M, EPOCH TIME: 1680475565.520955
[04/02 18:46:05     65s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3149.3M, EPOCH TIME: 1680475565.569103
[04/02 18:46:05     65s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3149.3M, EPOCH TIME: 1680475565.569582
[04/02 18:46:05     65s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3149.3M, EPOCH TIME: 1680475565.574197
[04/02 18:46:05     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] 
[04/02 18:46:05     65s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:05     65s] OPERPROF:       Starting CMU at level 4, MEM:3213.3M, EPOCH TIME: 1680475565.596674
[04/02 18:46:05     65s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3213.3M, EPOCH TIME: 1680475565.597113
[04/02 18:46:05     65s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.021, REAL:0.024, MEM:3149.3M, EPOCH TIME: 1680475565.598091
[04/02 18:46:05     65s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3149.3M, EPOCH TIME: 1680475565.598240
[04/02 18:46:05     65s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.002, REAL:0.003, MEM:3149.3M, EPOCH TIME: 1680475565.600886
[04/02 18:46:05     65s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3149.3M, EPOCH TIME: 1680475565.601181
[04/02 18:46:05     65s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3149.3M, EPOCH TIME: 1680475565.601325
[04/02 18:46:05     65s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.029, REAL:0.032, MEM:3149.3M, EPOCH TIME: 1680475565.601497
[04/02 18:46:05     65s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.029, REAL:0.032, MEM:3149.3M, EPOCH TIME: 1680475565.601569
[04/02 18:46:05     65s] TDRefine: refinePlace mode is spiral
[04/02 18:46:05     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1311766.3
[04/02 18:46:05     65s] OPERPROF: Starting RefinePlace at level 1, MEM:3149.3M, EPOCH TIME: 1680475565.601741
[04/02 18:46:05     65s] *** Starting refinePlace (0:01:06 mem=3149.3M) ***
[04/02 18:46:05     65s] Total net bbox length = 1.326e+04 (6.435e+03 6.827e+03) (ext = 1.937e+03)
[04/02 18:46:05     65s] 
[04/02 18:46:05     65s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:05     65s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:05     65s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:05     65s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:05     65s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3149.3M, EPOCH TIME: 1680475565.607575
[04/02 18:46:05     65s] Starting refinePlace ...
[04/02 18:46:05     65s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:05     65s] One DDP V2 for no tweak run.
[04/02 18:46:05     65s] 
[04/02 18:46:05     65s] Running Spiral MT with 6 threads  fetchWidth=8 
[04/02 18:46:05     65s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/02 18:46:05     65s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:05     65s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:05     65s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3149.3MB) @(0:01:06 - 0:01:06).
[04/02 18:46:05     65s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/02 18:46:05     65s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:05     65s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3149.3MB
[04/02 18:46:05     65s] Statistics of distance of Instance movement in refine placement:
[04/02 18:46:05     65s]   maximum (X+Y) =         0.00 um
[04/02 18:46:05     65s]   mean    (X+Y) =         0.00 um
[04/02 18:46:05     65s] Summary Report:
[04/02 18:46:05     65s] Instances move: 0 (out of 653 movable)
[04/02 18:46:05     65s] Instances flipped: 0
[04/02 18:46:05     65s] Mean displacement: 0.00 um
[04/02 18:46:05     65s] Max displacement: 0.00 um 
[04/02 18:46:05     65s] Total instances moved : 0
[04/02 18:46:05     65s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.044, REAL:0.104, MEM:3149.3M, EPOCH TIME: 1680475565.711942
[04/02 18:46:05     65s] Total net bbox length = 1.326e+04 (6.435e+03 6.827e+03) (ext = 1.937e+03)
[04/02 18:46:05     65s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3149.3MB
[04/02 18:46:05     65s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3149.3MB) @(0:01:06 - 0:01:06).
[04/02 18:46:05     65s] *** Finished refinePlace (0:01:06 mem=3149.3M) ***
[04/02 18:46:05     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1311766.3
[04/02 18:46:05     65s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.111, MEM:3149.3M, EPOCH TIME: 1680475565.712683
[04/02 18:46:05     65s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3149.3M, EPOCH TIME: 1680475565.715398
[04/02 18:46:05     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:653).
[04/02 18:46:05     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.056, MEM:3149.3M, EPOCH TIME: 1680475565.771323
[04/02 18:46:05     65s] *** maximum move = 0.00 um ***
[04/02 18:46:05     65s] *** Finished re-routing un-routed nets (3149.3M) ***
[04/02 18:46:05     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:3149.3M, EPOCH TIME: 1680475565.777949
[04/02 18:46:05     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3149.3M, EPOCH TIME: 1680475565.782007
[04/02 18:46:05     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] 
[04/02 18:46:05     65s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:05     65s] OPERPROF:     Starting CMU at level 3, MEM:3213.3M, EPOCH TIME: 1680475565.799097
[04/02 18:46:05     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3213.3M, EPOCH TIME: 1680475565.799471
[04/02 18:46:05     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:3149.3M, EPOCH TIME: 1680475565.800106
[04/02 18:46:05     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3149.3M, EPOCH TIME: 1680475565.800396
[04/02 18:46:05     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.003, MEM:3149.3M, EPOCH TIME: 1680475565.803731
[04/02 18:46:05     65s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3149.3M, EPOCH TIME: 1680475565.804042
[04/02 18:46:05     65s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3149.3M, EPOCH TIME: 1680475565.804176
[04/02 18:46:05     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.026, MEM:3149.3M, EPOCH TIME: 1680475565.804299
[04/02 18:46:05     65s] 
[04/02 18:46:05     65s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3149.3M) ***
[04/02 18:46:05     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.5
[04/02 18:46:05     65s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.5 (0.9), totSession cpu/real = 0:01:05.8/0:02:19.9 (0.5), mem = 3149.3M
[04/02 18:46:05     65s] 
[04/02 18:46:05     65s] =============================================================================================
[04/02 18:46:05     65s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.14-s109_1
[04/02 18:46:05     65s] =============================================================================================
[04/02 18:46:05     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:05     65s] ---------------------------------------------------------------------------------------------
[04/02 18:46:05     65s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:05     65s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:05     65s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:05     65s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:05     65s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:05     65s] [ OptimizationStep       ]      1   0:00:00.0  (   1.4 % )     0:00:00.7 /  0:00:00.9    1.3
[04/02 18:46:05     65s] [ OptSingleIteration     ]      7   0:00:00.1  (   4.6 % )     0:00:00.7 /  0:00:00.9    1.3
[04/02 18:46:05     65s] [ OptGetWeight           ]     75   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:05     65s] [ OptEval                ]     75   0:00:00.2  (  10.6 % )     0:00:00.2 /  0:00:00.2    1.4
[04/02 18:46:05     65s] [ OptCommit              ]     75   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[04/02 18:46:05     65s] [ PostCommitDelayUpdate  ]     76   0:00:00.0  (   2.3 % )     0:00:00.1 /  0:00:00.2    2.1
[04/02 18:46:05     65s] [ IncrDelayCalc          ]     86   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.2    2.9
[04/02 18:46:05     65s] [ RefinePlace            ]      1   0:00:00.4  (  23.8 % )     0:00:00.4 /  0:00:00.1    0.4
[04/02 18:46:05     65s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:05     65s] [ IncrTimingUpdate       ]     18   0:00:00.3  (  22.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/02 18:46:05     65s] [ MISC                   ]          0:00:00.4  (  29.3 % )     0:00:00.4 /  0:00:00.4    0.9
[04/02 18:46:05     65s] ---------------------------------------------------------------------------------------------
[04/02 18:46:05     65s]  AreaOpt #2 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    0.9
[04/02 18:46:05     65s] ---------------------------------------------------------------------------------------------
[04/02 18:46:05     65s] 
[04/02 18:46:05     65s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2988.0M, EPOCH TIME: 1680475565.880884
[04/02 18:46:05     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2715.0M, EPOCH TIME: 1680475565.888557
[04/02 18:46:05     65s] TotalInstCnt at PhyDesignMc Destruction: 653
[04/02 18:46:05     65s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2715.00M, totSessionCpu=0:01:06).
[04/02 18:46:05     65s] **INFO: Flow update: Design timing is met.
[04/02 18:46:05     65s] Begin: GigaOpt postEco DRV Optimization
[04/02 18:46:05     65s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_len -max_fanout
[04/02 18:46:05     65s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:05.8/0:02:20.0 (0.5), mem = 2715.0M
[04/02 18:46:05     65s] Info: 1 clock net  excluded from IPO operation.
[04/02 18:46:05     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.6
[04/02 18:46:05     65s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:46:05     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=2715.0M
[04/02 18:46:05     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:2715.0M, EPOCH TIME: 1680475565.979868
[04/02 18:46:05     65s] Processing tracks to init pin-track alignment.
[04/02 18:46:05     65s] z: 2, totalTracks: 1
[04/02 18:46:05     65s] z: 4, totalTracks: 1
[04/02 18:46:05     65s] z: 6, totalTracks: 1
[04/02 18:46:05     65s] z: 8, totalTracks: 1
[04/02 18:46:05     65s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:05     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2715.0M, EPOCH TIME: 1680475565.983841
[04/02 18:46:05     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:05     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:06     65s] 
[04/02 18:46:06     65s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:06     65s] OPERPROF:     Starting CMU at level 3, MEM:2780.5M, EPOCH TIME: 1680475566.004623
[04/02 18:46:06     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2780.5M, EPOCH TIME: 1680475566.004993
[04/02 18:46:06     65s] 
[04/02 18:46:06     65s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:06     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:2716.5M, EPOCH TIME: 1680475566.005637
[04/02 18:46:06     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2716.5M, EPOCH TIME: 1680475566.005806
[04/02 18:46:06     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.005, MEM:2716.5M, EPOCH TIME: 1680475566.011005
[04/02 18:46:06     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2716.5MB).
[04/02 18:46:06     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.032, MEM:2716.5M, EPOCH TIME: 1680475566.011492
[04/02 18:46:06     65s] TotalInstCnt at PhyDesignMc Initialization: 653
[04/02 18:46:06     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=2716.5M
[04/02 18:46:06     65s] ### Creating RouteCongInterface, started
[04/02 18:46:06     65s] 
[04/02 18:46:06     65s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[04/02 18:46:06     65s] 
[04/02 18:46:06     65s] #optDebug: {0, 1.000}
[04/02 18:46:06     65s] ### Creating RouteCongInterface, finished
[04/02 18:46:06     65s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=2716.5M
[04/02 18:46:06     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=2716.5M
[04/02 18:46:06     66s] [GPS-DRV] Optimizer parameters ============================= 
[04/02 18:46:06     66s] [GPS-DRV] maxDensity (design): 0.95
[04/02 18:46:06     66s] [GPS-DRV] maxLocalDensity: 0.98
[04/02 18:46:06     66s] [GPS-DRV] All active and enabled setup views
[04/02 18:46:06     66s] [GPS-DRV]     setupAnalysis
[04/02 18:46:06     66s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:46:06     66s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:46:06     66s] [GPS-DRV] maxFanoutLoad on
[04/02 18:46:06     66s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/02 18:46:06     66s] [GPS-DRV] maxLength on: Threshold = 1000um
[04/02 18:46:06     66s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/02 18:46:06     66s] [GPS-DRV] timing-driven DRV settings
[04/02 18:46:06     66s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/02 18:46:06     66s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3008.4M, EPOCH TIME: 1680475566.353724
[04/02 18:46:06     66s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3008.4M, EPOCH TIME: 1680475566.353869
[04/02 18:46:06     66s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:46:06     66s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:46:06     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:46:06     66s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/02 18:46:06     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:46:06     66s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/02 18:46:06     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:46:06     66s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:46:06     66s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:46:06     66s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:46:06     66s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 17.69%|          |         |
[04/02 18:46:06     66s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:46:06     66s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:46:06     66s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:46:06     66s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 17.69%| 0:00:00.0|  3008.4M|
[04/02 18:46:06     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3008.4M) ***
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s] Total-nets :: 655, Stn-nets :: 0, ratio :: 0 %, Total-len 15746, Stn-len 0
[04/02 18:46:06     66s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2848.5M, EPOCH TIME: 1680475566.377595
[04/02 18:46:06     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:653).
[04/02 18:46:06     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:06     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:06     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:06     66s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2715.5M, EPOCH TIME: 1680475566.381069
[04/02 18:46:06     66s] TotalInstCnt at PhyDesignMc Destruction: 653
[04/02 18:46:06     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.6
[04/02 18:46:06     66s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (0.9), totSession cpu/real = 0:01:06.2/0:02:20.4 (0.5), mem = 2715.5M
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s] =============================================================================================
[04/02 18:46:06     66s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.14-s109_1
[04/02 18:46:06     66s] =============================================================================================
[04/02 18:46:06     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:06     66s] ---------------------------------------------------------------------------------------------
[04/02 18:46:06     66s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:06     66s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:06     66s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  22.7 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:46:06     66s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:06     66s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:06     66s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:06     66s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[04/02 18:46:06     66s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:06     66s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:06     66s] [ MISC                   ]          0:00:00.3  (  71.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/02 18:46:06     66s] ---------------------------------------------------------------------------------------------
[04/02 18:46:06     66s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    0.9
[04/02 18:46:06     66s] ---------------------------------------------------------------------------------------------
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s] End: GigaOpt postEco DRV Optimization
[04/02 18:46:06     66s] **INFO: Flow update: Design timing is met.
[04/02 18:46:06     66s] Running refinePlace -preserveRouting true -hardFence false
[04/02 18:46:06     66s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2715.5M, EPOCH TIME: 1680475566.387258
[04/02 18:46:06     66s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2715.5M, EPOCH TIME: 1680475566.387444
[04/02 18:46:06     66s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2715.5M, EPOCH TIME: 1680475566.387573
[04/02 18:46:06     66s] Processing tracks to init pin-track alignment.
[04/02 18:46:06     66s] z: 2, totalTracks: 1
[04/02 18:46:06     66s] z: 4, totalTracks: 1
[04/02 18:46:06     66s] z: 6, totalTracks: 1
[04/02 18:46:06     66s] z: 8, totalTracks: 1
[04/02 18:46:06     66s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:06     66s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2715.5M, EPOCH TIME: 1680475566.391632
[04/02 18:46:06     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:06     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:06     66s] OPERPROF:         Starting CMU at level 5, MEM:2781.0M, EPOCH TIME: 1680475566.408895
[04/02 18:46:06     66s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2781.0M, EPOCH TIME: 1680475566.409277
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:06     66s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.019, REAL:0.079, MEM:2717.0M, EPOCH TIME: 1680475566.470181
[04/02 18:46:06     66s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2717.0M, EPOCH TIME: 1680475566.470466
[04/02 18:46:06     66s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:2717.0M, EPOCH TIME: 1680475566.472964
[04/02 18:46:06     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2717.0MB).
[04/02 18:46:06     66s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.027, REAL:0.086, MEM:2717.0M, EPOCH TIME: 1680475566.473448
[04/02 18:46:06     66s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.027, REAL:0.086, MEM:2717.0M, EPOCH TIME: 1680475566.473520
[04/02 18:46:06     66s] TDRefine: refinePlace mode is spiral
[04/02 18:46:06     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1311766.4
[04/02 18:46:06     66s] OPERPROF:   Starting RefinePlace at level 2, MEM:2717.0M, EPOCH TIME: 1680475566.473659
[04/02 18:46:06     66s] *** Starting refinePlace (0:01:06 mem=2717.0M) ***
[04/02 18:46:06     66s] Total net bbox length = 1.326e+04 (6.435e+03 6.827e+03) (ext = 1.937e+03)
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:06     66s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:06     66s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s] Starting Small incrNP...
[04/02 18:46:06     66s] User Input Parameters:
[04/02 18:46:06     66s] - Congestion Driven    : Off
[04/02 18:46:06     66s] - Timing Driven        : Off
[04/02 18:46:06     66s] - Area-Violation Based : Off
[04/02 18:46:06     66s] - Start Rollback Level : -5
[04/02 18:46:06     66s] - Legalized            : On
[04/02 18:46:06     66s] - Window Based         : Off
[04/02 18:46:06     66s] - eDen incr mode       : Off
[04/02 18:46:06     66s] - Small incr mode      : On
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2717.0M, EPOCH TIME: 1680475566.478640
[04/02 18:46:06     66s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2717.0M, EPOCH TIME: 1680475566.478911
[04/02 18:46:06     66s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.003, REAL:0.002, MEM:2717.0M, EPOCH TIME: 1680475566.481394
[04/02 18:46:06     66s] default core: bins with density > 0.750 =  0.00 % ( 0 / 35 )
[04/02 18:46:06     66s] Density distribution unevenness ratio = 47.732%
[04/02 18:46:06     66s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.003, REAL:0.003, MEM:2717.0M, EPOCH TIME: 1680475566.481567
[04/02 18:46:06     66s] cost 0.470000, thresh 1.000000
[04/02 18:46:06     66s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2717.0M)
[04/02 18:46:06     66s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:06     66s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2717.0M, EPOCH TIME: 1680475566.481903
[04/02 18:46:06     66s] Starting refinePlace ...
[04/02 18:46:06     66s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:06     66s] One DDP V2 for no tweak run.
[04/02 18:46:06     66s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:06     66s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2781.0M, EPOCH TIME: 1680475566.488853
[04/02 18:46:06     66s] DDP initSite1 nrRow 46 nrJob 46
[04/02 18:46:06     66s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2781.0M, EPOCH TIME: 1680475566.489084
[04/02 18:46:06     66s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2781.0M, EPOCH TIME: 1680475566.489323
[04/02 18:46:06     66s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2781.0M, EPOCH TIME: 1680475566.489456
[04/02 18:46:06     66s] DDP markSite nrRow 46 nrJob 46
[04/02 18:46:06     66s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2781.0M, EPOCH TIME: 1680475566.490057
[04/02 18:46:06     66s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2781.0M, EPOCH TIME: 1680475566.490338
[04/02 18:46:06     66s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/02 18:46:06     66s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2781.0M, EPOCH TIME: 1680475566.492200
[04/02 18:46:06     66s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2781.0M, EPOCH TIME: 1680475566.492336
[04/02 18:46:06     66s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.000, MEM:2781.0M, EPOCH TIME: 1680475566.492673
[04/02 18:46:06     66s] ** Cut row section cpu time 0:00:00.0.
[04/02 18:46:06     66s]  ** Cut row section real time 0:00:00.0.
[04/02 18:46:06     66s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:2781.0M, EPOCH TIME: 1680475566.492922
[04/02 18:46:06     66s]   Spread Effort: high, pre-route mode, useDDP on.
[04/02 18:46:06     66s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2717.0MB) @(0:01:06 - 0:01:06).
[04/02 18:46:06     66s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:06     66s] wireLenOptFixPriorityInst 0 inst fixed
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s] Running Spiral MT with 6 threads  fetchWidth=8 
[04/02 18:46:06     66s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/02 18:46:06     66s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:06     66s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:06     66s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2717.0MB) @(0:01:06 - 0:01:06).
[04/02 18:46:06     66s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/02 18:46:06     66s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:06     66s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2717.0MB
[04/02 18:46:06     66s] Statistics of distance of Instance movement in refine placement:
[04/02 18:46:06     66s]   maximum (X+Y) =         0.00 um
[04/02 18:46:06     66s]   mean    (X+Y) =         0.00 um
[04/02 18:46:06     66s] Summary Report:
[04/02 18:46:06     66s] Instances move: 0 (out of 653 movable)
[04/02 18:46:06     66s] Instances flipped: 0
[04/02 18:46:06     66s] Mean displacement: 0.00 um
[04/02 18:46:06     66s] Max displacement: 0.00 um 
[04/02 18:46:06     66s] Total instances moved : 0
[04/02 18:46:06     66s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.059, REAL:0.135, MEM:2717.0M, EPOCH TIME: 1680475566.617106
[04/02 18:46:06     66s] Total net bbox length = 1.326e+04 (6.435e+03 6.827e+03) (ext = 1.937e+03)
[04/02 18:46:06     66s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2717.0MB
[04/02 18:46:06     66s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2717.0MB) @(0:01:06 - 0:01:06).
[04/02 18:46:06     66s] *** Finished refinePlace (0:01:06 mem=2717.0M) ***
[04/02 18:46:06     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1311766.4
[04/02 18:46:06     66s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.068, REAL:0.144, MEM:2717.0M, EPOCH TIME: 1680475566.617883
[04/02 18:46:06     66s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2717.0M, EPOCH TIME: 1680475566.617980
[04/02 18:46:06     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:653).
[04/02 18:46:06     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:06     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:06     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:06     66s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.004, REAL:0.053, MEM:2717.0M, EPOCH TIME: 1680475566.670701
[04/02 18:46:06     66s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.100, REAL:0.284, MEM:2717.0M, EPOCH TIME: 1680475566.670980
[04/02 18:46:06     66s] **INFO: Flow update: Design timing is met.
[04/02 18:46:06     66s] **INFO: Flow update: Design timing is met.
[04/02 18:46:06     66s] **INFO: Flow update: Design timing is met.
[04/02 18:46:06     66s] Register exp ratio and priority group on 0 nets on 655 nets : 
[04/02 18:46:06     66s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:46:06     66s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s] Active setup views:
[04/02 18:46:06     66s]  setupAnalysis
[04/02 18:46:06     66s]   Dominating endpoints: 0
[04/02 18:46:06     66s]   Dominating TNS: -0.000
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s] Extraction called for design 'Main_controller' of instances=653 and nets=657 using extraction engine 'preRoute' .
[04/02 18:46:06     66s] PreRoute RC Extraction called for design Main_controller.
[04/02 18:46:06     66s] RC Extraction called in multi-corner(1) mode.
[04/02 18:46:06     66s] RCMode: PreRoute
[04/02 18:46:06     66s]       RC Corner Indexes            0   
[04/02 18:46:06     66s] Capacitance Scaling Factor   : 1.00000 
[04/02 18:46:06     66s] Resistance Scaling Factor    : 1.00000 
[04/02 18:46:06     66s] Clock Cap. Scaling Factor    : 1.00000 
[04/02 18:46:06     66s] Clock Res. Scaling Factor    : 1.00000 
[04/02 18:46:06     66s] Shrink Factor                : 1.00000
[04/02 18:46:06     66s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/02 18:46:06     66s] Using Quantus QRC technology file ...
[04/02 18:46:06     66s] RC Grid backup saved.
[04/02 18:46:06     66s] 
[04/02 18:46:06     66s] Trim Metal Layers:
[04/02 18:46:06     66s] LayerId::1 widthSet size::1
[04/02 18:46:06     66s] LayerId::2 widthSet size::1
[04/02 18:46:06     66s] LayerId::3 widthSet size::1
[04/02 18:46:06     66s] LayerId::4 widthSet size::1
[04/02 18:46:06     66s] LayerId::5 widthSet size::1
[04/02 18:46:06     66s] LayerId::6 widthSet size::1
[04/02 18:46:06     66s] LayerId::7 widthSet size::1
[04/02 18:46:06     66s] LayerId::8 widthSet size::1
[04/02 18:46:06     66s] Skipped RC grid update for preRoute extraction.
[04/02 18:46:06     66s] eee: pegSigSF::1.070000
[04/02 18:46:06     66s] Initializing multi-corner resistance tables ...
[04/02 18:46:06     66s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:46:06     66s] eee: l::2 avDens::0.092057 usedTrk::240.269444 availTrk::2610.000000 sigTrk::240.269444
[04/02 18:46:06     66s] eee: l::3 avDens::0.078401 usedTrk::239.908335 availTrk::3060.000000 sigTrk::239.908335
[04/02 18:46:06     66s] eee: l::4 avDens::0.033027 usedTrk::104.036112 availTrk::3150.000000 sigTrk::104.036112
[04/02 18:46:06     66s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:06     66s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:06     66s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:06     66s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:06     66s] {RT rc-typ 0 4 4 0}
[04/02 18:46:06     66s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.806900 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:46:06     66s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2642.051M)
[04/02 18:46:06     66s] Skewing Data Summary (End_of_FINAL)
[04/02 18:46:07     66s] --------------------------------------------------
[04/02 18:46:07     66s]  Total skewed count:0
[04/02 18:46:07     66s] --------------------------------------------------
[04/02 18:46:07     66s] Starting delay calculation for Setup views
[04/02 18:46:07     66s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/02 18:46:07     66s] #################################################################################
[04/02 18:46:07     66s] # Design Stage: PreRoute
[04/02 18:46:07     66s] # Design Name: Main_controller
[04/02 18:46:07     66s] # Design Mode: 130nm
[04/02 18:46:07     66s] # Analysis Mode: MMMC Non-OCV 
[04/02 18:46:07     66s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:46:07     66s] # Signoff Settings: SI Off 
[04/02 18:46:07     66s] #################################################################################
[04/02 18:46:07     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 2699.6M, InitMEM = 2699.6M)
[04/02 18:46:07     66s] Calculate delays in Single mode...
[04/02 18:46:07     66s] Start delay calculation (fullDC) (6 T). (MEM=2699.58)
[04/02 18:46:07     66s] End AAE Lib Interpolated Model. (MEM=2711.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:07     67s] Total number of fetched objects 655
[04/02 18:46:07     67s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:07     67s] End delay calculation. (MEM=2947.21 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:46:07     67s] End delay calculation (fullDC). (MEM=2947.21 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:46:07     67s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2947.2M) ***
[04/02 18:46:07     67s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:07 mem=2947.2M)
[04/02 18:46:07     67s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:07     67s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:07     67s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2947.21 MB )
[04/02 18:46:07     67s] (I)      ================== Layers ==================
[04/02 18:46:07     67s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:07     67s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:46:07     67s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:07     67s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:46:07     67s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:46:07     67s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:46:07     67s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:46:07     67s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:46:07     67s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:46:07     67s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:46:07     67s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:46:07     67s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:46:07     67s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:46:07     67s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:46:07     67s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:46:07     67s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:46:07     67s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:46:07     67s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:46:07     67s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:46:07     67s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:07     67s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:46:07     67s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:07     67s] (I)      Started Import and model ( Curr Mem: 2947.21 MB )
[04/02 18:46:07     67s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:07     67s] (I)      == Non-default Options ==
[04/02 18:46:07     67s] (I)      Build term to term wires                           : false
[04/02 18:46:07     67s] (I)      Maximum routing layer                              : 4
[04/02 18:46:07     67s] (I)      Number of threads                                  : 6
[04/02 18:46:07     67s] (I)      Method to set GCell size                           : row
[04/02 18:46:07     67s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:46:07     67s] (I)      Use row-based GCell size
[04/02 18:46:07     67s] (I)      Use row-based GCell align
[04/02 18:46:07     67s] (I)      layer 0 area = 89000
[04/02 18:46:07     67s] (I)      layer 1 area = 120000
[04/02 18:46:07     67s] (I)      layer 2 area = 120000
[04/02 18:46:07     67s] (I)      layer 3 area = 120000
[04/02 18:46:07     67s] (I)      GCell unit size   : 3600
[04/02 18:46:07     67s] (I)      GCell multiplier  : 1
[04/02 18:46:07     67s] (I)      GCell row height  : 3600
[04/02 18:46:07     67s] (I)      Actual row height : 3600
[04/02 18:46:07     67s] (I)      GCell align ref   : 7000 7000
[04/02 18:46:07     67s] [NR-eGR] Track table information for default rule: 
[04/02 18:46:07     67s] [NR-eGR] M1 has single uniform track structure
[04/02 18:46:07     67s] [NR-eGR] M2 has single uniform track structure
[04/02 18:46:07     67s] [NR-eGR] M3 has single uniform track structure
[04/02 18:46:07     67s] [NR-eGR] M4 has single uniform track structure
[04/02 18:46:07     67s] [NR-eGR] M5 has single uniform track structure
[04/02 18:46:07     67s] [NR-eGR] M6 has single uniform track structure
[04/02 18:46:07     67s] [NR-eGR] MQ has single uniform track structure
[04/02 18:46:07     67s] [NR-eGR] LM has single uniform track structure
[04/02 18:46:07     67s] (I)      ============== Default via ===============
[04/02 18:46:07     67s] (I)      +---+------------------+-----------------+
[04/02 18:46:07     67s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:46:07     67s] (I)      +---+------------------+-----------------+
[04/02 18:46:07     67s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:46:07     67s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[04/02 18:46:07     67s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:46:07     67s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:46:07     67s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[04/02 18:46:07     67s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:46:07     67s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:46:07     67s] (I)      +---+------------------+-----------------+
[04/02 18:46:07     67s] [NR-eGR] Read 1843 PG shapes
[04/02 18:46:07     67s] [NR-eGR] Read 0 clock shapes
[04/02 18:46:07     67s] [NR-eGR] Read 0 other shapes
[04/02 18:46:07     67s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:46:07     67s] [NR-eGR] #Instance Blockages : 0
[04/02 18:46:07     67s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:46:07     67s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:46:07     67s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:46:07     67s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:46:07     67s] [NR-eGR] #Other Blockages    : 0
[04/02 18:46:07     67s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:46:07     67s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/02 18:46:07     67s] [NR-eGR] Read 655 nets ( ignored 0 )
[04/02 18:46:07     67s] (I)      early_global_route_priority property id does not exist.
[04/02 18:46:07     67s] (I)      Read Num Blocks=1843  Num Prerouted Wires=0  Num CS=0
[04/02 18:46:07     67s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 0
[04/02 18:46:07     67s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 0
[04/02 18:46:07     67s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 0
[04/02 18:46:07     67s] (I)      Number of ignored nets                =      0
[04/02 18:46:07     67s] (I)      Number of connected nets              =      0
[04/02 18:46:07     67s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/02 18:46:07     67s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/02 18:46:07     67s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:46:07     67s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:46:07     67s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:46:07     67s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:46:07     67s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:46:07     67s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:46:07     67s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:46:07     67s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/02 18:46:07     67s] (I)      Ndr track 0 does not exist
[04/02 18:46:07     67s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:46:07     67s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:46:07     67s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:46:07     67s] (I)      Site width          :   400  (dbu)
[04/02 18:46:07     67s] (I)      Row height          :  3600  (dbu)
[04/02 18:46:07     67s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:46:07     67s] (I)      GCell width         :  3600  (dbu)
[04/02 18:46:07     67s] (I)      GCell height        :  3600  (dbu)
[04/02 18:46:07     67s] (I)      Grid                :    66    50     4
[04/02 18:46:07     67s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:46:07     67s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:46:07     67s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:46:07     67s] (I)      Default wire width  :   160   200   200   200
[04/02 18:46:07     67s] (I)      Default wire space  :   160   200   200   200
[04/02 18:46:07     67s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:46:07     67s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:46:07     67s] (I)      First track coord   :   400   400   400   400
[04/02 18:46:07     67s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:46:07     67s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:46:07     67s] (I)      Num of masks        :     1     1     1     1
[04/02 18:46:07     67s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:46:07     67s] (I)      --------------------------------------------------------
[04/02 18:46:07     67s] 
[04/02 18:46:07     67s] [NR-eGR] ============ Routing rule table ============
[04/02 18:46:07     67s] [NR-eGR] Rule id: 0  Nets: 655
[04/02 18:46:07     67s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:46:07     67s] (I)                    Layer    2    3    4 
[04/02 18:46:07     67s] (I)                    Pitch  400  400  400 
[04/02 18:46:07     67s] (I)             #Used tracks    1    1    1 
[04/02 18:46:07     67s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:07     67s] [NR-eGR] ========================================
[04/02 18:46:07     67s] [NR-eGR] 
[04/02 18:46:07     67s] (I)      =============== Blocked Tracks ===============
[04/02 18:46:07     67s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:07     67s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:46:07     67s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:07     67s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:46:07     67s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:46:07     67s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:46:07     67s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:46:07     67s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:07     67s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.06 sec, Curr Mem: 2947.21 MB )
[04/02 18:46:07     67s] (I)      Reset routing kernel
[04/02 18:46:07     67s] (I)      Started Global Routing ( Curr Mem: 2947.21 MB )
[04/02 18:46:07     67s] (I)      totalPins=2205  totalGlobalPin=2167 (98.28%)
[04/02 18:46:07     67s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:46:07     67s] [NR-eGR] Layer group 1: route 655 net(s) in layer range [2, 4]
[04/02 18:46:07     67s] (I)      
[04/02 18:46:07     67s] (I)      ============  Phase 1a Route ============
[04/02 18:46:07     67s] (I)      Usage: 4117 = (1986 H, 2131 V) = (7.38% H, 4.14% V) = (7.150e+03um H, 7.672e+03um V)
[04/02 18:46:07     67s] (I)      
[04/02 18:46:07     67s] (I)      ============  Phase 1b Route ============
[04/02 18:46:07     67s] (I)      Usage: 4117 = (1986 H, 2131 V) = (7.38% H, 4.14% V) = (7.150e+03um H, 7.672e+03um V)
[04/02 18:46:07     67s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.482120e+04um
[04/02 18:46:07     67s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/02 18:46:07     67s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:46:07     67s] (I)      
[04/02 18:46:07     67s] (I)      ============  Phase 1c Route ============
[04/02 18:46:07     67s] (I)      Usage: 4117 = (1986 H, 2131 V) = (7.38% H, 4.14% V) = (7.150e+03um H, 7.672e+03um V)
[04/02 18:46:07     67s] (I)      
[04/02 18:46:07     67s] (I)      ============  Phase 1d Route ============
[04/02 18:46:07     67s] (I)      Usage: 4117 = (1986 H, 2131 V) = (7.38% H, 4.14% V) = (7.150e+03um H, 7.672e+03um V)
[04/02 18:46:07     67s] (I)      
[04/02 18:46:07     67s] (I)      ============  Phase 1e Route ============
[04/02 18:46:07     67s] (I)      Usage: 4117 = (1986 H, 2131 V) = (7.38% H, 4.14% V) = (7.150e+03um H, 7.672e+03um V)
[04/02 18:46:07     67s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.482120e+04um
[04/02 18:46:07     67s] (I)      
[04/02 18:46:07     67s] (I)      ============  Phase 1l Route ============
[04/02 18:46:07     67s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:46:07     67s] (I)      Layer  2:      26747      2767         0           0       29106    ( 0.00%) 
[04/02 18:46:07     67s] (I)      Layer  3:      26722      1990         0         468       28782    ( 1.60%) 
[04/02 18:46:07     67s] (I)      Layer  4:      24015       109         0           0       29106    ( 0.00%) 
[04/02 18:46:07     67s] (I)      Total:         77484      4866         0         468       86994    ( 0.54%) 
[04/02 18:46:07     67s] (I)      
[04/02 18:46:07     67s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:46:07     67s] [NR-eGR]                        OverCon            
[04/02 18:46:07     67s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:46:07     67s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:46:07     67s] [NR-eGR] ----------------------------------------------
[04/02 18:46:07     67s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:07     67s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:07     67s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:07     67s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:07     67s] [NR-eGR] ----------------------------------------------
[04/02 18:46:07     67s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:46:07     67s] [NR-eGR] 
[04/02 18:46:07     67s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.09 sec, Curr Mem: 2979.21 MB )
[04/02 18:46:07     67s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:46:07     67s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:46:07     67s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.17 sec, Curr Mem: 2979.21 MB )
[04/02 18:46:07     67s] (I)      ===================================== Runtime Summary =====================================
[04/02 18:46:07     67s] (I)       Step                                          %      Start     Finish      Real       CPU 
[04/02 18:46:07     67s] (I)      -------------------------------------------------------------------------------------------
[04/02 18:46:07     67s] (I)       Early Global Route kernel               100.00%  25.41 sec  25.57 sec  0.17 sec  0.09 sec 
[04/02 18:46:07     67s] (I)       +-Import and model                       34.30%  25.42 sec  25.48 sec  0.06 sec  0.03 sec 
[04/02 18:46:07     67s] (I)       | +-Create place DB                       1.54%  25.42 sec  25.42 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | +-Import place data                   1.45%  25.42 sec  25.42 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | +-Read instances and placement      0.52%  25.42 sec  25.42 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | +-Read nets                         0.75%  25.42 sec  25.42 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | +-Create route DB                      27.60%  25.42 sec  25.47 sec  0.05 sec  0.02 sec 
[04/02 18:46:07     67s] (I)       | | +-Import route data (6T)             11.51%  25.45 sec  25.47 sec  0.02 sec  0.02 sec 
[04/02 18:46:07     67s] (I)       | | | +-Read blockages ( Layer 2-4 )      3.35%  25.46 sec  25.46 sec  0.01 sec  0.01 sec 
[04/02 18:46:07     67s] (I)       | | | | +-Read routing blockages          0.00%  25.46 sec  25.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | | +-Read instance blockages         0.17%  25.46 sec  25.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | | +-Read PG blockages               0.26%  25.46 sec  25.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | | +-Read clock blockages            0.03%  25.46 sec  25.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | | +-Read other blockages            0.03%  25.46 sec  25.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | | +-Read halo blockages             0.01%  25.46 sec  25.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | | +-Read boundary cut boxes         0.00%  25.46 sec  25.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | +-Read blackboxes                   0.03%  25.46 sec  25.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | +-Read prerouted                    0.30%  25.46 sec  25.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | +-Read unlegalized nets             0.05%  25.46 sec  25.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | +-Read nets                         0.64%  25.46 sec  25.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | +-Set up via pillars                0.01%  25.47 sec  25.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | +-Initialize 3D grid graph          0.04%  25.47 sec  25.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | +-Model blockage capacity           0.87%  25.47 sec  25.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | | | | +-Initialize 3D capacity          0.73%  25.47 sec  25.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | +-Read aux data                         0.00%  25.47 sec  25.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:07     67s] (I)       | +-Others data preparation               0.23%  25.47 sec  25.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)       | +-Create route kernel                   4.37%  25.47 sec  25.48 sec  0.01 sec  0.01 sec 
[04/02 18:46:08     67s] (I)       +-Global Routing                         56.80%  25.48 sec  25.57 sec  0.09 sec  0.05 sec 
[04/02 18:46:08     67s] (I)       | +-Initialization                        0.34%  25.48 sec  25.48 sec  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)       | +-Net group 1                          55.10%  25.48 sec  25.57 sec  0.09 sec  0.04 sec 
[04/02 18:46:08     67s] (I)       | | +-Generate topology (6T)              7.62%  25.48 sec  25.49 sec  0.01 sec  0.00 sec 
[04/02 18:46:08     67s] (I)       | | +-Phase 1a                           36.84%  25.49 sec  25.55 sec  0.06 sec  0.01 sec 
[04/02 18:46:08     67s] (I)       | | | +-Pattern routing (6T)             36.34%  25.49 sec  25.55 sec  0.06 sec  0.01 sec 
[04/02 18:46:08     67s] (I)       | | | +-Add via demand to 2D              0.12%  25.55 sec  25.55 sec  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)       | | +-Phase 1b                            0.10%  25.55 sec  25.55 sec  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)       | | +-Phase 1c                            0.02%  25.55 sec  25.55 sec  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)       | | +-Phase 1d                            0.06%  25.55 sec  25.55 sec  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)       | | +-Phase 1e                            0.36%  25.56 sec  25.56 sec  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)       | | | +-Route legalization                0.19%  25.56 sec  25.56 sec  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)       | | | | +-Legalize Blockage Violations    0.13%  25.56 sec  25.56 sec  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)       | | +-Phase 1l                            8.68%  25.56 sec  25.57 sec  0.01 sec  0.03 sec 
[04/02 18:46:08     67s] (I)       | | | +-Layer assignment (6T)             8.40%  25.56 sec  25.57 sec  0.01 sec  0.03 sec 
[04/02 18:46:08     67s] (I)       | +-Clean cong LA                         0.00%  25.57 sec  25.57 sec  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)       +-Export 3D cong map                      0.46%  25.57 sec  25.57 sec  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)       | +-Export 2D cong map                    0.12%  25.57 sec  25.57 sec  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)      ==================== Summary by functions =====================
[04/02 18:46:08     67s] (I)       Lv  Step                                %      Real       CPU 
[04/02 18:46:08     67s] (I)      ---------------------------------------------------------------
[04/02 18:46:08     67s] (I)        0  Early Global Route kernel     100.00%  0.17 sec  0.09 sec 
[04/02 18:46:08     67s] (I)        1  Global Routing                 56.80%  0.09 sec  0.05 sec 
[04/02 18:46:08     67s] (I)        1  Import and model               34.30%  0.06 sec  0.03 sec 
[04/02 18:46:08     67s] (I)        1  Export 3D cong map              0.46%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        2  Net group 1                    55.10%  0.09 sec  0.04 sec 
[04/02 18:46:08     67s] (I)        2  Create route DB                27.60%  0.05 sec  0.02 sec 
[04/02 18:46:08     67s] (I)        2  Create route kernel             4.37%  0.01 sec  0.01 sec 
[04/02 18:46:08     67s] (I)        2  Create place DB                 1.54%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        2  Initialization                  0.34%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        2  Others data preparation         0.23%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        2  Export 2D cong map              0.12%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        3  Phase 1a                       36.84%  0.06 sec  0.01 sec 
[04/02 18:46:08     67s] (I)        3  Import route data (6T)         11.51%  0.02 sec  0.02 sec 
[04/02 18:46:08     67s] (I)        3  Phase 1l                        8.68%  0.01 sec  0.03 sec 
[04/02 18:46:08     67s] (I)        3  Generate topology (6T)          7.62%  0.01 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        3  Import place data               1.45%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        3  Phase 1e                        0.36%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        3  Phase 1b                        0.10%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        3  Phase 1d                        0.06%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        4  Pattern routing (6T)           36.34%  0.06 sec  0.01 sec 
[04/02 18:46:08     67s] (I)        4  Layer assignment (6T)           8.40%  0.01 sec  0.03 sec 
[04/02 18:46:08     67s] (I)        4  Read blockages ( Layer 2-4 )    3.35%  0.01 sec  0.01 sec 
[04/02 18:46:08     67s] (I)        4  Read nets                       1.40%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        4  Model blockage capacity         0.87%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        4  Read instances and placement    0.52%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        4  Read prerouted                  0.30%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        4  Route legalization              0.19%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        4  Add via demand to 2D            0.12%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        4  Read unlegalized nets           0.05%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        4  Initialize 3D grid graph        0.04%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        5  Initialize 3D capacity          0.73%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        5  Read PG blockages               0.26%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        5  Read instance blockages         0.17%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        5  Legalize Blockage Violations    0.13%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        5  Read clock blockages            0.03%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[04/02 18:46:08     67s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:08     67s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:08     67s] OPERPROF: Starting HotSpotCal at level 1, MEM:2979.2M, EPOCH TIME: 1680475568.075037
[04/02 18:46:08     67s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:08     67s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:46:08     67s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:08     67s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:46:08     67s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:08     67s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:46:08     67s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:46:08     67s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:2979.2M, EPOCH TIME: 1680475568.079255
[04/02 18:46:08     67s] [hotspot] Hotspot report including placement blocked areas
[04/02 18:46:08     67s] OPERPROF: Starting HotSpotCal at level 1, MEM:2979.2M, EPOCH TIME: 1680475568.079604
[04/02 18:46:08     67s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:08     67s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:46:08     67s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:08     67s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:46:08     67s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:08     67s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:46:08     67s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:46:08     67s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2979.2M, EPOCH TIME: 1680475568.082582
[04/02 18:46:08     67s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_placed
[04/02 18:46:08     67s] **optDesign ... cpu = 0:00:20, real = 0:00:23, mem = 1951.7M, totSessionCpu=0:01:07 **
[04/02 18:46:08     67s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2727.2M, EPOCH TIME: 1680475568.095733
[04/02 18:46:08     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:08     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:08     67s] 
[04/02 18:46:08     67s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:08     67s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.075, MEM:2727.2M, EPOCH TIME: 1680475568.171136
[04/02 18:46:08     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:08     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.054  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2728.2M, EPOCH TIME: 1680475572.155144
[04/02 18:46:12     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] 
[04/02 18:46:12     67s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:12     67s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:2729.7M, EPOCH TIME: 1680475572.173260
[04/02 18:46:12     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] Density: 17.691%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2729.7M, EPOCH TIME: 1680475572.179681
[04/02 18:46:12     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] 
[04/02 18:46:12     67s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:12     67s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:2729.7M, EPOCH TIME: 1680475572.197374
[04/02 18:46:12     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] **optDesign ... cpu = 0:00:21, real = 0:00:27, mem = 1952.2M, totSessionCpu=0:01:08 **
[04/02 18:46:12     67s] 
[04/02 18:46:12     67s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:46:12     67s] Deleting Lib Analyzer.
[04/02 18:46:12     67s] 
[04/02 18:46:12     67s] TimeStamp Deleting Cell Server End ...
[04/02 18:46:12     67s] *** Finished optDesign ***
[04/02 18:46:12     67s] 
[04/02 18:46:12     67s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:22.7 real=0:00:29.3)
[04/02 18:46:12     67s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.5 real=0:00:01.6)
[04/02 18:46:12     67s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.7)
[04/02 18:46:12     67s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.1 real=0:00:04.8)
[04/02 18:46:12     67s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:07.0 real=0:00:07.2)
[04/02 18:46:12     67s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.5 real=0:00:00.7)
[04/02 18:46:12     67s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:46:12     67s] clean pInstBBox. size 0
[04/02 18:46:12     67s] All LLGs are deleted
[04/02 18:46:12     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2729.7M, EPOCH TIME: 1680475572.393574
[04/02 18:46:12     67s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2729.7M, EPOCH TIME: 1680475572.393769
[04/02 18:46:12     67s] Disable CTE adjustment.
[04/02 18:46:12     67s] Info: pop threads available for lower-level modules during optimization.
[04/02 18:46:12     67s] #optDebug: fT-D <X 1 0 0 0>
[04/02 18:46:12     67s] VSMManager cleared!
[04/02 18:46:12     67s] **place_opt_design ... cpu = 0:00:30, real = 0:00:37, mem = 2691.7M **
[04/02 18:46:12     67s] *** Finished GigaPlace ***
[04/02 18:46:12     67s] 
[04/02 18:46:12     67s] *** Summary of all messages that are not suppressed in this session:
[04/02 18:46:12     67s] Severity  ID               Count  Summary                                  
[04/02 18:46:12     67s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[04/02 18:46:12     67s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/02 18:46:12     67s] WARNING   IMPPSP-1003         20  Found use of '%s'. This will continue to...
[04/02 18:46:12     67s] *** Message Summary: 23 warning(s), 0 error(s)
[04/02 18:46:12     67s] 
[04/02 18:46:12     67s] *** place_opt_design #1 [finish] : cpu/real = 0:00:29.9/0:00:36.6 (0.8), totSession cpu/real = 0:01:07.8/0:02:26.5 (0.5), mem = 2691.7M
[04/02 18:46:12     67s] 
[04/02 18:46:12     67s] =============================================================================================
[04/02 18:46:12     67s]  Final TAT Report : place_opt_design #1                                         21.14-s109_1
[04/02 18:46:12     67s] =============================================================================================
[04/02 18:46:12     67s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:12     67s] ---------------------------------------------------------------------------------------------
[04/02 18:46:12     67s] [ InitOpt                ]      1   0:00:02.1  (   5.8 % )     0:00:03.4 /  0:00:02.6    0.8
[04/02 18:46:12     67s] [ GlobalOpt              ]      1   0:00:01.7  (   4.5 % )     0:00:01.7 /  0:00:01.5    0.9
[04/02 18:46:12     67s] [ DrvOpt                 ]      1   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    0.9
[04/02 18:46:12     67s] [ SimplifyNetlist        ]      1   0:00:01.5  (   4.2 % )     0:00:01.5 /  0:00:01.4    0.9
[04/02 18:46:12     67s] [ SkewPreCTSReport       ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.6
[04/02 18:46:12     67s] [ AreaOpt                ]      2   0:00:04.1  (  11.2 % )     0:00:04.5 /  0:00:04.9    1.1
[04/02 18:46:12     67s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[04/02 18:46:12     67s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.9 % )     0:00:05.1 /  0:00:01.1    0.2
[04/02 18:46:12     67s] [ DrvReport              ]      2   0:00:03.8  (  10.3 % )     0:00:03.8 /  0:00:00.1    0.0
[04/02 18:46:12     67s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.5
[04/02 18:46:12     67s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/02 18:46:12     67s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:12     67s] [ PlacerInterfaceInit    ]      2   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.1    0.4
[04/02 18:46:12     67s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:12     67s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/02 18:46:12     67s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:12     67s] [ GlobalPlace            ]      1   0:00:09.5  (  25.8 % )     0:00:09.5 /  0:00:09.0    0.9
[04/02 18:46:12     67s] [ IncrReplace            ]      1   0:00:07.5  (  20.5 % )     0:00:08.1 /  0:00:07.7    0.9
[04/02 18:46:12     67s] [ RefinePlace            ]      2   0:00:00.6  (   1.8 % )     0:00:00.7 /  0:00:00.3    0.4
[04/02 18:46:12     67s] [ EarlyGlobalRoute       ]      2   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.3    0.5
[04/02 18:46:12     67s] [ ExtractRC              ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.7
[04/02 18:46:12     67s] [ TimingUpdate           ]     30   0:00:00.9  (   2.4 % )     0:00:01.5 /  0:00:01.3    0.9
[04/02 18:46:12     67s] [ FullDelayCalc          ]      3   0:00:01.1  (   2.9 % )     0:00:01.1 /  0:00:01.0    1.0
[04/02 18:46:12     67s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[04/02 18:46:12     67s] [ GenerateReports        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.7
[04/02 18:46:12     67s] [ MISC                   ]          0:00:01.4  (   3.8 % )     0:00:01.4 /  0:00:00.8    0.5
[04/02 18:46:12     67s] ---------------------------------------------------------------------------------------------
[04/02 18:46:12     67s]  place_opt_design #1 TOTAL          0:00:36.6  ( 100.0 % )     0:00:36.6 /  0:00:29.9    0.8
[04/02 18:46:12     67s] ---------------------------------------------------------------------------------------------
[04/02 18:46:12     67s] 
[04/02 18:46:12     67s] <CMD> setDrawView place
[04/02 18:46:12     67s] <CMD> checkPlace /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/placement_check.txt
[04/02 18:46:12     67s] OPERPROF: Starting checkPlace at level 1, MEM:2691.7M, EPOCH TIME: 1680475572.489401
[04/02 18:46:12     67s] Processing tracks to init pin-track alignment.
[04/02 18:46:12     67s] z: 2, totalTracks: 1
[04/02 18:46:12     67s] z: 4, totalTracks: 1
[04/02 18:46:12     67s] z: 6, totalTracks: 1
[04/02 18:46:12     67s] z: 8, totalTracks: 1
[04/02 18:46:12     67s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:12     67s] All LLGs are deleted
[04/02 18:46:12     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2691.7M, EPOCH TIME: 1680475572.495460
[04/02 18:46:12     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2691.7M, EPOCH TIME: 1680475572.495773
[04/02 18:46:12     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2691.7M, EPOCH TIME: 1680475572.495885
[04/02 18:46:12     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2755.7M, EPOCH TIME: 1680475572.498395
[04/02 18:46:12     67s] Max number of tech site patterns supported in site array is 256.
[04/02 18:46:12     67s] Core basic site is IBM13SITE
[04/02 18:46:12     67s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2755.7M, EPOCH TIME: 1680475572.572159
[04/02 18:46:12     67s] After signature check, allow fast init is false, keep pre-filter is true.
[04/02 18:46:12     67s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/02 18:46:12     67s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.007, MEM:2787.7M, EPOCH TIME: 1680475572.579312
[04/02 18:46:12     67s] SiteArray: non-trimmed site array dimensions = 46 x 565
[04/02 18:46:12     67s] SiteArray: use 180,224 bytes
[04/02 18:46:12     67s] SiteArray: current memory after site array memory allocation 2787.7M
[04/02 18:46:12     67s] SiteArray: FP blocked sites are writable
[04/02 18:46:12     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:46:12     67s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2755.7M, EPOCH TIME: 1680475572.583509
[04/02 18:46:12     67s] Process 1090 wires and vias for routing blockage analysis
[04/02 18:46:12     67s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.007, REAL:0.006, MEM:2787.7M, EPOCH TIME: 1680475572.589096
[04/02 18:46:12     67s] SiteArray: number of non floorplan blocked sites for llg default is 25990
[04/02 18:46:12     67s] Atter site array init, number of instance map data is 0.
[04/02 18:46:12     67s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.034, REAL:0.092, MEM:2787.7M, EPOCH TIME: 1680475572.590206
[04/02 18:46:12     67s] 
[04/02 18:46:12     67s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:12     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.096, MEM:2691.7M, EPOCH TIME: 1680475572.591589
[04/02 18:46:12     67s] Begin checking placement ... (start mem=2691.7M, init mem=2691.7M)
[04/02 18:46:12     67s] Begin checking exclusive groups violation ...
[04/02 18:46:12     67s] There are 0 groups to check, max #box is 0, total #box is 0
[04/02 18:46:12     67s] Finished checking exclusive groups violations. Found 0 Vio.
[04/02 18:46:12     67s] 
[04/02 18:46:12     67s] Running CheckPlace using 6 threads!...
[04/02 18:46:12     67s] 
[04/02 18:46:12     67s] ...checkPlace MT is done!
[04/02 18:46:12     67s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2691.7M, EPOCH TIME: 1680475572.670573
[04/02 18:46:12     67s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2691.7M, EPOCH TIME: 1680475572.671444
[04/02 18:46:12     67s] *info: Placed = 653           
[04/02 18:46:12     67s] *info: Unplaced = 0           
[04/02 18:46:12     67s] Placement Density:17.69%(6621/37426)
[04/02 18:46:12     67s] Placement Density (including fixed std cells):17.69%(6621/37426)
[04/02 18:46:12     67s] All LLGs are deleted
[04/02 18:46:12     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:653).
[04/02 18:46:12     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2691.7M, EPOCH TIME: 1680475572.674085
[04/02 18:46:12     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2691.7M, EPOCH TIME: 1680475572.674384
[04/02 18:46:12     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:12     67s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2691.7M)
[04/02 18:46:12     67s] OPERPROF: Finished checkPlace at level 1, CPU:0.066, REAL:0.187, MEM:2691.7M, EPOCH TIME: 1680475572.675965
[04/02 18:46:12     67s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[04/02 18:46:12     67s] 0 new gnd-pin connection was made to global net 'VSS'.
[04/02 18:46:12     67s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[04/02 18:46:12     67s] 0 new pwr-pin connection was made to global net 'VDD'.
[04/02 18:46:12     67s] <CMD> saveDesign db/Main_controller_placed_prects.enc
[04/02 18:46:12     67s] #% Begin save design ... (date=04/02 18:46:12, mem=1904.8M)
[04/02 18:46:12     67s] % Begin Save ccopt configuration ... (date=04/02 18:46:12, mem=1904.8M)
[04/02 18:46:12     67s] % End Save ccopt configuration ... (date=04/02 18:46:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1904.9M, current mem=1904.9M)
[04/02 18:46:12     68s] % Begin Save netlist data ... (date=04/02 18:46:12, mem=1904.9M)
[04/02 18:46:12     68s] Writing Binary DB to db/Main_controller_placed_prects.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:46:13     68s] % End Save netlist data ... (date=04/02 18:46:13, total cpu=0:00:00.0, real=0:00:01.0, peak res=1906.1M, current mem=1906.1M)
[04/02 18:46:13     68s] Saving symbol-table file in separate thread ...
[04/02 18:46:13     68s] Saving congestion map file in separate thread ...
[04/02 18:46:13     68s] Saving congestion map file db/Main_controller_placed_prects.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:46:13     68s] % Begin Save AAE data ... (date=04/02 18:46:13, mem=1906.2M)
[04/02 18:46:13     68s] Saving AAE Data ...
[04/02 18:46:13     68s] % End Save AAE data ... (date=04/02 18:46:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1906.2M, current mem=1906.2M)
[04/02 18:46:13     68s] Saving preference file db/Main_controller_placed_prects.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:46:13     68s] Saving mode setting ...
[04/02 18:46:13     68s] Saving global file ...
[04/02 18:46:14     68s] Saving Drc markers ...
[04/02 18:46:14     68s] ... 94 markers are saved ...
[04/02 18:46:14     68s] ... 0 geometry drc markers are saved ...
[04/02 18:46:14     68s] ... 0 antenna drc markers are saved ...
[04/02 18:46:14     68s] % Begin Save routing data ... (date=04/02 18:46:14, mem=1906.5M)
[04/02 18:46:14     68s] Saving route file ...
[04/02 18:46:15     68s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2692.2M) ***
[04/02 18:46:15     68s] % End Save routing data ... (date=04/02 18:46:15, total cpu=0:00:00.0, real=0:00:01.0, peak res=1906.5M, current mem=1906.5M)
[04/02 18:46:15     68s] Saving special route data file in separate thread ...
[04/02 18:46:15     68s] Saving PG file in separate thread ...
[04/02 18:46:15     68s] Saving placement file in separate thread ...
[04/02 18:46:15     68s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:46:15     68s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:46:15     68s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:46:15     68s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2706.2M) ***
[04/02 18:46:15     68s] Saving PG file db/Main_controller_placed_prects.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:46:15 2023)
[04/02 18:46:15     68s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2706.2M) ***
[04/02 18:46:15     68s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:46:15     68s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:46:16     68s] Saving property file db/Main_controller_placed_prects.enc.dat.tmp/Main_controller.prop
[04/02 18:46:16     68s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2706.2M) ***
[04/02 18:46:16     68s] Saving rc congestion map db/Main_controller_placed_prects.enc.dat.tmp/Main_controller.congmap.gz ...
[04/02 18:46:16     68s] Saving preRoute extracted patterns in file 'db/Main_controller_placed_prects.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:46:16     68s] Saving preRoute extraction data in directory 'db/Main_controller_placed_prects.enc.dat.tmp/extraction/' ...
[04/02 18:46:16     68s] Checksum of RCGrid density data::96
[04/02 18:46:16     68s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:46:16     68s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:46:16     68s] % Begin Save power constraints data ... (date=04/02 18:46:16, mem=1906.8M)
[04/02 18:46:16     68s] % End Save power constraints data ... (date=04/02 18:46:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1906.8M, current mem=1906.8M)
[04/02 18:46:17     68s] Generated self-contained design Main_controller_placed_prects.enc.dat.tmp
[04/02 18:46:17     68s] #% End save design ... (date=04/02 18:46:17, total cpu=0:00:00.9, real=0:00:05.0, peak res=1907.2M, current mem=1907.2M)
[04/02 18:46:17     68s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:46:17     68s] 
[04/02 18:46:17     68s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[04/02 18:46:17     68s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/02 18:46:17     68s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/02 18:46:17     68s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[04/02 18:46:17     68s] <CMD> setAnalysisMode -cppr both -analysisType onChipVariation
[04/02 18:46:17     68s] <CMD> setExtractRCMode -engine preRoute -effortLevel medium
[04/02 18:46:17     68s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/02 18:46:17     68s] Type 'man IMPEXT-3493' for more detail.
[04/02 18:46:17     68s] <CMD> extractRC
[04/02 18:46:17     68s] Extraction called for design 'Main_controller' of instances=653 and nets=657 using extraction engine 'preRoute' .
[04/02 18:46:17     68s] PreRoute RC Extraction called for design Main_controller.
[04/02 18:46:17     68s] RC Extraction called in multi-corner(1) mode.
[04/02 18:46:17     68s] RCMode: PreRoute
[04/02 18:46:17     68s]       RC Corner Indexes            0   
[04/02 18:46:17     68s] Capacitance Scaling Factor   : 1.00000 
[04/02 18:46:17     68s] Resistance Scaling Factor    : 1.00000 
[04/02 18:46:17     68s] Clock Cap. Scaling Factor    : 1.00000 
[04/02 18:46:17     68s] Clock Res. Scaling Factor    : 1.00000 
[04/02 18:46:17     68s] Shrink Factor                : 1.00000
[04/02 18:46:17     68s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/02 18:46:17     68s] Using Quantus QRC technology file ...
[04/02 18:46:17     68s] 
[04/02 18:46:17     68s] Trim Metal Layers:
[04/02 18:46:17     68s] LayerId::1 widthSet size::1
[04/02 18:46:17     68s] LayerId::2 widthSet size::1
[04/02 18:46:17     68s] LayerId::3 widthSet size::1
[04/02 18:46:17     68s] LayerId::4 widthSet size::1
[04/02 18:46:17     68s] LayerId::5 widthSet size::1
[04/02 18:46:17     68s] LayerId::6 widthSet size::1
[04/02 18:46:17     68s] LayerId::7 widthSet size::1
[04/02 18:46:17     68s] LayerId::8 widthSet size::1
[04/02 18:46:17     68s] Skipped RC grid update for preRoute extraction.
[04/02 18:46:17     68s] eee: pegSigSF::1.070000
[04/02 18:46:17     68s] Initializing multi-corner resistance tables ...
[04/02 18:46:17     69s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:46:17     69s] eee: l::2 avDens::0.092057 usedTrk::240.269444 availTrk::2610.000000 sigTrk::240.269444
[04/02 18:46:17     69s] eee: l::3 avDens::0.078401 usedTrk::239.908335 availTrk::3060.000000 sigTrk::239.908335
[04/02 18:46:17     69s] eee: l::4 avDens::0.033027 usedTrk::104.036112 availTrk::3150.000000 sigTrk::104.036112
[04/02 18:46:17     69s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:17     69s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:17     69s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:17     69s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:17     69s] {RT rc-typ 0 4 4 0}
[04/02 18:46:17     69s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.806900 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:46:17     69s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2558.520M)
[04/02 18:46:17     69s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[04/02 18:46:17     69s] <CMD> set_ccopt_property target_max_trans -net_type top 0.1
[04/02 18:46:17     69s] <CMD> set_ccopt_property target_max_trans -net_type trunk 0.1
[04/02 18:46:17     69s] <CMD> set_ccopt_property target_skew 0.1
[04/02 18:46:17     69s] <CMD> set_ccopt_property use_inverters true
[04/02 18:46:17     69s] <CMD> set_ccopt_property target_max_trans 0.1
[04/02 18:46:17     69s] <CMD> set_ccopt_property target_skew 0.1
[04/02 18:46:17     69s] <CMD> set_ccopt_property target_insertion_delay 0.1
[04/02 18:46:17     69s] <CMD_INTERNAL> set_ccopt_effort -high
[04/02 18:46:17     69s] **WARN: (IMPCCOPT-2315):	The command 'set_ccopt_effort' will be obsolete and no longer supported. 'set_ccopt_effort -high' is mapped to 'setOptMode -usefulSkewCCOpt extreme'.
[04/02 18:46:17     69s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[04/02 18:46:17     69s] Creating clock tree spec for modes (timing configs): typConstraintMode
[04/02 18:46:17     69s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/02 18:46:17     69s] 
[04/02 18:46:17     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:46:18     69s] Summary for sequential cells identification: 
[04/02 18:46:18     69s]   Identified SBFF number: 112
[04/02 18:46:18     69s]   Identified MBFF number: 0
[04/02 18:46:18     69s]   Identified SB Latch number: 0
[04/02 18:46:18     69s]   Identified MB Latch number: 0
[04/02 18:46:18     69s]   Not identified SBFF number: 8
[04/02 18:46:18     69s]   Not identified MBFF number: 0
[04/02 18:46:18     69s]   Not identified SB Latch number: 0
[04/02 18:46:18     69s]   Not identified MB Latch number: 0
[04/02 18:46:18     69s]   Number of sequential cells which are not FFs: 34
[04/02 18:46:18     69s]  Visiting view : setupAnalysis
[04/02 18:46:18     69s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:46:18     69s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:46:18     69s]  Visiting view : holdAnalysis
[04/02 18:46:18     69s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:46:18     69s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:46:18     69s] TLC MultiMap info (StdDelay):
[04/02 18:46:18     69s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:46:18     69s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:46:18     69s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:46:18     69s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:46:18     69s]  Setting StdDelay to: 22.7ps
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:46:18     69s] Reset timing graph...
[04/02 18:46:18     69s] Ignoring AAE DB Resetting ...
[04/02 18:46:18     69s] Reset timing graph done.
[04/02 18:46:18     69s] Ignoring AAE DB Resetting ...
[04/02 18:46:18     69s] Analyzing clock structure...
[04/02 18:46:18     69s] Analyzing clock structure done.
[04/02 18:46:18     69s] Reset timing graph...
[04/02 18:46:18     69s] Ignoring AAE DB Resetting ...
[04/02 18:46:18     69s] Reset timing graph done.
[04/02 18:46:18     69s] Wrote: ccopt.spec
[04/02 18:46:18     69s] <CMD> get_ccopt_clock_trees
[04/02 18:46:18     69s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[04/02 18:46:18     69s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[04/02 18:46:18     69s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[04/02 18:46:18     69s] Extracting original clock gating for clk...
[04/02 18:46:18     69s]   clock_tree clk contains 77 sinks and 0 clock gates.
[04/02 18:46:18     69s] Extracting original clock gating for clk done.
[04/02 18:46:18     69s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -early -clock_tree clk 0.100
[04/02 18:46:18     69s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -late -clock_tree clk 0.100
[04/02 18:46:18     69s] <CMD> set_ccopt_property source_driver -clock_tree clk {INVX2TR/A INVX2TR/Y}
[04/02 18:46:18     69s] <CMD> set_ccopt_property clock_period -pin clk 1.5
[04/02 18:46:18     69s] <CMD> set_ccopt_property timing_connectivity_info {}
[04/02 18:46:18     69s] <CMD> create_ccopt_skew_group -name clk/typConstraintMode -sources clk -auto_sinks
[04/02 18:46:18     69s] The skew group clk/typConstraintMode was created. It contains 77 sinks and 1 sources.
[04/02 18:46:18     69s] <CMD> set_ccopt_property include_source_latency -skew_group clk/typConstraintMode true
[04/02 18:46:18     69s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/typConstraintMode clk
[04/02 18:46:18     69s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/typConstraintMode typConstraintMode
[04/02 18:46:18     69s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/typConstraintMode {worstDelay bestDelay}
[04/02 18:46:18     69s] <CMD> check_ccopt_clock_tree_convergence
[04/02 18:46:18     69s] Checking clock tree convergence...
[04/02 18:46:18     69s] Checking clock tree convergence done.
[04/02 18:46:18     69s] <CMD> get_ccopt_property auto_design_state_for_ilms
[04/02 18:46:18     69s] <CMD> ccopt_design -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_cts
[04/02 18:46:18     69s] #% Begin ccopt_design (date=04/02 18:46:18, mem=1808.0M)
[04/02 18:46:18     69s] Turning off fast DC mode.
[04/02 18:46:18     69s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:09.2/0:02:32.5 (0.5), mem = 2559.1M
[04/02 18:46:18     69s] Runtime...
[04/02 18:46:18     69s] **INFO: User's settings:
[04/02 18:46:18     69s] setNanoRouteMode -extractThirdPartyCompatible  false
[04/02 18:46:18     69s] setNanoRouteMode -grouteExpTdStdDelay          22.7
[04/02 18:46:18     69s] setNanoRouteMode -routeBottomRoutingLayer      2
[04/02 18:46:18     69s] setNanoRouteMode -routeTopRoutingLayer         4
[04/02 18:46:18     69s] setDesignMode -process                         130
[04/02 18:46:18     69s] setExtractRCMode -coupling_c_th                0.4
[04/02 18:46:18     69s] setExtractRCMode -effortLevel                  medium
[04/02 18:46:18     69s] setExtractRCMode -engine                       preRoute
[04/02 18:46:18     69s] setExtractRCMode -relative_c_th                1
[04/02 18:46:18     69s] setExtractRCMode -total_c_th                   0
[04/02 18:46:18     69s] setDelayCalMode -enable_high_fanout            true
[04/02 18:46:18     69s] setDelayCalMode -engine                        aae
[04/02 18:46:18     69s] setDelayCalMode -ignoreNetLoad                 false
[04/02 18:46:18     69s] setDelayCalMode -socv_accuracy_mode            low
[04/02 18:46:18     69s] setOptMode -activeHoldViews                    { holdAnalysis }
[04/02 18:46:18     69s] setOptMode -activeSetupViews                   { setupAnalysis }
[04/02 18:46:18     69s] setOptMode -addInst                            true
[04/02 18:46:18     69s] setOptMode -addInstancePrefix                  PLACED
[04/02 18:46:18     69s] setOptMode -allEndPoints                       true
[04/02 18:46:18     69s] setOptMode -autoSetupViews                     { setupAnalysis}
[04/02 18:46:18     69s] setOptMode -autoTDGRSetupViews                 { setupAnalysis}
[04/02 18:46:18     69s] setOptMode -drcMargin                          0.1
[04/02 18:46:18     69s] setOptMode -effort                             high
[04/02 18:46:18     69s] setOptMode -fixDrc                             true
[04/02 18:46:18     69s] setOptMode -fixFanoutLoad                      true
[04/02 18:46:18     69s] setOptMode -holdTargetSlack                    0.05
[04/02 18:46:18     69s] setOptMode -maxLength                          1000
[04/02 18:46:18     69s] setOptMode -optimizeFF                         true
[04/02 18:46:18     69s] setOptMode -preserveAllSequential              true
[04/02 18:46:18     69s] setOptMode -restruct                           false
[04/02 18:46:18     69s] setOptMode -setupTargetSlack                   0.05
[04/02 18:46:18     69s] setOptMode -usefulSkew                         false
[04/02 18:46:18     69s] setOptMode -usefulSkewCTS                      true
[04/02 18:46:18     69s] setPlaceMode -place_global_max_density         0.8
[04/02 18:46:18     69s] setPlaceMode -place_global_uniform_density     true
[04/02 18:46:18     69s] setPlaceMode -timingDriven                     true
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/02 18:46:18     69s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/02 18:46:18     69s] Set place::cacheFPlanSiteMark to 1
[04/02 18:46:18     69s] Using CCOpt effort none.
[04/02 18:46:18     69s] CCOpt::Phase::Initialization...
[04/02 18:46:18     69s] Check Prerequisites...
[04/02 18:46:18     69s] Leaving CCOpt scope - CheckPlace...
[04/02 18:46:18     69s] OPERPROF: Starting checkPlace at level 1, MEM:2559.1M, EPOCH TIME: 1680475578.508086
[04/02 18:46:18     69s] Processing tracks to init pin-track alignment.
[04/02 18:46:18     69s] z: 2, totalTracks: 1
[04/02 18:46:18     69s] z: 4, totalTracks: 1
[04/02 18:46:18     69s] z: 6, totalTracks: 1
[04/02 18:46:18     69s] z: 8, totalTracks: 1
[04/02 18:46:18     69s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:18     69s] All LLGs are deleted
[04/02 18:46:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2559.1M, EPOCH TIME: 1680475578.575957
[04/02 18:46:18     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2559.1M, EPOCH TIME: 1680475578.576364
[04/02 18:46:18     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2559.1M, EPOCH TIME: 1680475578.576494
[04/02 18:46:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2655.1M, EPOCH TIME: 1680475578.579759
[04/02 18:46:18     69s] Max number of tech site patterns supported in site array is 256.
[04/02 18:46:18     69s] Core basic site is IBM13SITE
[04/02 18:46:18     69s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2655.1M, EPOCH TIME: 1680475578.580071
[04/02 18:46:18     69s] After signature check, allow fast init is false, keep pre-filter is true.
[04/02 18:46:18     69s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/02 18:46:18     69s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:2655.1M, EPOCH TIME: 1680475578.583848
[04/02 18:46:18     69s] SiteArray: non-trimmed site array dimensions = 46 x 565
[04/02 18:46:18     69s] SiteArray: use 180,224 bytes
[04/02 18:46:18     69s] SiteArray: current memory after site array memory allocation 2655.1M
[04/02 18:46:18     69s] SiteArray: FP blocked sites are writable
[04/02 18:46:18     69s] SiteArray: number of non floorplan blocked sites for llg default is 25990
[04/02 18:46:18     69s] Atter site array init, number of instance map data is 0.
[04/02 18:46:18     69s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2623.1M, EPOCH TIME: 1680475578.589681
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:18     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.014, MEM:2559.1M, EPOCH TIME: 1680475578.590856
[04/02 18:46:18     69s] Begin checking placement ... (start mem=2559.1M, init mem=2559.1M)
[04/02 18:46:18     69s] Begin checking exclusive groups violation ...
[04/02 18:46:18     69s] There are 0 groups to check, max #box is 0, total #box is 0
[04/02 18:46:18     69s] Finished checking exclusive groups violations. Found 0 Vio.
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s] Running CheckPlace using 6 threads!...
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s] ...checkPlace MT is done!
[04/02 18:46:18     69s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2559.1M, EPOCH TIME: 1680475578.598286
[04/02 18:46:18     69s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2559.1M, EPOCH TIME: 1680475578.598776
[04/02 18:46:18     69s] *info: Placed = 653           
[04/02 18:46:18     69s] *info: Unplaced = 0           
[04/02 18:46:18     69s] Placement Density:17.69%(6621/37426)
[04/02 18:46:18     69s] Placement Density (including fixed std cells):17.69%(6621/37426)
[04/02 18:46:18     69s] All LLGs are deleted
[04/02 18:46:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:653).
[04/02 18:46:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2559.1M, EPOCH TIME: 1680475578.599553
[04/02 18:46:18     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2559.1M, EPOCH TIME: 1680475578.599868
[04/02 18:46:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2559.1M)
[04/02 18:46:18     69s] OPERPROF: Finished checkPlace at level 1, CPU:0.038, REAL:0.093, MEM:2559.1M, EPOCH TIME: 1680475578.601433
[04/02 18:46:18     69s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:18     69s] Innovus will update I/O latencies
[04/02 18:46:18     69s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:18     69s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:18     69s] Info: 6 threads available for lower-level modules during optimization.
[04/02 18:46:18     69s] Executing ccopt post-processing.
[04/02 18:46:18     69s] Synthesizing clock trees with CCOpt...
[04/02 18:46:18     69s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/02 18:46:18     69s] CCOpt::Phase::PreparingToBalance...
[04/02 18:46:18     69s] Leaving CCOpt scope - Initializing power interface...
[04/02 18:46:18     69s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s] Positive (advancing) pin insertion delays
[04/02 18:46:18     69s] =========================================
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s] Found 0 advancing pin insertion delay (0.000% of 77 clock tree sinks)
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s] Negative (delaying) pin insertion delays
[04/02 18:46:18     69s] ========================================
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s] Found 0 delaying pin insertion delay (0.000% of 77 clock tree sinks)
[04/02 18:46:18     69s] Notify start of optimization...
[04/02 18:46:18     69s] Notify start of optimization done.
[04/02 18:46:18     69s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[04/02 18:46:18     69s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2559.1M, EPOCH TIME: 1680475578.674212
[04/02 18:46:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] All LLGs are deleted
[04/02 18:46:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2559.1M, EPOCH TIME: 1680475578.674464
[04/02 18:46:18     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2559.1M, EPOCH TIME: 1680475578.674558
[04/02 18:46:18     69s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2559.1M, EPOCH TIME: 1680475578.674824
[04/02 18:46:18     69s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=2559.1M
[04/02 18:46:18     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=2559.1M
[04/02 18:46:18     69s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:18     69s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:18     69s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2559.05 MB )
[04/02 18:46:18     69s] (I)      ================== Layers ==================
[04/02 18:46:18     69s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:18     69s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:46:18     69s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:18     69s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:46:18     69s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:46:18     69s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:46:18     69s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:46:18     69s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:46:18     69s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:46:18     69s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:46:18     69s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:46:18     69s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:46:18     69s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:46:18     69s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:46:18     69s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:46:18     69s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:46:18     69s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:46:18     69s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:46:18     69s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:46:18     69s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:18     69s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:46:18     69s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:18     69s] (I)      Started Import and model ( Curr Mem: 2559.05 MB )
[04/02 18:46:18     69s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:18     69s] (I)      == Non-default Options ==
[04/02 18:46:18     69s] (I)      Maximum routing layer                              : 4
[04/02 18:46:18     69s] (I)      Number of threads                                  : 6
[04/02 18:46:18     69s] (I)      Method to set GCell size                           : row
[04/02 18:46:18     69s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:46:18     69s] (I)      Use row-based GCell size
[04/02 18:46:18     69s] (I)      Use row-based GCell align
[04/02 18:46:18     69s] (I)      layer 0 area = 89000
[04/02 18:46:18     69s] (I)      layer 1 area = 120000
[04/02 18:46:18     69s] (I)      layer 2 area = 120000
[04/02 18:46:18     69s] (I)      layer 3 area = 120000
[04/02 18:46:18     69s] (I)      GCell unit size   : 3600
[04/02 18:46:18     69s] (I)      GCell multiplier  : 1
[04/02 18:46:18     69s] (I)      GCell row height  : 3600
[04/02 18:46:18     69s] (I)      Actual row height : 3600
[04/02 18:46:18     69s] (I)      GCell align ref   : 7000 7000
[04/02 18:46:18     69s] [NR-eGR] Track table information for default rule: 
[04/02 18:46:18     69s] [NR-eGR] M1 has single uniform track structure
[04/02 18:46:18     69s] [NR-eGR] M2 has single uniform track structure
[04/02 18:46:18     69s] [NR-eGR] M3 has single uniform track structure
[04/02 18:46:18     69s] [NR-eGR] M4 has single uniform track structure
[04/02 18:46:18     69s] [NR-eGR] M5 has single uniform track structure
[04/02 18:46:18     69s] [NR-eGR] M6 has single uniform track structure
[04/02 18:46:18     69s] [NR-eGR] MQ has single uniform track structure
[04/02 18:46:18     69s] [NR-eGR] LM has single uniform track structure
[04/02 18:46:18     69s] (I)      ============== Default via ===============
[04/02 18:46:18     69s] (I)      +---+------------------+-----------------+
[04/02 18:46:18     69s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:46:18     69s] (I)      +---+------------------+-----------------+
[04/02 18:46:18     69s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:46:18     69s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[04/02 18:46:18     69s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:46:18     69s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:46:18     69s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[04/02 18:46:18     69s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:46:18     69s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:46:18     69s] (I)      +---+------------------+-----------------+
[04/02 18:46:18     69s] [NR-eGR] Read 1843 PG shapes
[04/02 18:46:18     69s] [NR-eGR] Read 0 clock shapes
[04/02 18:46:18     69s] [NR-eGR] Read 0 other shapes
[04/02 18:46:18     69s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:46:18     69s] [NR-eGR] #Instance Blockages : 0
[04/02 18:46:18     69s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:46:18     69s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:46:18     69s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:46:18     69s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:46:18     69s] [NR-eGR] #Other Blockages    : 0
[04/02 18:46:18     69s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:46:18     69s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/02 18:46:18     69s] [NR-eGR] Read 655 nets ( ignored 0 )
[04/02 18:46:18     69s] (I)      early_global_route_priority property id does not exist.
[04/02 18:46:18     69s] (I)      Read Num Blocks=1843  Num Prerouted Wires=0  Num CS=0
[04/02 18:46:18     69s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 0
[04/02 18:46:18     69s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 0
[04/02 18:46:18     69s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 0
[04/02 18:46:18     69s] (I)      Number of ignored nets                =      0
[04/02 18:46:18     69s] (I)      Number of connected nets              =      0
[04/02 18:46:18     69s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/02 18:46:18     69s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/02 18:46:18     69s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:46:18     69s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:46:18     69s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:46:18     69s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:46:18     69s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:46:18     69s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:46:18     69s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:46:18     69s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/02 18:46:18     69s] (I)      Ndr track 0 does not exist
[04/02 18:46:18     69s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:46:18     69s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:46:18     69s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:46:18     69s] (I)      Site width          :   400  (dbu)
[04/02 18:46:18     69s] (I)      Row height          :  3600  (dbu)
[04/02 18:46:18     69s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:46:18     69s] (I)      GCell width         :  3600  (dbu)
[04/02 18:46:18     69s] (I)      GCell height        :  3600  (dbu)
[04/02 18:46:18     69s] (I)      Grid                :    66    50     4
[04/02 18:46:18     69s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:46:18     69s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:46:18     69s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:46:18     69s] (I)      Default wire width  :   160   200   200   200
[04/02 18:46:18     69s] (I)      Default wire space  :   160   200   200   200
[04/02 18:46:18     69s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:46:18     69s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:46:18     69s] (I)      First track coord   :   400   400   400   400
[04/02 18:46:18     69s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:46:18     69s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:46:18     69s] (I)      Num of masks        :     1     1     1     1
[04/02 18:46:18     69s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:46:18     69s] (I)      --------------------------------------------------------
[04/02 18:46:18     69s] 
[04/02 18:46:18     69s] [NR-eGR] ============ Routing rule table ============
[04/02 18:46:18     69s] [NR-eGR] Rule id: 0  Nets: 655
[04/02 18:46:18     69s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:46:18     69s] (I)                    Layer    2    3    4 
[04/02 18:46:18     69s] (I)                    Pitch  400  400  400 
[04/02 18:46:18     69s] (I)             #Used tracks    1    1    1 
[04/02 18:46:18     69s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:18     69s] [NR-eGR] ========================================
[04/02 18:46:18     69s] [NR-eGR] 
[04/02 18:46:18     69s] (I)      =============== Blocked Tracks ===============
[04/02 18:46:18     69s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:18     69s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:46:18     69s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:18     69s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:46:18     69s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:46:18     69s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:46:18     69s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:46:18     69s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:18     69s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2559.05 MB )
[04/02 18:46:18     69s] (I)      Reset routing kernel
[04/02 18:46:18     69s] (I)      Started Global Routing ( Curr Mem: 2559.05 MB )
[04/02 18:46:18     69s] (I)      totalPins=2205  totalGlobalPin=2167 (98.28%)
[04/02 18:46:18     69s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:46:18     69s] [NR-eGR] Layer group 1: route 655 net(s) in layer range [2, 4]
[04/02 18:46:18     69s] (I)      
[04/02 18:46:18     69s] (I)      ============  Phase 1a Route ============
[04/02 18:46:18     69s] (I)      Usage: 4117 = (1986 H, 2131 V) = (7.38% H, 4.14% V) = (7.150e+03um H, 7.672e+03um V)
[04/02 18:46:18     69s] (I)      
[04/02 18:46:18     69s] (I)      ============  Phase 1b Route ============
[04/02 18:46:18     69s] (I)      Usage: 4117 = (1986 H, 2131 V) = (7.38% H, 4.14% V) = (7.150e+03um H, 7.672e+03um V)
[04/02 18:46:18     69s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.482120e+04um
[04/02 18:46:18     69s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/02 18:46:18     69s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:46:18     69s] (I)      
[04/02 18:46:18     69s] (I)      ============  Phase 1c Route ============
[04/02 18:46:18     69s] (I)      Usage: 4117 = (1986 H, 2131 V) = (7.38% H, 4.14% V) = (7.150e+03um H, 7.672e+03um V)
[04/02 18:46:18     69s] (I)      
[04/02 18:46:18     69s] (I)      ============  Phase 1d Route ============
[04/02 18:46:18     69s] (I)      Usage: 4117 = (1986 H, 2131 V) = (7.38% H, 4.14% V) = (7.150e+03um H, 7.672e+03um V)
[04/02 18:46:18     69s] (I)      
[04/02 18:46:18     69s] (I)      ============  Phase 1e Route ============
[04/02 18:46:18     69s] (I)      Usage: 4117 = (1986 H, 2131 V) = (7.38% H, 4.14% V) = (7.150e+03um H, 7.672e+03um V)
[04/02 18:46:18     69s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.482120e+04um
[04/02 18:46:18     69s] (I)      
[04/02 18:46:18     69s] (I)      ============  Phase 1l Route ============
[04/02 18:46:18     69s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:46:18     69s] (I)      Layer  2:      26747      2767         0           0       29106    ( 0.00%) 
[04/02 18:46:18     69s] (I)      Layer  3:      26722      1990         0         468       28782    ( 1.60%) 
[04/02 18:46:18     69s] (I)      Layer  4:      24015       109         0           0       29106    ( 0.00%) 
[04/02 18:46:18     69s] (I)      Total:         77484      4866         0         468       86994    ( 0.54%) 
[04/02 18:46:18     69s] (I)      
[04/02 18:46:18     69s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:46:18     69s] [NR-eGR]                        OverCon            
[04/02 18:46:18     69s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:46:18     69s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:46:18     69s] [NR-eGR] ----------------------------------------------
[04/02 18:46:18     69s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:18     69s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:18     69s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:18     69s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:18     69s] [NR-eGR] ----------------------------------------------
[04/02 18:46:18     69s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:46:18     69s] [NR-eGR] 
[04/02 18:46:18     69s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 2559.05 MB )
[04/02 18:46:18     69s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:46:18     69s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:46:18     69s] (I)      ============= Track Assignment ============
[04/02 18:46:18     69s] (I)      Started Track Assignment (6T) ( Curr Mem: 2559.05 MB )
[04/02 18:46:18     69s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[04/02 18:46:18     69s] (I)      Run Multi-thread track assignment
[04/02 18:46:18     69s] (I)      Finished Track Assignment (6T) ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 2559.05 MB )
[04/02 18:46:18     69s] (I)      Started Export ( Curr Mem: 2559.05 MB )
[04/02 18:46:18     69s] [NR-eGR]             Length (um)  Vias 
[04/02 18:46:18     69s] [NR-eGR] ------------------------------
[04/02 18:46:18     69s] [NR-eGR]  M1  (1H)             0  2150 
[04/02 18:46:18     69s] [NR-eGR]  M2  (2V)          7712  3289 
[04/02 18:46:18     69s] [NR-eGR]  M3  (3H)          7667    63 
[04/02 18:46:18     69s] [NR-eGR]  M4  (4V)           395     0 
[04/02 18:46:18     69s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:46:18     69s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:46:18     69s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:46:18     69s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:46:18     69s] [NR-eGR] ------------------------------
[04/02 18:46:18     69s] [NR-eGR]      Total        15774  5502 
[04/02 18:46:18     69s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:18     69s] [NR-eGR] Total half perimeter of net bounding box: 13262um
[04/02 18:46:18     69s] [NR-eGR] Total length: 15774um, number of vias: 5502
[04/02 18:46:18     69s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:18     69s] [NR-eGR] Total eGR-routed clock nets wire length: 908um, number of vias: 235
[04/02 18:46:18     69s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:18     69s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2559.05 MB )
[04/02 18:46:18     69s] Saved RC grid cleaned up.
[04/02 18:46:18     69s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.21 sec, Curr Mem: 2559.05 MB )
[04/02 18:46:18     69s] (I)      ===================================== Runtime Summary =====================================
[04/02 18:46:18     69s] (I)       Step                                          %      Start     Finish      Real       CPU 
[04/02 18:46:18     69s] (I)      -------------------------------------------------------------------------------------------
[04/02 18:46:18     69s] (I)       Early Global Route kernel               100.00%  36.26 sec  36.47 sec  0.21 sec  0.10 sec 
[04/02 18:46:18     69s] (I)       +-Import and model                       39.79%  36.27 sec  36.35 sec  0.08 sec  0.02 sec 
[04/02 18:46:18     69s] (I)       | +-Create place DB                       1.27%  36.27 sec  36.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | +-Import place data                   1.21%  36.27 sec  36.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | +-Read instances and placement      0.37%  36.27 sec  36.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | +-Read nets                         0.69%  36.27 sec  36.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | +-Create route DB                       5.56%  36.27 sec  36.28 sec  0.01 sec  0.01 sec 
[04/02 18:46:18     69s] (I)       | | +-Import route data (6T)              5.32%  36.27 sec  36.28 sec  0.01 sec  0.01 sec 
[04/02 18:46:18     69s] (I)       | | | +-Read blockages ( Layer 2-4 )      1.12%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | | +-Read routing blockages          0.00%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | | +-Read instance blockages         0.13%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | | +-Read PG blockages               0.23%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | | +-Read clock blockages            0.11%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | | +-Read other blockages            0.10%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | | +-Read halo blockages             0.01%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | | +-Read boundary cut boxes         0.00%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | +-Read blackboxes                   0.02%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | +-Read prerouted                    0.06%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | +-Read unlegalized nets             0.03%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | +-Read nets                         0.25%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | +-Set up via pillars                0.01%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | +-Initialize 3D grid graph          0.01%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | +-Model blockage capacity           0.67%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | | +-Initialize 3D capacity          0.54%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | +-Read aux data                         0.00%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | +-Others data preparation               0.09%  36.28 sec  36.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | +-Create route kernel                  32.39%  36.28 sec  36.35 sec  0.07 sec  0.01 sec 
[04/02 18:46:18     69s] (I)       +-Global Routing                         11.32%  36.35 sec  36.37 sec  0.02 sec  0.04 sec 
[04/02 18:46:18     69s] (I)       | +-Initialization                        0.17%  36.35 sec  36.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | +-Net group 1                           9.43%  36.35 sec  36.37 sec  0.02 sec  0.04 sec 
[04/02 18:46:18     69s] (I)       | | +-Generate topology (6T)              1.31%  36.35 sec  36.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | +-Phase 1a                            1.45%  36.36 sec  36.36 sec  0.00 sec  0.01 sec 
[04/02 18:46:18     69s] (I)       | | | +-Pattern routing (6T)              1.16%  36.36 sec  36.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | +-Add via demand to 2D              0.09%  36.36 sec  36.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | +-Phase 1b                            0.07%  36.36 sec  36.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | +-Phase 1c                            0.02%  36.36 sec  36.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | +-Phase 1d                            0.02%  36.36 sec  36.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | +-Phase 1e                            0.25%  36.36 sec  36.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | +-Route legalization                0.11%  36.36 sec  36.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | | | +-Legalize Blockage Violations    0.06%  36.36 sec  36.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | | +-Phase 1l                            5.39%  36.36 sec  36.37 sec  0.01 sec  0.02 sec 
[04/02 18:46:18     69s] (I)       | | | +-Layer assignment (6T)             5.20%  36.36 sec  36.37 sec  0.01 sec  0.02 sec 
[04/02 18:46:18     69s] (I)       | +-Clean cong LA                         0.00%  36.37 sec  36.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       +-Export 3D cong map                      0.37%  36.37 sec  36.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | +-Export 2D cong map                    0.08%  36.38 sec  36.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       +-Extract Global 3D Wires                 0.13%  36.38 sec  36.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       +-Track Assignment (6T)                  36.42%  36.38 sec  36.45 sec  0.07 sec  0.02 sec 
[04/02 18:46:18     69s] (I)       | +-Initialization                        0.05%  36.38 sec  36.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | +-Track Assignment Kernel              36.06%  36.38 sec  36.45 sec  0.07 sec  0.02 sec 
[04/02 18:46:18     69s] (I)       | +-Free Memory                           0.00%  36.45 sec  36.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       +-Export                                  7.38%  36.45 sec  36.47 sec  0.02 sec  0.02 sec 
[04/02 18:46:18     69s] (I)       | +-Export DB wires                       3.52%  36.45 sec  36.46 sec  0.01 sec  0.01 sec 
[04/02 18:46:18     69s] (I)       | | +-Export all nets (6T)                1.12%  36.45 sec  36.45 sec  0.00 sec  0.01 sec 
[04/02 18:46:18     69s] (I)       | | +-Set wire vias (6T)                  2.10%  36.45 sec  36.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | +-Report wirelength                     3.11%  36.46 sec  36.46 sec  0.01 sec  0.01 sec 
[04/02 18:46:18     69s] (I)       | +-Update net boxes                      0.47%  36.46 sec  36.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       | +-Update timing                         0.00%  36.47 sec  36.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)       +-Postprocess design                      0.24%  36.47 sec  36.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)      ==================== Summary by functions =====================
[04/02 18:46:18     69s] (I)       Lv  Step                                %      Real       CPU 
[04/02 18:46:18     69s] (I)      ---------------------------------------------------------------
[04/02 18:46:18     69s] (I)        0  Early Global Route kernel     100.00%  0.21 sec  0.10 sec 
[04/02 18:46:18     69s] (I)        1  Import and model               39.79%  0.08 sec  0.02 sec 
[04/02 18:46:18     69s] (I)        1  Track Assignment (6T)          36.42%  0.07 sec  0.02 sec 
[04/02 18:46:18     69s] (I)        1  Global Routing                 11.32%  0.02 sec  0.04 sec 
[04/02 18:46:18     69s] (I)        1  Export                          7.38%  0.02 sec  0.02 sec 
[04/02 18:46:18     69s] (I)        1  Export 3D cong map              0.37%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        1  Postprocess design              0.24%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        1  Extract Global 3D Wires         0.13%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        2  Track Assignment Kernel        36.06%  0.07 sec  0.02 sec 
[04/02 18:46:18     69s] (I)        2  Create route kernel            32.39%  0.07 sec  0.01 sec 
[04/02 18:46:18     69s] (I)        2  Net group 1                     9.43%  0.02 sec  0.04 sec 
[04/02 18:46:18     69s] (I)        2  Create route DB                 5.56%  0.01 sec  0.01 sec 
[04/02 18:46:18     69s] (I)        2  Export DB wires                 3.52%  0.01 sec  0.01 sec 
[04/02 18:46:18     69s] (I)        2  Report wirelength               3.11%  0.01 sec  0.01 sec 
[04/02 18:46:18     69s] (I)        2  Create place DB                 1.27%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        2  Update net boxes                0.47%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        2  Initialization                  0.22%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        2  Export 2D cong map              0.08%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        3  Phase 1l                        5.39%  0.01 sec  0.02 sec 
[04/02 18:46:18     69s] (I)        3  Import route data (6T)          5.32%  0.01 sec  0.01 sec 
[04/02 18:46:18     69s] (I)        3  Set wire vias (6T)              2.10%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        3  Phase 1a                        1.45%  0.00 sec  0.01 sec 
[04/02 18:46:18     69s] (I)        3  Generate topology (6T)          1.31%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        3  Import place data               1.21%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        3  Export all nets (6T)            1.12%  0.00 sec  0.01 sec 
[04/02 18:46:18     69s] (I)        3  Phase 1e                        0.25%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        3  Phase 1b                        0.07%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        4  Layer assignment (6T)           5.20%  0.01 sec  0.02 sec 
[04/02 18:46:18     69s] (I)        4  Pattern routing (6T)            1.16%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        4  Read blockages ( Layer 2-4 )    1.12%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        4  Read nets                       0.94%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        4  Model blockage capacity         0.67%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        4  Read instances and placement    0.37%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        4  Route legalization              0.11%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        4  Add via demand to 2D            0.09%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        4  Read prerouted                  0.06%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        4  Read unlegalized nets           0.03%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        4  Initialize 3D grid graph        0.01%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        5  Initialize 3D capacity          0.54%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        5  Read PG blockages               0.23%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        5  Read instance blockages         0.13%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        5  Read clock blockages            0.11%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        5  Read other blockages            0.10%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        5  Legalize Blockage Violations    0.06%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[04/02 18:46:18     69s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:18     69s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:18     69s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.3)
[04/02 18:46:18     69s] Legalization setup...
[04/02 18:46:18     69s] Using cell based legalization.
[04/02 18:46:18     69s] Initializing placement interface...
[04/02 18:46:18     69s]   Use check_library -place or consult logv if problems occur.
[04/02 18:46:18     69s]   Leaving CCOpt scope - Initializing placement interface...
[04/02 18:46:18     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:2559.1M, EPOCH TIME: 1680475578.975584
[04/02 18:46:18     69s] Processing tracks to init pin-track alignment.
[04/02 18:46:18     69s] z: 2, totalTracks: 1
[04/02 18:46:18     69s] z: 4, totalTracks: 1
[04/02 18:46:18     69s] z: 6, totalTracks: 1
[04/02 18:46:18     69s] z: 8, totalTracks: 1
[04/02 18:46:18     69s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:18     69s] All LLGs are deleted
[04/02 18:46:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2559.1M, EPOCH TIME: 1680475578.979659
[04/02 18:46:18     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2559.1M, EPOCH TIME: 1680475578.979935
[04/02 18:46:18     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2559.1M, EPOCH TIME: 1680475578.980227
[04/02 18:46:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:18     69s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2655.1M, EPOCH TIME: 1680475578.983158
[04/02 18:46:18     69s] Max number of tech site patterns supported in site array is 256.
[04/02 18:46:18     69s] Core basic site is IBM13SITE
[04/02 18:46:18     69s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2655.1M, EPOCH TIME: 1680475578.995733
[04/02 18:46:18     69s] After signature check, allow fast init is false, keep pre-filter is true.
[04/02 18:46:18     69s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/02 18:46:18     69s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:2655.1M, EPOCH TIME: 1680475578.999432
[04/02 18:46:18     69s] SiteArray: non-trimmed site array dimensions = 46 x 565
[04/02 18:46:19     69s] SiteArray: use 180,224 bytes
[04/02 18:46:19     69s] SiteArray: current memory after site array memory allocation 2655.1M
[04/02 18:46:19     69s] SiteArray: FP blocked sites are writable
[04/02 18:46:19     69s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:46:19     69s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2623.1M, EPOCH TIME: 1680475579.006284
[04/02 18:46:19     69s] Process 1090 wires and vias for routing blockage analysis
[04/02 18:46:19     69s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.011, REAL:0.066, MEM:2655.1M, EPOCH TIME: 1680475579.072331
[04/02 18:46:19     69s] SiteArray: number of non floorplan blocked sites for llg default is 25990
[04/02 18:46:19     69s] Atter site array init, number of instance map data is 0.
[04/02 18:46:19     69s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.034, REAL:0.092, MEM:2655.1M, EPOCH TIME: 1680475579.074755
[04/02 18:46:19     69s] 
[04/02 18:46:19     69s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:19     69s] OPERPROF:     Starting CMU at level 3, MEM:2655.1M, EPOCH TIME: 1680475579.075688
[04/02 18:46:19     69s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:2655.1M, EPOCH TIME: 1680475579.079935
[04/02 18:46:19     69s] 
[04/02 18:46:19     69s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:19     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.100, MEM:2559.1M, EPOCH TIME: 1680475579.080676
[04/02 18:46:19     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2559.1M, EPOCH TIME: 1680475579.080796
[04/02 18:46:19     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:2559.1M, EPOCH TIME: 1680475579.083104
[04/02 18:46:19     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2559.1MB).
[04/02 18:46:19     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.108, MEM:2559.1M, EPOCH TIME: 1680475579.083826
[04/02 18:46:19     69s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/02 18:46:19     69s] Initializing placement interface done.
[04/02 18:46:19     69s] Leaving CCOpt scope - Cleaning up placement interface...
[04/02 18:46:19     69s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2559.1M, EPOCH TIME: 1680475579.084507
[04/02 18:46:19     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:19     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:19     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:19     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:19     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2559.1M, EPOCH TIME: 1680475579.087520
[04/02 18:46:19     69s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:19     69s] Leaving CCOpt scope - Initializing placement interface...
[04/02 18:46:19     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:2559.1M, EPOCH TIME: 1680475579.094717
[04/02 18:46:19     69s] Processing tracks to init pin-track alignment.
[04/02 18:46:19     69s] z: 2, totalTracks: 1
[04/02 18:46:19     69s] z: 4, totalTracks: 1
[04/02 18:46:19     69s] z: 6, totalTracks: 1
[04/02 18:46:19     69s] z: 8, totalTracks: 1
[04/02 18:46:19     69s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:19     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2559.1M, EPOCH TIME: 1680475579.098529
[04/02 18:46:19     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:19     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:19     69s] 
[04/02 18:46:19     69s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:19     69s] OPERPROF:     Starting CMU at level 3, MEM:2623.1M, EPOCH TIME: 1680475579.177093
[04/02 18:46:19     69s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:2655.1M, EPOCH TIME: 1680475579.180874
[04/02 18:46:19     69s] 
[04/02 18:46:19     69s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:19     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.084, MEM:2559.1M, EPOCH TIME: 1680475579.182274
[04/02 18:46:19     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2559.1M, EPOCH TIME: 1680475579.182463
[04/02 18:46:19     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2559.1M, EPOCH TIME: 1680475579.185920
[04/02 18:46:19     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2559.1MB).
[04/02 18:46:19     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.092, MEM:2559.1M, EPOCH TIME: 1680475579.186368
[04/02 18:46:19     69s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:19     69s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:19     69s] (I)      Load db... (mem=2559.1M)
[04/02 18:46:19     69s] (I)      Read data from FE... (mem=2559.1M)
[04/02 18:46:19     69s] (I)      Number of ignored instance 0
[04/02 18:46:19     69s] (I)      Number of inbound cells 0
[04/02 18:46:19     69s] (I)      Number of opened ILM blockages 0
[04/02 18:46:19     69s] (I)      Number of instances temporarily fixed by detailed placement 0
[04/02 18:46:19     69s] (I)      numMoveCells=653, numMacros=0  numPads=55  numMultiRowHeightInsts=0
[04/02 18:46:19     69s] (I)      cell height: 3600, count: 653
[04/02 18:46:19     69s] (I)      Read rows... (mem=2559.1M)
[04/02 18:46:19     69s] (I)      rowRegion is not equal to core box, resetting core box
[04/02 18:46:19     69s] (I)      rowRegion : (7000, 7000) - (233000, 172600)
[04/02 18:46:19     69s] (I)      coreBox   : (7000, 7000) - (233000, 173000)
[04/02 18:46:19     69s] (I)      Done Read rows (cpu=0.001s, mem=2559.1M)
[04/02 18:46:19     69s] (I)      Done Read data from FE (cpu=0.003s, mem=2559.1M)
[04/02 18:46:19     69s] (I)      Done Load db (cpu=0.003s, mem=2559.1M)
[04/02 18:46:19     69s] (I)      Constructing placeable region... (mem=2559.1M)
[04/02 18:46:19     69s] (I)      Constructing bin map
[04/02 18:46:19     69s] (I)      Initialize bin information with width=36000 height=36000
[04/02 18:46:19     69s] (I)      Done constructing bin map
[04/02 18:46:19     69s] (I)      Compute region effective width... (mem=2559.1M)
[04/02 18:46:19     69s] (I)      Done Compute region effective width (cpu=0.000s, mem=2559.1M)
[04/02 18:46:19     69s] (I)      Done Constructing placeable region (cpu=0.001s, mem=2559.1M)
[04/02 18:46:19     69s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/02 18:46:19     69s] Validating CTS configuration...
[04/02 18:46:19     69s] Checking module port directions...
[04/02 18:46:19     69s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:19     69s] Non-default CCOpt properties:
[04/02 18:46:19     69s]   Public non-default CCOpt properties:
[04/02 18:46:19     69s]     cts_merge_clock_gates is set for at least one object
[04/02 18:46:19     69s]     cts_merge_clock_logic is set for at least one object
[04/02 18:46:19     69s]     route_type is set for at least one object
[04/02 18:46:19     69s]     source_driver is set for at least one object
[04/02 18:46:19     69s]     target_insertion_delay is set for at least one object
[04/02 18:46:19     69s]     target_max_trans is set for at least one object
[04/02 18:46:19     69s]     target_max_trans_sdc is set for at least one object
[04/02 18:46:19     69s]     target_skew is set for at least one object
[04/02 18:46:19     69s]     use_inverters is set for at least one object
[04/02 18:46:19     69s]   Private non-default CCOpt properties:
[04/02 18:46:19     69s]     cluster_when_starting_skewing: 1 (default: false)
[04/02 18:46:19     69s]     mini_not_full_band_size_factor: 0 (default: 100)
[04/02 18:46:19     69s]     r2r_iterations: 5 (default: 1)
[04/02 18:46:19     69s] 
[04/02 18:46:19     69s] Trim Metal Layers:
[04/02 18:46:19     69s] LayerId::1 widthSet size::1
[04/02 18:46:19     69s] LayerId::2 widthSet size::1
[04/02 18:46:19     69s] LayerId::3 widthSet size::1
[04/02 18:46:19     69s] LayerId::4 widthSet size::1
[04/02 18:46:19     69s] LayerId::5 widthSet size::1
[04/02 18:46:19     69s] LayerId::6 widthSet size::1
[04/02 18:46:19     69s] LayerId::7 widthSet size::1
[04/02 18:46:19     69s] LayerId::8 widthSet size::1
[04/02 18:46:19     69s] Updating RC grid for preRoute extraction ...
[04/02 18:46:19     69s] eee: pegSigSF::1.070000
[04/02 18:46:19     69s] Initializing multi-corner resistance tables ...
[04/02 18:46:19     69s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:46:19     69s] eee: l::2 avDens::0.091023 usedTrk::237.569447 availTrk::2610.000000 sigTrk::237.569447
[04/02 18:46:19     69s] eee: l::3 avDens::0.078543 usedTrk::240.341668 availTrk::3060.000000 sigTrk::240.341668
[04/02 18:46:19     69s] eee: l::4 avDens::0.033990 usedTrk::107.069445 availTrk::3150.000000 sigTrk::107.069445
[04/02 18:46:19     69s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:19     69s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:19     69s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:19     69s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:19     69s] {RT rc-typ 0 4 4 0}
[04/02 18:46:19     69s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.025029 aWlH=0.000000 lMod=0 pMax=0.807200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:46:19     69s] Route type trimming info:
[04/02 18:46:19     69s]   No route type modifications were made.
[04/02 18:46:19     69s] AAE DB initialization (MEM=2568.59 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/02 18:46:19     69s] Start AAE Lib Loading. (MEM=2568.59)
[04/02 18:46:19     69s] End AAE Lib Loading. (MEM=2587.67 CPU=0:00:00.0 Real=0:00:00.0)
[04/02 18:46:19     69s] End AAE Lib Interpolated Model. (MEM=2587.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 6.6e-05
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 7.9e-05
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 9.3e-05
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.000122
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.000146
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.000187
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.000331
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.000533
[04/02 18:46:19     69s] (I)      Initializing Steiner engine. 
[04/02 18:46:19     69s] (I)      ================== Layers ==================
[04/02 18:46:19     69s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:19     69s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:46:19     69s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:19     69s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:46:19     69s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:46:19     69s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:46:19     69s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:46:19     69s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:46:19     69s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:46:19     69s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:46:19     69s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:46:19     69s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:46:19     69s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:46:19     69s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:46:19     69s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:46:19     69s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:46:19     69s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:46:19     69s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:46:19     69s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:46:19     69s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:19     69s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:46:19     69s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:19     69s] Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[04/02 18:46:19     69s] Original list had 8 cells:
[04/02 18:46:19     69s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:46:19     69s] Library trimming was not able to trim any cells:
[04/02 18:46:19     69s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.000755
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.000872
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00102
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00112
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00126
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00106
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00148
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00179
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00223
[04/02 18:46:19     69s] Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[04/02 18:46:19     69s] Original list had 9 cells:
[04/02 18:46:19     69s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[04/02 18:46:19     69s] New trimmed list has 8 cells:
[04/02 18:46:19     69s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00254
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00331
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00331
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.0039
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00387
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00386
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00331
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00386
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00403
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00403
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00426
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00434
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00415
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00433
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00435
[04/02 18:46:19     69s] Accumulated time to calculate placeable region: 0.00437
[04/02 18:46:20     70s] Clock tree balancer configuration for clock_tree clk:
[04/02 18:46:20     70s] Non-default CCOpt properties:
[04/02 18:46:20     70s]   Public non-default CCOpt properties:
[04/02 18:46:20     70s]     cts_merge_clock_gates: true (default: false)
[04/02 18:46:20     70s]     cts_merge_clock_logic: true (default: false)
[04/02 18:46:20     70s]     route_type (leaf): default_route_type_leaf (default: default)
[04/02 18:46:20     70s]     route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[04/02 18:46:20     70s]     route_type (trunk): default_route_type_nonleaf (default: default)
[04/02 18:46:20     70s]     source_driver: INVX2TR/A INVX2TR/Y (default: )
[04/02 18:46:20     70s]     use_inverters: true (default: auto)
[04/02 18:46:20     70s]   No private non-default CCOpt properties
[04/02 18:46:20     70s] For power domain auto-default:
[04/02 18:46:20     70s]   Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:46:20     70s]   Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[04/02 18:46:20     70s]   Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[04/02 18:46:20     70s]   Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[04/02 18:46:20     70s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 37425.600um^2
[04/02 18:46:20     70s] Top Routing info:
[04/02 18:46:20     70s]   Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[04/02 18:46:20     70s]   Unshielded; Mask Constraint: 0; Source: route_type.
[04/02 18:46:20     70s] Trunk Routing info:
[04/02 18:46:20     70s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:46:20     70s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:46:20     70s] Leaf Routing info:
[04/02 18:46:20     70s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:46:20     70s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:46:20     70s] For timing_corner worstDelay:setup, late and power domain auto-default:
[04/02 18:46:20     70s]   Slew time target (leaf):    0.100ns
[04/02 18:46:20     70s]   Slew time target (trunk):   0.100ns
[04/02 18:46:20     70s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[04/02 18:46:20     70s]   Buffer unit delay: 0.084ns
[04/02 18:46:20     70s]   Buffer max distance: 540.378um
[04/02 18:46:20     70s] Fastest wire driving cells and distances:
[04/02 18:46:20     70s]   Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[04/02 18:46:20     70s]   Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[04/02 18:46:20     70s]   Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[04/02 18:46:20     70s]   Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Logic Sizing Table:
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] ----------------------------------------------------------
[04/02 18:46:20     70s] Cell    Instance count    Source    Eligible library cells
[04/02 18:46:20     70s] ----------------------------------------------------------
[04/02 18:46:20     70s]   (empty table)
[04/02 18:46:20     70s] ----------------------------------------------------------
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:46:20     70s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:20     70s] Clock tree balancer configuration for skew_group clk/typConstraintMode:
[04/02 18:46:20     70s]   Sources:                     pin clk
[04/02 18:46:20     70s]   Total number of sinks:       77
[04/02 18:46:20     70s]   Delay constrained sinks:     77
[04/02 18:46:20     70s]   Constrains:                  default
[04/02 18:46:20     70s]   Non-leaf sinks:              0
[04/02 18:46:20     70s]   Ignore pins:                 0
[04/02 18:46:20     70s]  Timing corner worstDelay:setup.late:
[04/02 18:46:20     70s]   Skew target:                 0.100ns
[04/02 18:46:20     70s]   Insertion delay target:      0.100ns
[04/02 18:46:20     70s] Primary reporting skew groups are:
[04/02 18:46:20     70s] skew_group clk/typConstraintMode with 77 clock sinks
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Clock DAG stats initial state:
[04/02 18:46:20     70s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/02 18:46:20     70s]   sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:20     70s]   misc counts      : r=1, pp=0
[04/02 18:46:20     70s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/02 18:46:20     70s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/02 18:46:20     70s] Clock DAG hash initial state: 795595599983811616 7774568917715341858
[04/02 18:46:20     70s] CTS services accumulated run-time stats initial state:
[04/02 18:46:20     70s]   delay calculator: calls=7039, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/02 18:46:20     70s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/02 18:46:20     70s]   steiner router: calls=7039, total_wall_time=0.089s, mean_wall_time=0.013ms
[04/02 18:46:20     70s] Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[04/02 18:46:20     70s] Unshielded; Mask Constraint: 0; Source: route_type.
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] --------------------------------------------------------------------
[04/02 18:46:20     70s] Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:46:20     70s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:46:20     70s] --------------------------------------------------------------------
[04/02 18:46:20     70s] M1       N            H          0.317         0.288         0.091
[04/02 18:46:20     70s] M2       Y            V          0.186         0.327         0.061
[04/02 18:46:20     70s] M3       Y            H          0.186         0.328         0.061
[04/02 18:46:20     70s] M4       Y            V          0.186         0.327         0.061
[04/02 18:46:20     70s] M5       N            H          0.186         0.328         0.061
[04/02 18:46:20     70s] M6       N            V          0.181         0.323         0.058
[04/02 18:46:20     70s] MQ       N            H          0.075         0.283         0.021
[04/02 18:46:20     70s] LM       N            V          0.068         0.289         0.020
[04/02 18:46:20     70s] --------------------------------------------------------------------
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:46:20     70s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Layer information for route type default_route_type_leaf:
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] --------------------------------------------------------------------
[04/02 18:46:20     70s] Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:46:20     70s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:46:20     70s] --------------------------------------------------------------------
[04/02 18:46:20     70s] M1       N            H          0.317         0.213         0.068
[04/02 18:46:20     70s] M2       N            V          0.186         0.267         0.050
[04/02 18:46:20     70s] M3       Y            H          0.186         0.265         0.049
[04/02 18:46:20     70s] M4       Y            V          0.186         0.265         0.049
[04/02 18:46:20     70s] M5       N            H          0.186         0.263         0.049
[04/02 18:46:20     70s] M6       N            V          0.181         0.254         0.046
[04/02 18:46:20     70s] MQ       N            H          0.075         0.240         0.018
[04/02 18:46:20     70s] LM       N            V          0.068         0.231         0.016
[04/02 18:46:20     70s] --------------------------------------------------------------------
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:46:20     70s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Layer information for route type default_route_type_nonleaf:
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] --------------------------------------------------------------------
[04/02 18:46:20     70s] Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:46:20     70s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:46:20     70s] --------------------------------------------------------------------
[04/02 18:46:20     70s] M1       N            H          0.317         0.213         0.068
[04/02 18:46:20     70s] M2       N            V          0.186         0.267         0.050
[04/02 18:46:20     70s] M3       Y            H          0.186         0.265         0.049
[04/02 18:46:20     70s] M4       Y            V          0.186         0.265         0.049
[04/02 18:46:20     70s] M5       N            H          0.186         0.263         0.049
[04/02 18:46:20     70s] M6       N            V          0.181         0.254         0.046
[04/02 18:46:20     70s] MQ       N            H          0.075         0.240         0.018
[04/02 18:46:20     70s] LM       N            V          0.068         0.231         0.016
[04/02 18:46:20     70s] --------------------------------------------------------------------
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Via selection for estimated routes (rule default):
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] ------------------------------------------------------------
[04/02 18:46:20     70s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[04/02 18:46:20     70s] Range                (Ohm)    (fF)     (fs)     Only
[04/02 18:46:20     70s] ------------------------------------------------------------
[04/02 18:46:20     70s] M1-M2    V1_V        6.000    0.036    0.215    false
[04/02 18:46:20     70s] M2-M3    V2_H        6.000    0.020    0.122    false
[04/02 18:46:20     70s] M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[04/02 18:46:20     70s] M3-M4    V3_H        6.000    0.020    0.121    false
[04/02 18:46:20     70s] M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[04/02 18:46:20     70s] M4-M5    V4_H        6.000    0.020    0.120    false
[04/02 18:46:20     70s] M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[04/02 18:46:20     70s] M5-M6    V5_H        6.000    0.019    0.115    false
[04/02 18:46:20     70s] M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[04/02 18:46:20     70s] M6-MQ    VL_H        3.000    0.057    0.170    false
[04/02 18:46:20     70s] MQ-LM    VQ_H        3.000    0.037    0.111    false
[04/02 18:46:20     70s] MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[04/02 18:46:20     70s] ------------------------------------------------------------
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[04/02 18:46:20     70s] No ideal or dont_touch nets found in the clock tree
[04/02 18:46:20     70s] No dont_touch hnets found in the clock tree
[04/02 18:46:20     70s] No dont_touch hpins found in the clock network.
[04/02 18:46:20     70s] Checking for illegal sizes of clock logic instances...
[04/02 18:46:20     70s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Filtering reasons for cell type: buffer
[04/02 18:46:20     70s] =======================================
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:20     70s] Clock trees    Power domain    Reason                         Library cells
[04/02 18:46:20     70s] ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:20     70s] all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[04/02 18:46:20     70s] ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Filtering reasons for cell type: inverter
[04/02 18:46:20     70s] =========================================
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:20     70s] Clock trees    Power domain    Reason                         Library cells
[04/02 18:46:20     70s] ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:20     70s] all            auto-default    Library trimming               { CLKINVX3TR }
[04/02 18:46:20     70s] all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[04/02 18:46:20     70s]                                                                 INVXLTR }
[04/02 18:46:20     70s] ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.5)
[04/02 18:46:20     70s] CCOpt configuration status: all checks passed.
[04/02 18:46:20     70s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[04/02 18:46:20     70s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/02 18:46:20     70s]   No exclusion drivers are needed.
[04/02 18:46:20     70s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[04/02 18:46:20     70s] Antenna diode management...
[04/02 18:46:20     70s]   Found 0 antenna diodes in the clock trees.
[04/02 18:46:20     70s]   
[04/02 18:46:20     70s] Antenna diode management done.
[04/02 18:46:20     70s] Adding driver cells for primary IOs...
[04/02 18:46:20     70s]   
[04/02 18:46:20     70s]   ----------------------------------------------------------------------------------------------
[04/02 18:46:20     70s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[04/02 18:46:20     70s]   ----------------------------------------------------------------------------------------------
[04/02 18:46:20     70s]     (empty table)
[04/02 18:46:20     70s]   ----------------------------------------------------------------------------------------------
[04/02 18:46:20     70s]   
[04/02 18:46:20     70s]   
[04/02 18:46:20     70s] Adding driver cells for primary IOs done.
[04/02 18:46:20     70s] Adding driver cell for primary IO roots...
[04/02 18:46:20     70s] Adding driver cell for primary IO roots done.
[04/02 18:46:20     70s] Maximizing clock DAG abstraction...
[04/02 18:46:20     70s]   Removing clock DAG drivers
[04/02 18:46:20     70s] Maximizing clock DAG abstraction done.
[04/02 18:46:20     70s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.6 real=0:00:02.0)
[04/02 18:46:20     70s] Synthesizing clock trees...
[04/02 18:46:20     70s]   Preparing To Balance...
[04/02 18:46:20     70s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/02 18:46:20     70s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2854.9M, EPOCH TIME: 1680475580.692635
[04/02 18:46:20     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:20     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:20     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:20     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:20     70s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2854.9M, EPOCH TIME: 1680475580.695720
[04/02 18:46:20     70s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:20     70s]   Leaving CCOpt scope - Initializing placement interface...
[04/02 18:46:20     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:2845.4M, EPOCH TIME: 1680475580.696419
[04/02 18:46:20     70s] Processing tracks to init pin-track alignment.
[04/02 18:46:20     70s] z: 2, totalTracks: 1
[04/02 18:46:20     70s] z: 4, totalTracks: 1
[04/02 18:46:20     70s] z: 6, totalTracks: 1
[04/02 18:46:20     70s] z: 8, totalTracks: 1
[04/02 18:46:20     70s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:20     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2845.4M, EPOCH TIME: 1680475580.700708
[04/02 18:46:20     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:20     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:20     70s] OPERPROF:     Starting CMU at level 3, MEM:2909.4M, EPOCH TIME: 1680475580.773492
[04/02 18:46:20     70s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:2941.4M, EPOCH TIME: 1680475580.777097
[04/02 18:46:20     70s] 
[04/02 18:46:20     70s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:20     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.077, MEM:2845.4M, EPOCH TIME: 1680475580.777864
[04/02 18:46:20     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2845.4M, EPOCH TIME: 1680475580.778071
[04/02 18:46:20     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:2845.4M, EPOCH TIME: 1680475580.780291
[04/02 18:46:20     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2845.4MB).
[04/02 18:46:20     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.084, MEM:2845.4M, EPOCH TIME: 1680475580.780707
[04/02 18:46:20     70s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:20     70s]   Merging duplicate siblings in DAG...
[04/02 18:46:20     70s]     Clock DAG stats before merging:
[04/02 18:46:20     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/02 18:46:20     70s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:20     70s]       misc counts      : r=1, pp=0
[04/02 18:46:20     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/02 18:46:20     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/02 18:46:20     70s]     Clock DAG hash before merging: 795595599983811616 7774568917715341858
[04/02 18:46:20     70s]     CTS services accumulated run-time stats before merging:
[04/02 18:46:20     70s]       delay calculator: calls=7039, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/02 18:46:20     70s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/02 18:46:20     70s]       steiner router: calls=7039, total_wall_time=0.089s, mean_wall_time=0.013ms
[04/02 18:46:20     70s]     Resynthesising clock tree into netlist...
[04/02 18:46:20     70s]       Reset timing graph...
[04/02 18:46:20     70s] Ignoring AAE DB Resetting ...
[04/02 18:46:20     70s]       Reset timing graph done.
[04/02 18:46:20     70s]     Resynthesising clock tree into netlist done.
[04/02 18:46:20     70s]     Merging duplicate clock dag driver clones in DAG...
[04/02 18:46:20     70s]     Merging duplicate clock dag driver clones in DAG done.
[04/02 18:46:20     70s]     
[04/02 18:46:20     70s]     Disconnecting clock tree from netlist...
[04/02 18:46:20     70s]     Disconnecting clock tree from netlist done.
[04/02 18:46:20     70s]   Merging duplicate siblings in DAG done.
[04/02 18:46:20     70s]   Applying movement limits...
[04/02 18:46:20     70s]   Applying movement limits done.
[04/02 18:46:20     70s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:20     70s]   CCOpt::Phase::Construction...
[04/02 18:46:20     70s]   Stage::Clustering...
[04/02 18:46:20     70s]   Clustering...
[04/02 18:46:20     70s]     Clock DAG hash before 'Clustering': 795595599983811616 7774568917715341858
[04/02 18:46:20     70s]     CTS services accumulated run-time stats before 'Clustering':
[04/02 18:46:20     70s]       delay calculator: calls=7039, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/02 18:46:20     70s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/02 18:46:20     70s]       steiner router: calls=7039, total_wall_time=0.089s, mean_wall_time=0.013ms
[04/02 18:46:20     70s]     Initialize for clustering...
[04/02 18:46:20     70s]     Clock DAG stats before clustering:
[04/02 18:46:20     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/02 18:46:20     70s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:20     70s]       misc counts      : r=1, pp=0
[04/02 18:46:20     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/02 18:46:20     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/02 18:46:20     70s]     Clock DAG hash before clustering: 795595599983811616 7774568917715341858
[04/02 18:46:20     70s]     CTS services accumulated run-time stats before clustering:
[04/02 18:46:20     70s]       delay calculator: calls=7039, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/02 18:46:20     70s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/02 18:46:20     70s]       steiner router: calls=7039, total_wall_time=0.089s, mean_wall_time=0.013ms
[04/02 18:46:20     70s]     Computing max distances from locked parents...
[04/02 18:46:20     70s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/02 18:46:20     70s]     Computing max distances from locked parents done.
[04/02 18:46:20     70s]     Computing optimal clock node locations...
[04/02 18:46:20     70s]       Optimal path computation stats:
[04/02 18:46:20     70s]         Successful          : 0
[04/02 18:46:20     70s]         Unsuccessful        : 0
[04/02 18:46:20     70s]         Immovable           : 1
[04/02 18:46:20     70s]         lockedParentLocation: 0
[04/02 18:46:20     70s]       Unsuccessful details:
[04/02 18:46:20     70s]       
[04/02 18:46:20     70s]     Computing optimal clock node locations done.
[04/02 18:46:20     70s] End AAE Lib Interpolated Model. (MEM=2845.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:20     70s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:20     70s]     Bottom-up phase...
[04/02 18:46:20     70s]     Clustering bottom-up starting from leaves...
[04/02 18:46:20     70s]       Clustering clock_tree clk...
[04/02 18:46:20     71s]       Clustering clock_tree clk done.
[04/02 18:46:20     71s]     Clustering bottom-up starting from leaves done.
[04/02 18:46:20     71s]     Rebuilding the clock tree after clustering...
[04/02 18:46:20     71s]     Rebuilding the clock tree after clustering done.
[04/02 18:46:20     71s]     Clock DAG stats after bottom-up phase:
[04/02 18:46:20     71s]       cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
[04/02 18:46:20     71s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:20     71s]       misc counts      : r=1, pp=0
[04/02 18:46:20     71s]       cell areas       : b=0.000um^2, i=100.800um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.800um^2
[04/02 18:46:20     71s]       hp wire lengths  : top=0.000um, trunk=197.200um, leaf=386.800um, total=584.000um
[04/02 18:46:20     71s]     Clock DAG library cell distribution after bottom-up phase {count}:
[04/02 18:46:20     71s]        Invs: CLKINVX20TR: 5 
[04/02 18:46:20     71s]     Clock DAG hash after bottom-up phase: 13715392129316446377 14012327420787757886
[04/02 18:46:20     71s]     CTS services accumulated run-time stats after bottom-up phase:
[04/02 18:46:20     71s]       delay calculator: calls=7171, total_wall_time=0.174s, mean_wall_time=0.024ms
[04/02 18:46:20     71s]       legalizer: calls=42, total_wall_time=0.001s, mean_wall_time=0.022ms
[04/02 18:46:20     71s]       steiner router: calls=7155, total_wall_time=0.162s, mean_wall_time=0.023ms
[04/02 18:46:20     71s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/02 18:46:20     71s]     Legalizing clock trees...
[04/02 18:46:20     71s]     Resynthesising clock tree into netlist...
[04/02 18:46:20     71s]       Reset timing graph...
[04/02 18:46:20     71s] Ignoring AAE DB Resetting ...
[04/02 18:46:20     71s]       Reset timing graph done.
[04/02 18:46:20     71s]     Resynthesising clock tree into netlist done.
[04/02 18:46:20     71s]     Commiting net attributes....
[04/02 18:46:20     71s]     Commiting net attributes. done.
[04/02 18:46:20     71s]     Leaving CCOpt scope - ClockRefiner...
[04/02 18:46:20     71s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2911.7M, EPOCH TIME: 1680475580.975739
[04/02 18:46:20     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:20     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:20     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:20     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:20     71s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.004, MEM:2816.7M, EPOCH TIME: 1680475580.979264
[04/02 18:46:20     71s]     Assigned high priority to 82 instances.
[04/02 18:46:20     71s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[04/02 18:46:20     71s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[04/02 18:46:20     71s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2816.7M, EPOCH TIME: 1680475580.985289
[04/02 18:46:20     71s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2816.7M, EPOCH TIME: 1680475580.985480
[04/02 18:46:20     71s] Processing tracks to init pin-track alignment.
[04/02 18:46:20     71s] z: 2, totalTracks: 1
[04/02 18:46:20     71s] z: 4, totalTracks: 1
[04/02 18:46:20     71s] z: 6, totalTracks: 1
[04/02 18:46:20     71s] z: 8, totalTracks: 1
[04/02 18:46:20     71s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:20     71s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2816.7M, EPOCH TIME: 1680475580.989303
[04/02 18:46:20     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:20     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:21     71s] OPERPROF:       Starting CMU at level 4, MEM:2880.7M, EPOCH TIME: 1680475581.006274
[04/02 18:46:21     71s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.067, MEM:2912.7M, EPOCH TIME: 1680475581.072958
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:21     71s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.026, REAL:0.087, MEM:2816.7M, EPOCH TIME: 1680475581.076006
[04/02 18:46:21     71s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2816.7M, EPOCH TIME: 1680475581.076187
[04/02 18:46:21     71s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:2816.7M, EPOCH TIME: 1680475581.079347
[04/02 18:46:21     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2816.7MB).
[04/02 18:46:21     71s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.033, REAL:0.094, MEM:2816.7M, EPOCH TIME: 1680475581.079834
[04/02 18:46:21     71s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.033, REAL:0.095, MEM:2816.7M, EPOCH TIME: 1680475581.079900
[04/02 18:46:21     71s] TDRefine: refinePlace mode is spiral
[04/02 18:46:21     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1311766.5
[04/02 18:46:21     71s] OPERPROF: Starting RefinePlace at level 1, MEM:2816.7M, EPOCH TIME: 1680475581.080108
[04/02 18:46:21     71s] *** Starting refinePlace (0:01:11 mem=2816.7M) ***
[04/02 18:46:21     71s] Total net bbox length = 1.349e+04 (6.583e+03 6.905e+03) (ext = 1.837e+03)
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:21     71s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:21     71s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:21     71s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:21     71s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2816.7M, EPOCH TIME: 1680475581.085096
[04/02 18:46:21     71s] Starting refinePlace ...
[04/02 18:46:21     71s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:21     71s] One DDP V2 for no tweak run.
[04/02 18:46:21     71s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:21     71s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2883.8M, EPOCH TIME: 1680475581.098324
[04/02 18:46:21     71s] DDP initSite1 nrRow 46 nrJob 46
[04/02 18:46:21     71s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2883.8M, EPOCH TIME: 1680475581.098736
[04/02 18:46:21     71s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2883.8M, EPOCH TIME: 1680475581.098902
[04/02 18:46:21     71s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2883.8M, EPOCH TIME: 1680475581.099012
[04/02 18:46:21     71s] DDP markSite nrRow 46 nrJob 46
[04/02 18:46:21     71s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2883.8M, EPOCH TIME: 1680475581.099409
[04/02 18:46:21     71s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2883.8M, EPOCH TIME: 1680475581.099649
[04/02 18:46:21     71s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2883.8M, EPOCH TIME: 1680475581.100088
[04/02 18:46:21     71s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2883.8M, EPOCH TIME: 1680475581.100172
[04/02 18:46:21     71s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.000, MEM:2883.8M, EPOCH TIME: 1680475581.100470
[04/02 18:46:21     71s] ** Cut row section cpu time 0:00:00.0.
[04/02 18:46:21     71s]  ** Cut row section real time 0:00:00.0.
[04/02 18:46:21     71s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:2883.8M, EPOCH TIME: 1680475581.100593
[04/02 18:46:21     71s]   Spread Effort: high, standalone mode, useDDP on.
[04/02 18:46:21     71s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2819.8MB) @(0:01:11 - 0:01:11).
[04/02 18:46:21     71s] Move report: preRPlace moves 11 insts, mean move: 2.44 um, max move: 7.20 um 
[04/02 18:46:21     71s] 	Max move on inst (CTS_ccl_a_inv_00005): (227.40, 140.20) --> (227.40, 133.00)
[04/02 18:46:21     71s] 	Length: 14 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX20TR
[04/02 18:46:21     71s] wireLenOptFixPriorityInst 77 inst fixed
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s] Running Spiral MT with 6 threads  fetchWidth=8 
[04/02 18:46:21     71s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/02 18:46:21     71s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:21     71s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:21     71s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2819.8MB) @(0:01:11 - 0:01:11).
[04/02 18:46:21     71s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/02 18:46:21     71s] Move report: Detail placement moves 11 insts, mean move: 2.44 um, max move: 7.20 um 
[04/02 18:46:21     71s] 	Max move on inst (CTS_ccl_a_inv_00005): (227.40, 140.20) --> (227.40, 133.00)
[04/02 18:46:21     71s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2819.8MB
[04/02 18:46:21     71s] Statistics of distance of Instance movement in refine placement:
[04/02 18:46:21     71s]   maximum (X+Y) =         7.20 um
[04/02 18:46:21     71s]   inst (CTS_ccl_a_inv_00005) with max move: (227.4, 140.2) -> (227.4, 133)
[04/02 18:46:21     71s]   mean    (X+Y) =         2.44 um
[04/02 18:46:21     71s] Summary Report:
[04/02 18:46:21     71s] Instances move: 11 (out of 658 movable)
[04/02 18:46:21     71s] Instances flipped: 0
[04/02 18:46:21     71s] Mean displacement: 2.44 um
[04/02 18:46:21     71s] Max displacement: 7.20 um (Instance: CTS_ccl_a_inv_00005) (227.4, 140.2) -> (227.4, 133)
[04/02 18:46:21     71s] 	Length: 14 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX20TR
[04/02 18:46:21     71s] Total instances moved : 11
[04/02 18:46:21     71s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.067, REAL:0.125, MEM:2819.8M, EPOCH TIME: 1680475581.210360
[04/02 18:46:21     71s] Total net bbox length = 1.350e+04 (6.580e+03 6.922e+03) (ext = 1.840e+03)
[04/02 18:46:21     71s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2819.8MB
[04/02 18:46:21     71s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2819.8MB) @(0:01:11 - 0:01:11).
[04/02 18:46:21     71s] *** Finished refinePlace (0:01:11 mem=2819.8M) ***
[04/02 18:46:21     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1311766.5
[04/02 18:46:21     71s] OPERPROF: Finished RefinePlace at level 1, CPU:0.073, REAL:0.131, MEM:2819.8M, EPOCH TIME: 1680475581.211491
[04/02 18:46:21     71s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2819.8M, EPOCH TIME: 1680475581.211660
[04/02 18:46:21     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:658).
[04/02 18:46:21     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2816.8M, EPOCH TIME: 1680475581.215216
[04/02 18:46:21     71s]     ClockRefiner summary
[04/02 18:46:21     71s]     All clock instances: Moved 4, flipped 1 and cell swapped 0 (out of a total of 82).
[04/02 18:46:21     71s]     The largest move was 7.2 um for CTS_ccl_a_inv_00005.
[04/02 18:46:21     71s]     Non-sink clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 5).
[04/02 18:46:21     71s]     The largest move was 7.2 um for CTS_ccl_a_inv_00005.
[04/02 18:46:21     71s]     Clock sinks: Moved 2, flipped 1 and cell swapped 0 (out of a total of 77).
[04/02 18:46:21     71s]     The largest move was 3.6 um for clk_r_REG73_S5.
[04/02 18:46:21     71s]     Revert refine place priority changes on 0 instances.
[04/02 18:46:21     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2816.8M, EPOCH TIME: 1680475581.272004
[04/02 18:46:21     71s] Processing tracks to init pin-track alignment.
[04/02 18:46:21     71s] z: 2, totalTracks: 1
[04/02 18:46:21     71s] z: 4, totalTracks: 1
[04/02 18:46:21     71s] z: 6, totalTracks: 1
[04/02 18:46:21     71s] z: 8, totalTracks: 1
[04/02 18:46:21     71s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:21     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2816.8M, EPOCH TIME: 1680475581.275802
[04/02 18:46:21     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:21     71s] OPERPROF:     Starting CMU at level 3, MEM:2880.8M, EPOCH TIME: 1680475581.292395
[04/02 18:46:21     71s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.003, MEM:2912.8M, EPOCH TIME: 1680475581.295879
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:21     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.021, MEM:2816.8M, EPOCH TIME: 1680475581.296946
[04/02 18:46:21     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2816.8M, EPOCH TIME: 1680475581.297100
[04/02 18:46:21     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:2816.8M, EPOCH TIME: 1680475581.299176
[04/02 18:46:21     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2816.8MB).
[04/02 18:46:21     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.028, MEM:2816.8M, EPOCH TIME: 1680475581.299631
[04/02 18:46:21     71s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
[04/02 18:46:21     71s]     Disconnecting clock tree from netlist...
[04/02 18:46:21     71s]     Disconnecting clock tree from netlist done.
[04/02 18:46:21     71s]     Leaving CCOpt scope - Cleaning up placement interface...
[04/02 18:46:21     71s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2816.8M, EPOCH TIME: 1680475581.300728
[04/02 18:46:21     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2816.8M, EPOCH TIME: 1680475581.303732
[04/02 18:46:21     71s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:21     71s]     Leaving CCOpt scope - Initializing placement interface...
[04/02 18:46:21     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2816.8M, EPOCH TIME: 1680475581.304116
[04/02 18:46:21     71s] Processing tracks to init pin-track alignment.
[04/02 18:46:21     71s] z: 2, totalTracks: 1
[04/02 18:46:21     71s] z: 4, totalTracks: 1
[04/02 18:46:21     71s] z: 6, totalTracks: 1
[04/02 18:46:21     71s] z: 8, totalTracks: 1
[04/02 18:46:21     71s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:21     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2816.8M, EPOCH TIME: 1680475581.371629
[04/02 18:46:21     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:21     71s] OPERPROF:     Starting CMU at level 3, MEM:2880.8M, EPOCH TIME: 1680475581.388813
[04/02 18:46:21     71s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.007, MEM:2912.8M, EPOCH TIME: 1680475581.396115
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:21     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.027, MEM:2816.8M, EPOCH TIME: 1680475581.398168
[04/02 18:46:21     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2816.8M, EPOCH TIME: 1680475581.398309
[04/02 18:46:21     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2816.8M, EPOCH TIME: 1680475581.401495
[04/02 18:46:21     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2816.8MB).
[04/02 18:46:21     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.098, MEM:2816.8M, EPOCH TIME: 1680475581.401844
[04/02 18:46:21     71s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:21     71s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:46:21     71s] End AAE Lib Interpolated Model. (MEM=2816.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:21     71s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:21     71s]     
[04/02 18:46:21     71s]     Clock tree legalization - Histogram:
[04/02 18:46:21     71s]     ====================================
[04/02 18:46:21     71s]     
[04/02 18:46:21     71s]     --------------------------------
[04/02 18:46:21     71s]     Movement (um)    Number of cells
[04/02 18:46:21     71s]     --------------------------------
[04/02 18:46:21     71s]     [5.2,6.2)               1
[04/02 18:46:21     71s]     [6.2,7.2)               1
[04/02 18:46:21     71s]     --------------------------------
[04/02 18:46:21     71s]     
[04/02 18:46:21     71s]     
[04/02 18:46:21     71s]     Clock tree legalization - Top 10 Movements:
[04/02 18:46:21     71s]     ===========================================
[04/02 18:46:21     71s]     
[04/02 18:46:21     71s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:21     71s]     Movement (um)    Desired              Achieved             Node
[04/02 18:46:21     71s]                      location             location             
[04/02 18:46:21     71s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:21     71s]          7.2         (227.400,140.200)    (227.400,133.000)    CTS_ccl_a_inv_00005 (a lib_cell CLKINVX20TR) at (227.400,133.000), in power domain auto-default
[04/02 18:46:21     71s]          5.2         (90.200,93.400)      (95.400,93.400)      CTS_ccl_a_inv_00003 (a lib_cell CLKINVX20TR) at (95.400,93.400), in power domain auto-default
[04/02 18:46:21     71s]          0           (92.700,83.370)      (92.700,83.370)      CTS_ccl_a_inv_00002 (a lib_cell CLKINVX20TR) at (90.200,82.600), in power domain auto-default
[04/02 18:46:21     71s]          0           (90.900,96.230)      (90.900,96.230)      CTS_ccl_a_inv_00001 (a lib_cell CLKINVX20TR) at (87.800,93.400), in power domain auto-default
[04/02 18:46:21     71s]          0           (98.500,96.230)      (98.500,96.230)      CTS_ccl_a_inv_00003 (a lib_cell CLKINVX20TR) at (95.400,93.400), in power domain auto-default
[04/02 18:46:21     71s]          0           (229.900,140.970)    (229.900,140.970)    CTS_ccl_a_inv_00004 (a lib_cell CLKINVX20TR) at (227.400,140.200), in power domain auto-default
[04/02 18:46:21     71s]          0           (229.900,133.770)    (229.900,133.770)    CTS_ccl_a_inv_00005 (a lib_cell CLKINVX20TR) at (227.400,133.000), in power domain auto-default
[04/02 18:46:21     71s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:21     71s]     
[04/02 18:46:21     71s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.5)
[04/02 18:46:21     71s]     Clock DAG stats after 'Clustering':
[04/02 18:46:21     71s]       cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
[04/02 18:46:21     71s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:21     71s]       misc counts      : r=1, pp=0
[04/02 18:46:21     71s]       cell areas       : b=0.000um^2, i=100.800um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.800um^2
[04/02 18:46:21     71s]       cell capacitance : b=0.000pF, i=0.141pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
[04/02 18:46:21     71s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:21     71s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.142pF, total=0.172pF
[04/02 18:46:21     71s]       wire lengths     : top=0.000um, trunk=220.000um, leaf=904.797um, total=1124.797um
[04/02 18:46:21     71s]       hp wire lengths  : top=0.000um, trunk=204.400um, leaf=386.800um, total=591.200um
[04/02 18:46:21     71s]     Clock DAG net violations after 'Clustering':
[04/02 18:46:21     71s]       Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
[04/02 18:46:21     71s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/02 18:46:21     71s]       Trunk : target=0.100ns count=4 avg=0.072ns sd=0.062ns min=0.037ns max=0.165ns {3 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/02 18:46:21     71s]       Leaf  : target=0.100ns count=2 avg=0.080ns sd=0.005ns min=0.076ns max=0.084ns {0 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:21     71s]     Clock DAG library cell distribution after 'Clustering' {count}:
[04/02 18:46:21     71s]        Invs: CLKINVX20TR: 5 
[04/02 18:46:21     71s]     Clock DAG hash after 'Clustering': 6496789156746550980 12872626887440028635
[04/02 18:46:21     71s]     CTS services accumulated run-time stats after 'Clustering':
[04/02 18:46:21     71s]       delay calculator: calls=7177, total_wall_time=0.175s, mean_wall_time=0.024ms
[04/02 18:46:21     71s]       legalizer: calls=57, total_wall_time=0.001s, mean_wall_time=0.022ms
[04/02 18:46:21     71s]       steiner router: calls=7161, total_wall_time=0.163s, mean_wall_time=0.023ms
[04/02 18:46:21     71s]     Primary reporting skew groups after 'Clustering':
[04/02 18:46:21     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.162, max=0.170, avg=0.168, sd=0.002], skew [0.008 vs 0.100], 100% {0.162, 0.170} (wid=0.013 ws=0.005) (gid=0.160 gs=0.005)
[04/02 18:46:21     71s]           min path sink: clk_r_REG72_S1/CK
[04/02 18:46:21     71s]           max path sink: clk_r_REG42_S2/CK
[04/02 18:46:21     71s]     Skew group summary after 'Clustering':
[04/02 18:46:21     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.162, max=0.170, avg=0.168, sd=0.002], skew [0.008 vs 0.100], 100% {0.162, 0.170} (wid=0.013 ws=0.005) (gid=0.160 gs=0.005)
[04/02 18:46:21     71s]     Legalizer API calls during this step: 57 succeeded with high effort: 57 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:21     71s]   Clustering done. (took cpu=0:00:00.3 real=0:00:00.7)
[04/02 18:46:21     71s]   
[04/02 18:46:21     71s]   Post-Clustering Statistics Report
[04/02 18:46:21     71s]   =================================
[04/02 18:46:21     71s]   
[04/02 18:46:21     71s]   Fanout Statistics:
[04/02 18:46:21     71s]   
[04/02 18:46:21     71s]   ----------------------------------------------------------------------------------
[04/02 18:46:21     71s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[04/02 18:46:21     71s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[04/02 18:46:21     71s]   ----------------------------------------------------------------------------------
[04/02 18:46:21     71s]   Trunk         5       1.200       1         2        0.447      {4 <= 1, 1 <= 2}
[04/02 18:46:21     71s]   Leaf          2      38.500      36        41        3.536      {1 <= 36, 1 <= 42}
[04/02 18:46:21     71s]   ----------------------------------------------------------------------------------
[04/02 18:46:21     71s]   
[04/02 18:46:21     71s]   Clustering Failure Statistics:
[04/02 18:46:21     71s]   
[04/02 18:46:21     71s]   ----------------------------------------------
[04/02 18:46:21     71s]   Net Type    Clusters    Clusters    Transition
[04/02 18:46:21     71s]               Tried       Failed      Failures
[04/02 18:46:21     71s]   ----------------------------------------------
[04/02 18:46:21     71s]   Trunk          3           0            0
[04/02 18:46:21     71s]   Leaf           3           1            1
[04/02 18:46:21     71s]   ----------------------------------------------
[04/02 18:46:21     71s]   
[04/02 18:46:21     71s]   Clustering Partition Statistics:
[04/02 18:46:21     71s]   
[04/02 18:46:21     71s]   ------------------------------------------------------------------------------------
[04/02 18:46:21     71s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[04/02 18:46:21     71s]               Fraction    Fraction    Count        Size      Size    Size    Size
[04/02 18:46:21     71s]   ------------------------------------------------------------------------------------
[04/02 18:46:21     71s]   Trunk        0.000       1.000          3         1.333      1       2       0.577
[04/02 18:46:21     71s]   Leaf         0.000       1.000          1        77.000     77      77       0.000
[04/02 18:46:21     71s]   ------------------------------------------------------------------------------------
[04/02 18:46:21     71s]   
[04/02 18:46:21     71s]   
[04/02 18:46:21     71s]   Looking for fanout violations...
[04/02 18:46:21     71s]   Looking for fanout violations done.
[04/02 18:46:21     71s]   CongRepair After Initial Clustering...
[04/02 18:46:21     71s]   Reset timing graph...
[04/02 18:46:21     71s] Ignoring AAE DB Resetting ...
[04/02 18:46:21     71s]   Reset timing graph done.
[04/02 18:46:21     71s]   Leaving CCOpt scope - Early Global Route...
[04/02 18:46:21     71s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2897.6M, EPOCH TIME: 1680475581.488833
[04/02 18:46:21     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[04/02 18:46:21     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] All LLGs are deleted
[04/02 18:46:21     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:21     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2897.6M, EPOCH TIME: 1680475581.490807
[04/02 18:46:21     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2897.6M, EPOCH TIME: 1680475581.491134
[04/02 18:46:21     71s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:2821.6M, EPOCH TIME: 1680475581.492616
[04/02 18:46:21     71s]   Clock implementation routing...
[04/02 18:46:21     71s] Net route status summary:
[04/02 18:46:21     71s]   Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:21     71s]   Non-clock:   656 (unrouted=2, trialRouted=654, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:21     71s]     Routing using eGR only...
[04/02 18:46:21     71s]       Early Global Route - eGR only step...
[04/02 18:46:21     71s] (ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
[04/02 18:46:21     71s] (ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
[04/02 18:46:21     71s] (ccopt eGR): Start to route 6 all nets
[04/02 18:46:21     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:21     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:21     71s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] (I)      ================== Layers ==================
[04/02 18:46:21     71s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:21     71s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:46:21     71s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:21     71s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:21     71s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:46:21     71s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:21     71s] (I)      Started Import and model ( Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:21     71s] (I)      == Non-default Options ==
[04/02 18:46:21     71s] (I)      Clean congestion better                            : true
[04/02 18:46:21     71s] (I)      Estimate vias on DPT layer                         : true
[04/02 18:46:21     71s] (I)      Clean congestion layer assignment rounds           : 3
[04/02 18:46:21     71s] (I)      Layer constraints as soft constraints              : true
[04/02 18:46:21     71s] (I)      Soft top layer                                     : true
[04/02 18:46:21     71s] (I)      Skip prospective layer relax nets                  : true
[04/02 18:46:21     71s] (I)      Better NDR handling                                : true
[04/02 18:46:21     71s] (I)      Improved NDR modeling in LA                        : true
[04/02 18:46:21     71s] (I)      Routing cost fix for NDR handling                  : true
[04/02 18:46:21     71s] (I)      Block tracks for preroutes                         : true
[04/02 18:46:21     71s] (I)      Assign IRoute by net group key                     : true
[04/02 18:46:21     71s] (I)      Block unroutable channels                          : true
[04/02 18:46:21     71s] (I)      Block unroutable channels 3D                       : true
[04/02 18:46:21     71s] (I)      Bound layer relaxed segment wl                     : true
[04/02 18:46:21     71s] (I)      Blocked pin reach length threshold                 : 2
[04/02 18:46:21     71s] (I)      Check blockage within NDR space in TA              : true
[04/02 18:46:21     71s] (I)      Skip must join for term with via pillar            : true
[04/02 18:46:21     71s] (I)      Model find APA for IO pin                          : true
[04/02 18:46:21     71s] (I)      On pin location for off pin term                   : true
[04/02 18:46:21     71s] (I)      Handle EOL spacing                                 : true
[04/02 18:46:21     71s] (I)      Merge PG vias by gap                               : true
[04/02 18:46:21     71s] (I)      Maximum routing layer                              : 4
[04/02 18:46:21     71s] (I)      Route selected nets only                           : true
[04/02 18:46:21     71s] (I)      Refine MST                                         : true
[04/02 18:46:21     71s] (I)      Honor PRL                                          : true
[04/02 18:46:21     71s] (I)      Strong congestion aware                            : true
[04/02 18:46:21     71s] (I)      Improved initial location for IRoutes              : true
[04/02 18:46:21     71s] (I)      Multi panel TA                                     : true
[04/02 18:46:21     71s] (I)      Penalize wire overlap                              : true
[04/02 18:46:21     71s] (I)      Expand small instance blockage                     : true
[04/02 18:46:21     71s] (I)      Reduce via in TA                                   : true
[04/02 18:46:21     71s] (I)      SS-aware routing                                   : true
[04/02 18:46:21     71s] (I)      Improve tree edge sharing                          : true
[04/02 18:46:21     71s] (I)      Improve 2D via estimation                          : true
[04/02 18:46:21     71s] (I)      Refine Steiner tree                                : true
[04/02 18:46:21     71s] (I)      Build spine tree                                   : true
[04/02 18:46:21     71s] (I)      Model pass through capacity                        : true
[04/02 18:46:21     71s] (I)      Extend blockages by a half GCell                   : true
[04/02 18:46:21     71s] (I)      Consider pin shapes                                : true
[04/02 18:46:21     71s] (I)      Consider pin shapes for all nodes                  : true
[04/02 18:46:21     71s] (I)      Consider NR APA                                    : true
[04/02 18:46:21     71s] (I)      Consider IO pin shape                              : true
[04/02 18:46:21     71s] (I)      Fix pin connection bug                             : true
[04/02 18:46:21     71s] (I)      Consider layer RC for local wires                  : true
[04/02 18:46:21     71s] (I)      Route to clock mesh pin                            : true
[04/02 18:46:21     71s] (I)      LA-aware pin escape length                         : 2
[04/02 18:46:21     71s] (I)      Connect multiple ports                             : true
[04/02 18:46:21     71s] (I)      Split for must join                                : true
[04/02 18:46:21     71s] (I)      Number of threads                                  : 6
[04/02 18:46:21     71s] (I)      Routing effort level                               : 10000
[04/02 18:46:21     71s] (I)      Prefer layer length threshold                      : 8
[04/02 18:46:21     71s] (I)      Overflow penalty cost                              : 10
[04/02 18:46:21     71s] (I)      A-star cost                                        : 0.300000
[04/02 18:46:21     71s] (I)      Misalignment cost                                  : 10.000000
[04/02 18:46:21     71s] (I)      Threshold for short IRoute                         : 6
[04/02 18:46:21     71s] (I)      Via cost during post routing                       : 1.000000
[04/02 18:46:21     71s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/02 18:46:21     71s] (I)      Source-to-sink ratio                               : 0.300000
[04/02 18:46:21     71s] (I)      Scenic ratio bound                                 : 3.000000
[04/02 18:46:21     71s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/02 18:46:21     71s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/02 18:46:21     71s] (I)      PG-aware similar topology routing                  : true
[04/02 18:46:21     71s] (I)      Maze routing via cost fix                          : true
[04/02 18:46:21     71s] (I)      Apply PRL on PG terms                              : true
[04/02 18:46:21     71s] (I)      Apply PRL on obs objects                           : true
[04/02 18:46:21     71s] (I)      Handle range-type spacing rules                    : true
[04/02 18:46:21     71s] (I)      PG gap threshold multiplier                        : 10.000000
[04/02 18:46:21     71s] (I)      Parallel spacing query fix                         : true
[04/02 18:46:21     71s] (I)      Force source to root IR                            : true
[04/02 18:46:21     71s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/02 18:46:21     71s] (I)      Do not relax to DPT layer                          : true
[04/02 18:46:21     71s] (I)      No DPT in post routing                             : true
[04/02 18:46:21     71s] (I)      Modeling PG via merging fix                        : true
[04/02 18:46:21     71s] (I)      Shield aware TA                                    : true
[04/02 18:46:21     71s] (I)      Strong shield aware TA                             : true
[04/02 18:46:21     71s] (I)      Overflow calculation fix in LA                     : true
[04/02 18:46:21     71s] (I)      Post routing fix                                   : true
[04/02 18:46:21     71s] (I)      Strong post routing                                : true
[04/02 18:46:21     71s] (I)      Access via pillar from top                         : true
[04/02 18:46:21     71s] (I)      NDR via pillar fix                                 : true
[04/02 18:46:21     71s] (I)      Violation on path threshold                        : 1
[04/02 18:46:21     71s] (I)      Pass through capacity modeling                     : true
[04/02 18:46:21     71s] (I)      Select the non-relaxed segments in post routing stage : true
[04/02 18:46:21     71s] (I)      Select term pin box for io pin                     : true
[04/02 18:46:21     71s] (I)      Penalize NDR sharing                               : true
[04/02 18:46:21     71s] (I)      Enable special modeling                            : false
[04/02 18:46:21     71s] (I)      Keep fixed segments                                : true
[04/02 18:46:21     71s] (I)      Reorder net groups by key                          : true
[04/02 18:46:21     71s] (I)      Increase net scenic ratio                          : true
[04/02 18:46:21     71s] (I)      Method to set GCell size                           : row
[04/02 18:46:21     71s] (I)      Connect multiple ports and must join fix           : true
[04/02 18:46:21     71s] (I)      Avoid high resistance layers                       : true
[04/02 18:46:21     71s] (I)      Model find APA for IO pin fix                      : true
[04/02 18:46:21     71s] (I)      Avoid connecting non-metal layers                  : true
[04/02 18:46:21     71s] (I)      Use track pitch for NDR                            : true
[04/02 18:46:21     71s] (I)      Enable layer relax to lower layer                  : true
[04/02 18:46:21     71s] (I)      Enable layer relax to upper layer                  : true
[04/02 18:46:21     71s] (I)      Top layer relaxation fix                           : true
[04/02 18:46:21     71s] (I)      Handle non-default track width                     : false
[04/02 18:46:21     71s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:46:21     71s] (I)      Use row-based GCell size
[04/02 18:46:21     71s] (I)      Use row-based GCell align
[04/02 18:46:21     71s] (I)      layer 0 area = 89000
[04/02 18:46:21     71s] (I)      layer 1 area = 120000
[04/02 18:46:21     71s] (I)      layer 2 area = 120000
[04/02 18:46:21     71s] (I)      layer 3 area = 120000
[04/02 18:46:21     71s] (I)      GCell unit size   : 3600
[04/02 18:46:21     71s] (I)      GCell multiplier  : 1
[04/02 18:46:21     71s] (I)      GCell row height  : 3600
[04/02 18:46:21     71s] (I)      Actual row height : 3600
[04/02 18:46:21     71s] (I)      GCell align ref   : 7000 7000
[04/02 18:46:21     71s] [NR-eGR] Track table information for default rule: 
[04/02 18:46:21     71s] [NR-eGR] M1 has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] M2 has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] M3 has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] M4 has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] M5 has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] M6 has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] MQ has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] LM has single uniform track structure
[04/02 18:46:21     71s] (I)      ============== Default via ===============
[04/02 18:46:21     71s] (I)      +---+------------------+-----------------+
[04/02 18:46:21     71s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:46:21     71s] (I)      +---+------------------+-----------------+
[04/02 18:46:21     71s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:46:21     71s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[04/02 18:46:21     71s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:46:21     71s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:46:21     71s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[04/02 18:46:21     71s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:46:21     71s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:46:21     71s] (I)      +---+------------------+-----------------+
[04/02 18:46:21     71s] [NR-eGR] Read 26 PG shapes
[04/02 18:46:21     71s] [NR-eGR] Read 0 clock shapes
[04/02 18:46:21     71s] [NR-eGR] Read 0 other shapes
[04/02 18:46:21     71s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:46:21     71s] [NR-eGR] #Instance Blockages : 0
[04/02 18:46:21     71s] [NR-eGR] #PG Blockages       : 26
[04/02 18:46:21     71s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:46:21     71s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:46:21     71s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:46:21     71s] [NR-eGR] #Other Blockages    : 0
[04/02 18:46:21     71s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:46:21     71s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/02 18:46:21     71s] [NR-eGR] Read 660 nets ( ignored 654 )
[04/02 18:46:21     71s] [NR-eGR] Connected 0 must-join pins/ports
[04/02 18:46:21     71s] (I)      early_global_route_priority property id does not exist.
[04/02 18:46:21     71s] (I)      Read Num Blocks=1161  Num Prerouted Wires=0  Num CS=0
[04/02 18:46:21     71s] (I)      Layer 1 (V) : #blockages 423 : #preroutes 0
[04/02 18:46:21     71s] (I)      Layer 2 (H) : #blockages 369 : #preroutes 0
[04/02 18:46:21     71s] (I)      Layer 3 (V) : #blockages 369 : #preroutes 0
[04/02 18:46:21     71s] (I)      Moved 1 terms for better access 
[04/02 18:46:21     71s] (I)      Number of ignored nets                =      0
[04/02 18:46:21     71s] (I)      Number of connected nets              =      0
[04/02 18:46:21     71s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/02 18:46:21     71s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:46:21     71s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:46:21     71s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[04/02 18:46:21     71s] (I)      Ndr track 0 does not exist
[04/02 18:46:21     71s] (I)      Ndr track 0 does not exist
[04/02 18:46:21     71s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:46:21     71s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:46:21     71s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:46:21     71s] (I)      Site width          :   400  (dbu)
[04/02 18:46:21     71s] (I)      Row height          :  3600  (dbu)
[04/02 18:46:21     71s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:46:21     71s] (I)      GCell width         :  3600  (dbu)
[04/02 18:46:21     71s] (I)      GCell height        :  3600  (dbu)
[04/02 18:46:21     71s] (I)      Grid                :    66    50     4
[04/02 18:46:21     71s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:46:21     71s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:46:21     71s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:46:21     71s] (I)      Default wire width  :   160   200   200   200
[04/02 18:46:21     71s] (I)      Default wire space  :   160   200   200   200
[04/02 18:46:21     71s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:46:21     71s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:46:21     71s] (I)      First track coord   :   400   400   400   400
[04/02 18:46:21     71s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:46:21     71s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:46:21     71s] (I)      Num of masks        :     1     1     1     1
[04/02 18:46:21     71s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:46:21     71s] (I)      --------------------------------------------------------
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s] [NR-eGR] ============ Routing rule table ============
[04/02 18:46:21     71s] [NR-eGR] Rule id: 0  Nets: 6
[04/02 18:46:21     71s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/02 18:46:21     71s] (I)                    Layer    2    3    4 
[04/02 18:46:21     71s] (I)                    Pitch  800  800  800 
[04/02 18:46:21     71s] (I)             #Used tracks    2    2    2 
[04/02 18:46:21     71s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:21     71s] [NR-eGR] Rule id: 1  Nets: 0
[04/02 18:46:21     71s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:46:21     71s] (I)                    Layer    2    3    4 
[04/02 18:46:21     71s] (I)                    Pitch  400  400  400 
[04/02 18:46:21     71s] (I)             #Used tracks    1    1    1 
[04/02 18:46:21     71s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:21     71s] [NR-eGR] ========================================
[04/02 18:46:21     71s] [NR-eGR] 
[04/02 18:46:21     71s] (I)      =============== Blocked Tracks ===============
[04/02 18:46:21     71s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:21     71s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:46:21     71s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:21     71s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:46:21     71s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:46:21     71s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:46:21     71s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:46:21     71s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:21     71s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.09 sec, Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] (I)      Reset routing kernel
[04/02 18:46:21     71s] (I)      Started Global Routing ( Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] (I)      totalPins=88  totalGlobalPin=88 (100.00%)
[04/02 18:46:21     71s] (I)      total 2D Cap : 51695 = (27081 H, 24614 V)
[04/02 18:46:21     71s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1a Route ============
[04/02 18:46:21     71s] (I)      Usage: 296 = (166 H, 130 V) = (0.61% H, 0.53% V) = (5.976e+02um H, 4.680e+02um V)
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1b Route ============
[04/02 18:46:21     71s] (I)      Usage: 296 = (166 H, 130 V) = (0.61% H, 0.53% V) = (5.976e+02um H, 4.680e+02um V)
[04/02 18:46:21     71s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.065600e+03um
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1c Route ============
[04/02 18:46:21     71s] (I)      Usage: 296 = (166 H, 130 V) = (0.61% H, 0.53% V) = (5.976e+02um H, 4.680e+02um V)
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1d Route ============
[04/02 18:46:21     71s] (I)      Usage: 296 = (166 H, 130 V) = (0.61% H, 0.53% V) = (5.976e+02um H, 4.680e+02um V)
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1e Route ============
[04/02 18:46:21     71s] (I)      Usage: 296 = (166 H, 130 V) = (0.61% H, 0.53% V) = (5.976e+02um H, 4.680e+02um V)
[04/02 18:46:21     71s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.065600e+03um
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1f Route ============
[04/02 18:46:21     71s] (I)      Usage: 296 = (166 H, 130 V) = (0.61% H, 0.53% V) = (5.976e+02um H, 4.680e+02um V)
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1g Route ============
[04/02 18:46:21     71s] (I)      Usage: 296 = (166 H, 130 V) = (0.61% H, 0.53% V) = (5.976e+02um H, 4.680e+02um V)
[04/02 18:46:21     71s] (I)      #Nets         : 6
[04/02 18:46:21     71s] (I)      #Relaxed nets : 0
[04/02 18:46:21     71s] (I)      Wire length   : 296
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1h Route ============
[04/02 18:46:21     71s] (I)      Usage: 296 = (165 H, 131 V) = (0.61% H, 0.53% V) = (5.940e+02um H, 4.716e+02um V)
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:46:21     71s] [NR-eGR]                        OverCon            
[04/02 18:46:21     71s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:46:21     71s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:46:21     71s] [NR-eGR] ----------------------------------------------
[04/02 18:46:21     71s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:21     71s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:21     71s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:21     71s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:21     71s] [NR-eGR] ----------------------------------------------
[04/02 18:46:21     71s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:46:21     71s] [NR-eGR] 
[04/02 18:46:21     71s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] (I)      total 2D Cap : 79079 = (27277 H, 51802 V)
[04/02 18:46:21     71s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:46:21     71s] (I)      ============= Track Assignment ============
[04/02 18:46:21     71s] (I)      Started Track Assignment (6T) ( Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[04/02 18:46:21     71s] (I)      Run Multi-thread track assignment
[04/02 18:46:21     71s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] (I)      Started Export ( Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] [NR-eGR]             Length (um)  Vias 
[04/02 18:46:21     71s] [NR-eGR] ------------------------------
[04/02 18:46:21     71s] [NR-eGR]  M1  (1H)             0  2160 
[04/02 18:46:21     71s] [NR-eGR]  M2  (2V)          7446  3239 
[04/02 18:46:21     71s] [NR-eGR]  M3  (3H)          7816   112 
[04/02 18:46:21     71s] [NR-eGR]  M4  (4V)           690     0 
[04/02 18:46:21     71s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:46:21     71s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:46:21     71s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:46:21     71s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:46:21     71s] [NR-eGR] ------------------------------
[04/02 18:46:21     71s] [NR-eGR]      Total        15951  5511 
[04/02 18:46:21     71s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:21     71s] [NR-eGR] Total half perimeter of net bounding box: 13503um
[04/02 18:46:21     71s] [NR-eGR] Total length: 15951um, number of vias: 5511
[04/02 18:46:21     71s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:21     71s] [NR-eGR] Total eGR-routed clock nets wire length: 1086um, number of vias: 244
[04/02 18:46:21     71s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:21     71s] [NR-eGR] Report for selected net(s) only.
[04/02 18:46:21     71s] [NR-eGR]             Length (um)  Vias 
[04/02 18:46:21     71s] [NR-eGR] ------------------------------
[04/02 18:46:21     71s] [NR-eGR]  M1  (1H)             0    87 
[04/02 18:46:21     71s] [NR-eGR]  M2  (2V)           127    96 
[04/02 18:46:21     71s] [NR-eGR]  M3  (3H)           614    61 
[04/02 18:46:21     71s] [NR-eGR]  M4  (4V)           346     0 
[04/02 18:46:21     71s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:46:21     71s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:46:21     71s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:46:21     71s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:46:21     71s] [NR-eGR] ------------------------------
[04/02 18:46:21     71s] [NR-eGR]      Total         1086   244 
[04/02 18:46:21     71s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:21     71s] [NR-eGR] Total half perimeter of net bounding box: 606um
[04/02 18:46:21     71s] [NR-eGR] Total length: 1086um, number of vias: 244
[04/02 18:46:21     71s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:21     71s] [NR-eGR] Total routed clock nets wire length: 1086um, number of vias: 244
[04/02 18:46:21     71s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:21     71s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.19 sec, Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] (I)      ===================================== Runtime Summary =====================================
[04/02 18:46:21     71s] (I)       Step                                          %      Start     Finish      Real       CPU 
[04/02 18:46:21     71s] (I)      -------------------------------------------------------------------------------------------
[04/02 18:46:21     71s] (I)       Early Global Route kernel               100.00%  39.17 sec  39.36 sec  0.19 sec  0.07 sec 
[04/02 18:46:21     71s] (I)       +-Import and model                       48.31%  39.18 sec  39.27 sec  0.09 sec  0.03 sec 
[04/02 18:46:21     71s] (I)       | +-Create place DB                       1.13%  39.18 sec  39.18 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | +-Import place data                   1.06%  39.18 sec  39.18 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Read instances and placement      0.39%  39.18 sec  39.18 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Read nets                         0.52%  39.18 sec  39.18 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | +-Create route DB                      42.18%  39.18 sec  39.26 sec  0.08 sec  0.02 sec 
[04/02 18:46:21     71s] (I)       | | +-Import route data (6T)             40.09%  39.18 sec  39.26 sec  0.08 sec  0.01 sec 
[04/02 18:46:21     71s] (I)       | | | +-Read blockages ( Layer 2-4 )     33.93%  39.19 sec  39.25 sec  0.06 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | | +-Read routing blockages          0.00%  39.19 sec  39.19 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | | +-Read instance blockages         0.13%  39.19 sec  39.19 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | | +-Read PG blockages               0.28%  39.19 sec  39.19 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | | +-Read clock blockages            0.78%  39.19 sec  39.19 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | | +-Read other blockages            0.10%  39.19 sec  39.19 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | | +-Read halo blockages             0.01%  39.19 sec  39.19 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | | +-Read boundary cut boxes         0.00%  39.19 sec  39.19 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Read blackboxes                   0.04%  39.25 sec  39.25 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Read prerouted                    0.38%  39.25 sec  39.25 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Read unlegalized nets             0.06%  39.25 sec  39.25 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Read nets                         0.19%  39.25 sec  39.25 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Set up via pillars                0.00%  39.25 sec  39.25 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Initialize 3D grid graph          0.05%  39.25 sec  39.25 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Model blockage capacity           0.80%  39.25 sec  39.25 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | | +-Initialize 3D capacity          0.68%  39.25 sec  39.25 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Move terms for access (6T)        1.31%  39.25 sec  39.26 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | +-Read aux data                         0.00%  39.26 sec  39.26 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | +-Others data preparation               0.07%  39.26 sec  39.26 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | +-Create route kernel                   4.42%  39.26 sec  39.27 sec  0.01 sec  0.01 sec 
[04/02 18:46:21     71s] (I)       +-Global Routing                          6.40%  39.27 sec  39.28 sec  0.01 sec  0.01 sec 
[04/02 18:46:21     71s] (I)       | +-Initialization                        0.04%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | +-Net group 1                           5.53%  39.27 sec  39.28 sec  0.01 sec  0.01 sec 
[04/02 18:46:21     71s] (I)       | | +-Generate topology (6T)              0.76%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | +-Phase 1a                            1.04%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Pattern routing (6T)              0.83%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | +-Phase 1b                            0.12%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | +-Phase 1c                            0.02%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | +-Phase 1d                            0.02%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | +-Phase 1e                            0.22%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Route legalization                0.07%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | | +-Legalize Blockage Violations    0.01%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | +-Phase 1f                            0.02%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | +-Phase 1g                            0.39%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Post Routing                      0.23%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | +-Phase 1h                            0.23%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | | +-Post Routing                      0.14%  39.27 sec  39.27 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | +-Layer assignment (6T)               1.33%  39.28 sec  39.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       +-Export 3D cong map                      0.38%  39.28 sec  39.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | +-Export 2D cong map                    0.09%  39.28 sec  39.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       +-Extract Global 3D Wires                 0.01%  39.28 sec  39.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       +-Track Assignment (6T)                   3.60%  39.28 sec  39.29 sec  0.01 sec  0.01 sec 
[04/02 18:46:21     71s] (I)       | +-Initialization                        0.04%  39.28 sec  39.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | +-Track Assignment Kernel               3.29%  39.28 sec  39.29 sec  0.01 sec  0.01 sec 
[04/02 18:46:21     71s] (I)       | +-Free Memory                           0.00%  39.29 sec  39.29 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       +-Export                                 36.83%  39.29 sec  39.36 sec  0.07 sec  0.02 sec 
[04/02 18:46:21     71s] (I)       | +-Export DB wires                       1.56%  39.29 sec  39.29 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | +-Export all nets (6T)                0.75%  39.29 sec  39.29 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | | +-Set wire vias (6T)                  0.63%  39.29 sec  39.29 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | +-Report wirelength                    34.19%  39.29 sec  39.35 sec  0.06 sec  0.01 sec 
[04/02 18:46:21     71s] (I)       | +-Update net boxes                      0.73%  39.35 sec  39.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       | +-Update timing                         0.01%  39.36 sec  39.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)       +-Postprocess design                      0.41%  39.36 sec  39.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)      ==================== Summary by functions =====================
[04/02 18:46:21     71s] (I)       Lv  Step                                %      Real       CPU 
[04/02 18:46:21     71s] (I)      ---------------------------------------------------------------
[04/02 18:46:21     71s] (I)        0  Early Global Route kernel     100.00%  0.19 sec  0.07 sec 
[04/02 18:46:21     71s] (I)        1  Import and model               48.31%  0.09 sec  0.03 sec 
[04/02 18:46:21     71s] (I)        1  Export                         36.83%  0.07 sec  0.02 sec 
[04/02 18:46:21     71s] (I)        1  Global Routing                  6.40%  0.01 sec  0.01 sec 
[04/02 18:46:21     71s] (I)        1  Track Assignment (6T)           3.60%  0.01 sec  0.01 sec 
[04/02 18:46:21     71s] (I)        1  Postprocess design              0.41%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        1  Export 3D cong map              0.38%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        1  Extract Global 3D Wires         0.01%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        2  Create route DB                42.18%  0.08 sec  0.02 sec 
[04/02 18:46:21     71s] (I)        2  Report wirelength              34.19%  0.06 sec  0.01 sec 
[04/02 18:46:21     71s] (I)        2  Net group 1                     5.53%  0.01 sec  0.01 sec 
[04/02 18:46:21     71s] (I)        2  Create route kernel             4.42%  0.01 sec  0.01 sec 
[04/02 18:46:21     71s] (I)        2  Track Assignment Kernel         3.29%  0.01 sec  0.01 sec 
[04/02 18:46:21     71s] (I)        2  Export DB wires                 1.56%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        2  Create place DB                 1.13%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        2  Update net boxes                0.73%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        2  Export 2D cong map              0.09%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        2  Initialization                  0.08%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        2  Others data preparation         0.07%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Import route data (6T)         40.09%  0.08 sec  0.01 sec 
[04/02 18:46:21     71s] (I)        3  Layer assignment (6T)           1.33%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Import place data               1.06%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Phase 1a                        1.04%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Generate topology (6T)          0.76%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Export all nets (6T)            0.75%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Set wire vias (6T)              0.63%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Phase 1g                        0.39%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Phase 1h                        0.23%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Phase 1e                        0.22%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Phase 1b                        0.12%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        3  Phase 1f                        0.02%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Read blockages ( Layer 2-4 )   33.93%  0.06 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Move terms for access (6T)      1.31%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Pattern routing (6T)            0.83%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Model blockage capacity         0.80%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Read nets                       0.72%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Read instances and placement    0.39%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Read prerouted                  0.38%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Post Routing                    0.37%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Route legalization              0.07%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Read unlegalized nets           0.06%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Initialize 3D grid graph        0.05%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        5  Read clock blockages            0.78%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        5  Initialize 3D capacity          0.68%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        5  Read PG blockages               0.28%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        5  Read instance blockages         0.13%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        5  Read other blockages            0.10%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        5  Legalize Blockage Violations    0.01%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[04/02 18:46:21     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:21     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:21     71s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.4)
[04/02 18:46:21     71s]     Routing using eGR only done.
[04/02 18:46:21     71s] Net route status summary:
[04/02 18:46:21     71s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:21     71s]   Non-clock:   656 (unrouted=2, trialRouted=654, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s] CCOPT: Done with clock implementation routing.
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s]   Clock implementation routing done.
[04/02 18:46:21     71s]   Fixed 6 wires.
[04/02 18:46:21     71s]   CCOpt: Starting congestion repair using flow wrapper...
[04/02 18:46:21     71s]     Congestion Repair...
[04/02 18:46:21     71s] *** IncrReplace #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:11.4/0:02:35.9 (0.5), mem = 2821.6M
[04/02 18:46:21     71s] Info: Disable timing driven in postCTS congRepair.
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s] Starting congRepair ...
[04/02 18:46:21     71s] User Input Parameters:
[04/02 18:46:21     71s] - Congestion Driven    : On
[04/02 18:46:21     71s] - Timing Driven        : Off
[04/02 18:46:21     71s] - Area-Violation Based : On
[04/02 18:46:21     71s] - Start Rollback Level : -5
[04/02 18:46:21     71s] - Legalized            : On
[04/02 18:46:21     71s] - Window Based         : Off
[04/02 18:46:21     71s] - eDen incr mode       : Off
[04/02 18:46:21     71s] - Small incr mode      : Off
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2821.6M, EPOCH TIME: 1680475581.900229
[04/02 18:46:21     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:21     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:21     71s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2821.6M, EPOCH TIME: 1680475581.904259
[04/02 18:46:21     71s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2821.6M, EPOCH TIME: 1680475581.904413
[04/02 18:46:21     71s] Starting Early Global Route congestion estimation: mem = 2821.6M
[04/02 18:46:21     71s] (I)      ================== Layers ==================
[04/02 18:46:21     71s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:21     71s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:46:21     71s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:21     71s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:46:21     71s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:46:21     71s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:21     71s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:46:21     71s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:21     71s] (I)      Started Import and model ( Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:21     71s] (I)      == Non-default Options ==
[04/02 18:46:21     71s] (I)      Maximum routing layer                              : 4
[04/02 18:46:21     71s] (I)      Number of threads                                  : 6
[04/02 18:46:21     71s] (I)      Use non-blocking free Dbs wires                    : false
[04/02 18:46:21     71s] (I)      Method to set GCell size                           : row
[04/02 18:46:21     71s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:46:21     71s] (I)      Use row-based GCell size
[04/02 18:46:21     71s] (I)      Use row-based GCell align
[04/02 18:46:21     71s] (I)      layer 0 area = 89000
[04/02 18:46:21     71s] (I)      layer 1 area = 120000
[04/02 18:46:21     71s] (I)      layer 2 area = 120000
[04/02 18:46:21     71s] (I)      layer 3 area = 120000
[04/02 18:46:21     71s] (I)      GCell unit size   : 3600
[04/02 18:46:21     71s] (I)      GCell multiplier  : 1
[04/02 18:46:21     71s] (I)      GCell row height  : 3600
[04/02 18:46:21     71s] (I)      Actual row height : 3600
[04/02 18:46:21     71s] (I)      GCell align ref   : 7000 7000
[04/02 18:46:21     71s] [NR-eGR] Track table information for default rule: 
[04/02 18:46:21     71s] [NR-eGR] M1 has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] M2 has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] M3 has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] M4 has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] M5 has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] M6 has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] MQ has single uniform track structure
[04/02 18:46:21     71s] [NR-eGR] LM has single uniform track structure
[04/02 18:46:21     71s] (I)      ============== Default via ===============
[04/02 18:46:21     71s] (I)      +---+------------------+-----------------+
[04/02 18:46:21     71s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:46:21     71s] (I)      +---+------------------+-----------------+
[04/02 18:46:21     71s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:46:21     71s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[04/02 18:46:21     71s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:46:21     71s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:46:21     71s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[04/02 18:46:21     71s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:46:21     71s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:46:21     71s] (I)      +---+------------------+-----------------+
[04/02 18:46:21     71s] [NR-eGR] Read 1843 PG shapes
[04/02 18:46:21     71s] [NR-eGR] Read 0 clock shapes
[04/02 18:46:21     71s] [NR-eGR] Read 0 other shapes
[04/02 18:46:21     71s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:46:21     71s] [NR-eGR] #Instance Blockages : 0
[04/02 18:46:21     71s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:46:21     71s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:46:21     71s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:46:21     71s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:46:21     71s] [NR-eGR] #Other Blockages    : 0
[04/02 18:46:21     71s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:46:21     71s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 249
[04/02 18:46:21     71s] [NR-eGR] Read 660 nets ( ignored 6 )
[04/02 18:46:21     71s] (I)      early_global_route_priority property id does not exist.
[04/02 18:46:21     71s] (I)      Read Num Blocks=1843  Num Prerouted Wires=249  Num CS=0
[04/02 18:46:21     71s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 125
[04/02 18:46:21     71s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 106
[04/02 18:46:21     71s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 18
[04/02 18:46:21     71s] (I)      Number of ignored nets                =      6
[04/02 18:46:21     71s] (I)      Number of connected nets              =      0
[04/02 18:46:21     71s] (I)      Number of fixed nets                  =      6.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/02 18:46:21     71s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:46:21     71s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:46:21     71s] (I)      Ndr track 0 does not exist
[04/02 18:46:21     71s] (I)      Ndr track 0 does not exist
[04/02 18:46:21     71s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:46:21     71s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:46:21     71s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:46:21     71s] (I)      Site width          :   400  (dbu)
[04/02 18:46:21     71s] (I)      Row height          :  3600  (dbu)
[04/02 18:46:21     71s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:46:21     71s] (I)      GCell width         :  3600  (dbu)
[04/02 18:46:21     71s] (I)      GCell height        :  3600  (dbu)
[04/02 18:46:21     71s] (I)      Grid                :    66    50     4
[04/02 18:46:21     71s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:46:21     71s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:46:21     71s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:46:21     71s] (I)      Default wire width  :   160   200   200   200
[04/02 18:46:21     71s] (I)      Default wire space  :   160   200   200   200
[04/02 18:46:21     71s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:46:21     71s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:46:21     71s] (I)      First track coord   :   400   400   400   400
[04/02 18:46:21     71s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:46:21     71s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:46:21     71s] (I)      Num of masks        :     1     1     1     1
[04/02 18:46:21     71s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:46:21     71s] (I)      --------------------------------------------------------
[04/02 18:46:21     71s] 
[04/02 18:46:21     71s] [NR-eGR] ============ Routing rule table ============
[04/02 18:46:21     71s] [NR-eGR] Rule id: 0  Nets: 0
[04/02 18:46:21     71s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/02 18:46:21     71s] (I)                    Layer    2    3    4 
[04/02 18:46:21     71s] (I)                    Pitch  800  800  800 
[04/02 18:46:21     71s] (I)             #Used tracks    2    2    2 
[04/02 18:46:21     71s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:21     71s] [NR-eGR] Rule id: 1  Nets: 654
[04/02 18:46:21     71s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:46:21     71s] (I)                    Layer    2    3    4 
[04/02 18:46:21     71s] (I)                    Pitch  400  400  400 
[04/02 18:46:21     71s] (I)             #Used tracks    1    1    1 
[04/02 18:46:21     71s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:21     71s] [NR-eGR] ========================================
[04/02 18:46:21     71s] [NR-eGR] 
[04/02 18:46:21     71s] (I)      =============== Blocked Tracks ===============
[04/02 18:46:21     71s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:21     71s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:46:21     71s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:21     71s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:46:21     71s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:46:21     71s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:46:21     71s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:46:21     71s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:21     71s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] (I)      Reset routing kernel
[04/02 18:46:21     71s] (I)      Started Global Routing ( Curr Mem: 2821.64 MB )
[04/02 18:46:21     71s] (I)      totalPins=2127  totalGlobalPin=2086 (98.07%)
[04/02 18:46:21     71s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:46:21     71s] [NR-eGR] Layer group 1: route 654 net(s) in layer range [2, 4]
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1a Route ============
[04/02 18:46:21     71s] (I)      Usage: 3872 = (1860 H, 2012 V) = (6.92% H, 3.91% V) = (6.696e+03um H, 7.243e+03um V)
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1b Route ============
[04/02 18:46:21     71s] (I)      Usage: 3872 = (1860 H, 2012 V) = (6.92% H, 3.91% V) = (6.696e+03um H, 7.243e+03um V)
[04/02 18:46:21     71s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.393920e+04um
[04/02 18:46:21     71s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/02 18:46:21     71s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1c Route ============
[04/02 18:46:21     71s] (I)      Usage: 3872 = (1860 H, 2012 V) = (6.92% H, 3.91% V) = (6.696e+03um H, 7.243e+03um V)
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1d Route ============
[04/02 18:46:21     71s] (I)      Usage: 3872 = (1860 H, 2012 V) = (6.92% H, 3.91% V) = (6.696e+03um H, 7.243e+03um V)
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1e Route ============
[04/02 18:46:21     71s] (I)      Usage: 3872 = (1860 H, 2012 V) = (6.92% H, 3.91% V) = (6.696e+03um H, 7.243e+03um V)
[04/02 18:46:21     71s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.393920e+04um
[04/02 18:46:21     71s] (I)      
[04/02 18:46:21     71s] (I)      ============  Phase 1l Route ============
[04/02 18:46:22     71s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:46:22     71s] (I)      Layer  2:      26747      2751         0           0       29106    ( 0.00%) 
[04/02 18:46:22     71s] (I)      Layer  3:      26722      2407         0         468       28782    ( 1.60%) 
[04/02 18:46:22     71s] (I)      Layer  4:      24015       396         0           0       29106    ( 0.00%) 
[04/02 18:46:22     71s] (I)      Total:         77484      5554         0         468       86994    ( 0.54%) 
[04/02 18:46:22     71s] (I)      
[04/02 18:46:22     71s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:46:22     71s] [NR-eGR]                        OverCon            
[04/02 18:46:22     71s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:46:22     71s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:46:22     71s] [NR-eGR] ----------------------------------------------
[04/02 18:46:22     71s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:22     71s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:22     71s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:22     71s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:22     71s] [NR-eGR] ----------------------------------------------
[04/02 18:46:22     71s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:46:22     71s] [NR-eGR] 
[04/02 18:46:22     71s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.08 sec, Curr Mem: 2821.64 MB )
[04/02 18:46:22     71s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:46:22     71s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:46:22     71s] Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2821.6M
[04/02 18:46:22     71s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.062, REAL:0.169, MEM:2821.6M, EPOCH TIME: 1680475582.073213
[04/02 18:46:22     71s] OPERPROF: Starting HotSpotCal at level 1, MEM:2821.6M, EPOCH TIME: 1680475582.073323
[04/02 18:46:22     71s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:22     71s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:46:22     71s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:22     71s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:46:22     71s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:22     71s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:46:22     71s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:46:22     71s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:2821.6M, EPOCH TIME: 1680475582.078674
[04/02 18:46:22     71s] Skipped repairing congestion.
[04/02 18:46:22     71s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2821.6M, EPOCH TIME: 1680475582.078882
[04/02 18:46:22     71s] Starting Early Global Route wiring: mem = 2821.6M
[04/02 18:46:22     71s] (I)      ============= Track Assignment ============
[04/02 18:46:22     71s] (I)      Started Track Assignment (6T) ( Curr Mem: 2821.64 MB )
[04/02 18:46:22     71s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[04/02 18:46:22     71s] (I)      Run Multi-thread track assignment
[04/02 18:46:22     71s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2821.64 MB )
[04/02 18:46:22     71s] (I)      Started Export ( Curr Mem: 2821.64 MB )
[04/02 18:46:22     71s] [NR-eGR]             Length (um)  Vias 
[04/02 18:46:22     71s] [NR-eGR] ------------------------------
[04/02 18:46:22     71s] [NR-eGR]  M1  (1H)             0  2160 
[04/02 18:46:22     71s] [NR-eGR]  M2  (2V)          7351  3213 
[04/02 18:46:22     71s] [NR-eGR]  M3  (3H)          7829   123 
[04/02 18:46:22     71s] [NR-eGR]  M4  (4V)           793     0 
[04/02 18:46:22     71s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:46:22     71s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:46:22     71s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:46:22     71s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:46:22     71s] [NR-eGR] ------------------------------
[04/02 18:46:22     71s] [NR-eGR]      Total        15974  5496 
[04/02 18:46:22     71s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:22     71s] [NR-eGR] Total half perimeter of net bounding box: 13503um
[04/02 18:46:22     71s] [NR-eGR] Total length: 15974um, number of vias: 5496
[04/02 18:46:22     71s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:22     71s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/02 18:46:22     71s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:22     71s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2821.64 MB )
[04/02 18:46:22     71s] Early Global Route wiring runtime: 0.02 seconds, mem = 2821.6M
[04/02 18:46:22     71s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.033, REAL:0.021, MEM:2821.6M, EPOCH TIME: 1680475582.100263
[04/02 18:46:22     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:22     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:22     71s] Tdgp not successfully inited but do clear! skip clearing
[04/02 18:46:22     71s] End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
[04/02 18:46:22     71s] *** IncrReplace #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.3 (0.4), totSession cpu/real = 0:01:11.5/0:02:36.2 (0.5), mem = 2821.6M
[04/02 18:46:22     71s] 
[04/02 18:46:22     71s] =============================================================================================
[04/02 18:46:22     71s]  Step TAT Report : IncrReplace #1 / ccopt_design #1                             21.14-s109_1
[04/02 18:46:22     71s] =============================================================================================
[04/02 18:46:22     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:22     71s] ---------------------------------------------------------------------------------------------
[04/02 18:46:22     71s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.4
[04/02 18:46:22     71s] ---------------------------------------------------------------------------------------------
[04/02 18:46:22     71s]  IncrReplace #1 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.4
[04/02 18:46:22     71s] ---------------------------------------------------------------------------------------------
[04/02 18:46:22     71s] 
[04/02 18:46:22     71s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.3)
[04/02 18:46:22     71s]   CCOpt: Starting congestion repair using flow wrapper done.
[04/02 18:46:22     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2821.6M, EPOCH TIME: 1680475582.184898
[04/02 18:46:22     71s] Processing tracks to init pin-track alignment.
[04/02 18:46:22     71s] z: 2, totalTracks: 1
[04/02 18:46:22     71s] z: 4, totalTracks: 1
[04/02 18:46:22     71s] z: 6, totalTracks: 1
[04/02 18:46:22     71s] z: 8, totalTracks: 1
[04/02 18:46:22     71s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:22     71s] All LLGs are deleted
[04/02 18:46:22     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:22     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:22     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2821.6M, EPOCH TIME: 1680475582.188875
[04/02 18:46:22     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2821.6M, EPOCH TIME: 1680475582.189243
[04/02 18:46:22     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2821.6M, EPOCH TIME: 1680475582.189541
[04/02 18:46:22     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:22     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:22     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2917.6M, EPOCH TIME: 1680475582.193366
[04/02 18:46:22     71s] Max number of tech site patterns supported in site array is 256.
[04/02 18:46:22     71s] Core basic site is IBM13SITE
[04/02 18:46:22     71s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2917.6M, EPOCH TIME: 1680475582.204675
[04/02 18:46:22     71s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:46:22     71s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:46:22     71s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.065, MEM:2917.6M, EPOCH TIME: 1680475582.269877
[04/02 18:46:22     71s] Fast DP-INIT is on for default
[04/02 18:46:22     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:46:22     71s] Atter site array init, number of instance map data is 0.
[04/02 18:46:22     71s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.079, MEM:2917.6M, EPOCH TIME: 1680475582.271962
[04/02 18:46:22     71s] 
[04/02 18:46:22     71s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:22     71s] OPERPROF:     Starting CMU at level 3, MEM:2917.6M, EPOCH TIME: 1680475582.272861
[04/02 18:46:22     71s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:2917.6M, EPOCH TIME: 1680475582.277654
[04/02 18:46:22     71s] 
[04/02 18:46:22     71s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:22     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.090, MEM:2821.6M, EPOCH TIME: 1680475582.279268
[04/02 18:46:22     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2821.6M, EPOCH TIME: 1680475582.279454
[04/02 18:46:22     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2821.6M, EPOCH TIME: 1680475582.282093
[04/02 18:46:22     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2821.6MB).
[04/02 18:46:22     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.098, MEM:2821.6M, EPOCH TIME: 1680475582.282475
[04/02 18:46:22     71s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.8)
[04/02 18:46:22     71s]   Leaving CCOpt scope - extractRC...
[04/02 18:46:22     71s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/02 18:46:22     71s] Extraction called for design 'Main_controller' of instances=658 and nets=662 using extraction engine 'preRoute' .
[04/02 18:46:22     71s] PreRoute RC Extraction called for design Main_controller.
[04/02 18:46:22     71s] RC Extraction called in multi-corner(1) mode.
[04/02 18:46:22     71s] RCMode: PreRoute
[04/02 18:46:22     71s]       RC Corner Indexes            0   
[04/02 18:46:22     71s] Capacitance Scaling Factor   : 1.00000 
[04/02 18:46:22     71s] Resistance Scaling Factor    : 1.00000 
[04/02 18:46:22     71s] Clock Cap. Scaling Factor    : 1.00000 
[04/02 18:46:22     71s] Clock Res. Scaling Factor    : 1.00000 
[04/02 18:46:22     71s] Shrink Factor                : 1.00000
[04/02 18:46:22     71s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/02 18:46:22     71s] Using Quantus QRC technology file ...
[04/02 18:46:22     71s] 
[04/02 18:46:22     71s] Trim Metal Layers:
[04/02 18:46:22     71s] LayerId::1 widthSet size::1
[04/02 18:46:22     71s] LayerId::2 widthSet size::1
[04/02 18:46:22     71s] LayerId::3 widthSet size::1
[04/02 18:46:22     71s] LayerId::4 widthSet size::1
[04/02 18:46:22     71s] LayerId::5 widthSet size::1
[04/02 18:46:22     71s] LayerId::6 widthSet size::1
[04/02 18:46:22     71s] LayerId::7 widthSet size::1
[04/02 18:46:22     71s] LayerId::8 widthSet size::1
[04/02 18:46:22     71s] Updating RC grid for preRoute extraction ...
[04/02 18:46:22     71s] eee: pegSigSF::1.070000
[04/02 18:46:22     71s] Initializing multi-corner resistance tables ...
[04/02 18:46:22     71s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:46:22     71s] eee: l::2 avDens::0.087249 usedTrk::227.719443 availTrk::2610.000000 sigTrk::227.719443
[04/02 18:46:22     71s] eee: l::3 avDens::0.080018 usedTrk::244.854166 availTrk::3060.000000 sigTrk::244.854166
[04/02 18:46:22     71s] eee: l::4 avDens::0.037504 usedTrk::118.136111 availTrk::3150.000000 sigTrk::118.136111
[04/02 18:46:22     71s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:22     71s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:22     71s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:22     71s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:22     71s] {RT rc-typ 0 4 4 0}
[04/02 18:46:22     71s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.030078 aWlH=0.000000 lMod=0 pMax=0.807400 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:46:22     71s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2821.637M)
[04/02 18:46:22     71s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/02 18:46:22     71s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:22     71s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:46:22     71s] End AAE Lib Interpolated Model. (MEM=2821.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:22     71s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:22     71s]   Clock DAG stats after clustering cong repair call:
[04/02 18:46:22     71s]     cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
[04/02 18:46:22     71s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:22     71s]     misc counts      : r=1, pp=0
[04/02 18:46:22     71s]     cell areas       : b=0.000um^2, i=100.800um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.800um^2
[04/02 18:46:22     71s]     cell capacitance : b=0.000pF, i=0.141pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
[04/02 18:46:22     71s]     sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:22     71s]     wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.142pF, total=0.173pF
[04/02 18:46:22     71s]     wire lengths     : top=0.000um, trunk=220.000um, leaf=904.797um, total=1124.797um
[04/02 18:46:22     71s]     hp wire lengths  : top=0.000um, trunk=204.400um, leaf=386.800um, total=591.200um
[04/02 18:46:22     71s]   Clock DAG net violations after clustering cong repair call:
[04/02 18:46:22     71s]     Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
[04/02 18:46:22     71s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[04/02 18:46:22     71s]     Trunk : target=0.100ns count=4 avg=0.073ns sd=0.062ns min=0.037ns max=0.165ns {3 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/02 18:46:22     71s]     Leaf  : target=0.100ns count=2 avg=0.080ns sd=0.005ns min=0.076ns max=0.084ns {0 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:22     71s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[04/02 18:46:22     71s]      Invs: CLKINVX20TR: 5 
[04/02 18:46:22     71s]   Clock DAG hash after clustering cong repair call: 6496789156746550980 12872626887440028635
[04/02 18:46:22     71s]   CTS services accumulated run-time stats after clustering cong repair call:
[04/02 18:46:22     71s]     delay calculator: calls=7183, total_wall_time=0.176s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]     legalizer: calls=57, total_wall_time=0.001s, mean_wall_time=0.022ms
[04/02 18:46:22     71s]     steiner router: calls=7173, total_wall_time=0.166s, mean_wall_time=0.023ms
[04/02 18:46:22     71s]   Primary reporting skew groups after clustering cong repair call:
[04/02 18:46:22     71s]     skew_group clk/typConstraintMode: insertion delay [min=0.162, max=0.170, avg=0.168, sd=0.002], skew [0.008 vs 0.100], 100% {0.162, 0.170} (wid=0.013 ws=0.005) (gid=0.160 gs=0.005)
[04/02 18:46:22     71s]         min path sink: clk_r_REG72_S1/CK
[04/02 18:46:22     71s]         max path sink: clk_r_REG42_S2/CK
[04/02 18:46:22     71s]   Skew group summary after clustering cong repair call:
[04/02 18:46:22     71s]     skew_group clk/typConstraintMode: insertion delay [min=0.162, max=0.170, avg=0.168, sd=0.002], skew [0.008 vs 0.100], 100% {0.162, 0.170} (wid=0.013 ws=0.005) (gid=0.160 gs=0.005)
[04/02 18:46:22     71s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:00.9)
[04/02 18:46:22     71s]   Stage::Clustering done. (took cpu=0:00:00.7 real=0:00:01.6)
[04/02 18:46:22     71s]   Stage::DRV Fixing...
[04/02 18:46:22     71s]   Fixing clock tree slew time and max cap violations...
[04/02 18:46:22     71s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 6496789156746550980 12872626887440028635
[04/02 18:46:22     71s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[04/02 18:46:22     71s]       delay calculator: calls=7183, total_wall_time=0.176s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=57, total_wall_time=0.001s, mean_wall_time=0.022ms
[04/02 18:46:22     71s]       steiner router: calls=7173, total_wall_time=0.166s, mean_wall_time=0.023ms
[04/02 18:46:22     71s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:46:22     71s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/02 18:46:22     71s]       cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
[04/02 18:46:22     71s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:22     71s]       misc counts      : r=1, pp=0
[04/02 18:46:22     71s]       cell areas       : b=0.000um^2, i=90.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.720um^2
[04/02 18:46:22     71s]       cell capacitance : b=0.000pF, i=0.124pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.124pF
[04/02 18:46:22     71s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:22     71s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.142pF, total=0.173pF
[04/02 18:46:22     71s]       wire lengths     : top=0.000um, trunk=221.600um, leaf=904.797um, total=1126.397um
[04/02 18:46:22     71s]       hp wire lengths  : top=0.000um, trunk=204.400um, leaf=386.800um, total=591.200um
[04/02 18:46:22     71s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[04/02 18:46:22     71s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/02 18:46:22     71s]       Trunk : target=0.100ns count=4 avg=0.052ns sd=0.021ns min=0.037ns max=0.083ns {3 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:22     71s]       Leaf  : target=0.100ns count=2 avg=0.080ns sd=0.005ns min=0.076ns max=0.084ns {0 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:22     71s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[04/02 18:46:22     71s]        Invs: CLKINVX20TR: 4 CLKINVX8TR: 1 
[04/02 18:46:22     71s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 1229624534659751303 1553945257827777176
[04/02 18:46:22     71s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[04/02 18:46:22     71s]       delay calculator: calls=7203, total_wall_time=0.177s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=62, total_wall_time=0.004s, mean_wall_time=0.065ms
[04/02 18:46:22     71s]       steiner router: calls=7181, total_wall_time=0.166s, mean_wall_time=0.023ms
[04/02 18:46:22     71s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[04/02 18:46:22     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.100]
[04/02 18:46:22     71s]           min path sink: clk_r_REG72_S1/CK
[04/02 18:46:22     71s]           max path sink: clk_r_REG42_S2/CK
[04/02 18:46:22     71s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/02 18:46:22     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.100]
[04/02 18:46:22     71s]     Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:22     71s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:22     71s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/02 18:46:22     71s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 1229624534659751303 1553945257827777176
[04/02 18:46:22     71s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/02 18:46:22     71s]       delay calculator: calls=7203, total_wall_time=0.177s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=62, total_wall_time=0.004s, mean_wall_time=0.065ms
[04/02 18:46:22     71s]       steiner router: calls=7181, total_wall_time=0.166s, mean_wall_time=0.023ms
[04/02 18:46:22     71s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:46:22     71s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/02 18:46:22     71s]       cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
[04/02 18:46:22     71s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:22     71s]       misc counts      : r=1, pp=0
[04/02 18:46:22     71s]       cell areas       : b=0.000um^2, i=90.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.720um^2
[04/02 18:46:22     71s]       cell capacitance : b=0.000pF, i=0.124pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.124pF
[04/02 18:46:22     71s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:22     71s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.142pF, total=0.173pF
[04/02 18:46:22     71s]       wire lengths     : top=0.000um, trunk=221.600um, leaf=904.797um, total=1126.397um
[04/02 18:46:22     71s]       hp wire lengths  : top=0.000um, trunk=204.400um, leaf=386.800um, total=591.200um
[04/02 18:46:22     71s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[04/02 18:46:22     71s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/02 18:46:22     71s]       Trunk : target=0.100ns count=4 avg=0.052ns sd=0.021ns min=0.037ns max=0.083ns {3 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:22     71s]       Leaf  : target=0.100ns count=2 avg=0.080ns sd=0.005ns min=0.076ns max=0.084ns {0 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:22     71s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[04/02 18:46:22     71s]        Invs: CLKINVX20TR: 4 CLKINVX8TR: 1 
[04/02 18:46:22     71s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 1229624534659751303 1553945257827777176
[04/02 18:46:22     71s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/02 18:46:22     71s]       delay calculator: calls=7203, total_wall_time=0.177s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=62, total_wall_time=0.004s, mean_wall_time=0.065ms
[04/02 18:46:22     71s]       steiner router: calls=7181, total_wall_time=0.166s, mean_wall_time=0.023ms
[04/02 18:46:22     71s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/02 18:46:22     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.100], 100% {0.171, 0.179} (wid=0.012 ws=0.005) (gid=0.169 gs=0.005)
[04/02 18:46:22     71s]           min path sink: clk_r_REG72_S1/CK
[04/02 18:46:22     71s]           max path sink: clk_r_REG42_S2/CK
[04/02 18:46:22     71s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/02 18:46:22     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.100], 100% {0.171, 0.179} (wid=0.012 ws=0.005) (gid=0.169 gs=0.005)
[04/02 18:46:22     71s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:22     71s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:22     71s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:22     71s]   Stage::Insertion Delay Reduction...
[04/02 18:46:22     71s]   Removing unnecessary root buffering...
[04/02 18:46:22     71s]     Clock DAG hash before 'Removing unnecessary root buffering': 1229624534659751303 1553945257827777176
[04/02 18:46:22     71s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[04/02 18:46:22     71s]       delay calculator: calls=7203, total_wall_time=0.177s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=62, total_wall_time=0.004s, mean_wall_time=0.065ms
[04/02 18:46:22     71s]       steiner router: calls=7181, total_wall_time=0.166s, mean_wall_time=0.023ms
[04/02 18:46:22     71s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/02 18:46:22     71s]       cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
[04/02 18:46:22     71s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:22     71s]       misc counts      : r=1, pp=0
[04/02 18:46:22     71s]       cell areas       : b=0.000um^2, i=90.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.720um^2
[04/02 18:46:22     71s]       cell capacitance : b=0.000pF, i=0.124pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.124pF
[04/02 18:46:22     71s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:22     71s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.142pF, total=0.173pF
[04/02 18:46:22     71s]       wire lengths     : top=0.000um, trunk=221.600um, leaf=904.797um, total=1126.397um
[04/02 18:46:22     71s]       hp wire lengths  : top=0.000um, trunk=204.400um, leaf=386.800um, total=591.200um
[04/02 18:46:22     71s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[04/02 18:46:22     71s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/02 18:46:22     71s]       Trunk : target=0.100ns count=4 avg=0.052ns sd=0.021ns min=0.037ns max=0.083ns {3 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:22     71s]       Leaf  : target=0.100ns count=2 avg=0.080ns sd=0.005ns min=0.076ns max=0.084ns {0 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:22     71s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[04/02 18:46:22     71s]        Invs: CLKINVX20TR: 4 CLKINVX8TR: 1 
[04/02 18:46:22     71s]     Clock DAG hash after 'Removing unnecessary root buffering': 1229624534659751303 1553945257827777176
[04/02 18:46:22     71s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[04/02 18:46:22     71s]       delay calculator: calls=7254, total_wall_time=0.181s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=70, total_wall_time=0.004s, mean_wall_time=0.063ms
[04/02 18:46:22     71s]       steiner router: calls=7205, total_wall_time=0.167s, mean_wall_time=0.023ms
[04/02 18:46:22     71s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[04/02 18:46:22     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.100]
[04/02 18:46:22     71s]           min path sink: clk_r_REG72_S1/CK
[04/02 18:46:22     71s]           max path sink: clk_r_REG42_S2/CK
[04/02 18:46:22     71s]     Skew group summary after 'Removing unnecessary root buffering':
[04/02 18:46:22     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.100]
[04/02 18:46:22     71s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:22     71s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:22     71s]   Removing unconstrained drivers...
[04/02 18:46:22     71s]     Clock DAG hash before 'Removing unconstrained drivers': 1229624534659751303 1553945257827777176
[04/02 18:46:22     71s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[04/02 18:46:22     71s]       delay calculator: calls=7254, total_wall_time=0.181s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=70, total_wall_time=0.004s, mean_wall_time=0.063ms
[04/02 18:46:22     71s]       steiner router: calls=7205, total_wall_time=0.167s, mean_wall_time=0.023ms
[04/02 18:46:22     71s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/02 18:46:22     71s]       cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
[04/02 18:46:22     71s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:22     71s]       misc counts      : r=1, pp=0
[04/02 18:46:22     71s]       cell areas       : b=0.000um^2, i=90.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.720um^2
[04/02 18:46:22     71s]       cell capacitance : b=0.000pF, i=0.124pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.124pF
[04/02 18:46:22     71s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:22     71s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.142pF, total=0.173pF
[04/02 18:46:22     71s]       wire lengths     : top=0.000um, trunk=221.600um, leaf=904.797um, total=1126.397um
[04/02 18:46:22     71s]       hp wire lengths  : top=0.000um, trunk=204.400um, leaf=386.800um, total=591.200um
[04/02 18:46:22     71s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[04/02 18:46:22     71s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/02 18:46:22     71s]       Trunk : target=0.100ns count=4 avg=0.052ns sd=0.021ns min=0.037ns max=0.083ns {3 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:22     71s]       Leaf  : target=0.100ns count=2 avg=0.080ns sd=0.005ns min=0.076ns max=0.084ns {0 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:22     71s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[04/02 18:46:22     71s]        Invs: CLKINVX20TR: 4 CLKINVX8TR: 1 
[04/02 18:46:22     71s]     Clock DAG hash after 'Removing unconstrained drivers': 1229624534659751303 1553945257827777176
[04/02 18:46:22     71s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[04/02 18:46:22     71s]       delay calculator: calls=7254, total_wall_time=0.181s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=70, total_wall_time=0.004s, mean_wall_time=0.063ms
[04/02 18:46:22     71s]       steiner router: calls=7205, total_wall_time=0.167s, mean_wall_time=0.023ms
[04/02 18:46:22     71s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[04/02 18:46:22     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.100]
[04/02 18:46:22     71s]           min path sink: clk_r_REG72_S1/CK
[04/02 18:46:22     71s]           max path sink: clk_r_REG42_S2/CK
[04/02 18:46:22     71s]     Skew group summary after 'Removing unconstrained drivers':
[04/02 18:46:22     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.100]
[04/02 18:46:22     71s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:22     71s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:22     71s]   Reducing insertion delay 1...
[04/02 18:46:22     71s]     Clock DAG hash before 'Reducing insertion delay 1': 1229624534659751303 1553945257827777176
[04/02 18:46:22     71s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[04/02 18:46:22     71s]       delay calculator: calls=7254, total_wall_time=0.181s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=70, total_wall_time=0.004s, mean_wall_time=0.063ms
[04/02 18:46:22     71s]       steiner router: calls=7205, total_wall_time=0.167s, mean_wall_time=0.023ms
[04/02 18:46:22     71s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/02 18:46:22     71s]       cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
[04/02 18:46:22     71s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:22     71s]       misc counts      : r=1, pp=0
[04/02 18:46:22     71s]       cell areas       : b=0.000um^2, i=90.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.720um^2
[04/02 18:46:22     71s]       cell capacitance : b=0.000pF, i=0.124pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.124pF
[04/02 18:46:22     71s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:22     71s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.142pF, total=0.173pF
[04/02 18:46:22     71s]       wire lengths     : top=0.000um, trunk=221.600um, leaf=904.797um, total=1126.397um
[04/02 18:46:22     71s]       hp wire lengths  : top=0.000um, trunk=204.400um, leaf=386.800um, total=591.200um
[04/02 18:46:22     71s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[04/02 18:46:22     71s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/02 18:46:22     71s]       Trunk : target=0.100ns count=4 avg=0.052ns sd=0.021ns min=0.037ns max=0.083ns {3 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:22     71s]       Leaf  : target=0.100ns count=2 avg=0.080ns sd=0.005ns min=0.076ns max=0.084ns {0 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:22     71s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[04/02 18:46:22     71s]        Invs: CLKINVX20TR: 4 CLKINVX8TR: 1 
[04/02 18:46:22     71s]     Clock DAG hash after 'Reducing insertion delay 1': 1229624534659751303 1553945257827777176
[04/02 18:46:22     71s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[04/02 18:46:22     71s]       delay calculator: calls=7331, total_wall_time=0.182s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=87, total_wall_time=0.005s, mean_wall_time=0.057ms
[04/02 18:46:22     71s]       steiner router: calls=7232, total_wall_time=0.168s, mean_wall_time=0.023ms
[04/02 18:46:22     71s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[04/02 18:46:22     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.100]
[04/02 18:46:22     71s]           min path sink: clk_r_REG72_S1/CK
[04/02 18:46:22     71s]           max path sink: clk_r_REG42_S2/CK
[04/02 18:46:22     71s]     Skew group summary after 'Reducing insertion delay 1':
[04/02 18:46:22     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.100]
[04/02 18:46:22     71s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:22     71s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:22     71s]   Removing longest path buffering...
[04/02 18:46:22     71s]     Clock DAG hash before 'Removing longest path buffering': 1229624534659751303 1553945257827777176
[04/02 18:46:22     71s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[04/02 18:46:22     71s]       delay calculator: calls=7331, total_wall_time=0.182s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=87, total_wall_time=0.005s, mean_wall_time=0.057ms
[04/02 18:46:22     71s]       steiner router: calls=7232, total_wall_time=0.168s, mean_wall_time=0.023ms
[04/02 18:46:22     71s]     Clock DAG stats after 'Removing longest path buffering':
[04/02 18:46:22     71s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:22     71s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:22     71s]       misc counts      : r=1, pp=0
[04/02 18:46:22     71s]       cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
[04/02 18:46:22     71s]       cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
[04/02 18:46:22     71s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:22     71s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.155pF, total=0.175pF
[04/02 18:46:22     71s]       wire lengths     : top=0.000um, trunk=151.200um, leaf=1006.800um, total=1158.000um
[04/02 18:46:22     71s]       hp wire lengths  : top=0.000um, trunk=132.400um, leaf=487.000um, total=619.400um
[04/02 18:46:22     71s]     Clock DAG net violations after 'Removing longest path buffering': none
[04/02 18:46:22     71s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/02 18:46:22     71s]       Trunk : target=0.100ns count=2 avg=0.092ns sd=0.012ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:46:22     71s]       Leaf  : target=0.100ns count=2 avg=0.087ns sd=0.008ns min=0.081ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:22     71s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[04/02 18:46:22     71s]        Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
[04/02 18:46:22     71s]     Clock DAG hash after 'Removing longest path buffering': 13057234999794335505 10648508210545555130
[04/02 18:46:22     71s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[04/02 18:46:22     71s]       delay calculator: calls=7376, total_wall_time=0.187s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=99, total_wall_time=0.005s, mean_wall_time=0.055ms
[04/02 18:46:22     71s]       steiner router: calls=7255, total_wall_time=0.174s, mean_wall_time=0.024ms
[04/02 18:46:22     71s]     Primary reporting skew groups after 'Removing longest path buffering':
[04/02 18:46:22     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.159], skew [0.012 vs 0.100]
[04/02 18:46:22     71s]           min path sink: clk_r_REG62_S2/CK
[04/02 18:46:22     71s]           max path sink: clk_r_REG19_S1/CK
[04/02 18:46:22     71s]     Skew group summary after 'Removing longest path buffering':
[04/02 18:46:22     71s]       skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.159], skew [0.012 vs 0.100]
[04/02 18:46:22     71s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:22     71s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:22     71s]   Reducing insertion delay 2...
[04/02 18:46:22     71s]     Clock DAG hash before 'Reducing insertion delay 2': 13057234999794335505 10648508210545555130
[04/02 18:46:22     71s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[04/02 18:46:22     71s]       delay calculator: calls=7376, total_wall_time=0.187s, mean_wall_time=0.025ms
[04/02 18:46:22     71s]       legalizer: calls=99, total_wall_time=0.005s, mean_wall_time=0.055ms
[04/02 18:46:22     71s]       steiner router: calls=7255, total_wall_time=0.174s, mean_wall_time=0.024ms
[04/02 18:46:23     72s]     Path optimization required 300 stage delay updates 
[04/02 18:46:23     72s]     Clock DAG stats after 'Reducing insertion delay 2':
[04/02 18:46:23     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]       misc counts      : r=1, pp=0
[04/02 18:46:23     72s]       cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
[04/02 18:46:23     72s]       cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
[04/02 18:46:23     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]       wire lengths     : top=0.000um, trunk=151.200um, leaf=979.600um, total=1130.800um
[04/02 18:46:23     72s]       hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[04/02 18:46:23     72s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[04/02 18:46:23     72s]       Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:46:23     72s]       Leaf  : target=0.100ns count=2 avg=0.085ns sd=0.007ns min=0.080ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[04/02 18:46:23     72s]        Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
[04/02 18:46:23     72s]     Clock DAG hash after 'Reducing insertion delay 2': 15534820149426910846 18124051396776083613
[04/02 18:46:23     72s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[04/02 18:46:23     72s]       delay calculator: calls=7865, total_wall_time=0.226s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=228, total_wall_time=0.010s, mean_wall_time=0.043ms
[04/02 18:46:23     72s]       steiner router: calls=7561, total_wall_time=0.217s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.156, avg=0.152, sd=0.003], skew [0.011 vs 0.100], 100% {0.145, 0.156} (wid=0.014 ws=0.007) (gid=0.142 gs=0.004)
[04/02 18:46:23     72s]           min path sink: clk_r_REG62_S2/CK
[04/02 18:46:23     72s]           max path sink: clk_r_REG22_S2/CK
[04/02 18:46:23     72s]     Skew group summary after 'Reducing insertion delay 2':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.156, avg=0.152, sd=0.003], skew [0.011 vs 0.100], 100% {0.145, 0.156} (wid=0.014 ws=0.007) (gid=0.142 gs=0.004)
[04/02 18:46:23     72s]     Legalizer API calls during this step: 129 succeeded with high effort: 129 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]   Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.4)
[04/02 18:46:23     72s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.6)
[04/02 18:46:23     72s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.1 real=0:00:02.3)
[04/02 18:46:23     72s]   CCOpt::Phase::Implementation...
[04/02 18:46:23     72s]   Stage::Reducing Power...
[04/02 18:46:23     72s]   Improving clock tree routing...
[04/02 18:46:23     72s]     Clock DAG hash before 'Improving clock tree routing': 15534820149426910846 18124051396776083613
[04/02 18:46:23     72s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[04/02 18:46:23     72s]       delay calculator: calls=7865, total_wall_time=0.226s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=228, total_wall_time=0.010s, mean_wall_time=0.043ms
[04/02 18:46:23     72s]       steiner router: calls=7561, total_wall_time=0.217s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Iteration 1...
[04/02 18:46:23     72s]     Iteration 1 done.
[04/02 18:46:23     72s]     Clock DAG stats after 'Improving clock tree routing':
[04/02 18:46:23     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]       misc counts      : r=1, pp=0
[04/02 18:46:23     72s]       cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
[04/02 18:46:23     72s]       cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
[04/02 18:46:23     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]       wire lengths     : top=0.000um, trunk=151.200um, leaf=979.600um, total=1130.800um
[04/02 18:46:23     72s]       hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]     Clock DAG net violations after 'Improving clock tree routing': none
[04/02 18:46:23     72s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[04/02 18:46:23     72s]       Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:46:23     72s]       Leaf  : target=0.100ns count=2 avg=0.085ns sd=0.007ns min=0.080ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[04/02 18:46:23     72s]        Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
[04/02 18:46:23     72s]     Clock DAG hash after 'Improving clock tree routing': 15534820149426910846 18124051396776083613
[04/02 18:46:23     72s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[04/02 18:46:23     72s]       delay calculator: calls=7875, total_wall_time=0.226s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=231, total_wall_time=0.010s, mean_wall_time=0.043ms
[04/02 18:46:23     72s]       steiner router: calls=7567, total_wall_time=0.217s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Primary reporting skew groups after 'Improving clock tree routing':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.156], skew [0.011 vs 0.100]
[04/02 18:46:23     72s]           min path sink: clk_r_REG62_S2/CK
[04/02 18:46:23     72s]           max path sink: clk_r_REG22_S2/CK
[04/02 18:46:23     72s]     Skew group summary after 'Improving clock tree routing':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.156], skew [0.011 vs 0.100]
[04/02 18:46:23     72s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]   Reducing clock tree power 1...
[04/02 18:46:23     72s]     Clock DAG hash before 'Reducing clock tree power 1': 15534820149426910846 18124051396776083613
[04/02 18:46:23     72s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[04/02 18:46:23     72s]       delay calculator: calls=7875, total_wall_time=0.226s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=231, total_wall_time=0.010s, mean_wall_time=0.043ms
[04/02 18:46:23     72s]       steiner router: calls=7567, total_wall_time=0.217s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Resizing gates: 
[04/02 18:46:23     72s]     Legalizer releasing space for clock trees
[04/02 18:46:23     72s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/02 18:46:23     72s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]     100% 
[04/02 18:46:23     72s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[04/02 18:46:23     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]       misc counts      : r=1, pp=0
[04/02 18:46:23     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]       wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]       hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[04/02 18:46:23     72s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[04/02 18:46:23     72s]       Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[04/02 18:46:23     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[04/02 18:46:23     72s]       delay calculator: calls=7897, total_wall_time=0.229s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=238, total_wall_time=0.010s, mean_wall_time=0.043ms
[04/02 18:46:23     72s]       steiner router: calls=7569, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:23     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:23     72s]     Skew group summary after reducing clock tree power 1 iteration 1:
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]     Resizing gates: 
[04/02 18:46:23     72s]     Legalizer releasing space for clock trees
[04/02 18:46:23     72s]     ...20% ...40% ...Legalizing clock trees...
[04/02 18:46:23     72s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]     60% ...80% ...100% 
[04/02 18:46:23     72s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/02 18:46:23     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]       misc counts      : r=1, pp=0
[04/02 18:46:23     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]       wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]       hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[04/02 18:46:23     72s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/02 18:46:23     72s]       Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[04/02 18:46:23     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]     Clock DAG hash after 'Reducing clock tree power 1': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[04/02 18:46:23     72s]       delay calculator: calls=7915, total_wall_time=0.231s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7569, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:23     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:23     72s]     Skew group summary after 'Reducing clock tree power 1':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]     Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/02 18:46:23     72s]   Reducing clock tree power 2...
[04/02 18:46:23     72s]     Clock DAG hash before 'Reducing clock tree power 2': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[04/02 18:46:23     72s]       delay calculator: calls=7915, total_wall_time=0.231s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7569, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Path optimization required 0 stage delay updates 
[04/02 18:46:23     72s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/02 18:46:23     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]       misc counts      : r=1, pp=0
[04/02 18:46:23     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]       wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]       hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[04/02 18:46:23     72s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/02 18:46:23     72s]       Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[04/02 18:46:23     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]     Clock DAG hash after 'Reducing clock tree power 2': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[04/02 18:46:23     72s]       delay calculator: calls=7915, total_wall_time=0.231s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7569, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.150, sd=0.002], skew [0.008 vs 0.100], 100% {0.146, 0.154} (wid=0.014 ws=0.008) (gid=0.141 gs=0.003)
[04/02 18:46:23     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:23     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:23     72s]     Skew group summary after 'Reducing clock tree power 2':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.150, sd=0.002], skew [0.008 vs 0.100], 100% {0.146, 0.154} (wid=0.014 ws=0.008) (gid=0.141 gs=0.003)
[04/02 18:46:23     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/02 18:46:23     72s]   Stage::Balancing...
[04/02 18:46:23     72s]   Approximately balancing fragments step...
[04/02 18:46:23     72s]     Clock DAG hash before 'Approximately balancing fragments step': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[04/02 18:46:23     72s]       delay calculator: calls=7915, total_wall_time=0.231s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7569, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Resolve constraints - Approximately balancing fragments...
[04/02 18:46:23     72s]     Resolving skew group constraints...
[04/02 18:46:23     72s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/02 18:46:23     72s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.153ns.
[04/02 18:46:23     72s] Type 'man IMPCCOPT-1059' for more detail.
[04/02 18:46:23     72s]       
[04/02 18:46:23     72s]       Slackened skew group targets:
[04/02 18:46:23     72s]       
[04/02 18:46:23     72s]       ---------------------------------------------------------------------
[04/02 18:46:23     72s]       Skew group               Desired    Slackened    Desired    Slackened
[04/02 18:46:23     72s]                                Target     Target       Target     Target
[04/02 18:46:23     72s]                                Max ID     Max ID       Skew       Skew
[04/02 18:46:23     72s]       ---------------------------------------------------------------------
[04/02 18:46:23     72s]       clk/typConstraintMode     0.150       0.153         -           -
[04/02 18:46:23     72s]       ---------------------------------------------------------------------
[04/02 18:46:23     72s]       
[04/02 18:46:23     72s]       
[04/02 18:46:23     72s]     Resolving skew group constraints done.
[04/02 18:46:23     72s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:23     72s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[04/02 18:46:23     72s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[04/02 18:46:23     72s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]     Approximately balancing fragments...
[04/02 18:46:23     72s]       Moving gates to improve sub-tree skew...
[04/02 18:46:23     72s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[04/02 18:46:23     72s]           delay calculator: calls=7967, total_wall_time=0.233s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]           legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]           steiner router: calls=7621, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]         Tried: 5 Succeeded: 0
[04/02 18:46:23     72s]         Topology Tried: 0 Succeeded: 0
[04/02 18:46:23     72s]         0 Succeeded with SS ratio
[04/02 18:46:23     72s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[04/02 18:46:23     72s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[04/02 18:46:23     72s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[04/02 18:46:23     72s]           cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]           sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]           misc counts      : r=1, pp=0
[04/02 18:46:23     72s]           cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]           cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]           sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]           wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]           wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]           hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[04/02 18:46:23     72s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[04/02 18:46:23     72s]           Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]           Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[04/02 18:46:23     72s]            Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[04/02 18:46:23     72s]           delay calculator: calls=7967, total_wall_time=0.233s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]           legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]           steiner router: calls=7621, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]       Approximately balancing fragments bottom up...
[04/02 18:46:23     72s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[04/02 18:46:23     72s]           delay calculator: calls=7967, total_wall_time=0.233s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]           legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]           steiner router: calls=7621, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:46:23     72s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/02 18:46:23     72s]           cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]           sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]           misc counts      : r=1, pp=0
[04/02 18:46:23     72s]           cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]           cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]           sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]           wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]           wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]           hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[04/02 18:46:23     72s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/02 18:46:23     72s]           Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]           Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[04/02 18:46:23     72s]            Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[04/02 18:46:23     72s]           delay calculator: calls=7985, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]           legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]           steiner router: calls=7621, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:23     72s]       Approximately balancing fragments, wire and cell delays...
[04/02 18:46:23     72s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[04/02 18:46:23     72s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/02 18:46:23     72s]           cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]           sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]           misc counts      : r=1, pp=0
[04/02 18:46:23     72s]           cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]           cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]           sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]           wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]           wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]           hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[04/02 18:46:23     72s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/02 18:46:23     72s]           Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]           Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[04/02 18:46:23     72s]            Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/02 18:46:23     72s]           delay calculator: calls=7987, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]           legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]           steiner router: calls=7623, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/02 18:46:23     72s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]     Approximately balancing fragments done.
[04/02 18:46:23     72s]     Clock DAG stats after 'Approximately balancing fragments step':
[04/02 18:46:23     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]       misc counts      : r=1, pp=0
[04/02 18:46:23     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]       wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]       hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[04/02 18:46:23     72s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/02 18:46:23     72s]       Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[04/02 18:46:23     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]     Clock DAG hash after 'Approximately balancing fragments step': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[04/02 18:46:23     72s]       delay calculator: calls=7987, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7623, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/02 18:46:23     72s]   Clock DAG stats after Approximately balancing fragments:
[04/02 18:46:23     72s]     cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]     misc counts      : r=1, pp=0
[04/02 18:46:23     72s]     cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]     cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]     sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]     wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]     wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]     hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]   Clock DAG net violations after Approximately balancing fragments: none
[04/02 18:46:23     72s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/02 18:46:23     72s]     Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[04/02 18:46:23     72s]      Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]   Clock DAG hash after Approximately balancing fragments: 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[04/02 18:46:23     72s]     delay calculator: calls=7987, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]     steiner router: calls=7623, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]   Primary reporting skew groups after Approximately balancing fragments:
[04/02 18:46:23     72s]     skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]         min path sink: clk_r_REG68_S1/CK
[04/02 18:46:23     72s]         max path sink: clk_r_REG52_S5/CK
[04/02 18:46:23     72s]   Skew group summary after Approximately balancing fragments:
[04/02 18:46:23     72s]     skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]   Improving fragments clock skew...
[04/02 18:46:23     72s]     Clock DAG hash before 'Improving fragments clock skew': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[04/02 18:46:23     72s]       delay calculator: calls=7987, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7623, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Clock DAG stats after 'Improving fragments clock skew':
[04/02 18:46:23     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]       misc counts      : r=1, pp=0
[04/02 18:46:23     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]       wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]       hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]     Clock DAG net violations after 'Improving fragments clock skew': none
[04/02 18:46:23     72s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/02 18:46:23     72s]       Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[04/02 18:46:23     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]     Clock DAG hash after 'Improving fragments clock skew': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[04/02 18:46:23     72s]       delay calculator: calls=7987, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7623, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Primary reporting skew groups after 'Improving fragments clock skew':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:23     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:23     72s]     Skew group summary after 'Improving fragments clock skew':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]   Approximately balancing step...
[04/02 18:46:23     72s]     Clock DAG hash before 'Approximately balancing step': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[04/02 18:46:23     72s]       delay calculator: calls=7987, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7623, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Resolve constraints - Approximately balancing...
[04/02 18:46:23     72s]     Resolving skew group constraints...
[04/02 18:46:23     72s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/02 18:46:23     72s]     Resolving skew group constraints done.
[04/02 18:46:23     72s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]     Approximately balancing...
[04/02 18:46:23     72s]       Approximately balancing, wire and cell delays...
[04/02 18:46:23     72s]       Approximately balancing, wire and cell delays, iteration 1...
[04/02 18:46:23     72s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/02 18:46:23     72s]           cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]           sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]           misc counts      : r=1, pp=0
[04/02 18:46:23     72s]           cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]           cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]           sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]           wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]           wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]           hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[04/02 18:46:23     72s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/02 18:46:23     72s]           Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]           Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[04/02 18:46:23     72s]            Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[04/02 18:46:23     72s]           delay calculator: calls=7987, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]           legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]           steiner router: calls=7623, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/02 18:46:23     72s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]     Approximately balancing done.
[04/02 18:46:23     72s]     Clock DAG stats after 'Approximately balancing step':
[04/02 18:46:23     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]       misc counts      : r=1, pp=0
[04/02 18:46:23     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]       wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]       hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]     Clock DAG net violations after 'Approximately balancing step': none
[04/02 18:46:23     72s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/02 18:46:23     72s]       Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[04/02 18:46:23     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]     Clock DAG hash after 'Approximately balancing step': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[04/02 18:46:23     72s]       delay calculator: calls=7987, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7623, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Primary reporting skew groups after 'Approximately balancing step':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:23     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:23     72s]     Skew group summary after 'Approximately balancing step':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:23     72s]   Fixing clock tree overload...
[04/02 18:46:23     72s]     Clock DAG hash before 'Fixing clock tree overload': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[04/02 18:46:23     72s]       delay calculator: calls=7987, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7623, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:46:23     72s]     Clock DAG stats after 'Fixing clock tree overload':
[04/02 18:46:23     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]       misc counts      : r=1, pp=0
[04/02 18:46:23     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]       wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]       hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]     Clock DAG net violations after 'Fixing clock tree overload': none
[04/02 18:46:23     72s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[04/02 18:46:23     72s]       Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[04/02 18:46:23     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]     Clock DAG hash after 'Fixing clock tree overload': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[04/02 18:46:23     72s]       delay calculator: calls=7987, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7623, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Primary reporting skew groups after 'Fixing clock tree overload':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:23     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:23     72s]     Skew group summary after 'Fixing clock tree overload':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]   Approximately balancing paths...
[04/02 18:46:23     72s]     Clock DAG hash before 'Approximately balancing paths': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[04/02 18:46:23     72s]       delay calculator: calls=7987, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7623, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Added 0 buffers.
[04/02 18:46:23     72s]     Clock DAG stats after 'Approximately balancing paths':
[04/02 18:46:23     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]       misc counts      : r=1, pp=0
[04/02 18:46:23     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]       wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]       hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]     Clock DAG net violations after 'Approximately balancing paths': none
[04/02 18:46:23     72s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/02 18:46:23     72s]       Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[04/02 18:46:23     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]     Clock DAG hash after 'Approximately balancing paths': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[04/02 18:46:23     72s]       delay calculator: calls=7987, total_wall_time=0.235s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7623, total_wall_time=0.218s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Primary reporting skew groups after 'Approximately balancing paths':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.150, sd=0.002], skew [0.008 vs 0.100], 100% {0.146, 0.154} (wid=0.014 ws=0.008) (gid=0.141 gs=0.003)
[04/02 18:46:23     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:23     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:23     72s]     Skew group summary after 'Approximately balancing paths':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.150, sd=0.002], skew [0.008 vs 0.100], 100% {0.146, 0.154} (wid=0.014 ws=0.008) (gid=0.141 gs=0.003)
[04/02 18:46:23     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.3)
[04/02 18:46:23     72s]   Stage::Polishing...
[04/02 18:46:23     72s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:46:23     72s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]   Clock DAG stats before polishing:
[04/02 18:46:23     72s]     cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]     misc counts      : r=1, pp=0
[04/02 18:46:23     72s]     cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]     cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]     sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]     wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]     wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]     hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]   Clock DAG net violations before polishing: none
[04/02 18:46:23     72s]   Clock DAG primary half-corner transition distribution before polishing:
[04/02 18:46:23     72s]     Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.090ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]   Clock DAG library cell distribution before polishing {count}:
[04/02 18:46:23     72s]      Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]   Clock DAG hash before polishing: 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]   CTS services accumulated run-time stats before polishing:
[04/02 18:46:23     72s]     delay calculator: calls=7991, total_wall_time=0.236s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]     steiner router: calls=7627, total_wall_time=0.220s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]   Primary reporting skew groups before polishing:
[04/02 18:46:23     72s]     skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.155], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]         min path sink: clk_r_REG68_S1/CK
[04/02 18:46:23     72s]         max path sink: clk_r_REG52_S5/CK
[04/02 18:46:23     72s]   Skew group summary before polishing:
[04/02 18:46:23     72s]     skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.155], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]   Merging balancing drivers for power...
[04/02 18:46:23     72s]     Clock DAG hash before 'Merging balancing drivers for power': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[04/02 18:46:23     72s]       delay calculator: calls=7991, total_wall_time=0.236s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7627, total_wall_time=0.220s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Tried: 5 Succeeded: 0
[04/02 18:46:23     72s]     Clock DAG stats after 'Merging balancing drivers for power':
[04/02 18:46:23     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]       misc counts      : r=1, pp=0
[04/02 18:46:23     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]       wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]       hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[04/02 18:46:23     72s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[04/02 18:46:23     72s]       Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.090ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[04/02 18:46:23     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]     Clock DAG hash after 'Merging balancing drivers for power': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[04/02 18:46:23     72s]       delay calculator: calls=7991, total_wall_time=0.236s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7627, total_wall_time=0.220s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.155], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:23     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:23     72s]     Skew group summary after 'Merging balancing drivers for power':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.155], skew [0.008 vs 0.100]
[04/02 18:46:23     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]   Improving clock skew...
[04/02 18:46:23     72s]     Clock DAG hash before 'Improving clock skew': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats before 'Improving clock skew':
[04/02 18:46:23     72s]       delay calculator: calls=7991, total_wall_time=0.236s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7627, total_wall_time=0.220s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Clock DAG stats after 'Improving clock skew':
[04/02 18:46:23     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:23     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:23     72s]       misc counts      : r=1, pp=0
[04/02 18:46:23     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:23     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:23     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:23     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.151pF, total=0.171pF
[04/02 18:46:23     72s]       wire lengths     : top=0.000um, trunk=150.800um, leaf=978.800um, total=1129.600um
[04/02 18:46:23     72s]       hp wire lengths  : top=0.000um, trunk=126.400um, leaf=459.800um, total=586.200um
[04/02 18:46:23     72s]     Clock DAG net violations after 'Improving clock skew': none
[04/02 18:46:23     72s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/02 18:46:23     72s]       Trunk : target=0.100ns count=2 avg=0.090ns sd=0.004ns min=0.087ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.090ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:23     72s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[04/02 18:46:23     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:23     72s]     Clock DAG hash after 'Improving clock skew': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats after 'Improving clock skew':
[04/02 18:46:23     72s]       delay calculator: calls=7991, total_wall_time=0.236s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7627, total_wall_time=0.220s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Primary reporting skew groups after 'Improving clock skew':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.155, avg=0.152, sd=0.002], skew [0.008 vs 0.100], 100% {0.147, 0.155} (wid=0.014 ws=0.008) (gid=0.142 gs=0.003)
[04/02 18:46:23     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:23     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:23     72s]     Skew group summary after 'Improving clock skew':
[04/02 18:46:23     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.155, avg=0.152, sd=0.002], skew [0.008 vs 0.100], 100% {0.147, 0.155} (wid=0.014 ws=0.008) (gid=0.142 gs=0.003)
[04/02 18:46:23     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]   Moving gates to reduce wire capacitance...
[04/02 18:46:23     72s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[04/02 18:46:23     72s]       delay calculator: calls=7991, total_wall_time=0.236s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]       legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]       steiner router: calls=7627, total_wall_time=0.220s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[04/02 18:46:23     72s]     Iteration 1...
[04/02 18:46:23     72s]       Artificially removing short and long paths...
[04/02 18:46:23     72s]         Clock DAG hash before 'Artificially removing short and long paths': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/02 18:46:23     72s]           delay calculator: calls=7991, total_wall_time=0.236s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]           legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]           steiner router: calls=7627, total_wall_time=0.220s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]         For skew_group clk/typConstraintMode target band (0.147, 0.155)
[04/02 18:46:23     72s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[04/02 18:46:23     72s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 18123829904137750824 11300641174101472987
[04/02 18:46:23     72s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[04/02 18:46:23     72s]           delay calculator: calls=7991, total_wall_time=0.236s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]           legalizer: calls=244, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/02 18:46:23     72s]           steiner router: calls=7627, total_wall_time=0.220s, mean_wall_time=0.029ms
[04/02 18:46:23     72s]         Legalizer releasing space for clock trees
[04/02 18:46:23     72s]         Legalizing clock trees...
[04/02 18:46:23     72s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]         Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:23     72s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[04/02 18:46:23     72s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 5974456179637069457 15433676122750784634
[04/02 18:46:23     72s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[04/02 18:46:23     72s]           delay calculator: calls=8020, total_wall_time=0.238s, mean_wall_time=0.030ms
[04/02 18:46:23     72s]           legalizer: calls=261, total_wall_time=0.011s, mean_wall_time=0.041ms
[04/02 18:46:23     72s]           steiner router: calls=7649, total_wall_time=0.306s, mean_wall_time=0.040ms
[04/02 18:46:23     72s]         Moving gates: 
[04/02 18:46:23     72s]         Legalizer releasing space for clock trees
[04/02 18:46:23     72s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/02 18:46:23     72s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]         100% 
[04/02 18:46:23     72s]         Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/02 18:46:23     72s]     Iteration 1 done.
[04/02 18:46:23     72s]     Iteration 2...
[04/02 18:46:23     72s]       Artificially removing short and long paths...
[04/02 18:46:23     72s]         Clock DAG hash before 'Artificially removing short and long paths': 12159258846087888117 15701123938222182590
[04/02 18:46:23     72s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/02 18:46:23     72s]           delay calculator: calls=8088, total_wall_time=0.244s, mean_wall_time=0.030ms
[04/02 18:46:23     72s]           legalizer: calls=303, total_wall_time=0.012s, mean_wall_time=0.040ms
[04/02 18:46:23     72s]           steiner router: calls=7711, total_wall_time=0.374s, mean_wall_time=0.048ms
[04/02 18:46:23     72s]         For skew_group clk/typConstraintMode target band (0.146, 0.154)
[04/02 18:46:23     72s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:23     72s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[04/02 18:46:23     72s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 12159258846087888117 15701123938222182590
[04/02 18:46:23     72s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[04/02 18:46:23     72s]           delay calculator: calls=8088, total_wall_time=0.244s, mean_wall_time=0.030ms
[04/02 18:46:23     72s]           legalizer: calls=303, total_wall_time=0.012s, mean_wall_time=0.040ms
[04/02 18:46:23     72s]           steiner router: calls=7711, total_wall_time=0.374s, mean_wall_time=0.048ms
[04/02 18:46:23     72s]         Legalizer releasing space for clock trees
[04/02 18:46:23     72s]         Legalizing clock trees...
[04/02 18:46:23     72s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:23     72s]         Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:23     72s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/02 18:46:23     72s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[04/02 18:46:23     72s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 12159258846087888117 15701123938222182590
[04/02 18:46:23     72s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[04/02 18:46:23     72s]           delay calculator: calls=8113, total_wall_time=0.247s, mean_wall_time=0.030ms
[04/02 18:46:23     72s]           legalizer: calls=319, total_wall_time=0.013s, mean_wall_time=0.040ms
[04/02 18:46:23     72s]           steiner router: calls=7727, total_wall_time=0.377s, mean_wall_time=0.049ms
[04/02 18:46:23     72s]         Moving gates: 
[04/02 18:46:23     72s]         Legalizer releasing space for clock trees
[04/02 18:46:23     72s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/02 18:46:24     72s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s]         100% 
[04/02 18:46:24     72s]         Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/02 18:46:24     72s]     Iteration 2 done.
[04/02 18:46:24     72s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[04/02 18:46:24     72s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[04/02 18:46:24     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:24     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:24     72s]       misc counts      : r=1, pp=0
[04/02 18:46:24     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:24     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:24     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:24     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.148pF, total=0.168pF
[04/02 18:46:24     72s]       wire lengths     : top=0.000um, trunk=152.400um, leaf=955.200um, total=1107.600um
[04/02 18:46:24     72s]       hp wire lengths  : top=0.000um, trunk=136.800um, leaf=436.200um, total=573.000um
[04/02 18:46:24     72s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[04/02 18:46:24     72s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[04/02 18:46:24     72s]       Trunk : target=0.100ns count=2 avg=0.088ns sd=0.009ns min=0.081ns max=0.094ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:24     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.002ns min=0.088ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:24     72s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[04/02 18:46:24     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:24     72s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 12159258846087888117 15701123938222182590
[04/02 18:46:24     72s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[04/02 18:46:24     72s]       delay calculator: calls=8177, total_wall_time=0.252s, mean_wall_time=0.031ms
[04/02 18:46:24     72s]       legalizer: calls=361, total_wall_time=0.014s, mean_wall_time=0.039ms
[04/02 18:46:24     72s]       steiner router: calls=7789, total_wall_time=0.448s, mean_wall_time=0.057ms
[04/02 18:46:24     72s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[04/02 18:46:24     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.151, sd=0.002], skew [0.008 vs 0.100], 100% {0.146, 0.154} (wid=0.014 ws=0.007) (gid=0.142 gs=0.003)
[04/02 18:46:24     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:24     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:24     72s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[04/02 18:46:24     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.151, sd=0.002], skew [0.008 vs 0.100], 100% {0.146, 0.154} (wid=0.014 ws=0.007) (gid=0.142 gs=0.003)
[04/02 18:46:24     72s]     Legalizer API calls during this step: 117 succeeded with high effort: 117 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.3 real=0:00:00.6)
[04/02 18:46:24     72s]   Reducing clock tree power 3...
[04/02 18:46:24     72s]     Clock DAG hash before 'Reducing clock tree power 3': 12159258846087888117 15701123938222182590
[04/02 18:46:24     72s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[04/02 18:46:24     72s]       delay calculator: calls=8177, total_wall_time=0.252s, mean_wall_time=0.031ms
[04/02 18:46:24     72s]       legalizer: calls=361, total_wall_time=0.014s, mean_wall_time=0.039ms
[04/02 18:46:24     72s]       steiner router: calls=7789, total_wall_time=0.448s, mean_wall_time=0.057ms
[04/02 18:46:24     72s]     Artificially removing short and long paths...
[04/02 18:46:24     72s]       Clock DAG hash before 'Artificially removing short and long paths': 12159258846087888117 15701123938222182590
[04/02 18:46:24     72s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/02 18:46:24     72s]         delay calculator: calls=8177, total_wall_time=0.252s, mean_wall_time=0.031ms
[04/02 18:46:24     72s]         legalizer: calls=361, total_wall_time=0.014s, mean_wall_time=0.039ms
[04/02 18:46:24     72s]         steiner router: calls=7789, total_wall_time=0.448s, mean_wall_time=0.057ms
[04/02 18:46:24     72s]       For skew_group clk/typConstraintMode target band (0.146, 0.154)
[04/02 18:46:24     72s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s]     Initial gate capacitance is (rise=0.192pF fall=0.192pF).
[04/02 18:46:24     72s]     Resizing gates: 
[04/02 18:46:24     72s]     Legalizer releasing space for clock trees
[04/02 18:46:24     72s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/02 18:46:24     72s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s]     100% 
[04/02 18:46:24     72s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/02 18:46:24     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:24     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:24     72s]       misc counts      : r=1, pp=0
[04/02 18:46:24     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:24     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:24     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:24     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.148pF, total=0.168pF
[04/02 18:46:24     72s]       wire lengths     : top=0.000um, trunk=152.400um, leaf=955.200um, total=1107.600um
[04/02 18:46:24     72s]       hp wire lengths  : top=0.000um, trunk=136.800um, leaf=436.200um, total=573.000um
[04/02 18:46:24     72s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[04/02 18:46:24     72s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/02 18:46:24     72s]       Trunk : target=0.100ns count=2 avg=0.088ns sd=0.009ns min=0.081ns max=0.094ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:24     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.002ns min=0.088ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:24     72s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[04/02 18:46:24     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:24     72s]     Clock DAG hash after 'Reducing clock tree power 3': 12159258846087888117 15701123938222182590
[04/02 18:46:24     72s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[04/02 18:46:24     72s]       delay calculator: calls=8195, total_wall_time=0.304s, mean_wall_time=0.037ms
[04/02 18:46:24     72s]       legalizer: calls=367, total_wall_time=0.014s, mean_wall_time=0.039ms
[04/02 18:46:24     72s]       steiner router: calls=7789, total_wall_time=0.448s, mean_wall_time=0.057ms
[04/02 18:46:24     72s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[04/02 18:46:24     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.151, sd=0.002], skew [0.008 vs 0.100], 100% {0.146, 0.154} (wid=0.014 ws=0.007) (gid=0.142 gs=0.003)
[04/02 18:46:24     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:24     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:24     72s]     Skew group summary after 'Reducing clock tree power 3':
[04/02 18:46:24     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.151, sd=0.002], skew [0.008 vs 0.100], 100% {0.146, 0.154} (wid=0.014 ws=0.007) (gid=0.142 gs=0.003)
[04/02 18:46:24     72s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:24     72s]   Improving insertion delay...
[04/02 18:46:24     72s]     Clock DAG hash before 'Improving insertion delay': 12159258846087888117 15701123938222182590
[04/02 18:46:24     72s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[04/02 18:46:24     72s]       delay calculator: calls=8195, total_wall_time=0.304s, mean_wall_time=0.037ms
[04/02 18:46:24     72s]       legalizer: calls=367, total_wall_time=0.014s, mean_wall_time=0.039ms
[04/02 18:46:24     72s]       steiner router: calls=7789, total_wall_time=0.448s, mean_wall_time=0.057ms
[04/02 18:46:24     72s]     Clock DAG stats after 'Improving insertion delay':
[04/02 18:46:24     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:24     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:24     72s]       misc counts      : r=1, pp=0
[04/02 18:46:24     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:24     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:24     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:24     72s]       wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.148pF, total=0.169pF
[04/02 18:46:24     72s]       wire lengths     : top=0.000um, trunk=155.200um, leaf=955.200um, total=1110.400um
[04/02 18:46:24     72s]       hp wire lengths  : top=0.000um, trunk=144.000um, leaf=436.200um, total=580.200um
[04/02 18:46:24     72s]     Clock DAG net violations after 'Improving insertion delay': none
[04/02 18:46:24     72s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/02 18:46:24     72s]       Trunk : target=0.100ns count=2 avg=0.088ns sd=0.013ns min=0.079ns max=0.097ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:46:24     72s]       Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.002ns min=0.088ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:24     72s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[04/02 18:46:24     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:24     72s]     Clock DAG hash after 'Improving insertion delay': 9209639523426110955 9894348395524343584
[04/02 18:46:24     72s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[04/02 18:46:24     72s]       delay calculator: calls=8242, total_wall_time=0.307s, mean_wall_time=0.037ms
[04/02 18:46:24     72s]       legalizer: calls=379, total_wall_time=0.015s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]       steiner router: calls=7811, total_wall_time=0.449s, mean_wall_time=0.057ms
[04/02 18:46:24     72s]     Primary reporting skew groups after 'Improving insertion delay':
[04/02 18:46:24     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.154, avg=0.150, sd=0.002], skew [0.008 vs 0.100], 100% {0.145, 0.154} (wid=0.015 ws=0.007) (gid=0.140 gs=0.003)
[04/02 18:46:24     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:24     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:24     72s]     Skew group summary after 'Improving insertion delay':
[04/02 18:46:24     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.154, avg=0.150, sd=0.002], skew [0.008 vs 0.100], 100% {0.145, 0.154} (wid=0.015 ws=0.007) (gid=0.140 gs=0.003)
[04/02 18:46:24     72s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:24     72s]   Wire Opt OverFix...
[04/02 18:46:24     72s]     Clock DAG hash before 'Wire Opt OverFix': 9209639523426110955 9894348395524343584
[04/02 18:46:24     72s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[04/02 18:46:24     72s]       delay calculator: calls=8242, total_wall_time=0.307s, mean_wall_time=0.037ms
[04/02 18:46:24     72s]       legalizer: calls=379, total_wall_time=0.015s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]       steiner router: calls=7811, total_wall_time=0.449s, mean_wall_time=0.057ms
[04/02 18:46:24     72s]     Wire Reduction extra effort...
[04/02 18:46:24     72s]       Clock DAG hash before 'Wire Reduction extra effort': 9209639523426110955 9894348395524343584
[04/02 18:46:24     72s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[04/02 18:46:24     72s]         delay calculator: calls=8242, total_wall_time=0.307s, mean_wall_time=0.037ms
[04/02 18:46:24     72s]         legalizer: calls=379, total_wall_time=0.015s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]         steiner router: calls=7811, total_wall_time=0.449s, mean_wall_time=0.057ms
[04/02 18:46:24     72s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[04/02 18:46:24     72s]       Artificially removing short and long paths...
[04/02 18:46:24     72s]         Clock DAG hash before 'Artificially removing short and long paths': 9209639523426110955 9894348395524343584
[04/02 18:46:24     72s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/02 18:46:24     72s]           delay calculator: calls=8242, total_wall_time=0.307s, mean_wall_time=0.037ms
[04/02 18:46:24     72s]           legalizer: calls=379, total_wall_time=0.015s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]           steiner router: calls=7811, total_wall_time=0.449s, mean_wall_time=0.057ms
[04/02 18:46:24     72s]         For skew_group clk/typConstraintMode target band (0.145, 0.154)
[04/02 18:46:24     72s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s]       Global shorten wires A0...
[04/02 18:46:24     72s]         Clock DAG hash before 'Global shorten wires A0': 9209639523426110955 9894348395524343584
[04/02 18:46:24     72s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[04/02 18:46:24     72s]           delay calculator: calls=8242, total_wall_time=0.307s, mean_wall_time=0.037ms
[04/02 18:46:24     72s]           legalizer: calls=379, total_wall_time=0.015s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]           steiner router: calls=7811, total_wall_time=0.449s, mean_wall_time=0.057ms
[04/02 18:46:24     72s]         Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s]       Move For Wirelength - core...
[04/02 18:46:24     72s]         Clock DAG hash before 'Move For Wirelength - core': 9209639523426110955 9894348395524343584
[04/02 18:46:24     72s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/02 18:46:24     72s]           delay calculator: calls=8246, total_wall_time=0.307s, mean_wall_time=0.037ms
[04/02 18:46:24     72s]           legalizer: calls=384, total_wall_time=0.015s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]           steiner router: calls=7815, total_wall_time=0.449s, mean_wall_time=0.057ms
[04/02 18:46:24     72s]         Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=4, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=3
[04/02 18:46:24     72s]         Max accepted move=42.400um, total accepted move=91.600um, average move=30.533um
[04/02 18:46:24     72s]         Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=1, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=11, accepted=0
[04/02 18:46:24     72s]         Max accepted move=0.000um, total accepted move=0.000um
[04/02 18:46:24     72s]         Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s]       Global shorten wires A1...
[04/02 18:46:24     72s]         Clock DAG hash before 'Global shorten wires A1': 14427450543865694515 9510667386976305704
[04/02 18:46:24     72s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[04/02 18:46:24     72s]           delay calculator: calls=8272, total_wall_time=0.310s, mean_wall_time=0.037ms
[04/02 18:46:24     72s]           legalizer: calls=399, total_wall_time=0.015s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]           steiner router: calls=7849, total_wall_time=0.455s, mean_wall_time=0.058ms
[04/02 18:46:24     72s]         Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s]       Move For Wirelength - core...
[04/02 18:46:24     72s]         Clock DAG hash before 'Move For Wirelength - core': 14427450543865694515 9510667386976305704
[04/02 18:46:24     72s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/02 18:46:24     72s]           delay calculator: calls=8272, total_wall_time=0.310s, mean_wall_time=0.037ms
[04/02 18:46:24     72s]           legalizer: calls=404, total_wall_time=0.015s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]           steiner router: calls=7855, total_wall_time=0.455s, mean_wall_time=0.058ms
[04/02 18:46:24     72s]         Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=3, computed=0, moveTooSmall=3, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/02 18:46:24     72s]         Max accepted move=0.000um, total accepted move=0.000um
[04/02 18:46:24     72s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s]       Global shorten wires B...
[04/02 18:46:24     72s]         Clock DAG hash before 'Global shorten wires B': 14427450543865694515 9510667386976305704
[04/02 18:46:24     72s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[04/02 18:46:24     72s]           delay calculator: calls=8272, total_wall_time=0.310s, mean_wall_time=0.037ms
[04/02 18:46:24     72s]           legalizer: calls=404, total_wall_time=0.015s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]           steiner router: calls=7857, total_wall_time=0.455s, mean_wall_time=0.058ms
[04/02 18:46:24     72s]         Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s]       Move For Wirelength - branch...
[04/02 18:46:24     72s]         Clock DAG hash before 'Move For Wirelength - branch': 4785626426275455387 1376876425592558144
[04/02 18:46:24     72s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[04/02 18:46:24     72s]           delay calculator: calls=8286, total_wall_time=0.312s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]           legalizer: calls=418, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]           steiner router: calls=7875, total_wall_time=0.459s, mean_wall_time=0.058ms
[04/02 18:46:24     72s]         Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[04/02 18:46:24     72s]         Max accepted move=0.000um, total accepted move=0.000um
[04/02 18:46:24     72s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[04/02 18:46:24     72s]       Clock DAG stats after 'Wire Reduction extra effort':
[04/02 18:46:24     72s]         cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:24     72s]         sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:24     72s]         misc counts      : r=1, pp=0
[04/02 18:46:24     72s]         cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:24     72s]         cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:24     72s]         sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:24     72s]         wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.142pF, total=0.162pF
[04/02 18:46:24     72s]         wire lengths     : top=0.000um, trunk=150.400um, leaf=908.600um, total=1059.000um
[04/02 18:46:24     72s]         hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:24     72s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[04/02 18:46:24     72s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[04/02 18:46:24     72s]         Trunk : target=0.100ns count=2 avg=0.093ns sd=0.003ns min=0.092ns max=0.095ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:46:24     72s]         Leaf  : target=0.100ns count=2 avg=0.087ns sd=0.003ns min=0.085ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:24     72s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[04/02 18:46:24     72s]          Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:24     72s]       Clock DAG hash after 'Wire Reduction extra effort': 4785626426275455387 1376876425592558144
[04/02 18:46:24     72s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[04/02 18:46:24     72s]         delay calculator: calls=8288, total_wall_time=0.312s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]         legalizer: calls=421, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]         steiner router: calls=7877, total_wall_time=0.459s, mean_wall_time=0.058ms
[04/02 18:46:24     72s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[04/02 18:46:24     72s]         skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.152, avg=0.150, sd=0.002], skew [0.008 vs 0.100], 100% {0.145, 0.152} (wid=0.013 ws=0.008) (gid=0.143 gs=0.005)
[04/02 18:46:24     72s]             min path sink: clk_r_REG68_S1/CK
[04/02 18:46:24     72s]             max path sink: clk_r_REG52_S5/CK
[04/02 18:46:24     72s]       Skew group summary after 'Wire Reduction extra effort':
[04/02 18:46:24     72s]         skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.152, avg=0.150, sd=0.002], skew [0.008 vs 0.100], 100% {0.145, 0.152} (wid=0.013 ws=0.008) (gid=0.143 gs=0.005)
[04/02 18:46:24     72s]       Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/02 18:46:24     72s]     Optimizing orientation...
[04/02 18:46:24     72s]     FlipOpt...
[04/02 18:46:24     72s]     Disconnecting clock tree from netlist...
[04/02 18:46:24     72s]     Disconnecting clock tree from netlist done.
[04/02 18:46:24     72s]     Performing Single Threaded FlipOpt
[04/02 18:46:24     72s]     Optimizing orientation on clock cells...
[04/02 18:46:24     72s]       Orientation Wirelength Optimization: Attempted = 5 , Succeeded = 1 , Constraints Broken = 2 , CannotMove = 2 , Illegal = 0 , Other = 0
[04/02 18:46:24     72s]     Optimizing orientation on clock cells done.
[04/02 18:46:24     72s]     Resynthesising clock tree into netlist...
[04/02 18:46:24     72s]       Reset timing graph...
[04/02 18:46:24     72s] Ignoring AAE DB Resetting ...
[04/02 18:46:24     72s]       Reset timing graph done.
[04/02 18:46:24     72s]     Resynthesising clock tree into netlist done.
[04/02 18:46:24     72s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s] End AAE Lib Interpolated Model. (MEM=3024.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:24     72s]     Clock DAG stats after 'Wire Opt OverFix':
[04/02 18:46:24     72s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:24     72s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:24     72s]       misc counts      : r=1, pp=0
[04/02 18:46:24     72s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:24     72s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:24     72s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:24     72s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.141pF, total=0.161pF
[04/02 18:46:24     72s]       wire lengths     : top=0.000um, trunk=152.000um, leaf=904.200um, total=1056.200um
[04/02 18:46:24     72s]       hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:24     72s]     Clock DAG net violations after 'Wire Opt OverFix': none
[04/02 18:46:24     72s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[04/02 18:46:24     72s]       Trunk : target=0.100ns count=2 avg=0.094ns sd=0.002ns min=0.092ns max=0.095ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:46:24     72s]       Leaf  : target=0.100ns count=2 avg=0.087ns sd=0.003ns min=0.085ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:24     72s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[04/02 18:46:24     72s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:24     72s]     Clock DAG hash after 'Wire Opt OverFix': 2255879938282443215 12091333164342951444
[04/02 18:46:24     72s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[04/02 18:46:24     72s]       delay calculator: calls=8292, total_wall_time=0.312s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]       legalizer: calls=421, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:24     72s]       steiner router: calls=7888, total_wall_time=0.461s, mean_wall_time=0.058ms
[04/02 18:46:24     72s]     Primary reporting skew groups after 'Wire Opt OverFix':
[04/02 18:46:24     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.153, avg=0.150, sd=0.002], skew [0.008 vs 0.100], 100% {0.145, 0.153} (wid=0.013 ws=0.008) (gid=0.143 gs=0.005)
[04/02 18:46:24     72s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:24     72s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:46:24     72s]     Skew group summary after 'Wire Opt OverFix':
[04/02 18:46:24     72s]       skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.153, avg=0.150, sd=0.002], skew [0.008 vs 0.100], 100% {0.145, 0.153} (wid=0.013 ws=0.008) (gid=0.143 gs=0.005)
[04/02 18:46:24     72s]     Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:24     72s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/02 18:46:24     72s]   Total capacitance is (rise=0.353pF fall=0.353pF), of which (rise=0.161pF fall=0.161pF) is wire, and (rise=0.192pF fall=0.192pF) is gate.
[04/02 18:46:24     72s]   Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:01.0)
[04/02 18:46:24     72s]   Stage::Updating netlist...
[04/02 18:46:24     72s]   Reset timing graph...
[04/02 18:46:24     72s] Ignoring AAE DB Resetting ...
[04/02 18:46:24     72s]   Reset timing graph done.
[04/02 18:46:24     72s]   Setting non-default rules before calling refine place.
[04/02 18:46:24     72s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/02 18:46:24     72s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3024.5M, EPOCH TIME: 1680475584.481866
[04/02 18:46:24     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[04/02 18:46:24     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:24     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:24     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:24     72s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.006, MEM:2831.5M, EPOCH TIME: 1680475584.488232
[04/02 18:46:24     72s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:24     72s]   Leaving CCOpt scope - ClockRefiner...
[04/02 18:46:24     72s]   Assigned high priority to 3 instances.
[04/02 18:46:24     72s]   Soft fixed 3 clock instances.
[04/02 18:46:24     72s]   Performing Clock Only Refine Place.
[04/02 18:46:24     72s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[04/02 18:46:24     72s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2831.5M, EPOCH TIME: 1680475584.494850
[04/02 18:46:24     72s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2831.5M, EPOCH TIME: 1680475584.495180
[04/02 18:46:24     72s] Processing tracks to init pin-track alignment.
[04/02 18:46:24     72s] z: 2, totalTracks: 1
[04/02 18:46:24     72s] z: 4, totalTracks: 1
[04/02 18:46:24     72s] z: 6, totalTracks: 1
[04/02 18:46:24     72s] z: 8, totalTracks: 1
[04/02 18:46:24     72s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:24     72s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2831.5M, EPOCH TIME: 1680475584.499361
[04/02 18:46:24     72s] Info: 3 insts are soft-fixed.
[04/02 18:46:24     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:24     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:24     72s] 
[04/02 18:46:24     72s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:24     72s] OPERPROF:       Starting CMU at level 4, MEM:2895.5M, EPOCH TIME: 1680475584.587328
[04/02 18:46:24     72s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.004, MEM:2927.5M, EPOCH TIME: 1680475584.591186
[04/02 18:46:24     72s] 
[04/02 18:46:24     72s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:24     72s] Info: 3 insts are soft-fixed.
[04/02 18:46:24     72s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.034, REAL:0.095, MEM:2831.5M, EPOCH TIME: 1680475584.594412
[04/02 18:46:24     72s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2831.5M, EPOCH TIME: 1680475584.594577
[04/02 18:46:24     72s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:2831.5M, EPOCH TIME: 1680475584.597049
[04/02 18:46:24     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2831.5MB).
[04/02 18:46:24     72s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.041, REAL:0.102, MEM:2831.5M, EPOCH TIME: 1680475584.597424
[04/02 18:46:24     72s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.042, REAL:0.103, MEM:2831.5M, EPOCH TIME: 1680475584.597489
[04/02 18:46:24     72s] TDRefine: refinePlace mode is spiral
[04/02 18:46:24     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1311766.6
[04/02 18:46:24     72s] OPERPROF: Starting RefinePlace at level 1, MEM:2831.5M, EPOCH TIME: 1680475584.597615
[04/02 18:46:24     72s] *** Starting refinePlace (0:01:13 mem=2831.5M) ***
[04/02 18:46:24     72s] Total net bbox length = 1.345e+04 (6.550e+03 6.899e+03) (ext = 1.861e+03)
[04/02 18:46:24     72s] 
[04/02 18:46:24     72s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:24     72s] Info: 3 insts are soft-fixed.
[04/02 18:46:24     72s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:24     72s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:24     72s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:24     72s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:24     72s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:24     72s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2831.5M, EPOCH TIME: 1680475584.669695
[04/02 18:46:24     72s] Starting refinePlace ...
[04/02 18:46:24     72s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:24     72s] One DDP V2 for no tweak run.
[04/02 18:46:24     72s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:24     72s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2831.5MB
[04/02 18:46:24     72s] Statistics of distance of Instance movement in refine placement:
[04/02 18:46:24     72s]   maximum (X+Y) =         0.00 um
[04/02 18:46:24     72s]   mean    (X+Y) =         0.00 um
[04/02 18:46:24     72s] Summary Report:
[04/02 18:46:24     72s] Instances move: 0 (out of 656 movable)
[04/02 18:46:24     72s] Instances flipped: 0
[04/02 18:46:24     72s] Mean displacement: 0.00 um
[04/02 18:46:24     72s] Max displacement: 0.00 um 
[04/02 18:46:24     72s] Total instances moved : 0
[04/02 18:46:24     72s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:2831.5M, EPOCH TIME: 1680475584.673355
[04/02 18:46:24     72s] Total net bbox length = 1.345e+04 (6.550e+03 6.899e+03) (ext = 1.861e+03)
[04/02 18:46:24     72s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2831.5MB
[04/02 18:46:24     72s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2831.5MB) @(0:01:13 - 0:01:13).
[04/02 18:46:24     72s] *** Finished refinePlace (0:01:13 mem=2831.5M) ***
[04/02 18:46:24     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1311766.6
[04/02 18:46:24     72s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.077, MEM:2831.5M, EPOCH TIME: 1680475584.674134
[04/02 18:46:24     72s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2831.5M, EPOCH TIME: 1680475584.674216
[04/02 18:46:24     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:24     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:24     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:24     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:24     72s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2831.5M, EPOCH TIME: 1680475584.677361
[04/02 18:46:24     72s]   ClockRefiner summary
[04/02 18:46:24     72s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 80).
[04/02 18:46:24     72s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3).
[04/02 18:46:24     72s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 77).
[04/02 18:46:24     72s]   Restoring pStatusCts on 3 clock instances.
[04/02 18:46:24     72s]   Revert refine place priority changes on 0 instances.
[04/02 18:46:24     72s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/02 18:46:24     72s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/02 18:46:24     72s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.7 real=0:00:01.6)
[04/02 18:46:24     72s]   CCOpt::Phase::eGRPC...
[04/02 18:46:24     72s]   eGR Post Conditioning loop iteration 0...
[04/02 18:46:24     72s]     Clock implementation routing...
[04/02 18:46:24     72s]       Leaving CCOpt scope - Routing Tools...
[04/02 18:46:24     72s] Net route status summary:
[04/02 18:46:24     72s]   Clock:         4 (unrouted=4, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:24     72s]   Non-clock:   656 (unrouted=2, trialRouted=654, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:24     72s]       Routing using eGR only...
[04/02 18:46:24     72s]         Early Global Route - eGR only step...
[04/02 18:46:24     72s] (ccopt eGR): There are 4 nets to be routed. 0 nets have skip routing designation.
[04/02 18:46:24     72s] (ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
[04/02 18:46:24     72s] (ccopt eGR): Start to route 4 all nets
[04/02 18:46:24     72s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:24     72s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:24     72s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2831.52 MB )
[04/02 18:46:24     72s] (I)      ================== Layers ==================
[04/02 18:46:24     72s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:24     72s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:46:24     72s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:24     72s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:46:24     72s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:46:24     72s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:46:24     72s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:46:24     72s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:46:24     72s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:46:24     72s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:46:24     72s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:46:24     72s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:46:24     72s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:46:24     72s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:46:24     72s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:46:24     72s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:46:24     72s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:46:24     72s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:46:24     72s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:46:24     72s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:24     72s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:46:24     72s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:24     72s] (I)      Started Import and model ( Curr Mem: 2831.52 MB )
[04/02 18:46:24     72s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:24     72s] (I)      == Non-default Options ==
[04/02 18:46:24     72s] (I)      Clean congestion better                            : true
[04/02 18:46:24     72s] (I)      Estimate vias on DPT layer                         : true
[04/02 18:46:24     72s] (I)      Clean congestion layer assignment rounds           : 3
[04/02 18:46:24     72s] (I)      Layer constraints as soft constraints              : true
[04/02 18:46:24     72s] (I)      Soft top layer                                     : true
[04/02 18:46:24     72s] (I)      Skip prospective layer relax nets                  : true
[04/02 18:46:24     72s] (I)      Better NDR handling                                : true
[04/02 18:46:24     72s] (I)      Improved NDR modeling in LA                        : true
[04/02 18:46:24     72s] (I)      Routing cost fix for NDR handling                  : true
[04/02 18:46:24     72s] (I)      Block tracks for preroutes                         : true
[04/02 18:46:24     72s] (I)      Assign IRoute by net group key                     : true
[04/02 18:46:24     72s] (I)      Block unroutable channels                          : true
[04/02 18:46:24     72s] (I)      Block unroutable channels 3D                       : true
[04/02 18:46:24     72s] (I)      Bound layer relaxed segment wl                     : true
[04/02 18:46:24     72s] (I)      Blocked pin reach length threshold                 : 2
[04/02 18:46:24     72s] (I)      Check blockage within NDR space in TA              : true
[04/02 18:46:24     72s] (I)      Skip must join for term with via pillar            : true
[04/02 18:46:24     72s] (I)      Model find APA for IO pin                          : true
[04/02 18:46:24     72s] (I)      On pin location for off pin term                   : true
[04/02 18:46:24     72s] (I)      Handle EOL spacing                                 : true
[04/02 18:46:24     72s] (I)      Merge PG vias by gap                               : true
[04/02 18:46:24     72s] (I)      Maximum routing layer                              : 4
[04/02 18:46:24     72s] (I)      Route selected nets only                           : true
[04/02 18:46:24     72s] (I)      Refine MST                                         : true
[04/02 18:46:24     72s] (I)      Honor PRL                                          : true
[04/02 18:46:24     72s] (I)      Strong congestion aware                            : true
[04/02 18:46:24     72s] (I)      Improved initial location for IRoutes              : true
[04/02 18:46:24     72s] (I)      Multi panel TA                                     : true
[04/02 18:46:24     72s] (I)      Penalize wire overlap                              : true
[04/02 18:46:24     72s] (I)      Expand small instance blockage                     : true
[04/02 18:46:24     72s] (I)      Reduce via in TA                                   : true
[04/02 18:46:24     72s] (I)      SS-aware routing                                   : true
[04/02 18:46:24     72s] (I)      Improve tree edge sharing                          : true
[04/02 18:46:24     72s] (I)      Improve 2D via estimation                          : true
[04/02 18:46:24     72s] (I)      Refine Steiner tree                                : true
[04/02 18:46:24     72s] (I)      Build spine tree                                   : true
[04/02 18:46:24     72s] (I)      Model pass through capacity                        : true
[04/02 18:46:24     72s] (I)      Extend blockages by a half GCell                   : true
[04/02 18:46:24     72s] (I)      Consider pin shapes                                : true
[04/02 18:46:24     72s] (I)      Consider pin shapes for all nodes                  : true
[04/02 18:46:24     72s] (I)      Consider NR APA                                    : true
[04/02 18:46:24     72s] (I)      Consider IO pin shape                              : true
[04/02 18:46:24     72s] (I)      Fix pin connection bug                             : true
[04/02 18:46:24     72s] (I)      Consider layer RC for local wires                  : true
[04/02 18:46:24     72s] (I)      Route to clock mesh pin                            : true
[04/02 18:46:24     72s] (I)      LA-aware pin escape length                         : 2
[04/02 18:46:24     72s] (I)      Connect multiple ports                             : true
[04/02 18:46:24     72s] (I)      Split for must join                                : true
[04/02 18:46:24     72s] (I)      Number of threads                                  : 6
[04/02 18:46:24     72s] (I)      Routing effort level                               : 10000
[04/02 18:46:24     72s] (I)      Prefer layer length threshold                      : 8
[04/02 18:46:24     72s] (I)      Overflow penalty cost                              : 10
[04/02 18:46:24     72s] (I)      A-star cost                                        : 0.300000
[04/02 18:46:24     72s] (I)      Misalignment cost                                  : 10.000000
[04/02 18:46:24     72s] (I)      Threshold for short IRoute                         : 6
[04/02 18:46:24     72s] (I)      Via cost during post routing                       : 1.000000
[04/02 18:46:24     72s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/02 18:46:24     72s] (I)      Source-to-sink ratio                               : 0.300000
[04/02 18:46:24     72s] (I)      Scenic ratio bound                                 : 3.000000
[04/02 18:46:24     72s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/02 18:46:24     72s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/02 18:46:24     72s] (I)      PG-aware similar topology routing                  : true
[04/02 18:46:24     72s] (I)      Maze routing via cost fix                          : true
[04/02 18:46:24     72s] (I)      Apply PRL on PG terms                              : true
[04/02 18:46:24     72s] (I)      Apply PRL on obs objects                           : true
[04/02 18:46:24     72s] (I)      Handle range-type spacing rules                    : true
[04/02 18:46:24     72s] (I)      PG gap threshold multiplier                        : 10.000000
[04/02 18:46:24     72s] (I)      Parallel spacing query fix                         : true
[04/02 18:46:24     72s] (I)      Force source to root IR                            : true
[04/02 18:46:24     72s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/02 18:46:24     72s] (I)      Do not relax to DPT layer                          : true
[04/02 18:46:24     72s] (I)      No DPT in post routing                             : true
[04/02 18:46:24     72s] (I)      Modeling PG via merging fix                        : true
[04/02 18:46:24     72s] (I)      Shield aware TA                                    : true
[04/02 18:46:24     72s] (I)      Strong shield aware TA                             : true
[04/02 18:46:24     72s] (I)      Overflow calculation fix in LA                     : true
[04/02 18:46:24     72s] (I)      Post routing fix                                   : true
[04/02 18:46:24     72s] (I)      Strong post routing                                : true
[04/02 18:46:24     72s] (I)      Access via pillar from top                         : true
[04/02 18:46:24     72s] (I)      NDR via pillar fix                                 : true
[04/02 18:46:24     72s] (I)      Violation on path threshold                        : 1
[04/02 18:46:24     72s] (I)      Pass through capacity modeling                     : true
[04/02 18:46:24     72s] (I)      Select the non-relaxed segments in post routing stage : true
[04/02 18:46:24     72s] (I)      Select term pin box for io pin                     : true
[04/02 18:46:24     72s] (I)      Penalize NDR sharing                               : true
[04/02 18:46:24     72s] (I)      Enable special modeling                            : false
[04/02 18:46:24     72s] (I)      Keep fixed segments                                : true
[04/02 18:46:24     72s] (I)      Reorder net groups by key                          : true
[04/02 18:46:24     72s] (I)      Increase net scenic ratio                          : true
[04/02 18:46:24     72s] (I)      Method to set GCell size                           : row
[04/02 18:46:24     72s] (I)      Connect multiple ports and must join fix           : true
[04/02 18:46:24     72s] (I)      Avoid high resistance layers                       : true
[04/02 18:46:24     72s] (I)      Model find APA for IO pin fix                      : true
[04/02 18:46:24     72s] (I)      Avoid connecting non-metal layers                  : true
[04/02 18:46:24     72s] (I)      Use track pitch for NDR                            : true
[04/02 18:46:24     72s] (I)      Enable layer relax to lower layer                  : true
[04/02 18:46:24     72s] (I)      Enable layer relax to upper layer                  : true
[04/02 18:46:24     72s] (I)      Top layer relaxation fix                           : true
[04/02 18:46:24     72s] (I)      Handle non-default track width                     : false
[04/02 18:46:24     72s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:46:24     72s] (I)      Use row-based GCell size
[04/02 18:46:24     72s] (I)      Use row-based GCell align
[04/02 18:46:24     72s] (I)      layer 0 area = 89000
[04/02 18:46:24     72s] (I)      layer 1 area = 120000
[04/02 18:46:24     72s] (I)      layer 2 area = 120000
[04/02 18:46:24     72s] (I)      layer 3 area = 120000
[04/02 18:46:24     72s] (I)      GCell unit size   : 3600
[04/02 18:46:24     72s] (I)      GCell multiplier  : 1
[04/02 18:46:24     72s] (I)      GCell row height  : 3600
[04/02 18:46:24     72s] (I)      Actual row height : 3600
[04/02 18:46:24     72s] (I)      GCell align ref   : 7000 7000
[04/02 18:46:24     72s] [NR-eGR] Track table information for default rule: 
[04/02 18:46:24     72s] [NR-eGR] M1 has single uniform track structure
[04/02 18:46:24     72s] [NR-eGR] M2 has single uniform track structure
[04/02 18:46:24     72s] [NR-eGR] M3 has single uniform track structure
[04/02 18:46:24     72s] [NR-eGR] M4 has single uniform track structure
[04/02 18:46:24     72s] [NR-eGR] M5 has single uniform track structure
[04/02 18:46:24     72s] [NR-eGR] M6 has single uniform track structure
[04/02 18:46:24     72s] [NR-eGR] MQ has single uniform track structure
[04/02 18:46:24     72s] [NR-eGR] LM has single uniform track structure
[04/02 18:46:24     72s] (I)      ============== Default via ===============
[04/02 18:46:24     72s] (I)      +---+------------------+-----------------+
[04/02 18:46:24     72s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:46:24     72s] (I)      +---+------------------+-----------------+
[04/02 18:46:24     72s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:46:24     72s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[04/02 18:46:24     72s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:46:24     72s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:46:24     72s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[04/02 18:46:24     72s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:46:24     72s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:46:24     72s] (I)      +---+------------------+-----------------+
[04/02 18:46:24     72s] [NR-eGR] Read 26 PG shapes
[04/02 18:46:24     72s] [NR-eGR] Read 0 clock shapes
[04/02 18:46:24     72s] [NR-eGR] Read 0 other shapes
[04/02 18:46:24     72s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:46:24     72s] [NR-eGR] #Instance Blockages : 0
[04/02 18:46:24     72s] [NR-eGR] #PG Blockages       : 26
[04/02 18:46:24     72s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:46:24     72s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:46:24     72s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:46:24     72s] [NR-eGR] #Other Blockages    : 0
[04/02 18:46:24     72s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:46:24     72s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/02 18:46:24     72s] [NR-eGR] Read 658 nets ( ignored 654 )
[04/02 18:46:24     72s] [NR-eGR] Connected 0 must-join pins/ports
[04/02 18:46:24     72s] (I)      early_global_route_priority property id does not exist.
[04/02 18:46:24     72s] (I)      Read Num Blocks=1161  Num Prerouted Wires=0  Num CS=0
[04/02 18:46:24     72s] (I)      Layer 1 (V) : #blockages 423 : #preroutes 0
[04/02 18:46:24     72s] (I)      Layer 2 (H) : #blockages 369 : #preroutes 0
[04/02 18:46:24     72s] (I)      Layer 3 (V) : #blockages 369 : #preroutes 0
[04/02 18:46:24     72s] (I)      Moved 1 terms for better access 
[04/02 18:46:24     72s] (I)      Number of ignored nets                =      0
[04/02 18:46:24     72s] (I)      Number of connected nets              =      0
[04/02 18:46:24     72s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/02 18:46:24     72s] (I)      Number of clock nets                  =      4.  Ignored: No
[04/02 18:46:24     72s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:46:24     72s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:46:24     72s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:46:24     72s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:46:24     72s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:46:24     72s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:46:24     72s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:46:24     72s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[04/02 18:46:24     72s] (I)      Ndr track 0 does not exist
[04/02 18:46:24     72s] (I)      Ndr track 0 does not exist
[04/02 18:46:24     72s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:46:24     72s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:46:24     72s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:46:24     72s] (I)      Site width          :   400  (dbu)
[04/02 18:46:24     72s] (I)      Row height          :  3600  (dbu)
[04/02 18:46:24     72s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:46:24     72s] (I)      GCell width         :  3600  (dbu)
[04/02 18:46:24     72s] (I)      GCell height        :  3600  (dbu)
[04/02 18:46:24     72s] (I)      Grid                :    66    50     4
[04/02 18:46:24     72s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:46:24     72s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:46:24     72s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:46:24     72s] (I)      Default wire width  :   160   200   200   200
[04/02 18:46:24     72s] (I)      Default wire space  :   160   200   200   200
[04/02 18:46:24     72s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:46:24     72s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:46:24     72s] (I)      First track coord   :   400   400   400   400
[04/02 18:46:24     72s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:46:24     72s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:46:24     72s] (I)      Num of masks        :     1     1     1     1
[04/02 18:46:24     72s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:46:24     72s] (I)      --------------------------------------------------------
[04/02 18:46:24     72s] 
[04/02 18:46:24     72s] [NR-eGR] ============ Routing rule table ============
[04/02 18:46:24     72s] [NR-eGR] Rule id: 0  Nets: 4
[04/02 18:46:24     72s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/02 18:46:24     72s] (I)                    Layer    2    3    4 
[04/02 18:46:24     72s] (I)                    Pitch  800  800  800 
[04/02 18:46:24     72s] (I)             #Used tracks    2    2    2 
[04/02 18:46:24     72s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:24     72s] [NR-eGR] Rule id: 1  Nets: 0
[04/02 18:46:24     72s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:46:24     72s] (I)                    Layer    2    3    4 
[04/02 18:46:24     72s] (I)                    Pitch  400  400  400 
[04/02 18:46:24     72s] (I)             #Used tracks    1    1    1 
[04/02 18:46:24     72s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:24     72s] [NR-eGR] ========================================
[04/02 18:46:24     72s] [NR-eGR] 
[04/02 18:46:24     72s] (I)      =============== Blocked Tracks ===============
[04/02 18:46:24     72s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:24     72s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:46:24     72s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:24     72s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:46:24     72s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:46:24     72s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:46:24     72s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:46:24     72s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:24     72s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2831.52 MB )
[04/02 18:46:24     72s] (I)      Reset routing kernel
[04/02 18:46:24     72s] (I)      Started Global Routing ( Curr Mem: 2831.52 MB )
[04/02 18:46:24     72s] (I)      totalPins=84  totalGlobalPin=84 (100.00%)
[04/02 18:46:24     72s] (I)      total 2D Cap : 51695 = (27081 H, 24614 V)
[04/02 18:46:24     72s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1a Route ============
[04/02 18:46:24     72s] (I)      Usage: 286 = (157 H, 129 V) = (0.58% H, 0.52% V) = (5.652e+02um H, 4.644e+02um V)
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1b Route ============
[04/02 18:46:24     72s] (I)      Usage: 286 = (157 H, 129 V) = (0.58% H, 0.52% V) = (5.652e+02um H, 4.644e+02um V)
[04/02 18:46:24     72s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.029600e+03um
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1c Route ============
[04/02 18:46:24     72s] (I)      Usage: 286 = (157 H, 129 V) = (0.58% H, 0.52% V) = (5.652e+02um H, 4.644e+02um V)
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1d Route ============
[04/02 18:46:24     72s] (I)      Usage: 286 = (157 H, 129 V) = (0.58% H, 0.52% V) = (5.652e+02um H, 4.644e+02um V)
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1e Route ============
[04/02 18:46:24     72s] (I)      Usage: 286 = (157 H, 129 V) = (0.58% H, 0.52% V) = (5.652e+02um H, 4.644e+02um V)
[04/02 18:46:24     72s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.029600e+03um
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1f Route ============
[04/02 18:46:24     72s] (I)      Usage: 286 = (157 H, 129 V) = (0.58% H, 0.52% V) = (5.652e+02um H, 4.644e+02um V)
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1g Route ============
[04/02 18:46:24     72s] (I)      Usage: 276 = (147 H, 129 V) = (0.54% H, 0.52% V) = (5.292e+02um H, 4.644e+02um V)
[04/02 18:46:24     72s] (I)      #Nets         : 4
[04/02 18:46:24     72s] (I)      #Relaxed nets : 1
[04/02 18:46:24     72s] (I)      Wire length   : 162
[04/02 18:46:24     72s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 4]
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1h Route ============
[04/02 18:46:24     72s] (I)      Usage: 277 = (147 H, 130 V) = (0.54% H, 0.53% V) = (5.292e+02um H, 4.680e+02um V)
[04/02 18:46:24     72s] (I)      total 2D Cap : 78593 = (27081 H, 51512 V)
[04/02 18:46:24     72s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1a Route ============
[04/02 18:46:24     72s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1b Route ============
[04/02 18:46:24     72s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:24     72s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.879200e+03um
[04/02 18:46:24     72s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/02 18:46:24     72s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1c Route ============
[04/02 18:46:24     72s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1d Route ============
[04/02 18:46:24     72s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1e Route ============
[04/02 18:46:24     72s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:24     72s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.879200e+03um
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1f Route ============
[04/02 18:46:24     72s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1g Route ============
[04/02 18:46:24     72s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] (I)      ============  Phase 1h Route ============
[04/02 18:46:24     72s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:24     72s] (I)      
[04/02 18:46:24     72s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:46:24     72s] [NR-eGR]                        OverCon            
[04/02 18:46:24     72s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:46:24     72s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:46:24     72s] [NR-eGR] ----------------------------------------------
[04/02 18:46:24     72s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:24     72s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:24     72s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:24     72s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:24     72s] [NR-eGR] ----------------------------------------------
[04/02 18:46:24     72s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:46:24     72s] [NR-eGR] 
[04/02 18:46:24     72s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2831.52 MB )
[04/02 18:46:24     72s] (I)      total 2D Cap : 79079 = (27277 H, 51802 V)
[04/02 18:46:24     72s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:46:24     72s] (I)      ============= Track Assignment ============
[04/02 18:46:24     72s] (I)      Started Track Assignment (6T) ( Curr Mem: 2831.52 MB )
[04/02 18:46:24     72s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[04/02 18:46:24     72s] (I)      Run Multi-thread track assignment
[04/02 18:46:24     72s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2831.52 MB )
[04/02 18:46:24     72s] (I)      Started Export ( Curr Mem: 2831.52 MB )
[04/02 18:46:24     72s] [NR-eGR]             Length (um)  Vias 
[04/02 18:46:24     72s] [NR-eGR] ------------------------------
[04/02 18:46:24     72s] [NR-eGR]  M1  (1H)             0  2156 
[04/02 18:46:24     72s] [NR-eGR]  M2  (2V)          7334  3210 
[04/02 18:46:24     72s] [NR-eGR]  M3  (3H)          7792   125 
[04/02 18:46:24     72s] [NR-eGR]  M4  (4V)           810     0 
[04/02 18:46:24     72s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:46:24     72s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:46:24     72s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:46:24     72s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:46:24     72s] [NR-eGR] ------------------------------
[04/02 18:46:24     72s] [NR-eGR]      Total        15936  5491 
[04/02 18:46:24     72s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:24     72s] [NR-eGR] Total half perimeter of net bounding box: 13449um
[04/02 18:46:24     72s] [NR-eGR] Total length: 15936um, number of vias: 5491
[04/02 18:46:24     72s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:24     72s] [NR-eGR] Total eGR-routed clock nets wire length: 1048um, number of vias: 239
[04/02 18:46:24     72s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:24     72s] [NR-eGR] Report for selected net(s) only.
[04/02 18:46:24     72s] [NR-eGR]             Length (um)  Vias 
[04/02 18:46:24     72s] [NR-eGR] ------------------------------
[04/02 18:46:24     72s] [NR-eGR]  M1  (1H)             0    83 
[04/02 18:46:24     72s] [NR-eGR]  M2  (2V)           110    93 
[04/02 18:46:24     72s] [NR-eGR]  M3  (3H)           576    63 
[04/02 18:46:24     72s] [NR-eGR]  M4  (4V)           362     0 
[04/02 18:46:24     72s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:46:24     72s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:46:24     72s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:46:24     72s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:46:24     72s] [NR-eGR] ------------------------------
[04/02 18:46:24     72s] [NR-eGR]      Total         1048   239 
[04/02 18:46:24     72s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:24     72s] [NR-eGR] Total half perimeter of net bounding box: 552um
[04/02 18:46:24     72s] [NR-eGR] Total length: 1048um, number of vias: 239
[04/02 18:46:24     72s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:24     72s] [NR-eGR] Total routed clock nets wire length: 1048um, number of vias: 239
[04/02 18:46:24     72s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:24     72s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2831.52 MB )
[04/02 18:46:24     72s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.27 sec, Curr Mem: 2831.52 MB )
[04/02 18:46:24     72s] (I)      ===================================== Runtime Summary =====================================
[04/02 18:46:24     72s] (I)       Step                                          %      Start     Finish      Real       CPU 
[04/02 18:46:24     72s] (I)      -------------------------------------------------------------------------------------------
[04/02 18:46:24     72s] (I)       Early Global Route kernel               100.00%  42.28 sec  42.55 sec  0.27 sec  0.09 sec 
[04/02 18:46:24     72s] (I)       +-Import and model                        9.99%  42.35 sec  42.38 sec  0.03 sec  0.03 sec 
[04/02 18:46:24     72s] (I)       | +-Create place DB                       0.90%  42.35 sec  42.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Import place data                   0.86%  42.35 sec  42.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Read instances and placement      0.30%  42.35 sec  42.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Read nets                         0.44%  42.35 sec  42.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | +-Create route DB                       6.73%  42.36 sec  42.37 sec  0.02 sec  0.02 sec 
[04/02 18:46:24     72s] (I)       | | +-Import route data (6T)              4.95%  42.36 sec  42.37 sec  0.01 sec  0.01 sec 
[04/02 18:46:24     72s] (I)       | | | +-Read blockages ( Layer 2-4 )      1.00%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | | +-Read routing blockages          0.00%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | | +-Read instance blockages         0.09%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | | +-Read PG blockages               0.33%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | | +-Read clock blockages            0.12%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | | +-Read other blockages            0.05%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | | +-Read halo blockages             0.01%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | | +-Read boundary cut boxes         0.00%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Read blackboxes                   0.02%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Read prerouted                    0.13%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Read unlegalized nets             0.03%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Read nets                         0.12%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Set up via pillars                0.00%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Initialize 3D grid graph          0.04%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Model blockage capacity           0.56%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | | +-Initialize 3D capacity          0.44%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Move terms for access (6T)        0.57%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | +-Read aux data                         0.00%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | +-Others data preparation               0.04%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | +-Create route kernel                   2.02%  42.37 sec  42.38 sec  0.01 sec  0.01 sec 
[04/02 18:46:24     72s] (I)       +-Global Routing                         30.71%  42.38 sec  42.47 sec  0.08 sec  0.02 sec 
[04/02 18:46:24     72s] (I)       | +-Initialization                        0.03%  42.38 sec  42.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | +-Net group 1                          26.62%  42.38 sec  42.45 sec  0.07 sec  0.01 sec 
[04/02 18:46:24     72s] (I)       | | +-Generate topology (6T)              0.48%  42.38 sec  42.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1a                            1.07%  42.38 sec  42.39 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Pattern routing (6T)              0.95%  42.38 sec  42.39 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1b                            0.08%  42.39 sec  42.39 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1c                            0.01%  42.39 sec  42.39 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1d                            0.01%  42.39 sec  42.39 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1e                            0.13%  42.39 sec  42.39 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Route legalization                0.05%  42.39 sec  42.39 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | | +-Legalize Blockage Violations    0.01%  42.39 sec  42.39 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1f                            0.01%  42.39 sec  42.39 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1g                            0.43%  42.39 sec  42.39 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Post Routing                      0.34%  42.39 sec  42.39 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1h                            0.16%  42.45 sec  42.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Post Routing                      0.09%  42.45 sec  42.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Layer assignment (6T)               1.06%  42.45 sec  42.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | +-Net group 2                           3.45%  42.45 sec  42.46 sec  0.01 sec  0.01 sec 
[04/02 18:46:24     72s] (I)       | | +-Generate topology (6T)              0.14%  42.45 sec  42.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1a                            0.72%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Pattern routing (6T)              0.53%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Add via demand to 2D              0.01%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1b                            0.20%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1c                            0.01%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1d                            0.01%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1e                            0.15%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Route legalization                0.04%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | | +-Legalize Blockage Violations    0.00%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1f                            0.01%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1g                            0.11%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Post Routing                      0.01%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Phase 1h                            0.08%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | | +-Post Routing                      0.01%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Layer assignment (6T)               0.92%  42.46 sec  42.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       +-Export 3D cong map                      0.26%  42.47 sec  42.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | +-Export 2D cong map                    0.06%  42.47 sec  42.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       +-Extract Global 3D Wires                 0.00%  42.47 sec  42.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       +-Track Assignment (6T)                   2.53%  42.47 sec  42.47 sec  0.01 sec  0.01 sec 
[04/02 18:46:24     72s] (I)       | +-Initialization                        0.02%  42.47 sec  42.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | +-Track Assignment Kernel               2.34%  42.47 sec  42.47 sec  0.01 sec  0.01 sec 
[04/02 18:46:24     72s] (I)       | +-Free Memory                           0.00%  42.47 sec  42.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       +-Export                                 29.09%  42.47 sec  42.55 sec  0.08 sec  0.02 sec 
[04/02 18:46:24     72s] (I)       | +-Export DB wires                       1.06%  42.47 sec  42.48 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Export all nets (6T)                0.51%  42.47 sec  42.48 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | | +-Set wire vias (6T)                  0.42%  42.48 sec  42.48 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | +-Report wirelength                    26.86%  42.48 sec  42.55 sec  0.07 sec  0.01 sec 
[04/02 18:46:24     72s] (I)       | +-Update net boxes                      0.84%  42.55 sec  42.55 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       | +-Update timing                         0.00%  42.55 sec  42.55 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)       +-Postprocess design                      0.20%  42.55 sec  42.55 sec  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)      ==================== Summary by functions =====================
[04/02 18:46:24     72s] (I)       Lv  Step                                %      Real       CPU 
[04/02 18:46:24     72s] (I)      ---------------------------------------------------------------
[04/02 18:46:24     72s] (I)        0  Early Global Route kernel     100.00%  0.27 sec  0.09 sec 
[04/02 18:46:24     72s] (I)        1  Global Routing                 30.71%  0.08 sec  0.02 sec 
[04/02 18:46:24     72s] (I)        1  Export                         29.09%  0.08 sec  0.02 sec 
[04/02 18:46:24     72s] (I)        1  Import and model                9.99%  0.03 sec  0.03 sec 
[04/02 18:46:24     72s] (I)        1  Track Assignment (6T)           2.53%  0.01 sec  0.01 sec 
[04/02 18:46:24     72s] (I)        1  Export 3D cong map              0.26%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        1  Postprocess design              0.20%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        1  Extract Global 3D Wires         0.00%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        2  Report wirelength              26.86%  0.07 sec  0.01 sec 
[04/02 18:46:24     72s] (I)        2  Net group 1                    26.62%  0.07 sec  0.01 sec 
[04/02 18:46:24     72s] (I)        2  Create route DB                 6.73%  0.02 sec  0.02 sec 
[04/02 18:46:24     72s] (I)        2  Net group 2                     3.45%  0.01 sec  0.01 sec 
[04/02 18:46:24     72s] (I)        2  Track Assignment Kernel         2.34%  0.01 sec  0.01 sec 
[04/02 18:46:24     72s] (I)        2  Create route kernel             2.02%  0.01 sec  0.01 sec 
[04/02 18:46:24     72s] (I)        2  Export DB wires                 1.06%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        2  Create place DB                 0.90%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        2  Update net boxes                0.84%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        2  Export 2D cong map              0.06%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        2  Initialization                  0.05%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        2  Others data preparation         0.04%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        3  Import route data (6T)          4.95%  0.01 sec  0.01 sec 
[04/02 18:46:24     72s] (I)        3  Layer assignment (6T)           1.98%  0.01 sec  0.01 sec 
[04/02 18:46:24     72s] (I)        3  Phase 1a                        1.79%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        3  Import place data               0.86%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        3  Generate topology (6T)          0.62%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        3  Phase 1g                        0.53%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        3  Export all nets (6T)            0.51%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        3  Set wire vias (6T)              0.42%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        3  Phase 1b                        0.29%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        3  Phase 1e                        0.28%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        3  Phase 1h                        0.24%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        4  Pattern routing (6T)            1.48%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        4  Read blockages ( Layer 2-4 )    1.00%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        4  Move terms for access (6T)      0.57%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        4  Read nets                       0.56%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        4  Model blockage capacity         0.56%  0.00 sec  0.00 sec 
[04/02 18:46:24     72s] (I)        4  Post Routing                    0.45%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        4  Read instances and placement    0.30%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        4  Read prerouted                  0.13%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        4  Route legalization              0.09%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        4  Initialize 3D grid graph        0.04%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        4  Read unlegalized nets           0.03%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        4  Add via demand to 2D            0.01%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        5  Initialize 3D capacity          0.44%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        5  Read PG blockages               0.33%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        5  Read clock blockages            0.12%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        5  Read instance blockages         0.09%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        5  Legalize Blockage Violations    0.01%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[04/02 18:46:25     72s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:25     72s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:25     72s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.4)
[04/02 18:46:25     72s]       Routing using eGR only done.
[04/02 18:46:25     72s] Net route status summary:
[04/02 18:46:25     72s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:25     72s]   Non-clock:   656 (unrouted=2, trialRouted=654, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:25     72s] 
[04/02 18:46:25     72s] CCOPT: Done with clock implementation routing.
[04/02 18:46:25     72s] 
[04/02 18:46:25     72s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.4)
[04/02 18:46:25     72s]     Clock implementation routing done.
[04/02 18:46:25     72s]     Leaving CCOpt scope - extractRC...
[04/02 18:46:25     72s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/02 18:46:25     72s] Extraction called for design 'Main_controller' of instances=656 and nets=660 using extraction engine 'preRoute' .
[04/02 18:46:25     72s] PreRoute RC Extraction called for design Main_controller.
[04/02 18:46:25     72s] RC Extraction called in multi-corner(1) mode.
[04/02 18:46:25     72s] RCMode: PreRoute
[04/02 18:46:25     72s]       RC Corner Indexes            0   
[04/02 18:46:25     72s] Capacitance Scaling Factor   : 1.00000 
[04/02 18:46:25     72s] Resistance Scaling Factor    : 1.00000 
[04/02 18:46:25     72s] Clock Cap. Scaling Factor    : 1.00000 
[04/02 18:46:25     72s] Clock Res. Scaling Factor    : 1.00000 
[04/02 18:46:25     72s] Shrink Factor                : 1.00000
[04/02 18:46:25     72s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/02 18:46:25     72s] Using Quantus QRC technology file ...
[04/02 18:46:25     72s] 
[04/02 18:46:25     72s] Trim Metal Layers:
[04/02 18:46:25     72s] LayerId::1 widthSet size::1
[04/02 18:46:25     72s] LayerId::2 widthSet size::1
[04/02 18:46:25     72s] LayerId::3 widthSet size::1
[04/02 18:46:25     72s] LayerId::4 widthSet size::1
[04/02 18:46:25     72s] LayerId::5 widthSet size::1
[04/02 18:46:25     72s] LayerId::6 widthSet size::1
[04/02 18:46:25     72s] LayerId::7 widthSet size::1
[04/02 18:46:25     72s] LayerId::8 widthSet size::1
[04/02 18:46:25     72s] Updating RC grid for preRoute extraction ...
[04/02 18:46:25     72s] eee: pegSigSF::1.070000
[04/02 18:46:25     72s] Initializing multi-corner resistance tables ...
[04/02 18:46:25     72s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:46:25     72s] eee: l::2 avDens::0.084102 usedTrk::227.074999 availTrk::2700.000000 sigTrk::227.074999
[04/02 18:46:25     72s] eee: l::3 avDens::0.079675 usedTrk::243.806945 availTrk::3060.000000 sigTrk::243.806945
[04/02 18:46:25     72s] eee: l::4 avDens::0.037653 usedTrk::118.608334 availTrk::3150.000000 sigTrk::118.608334
[04/02 18:46:25     72s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:25     72s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:25     72s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:25     72s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:25     72s] {RT rc-typ 0 4 4 0}
[04/02 18:46:25     72s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.030078 aWlH=0.000000 lMod=0 pMax=0.807400 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:46:25     72s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2831.520M)
[04/02 18:46:25     72s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/02 18:46:25     72s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:25     72s]     Leaving CCOpt scope - Initializing placement interface...
[04/02 18:46:25     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2831.5M, EPOCH TIME: 1680475585.102801
[04/02 18:46:25     72s] Processing tracks to init pin-track alignment.
[04/02 18:46:25     72s] z: 2, totalTracks: 1
[04/02 18:46:25     72s] z: 4, totalTracks: 1
[04/02 18:46:25     72s] z: 6, totalTracks: 1
[04/02 18:46:25     72s] z: 8, totalTracks: 1
[04/02 18:46:25     72s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:25     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2831.5M, EPOCH TIME: 1680475585.171785
[04/02 18:46:25     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:25     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:25     73s] 
[04/02 18:46:25     73s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:25     73s] OPERPROF:     Starting CMU at level 3, MEM:2895.5M, EPOCH TIME: 1680475585.195426
[04/02 18:46:25     73s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.009, MEM:2927.5M, EPOCH TIME: 1680475585.204149
[04/02 18:46:25     73s] 
[04/02 18:46:25     73s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:25     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.034, MEM:2831.5M, EPOCH TIME: 1680475585.205860
[04/02 18:46:25     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2831.5M, EPOCH TIME: 1680475585.206030
[04/02 18:46:25     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2831.5M, EPOCH TIME: 1680475585.208237
[04/02 18:46:25     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2831.5MB).
[04/02 18:46:25     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.106, MEM:2831.5M, EPOCH TIME: 1680475585.208622
[04/02 18:46:25     73s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:25     73s]     Legalizer reserving space for clock trees
[04/02 18:46:25     73s]     Calling post conditioning for eGRPC...
[04/02 18:46:25     73s]       eGRPC...
[04/02 18:46:25     73s]         eGRPC active optimizations:
[04/02 18:46:25     73s]          - Move Down
[04/02 18:46:25     73s]          - Downsizing before DRV sizing
[04/02 18:46:25     73s]          - DRV fixing with sizing
[04/02 18:46:25     73s]          - Move to fanout
[04/02 18:46:25     73s]          - Cloning
[04/02 18:46:25     73s]         
[04/02 18:46:25     73s]         Currently running CTS, using active skew data
[04/02 18:46:25     73s]         Reset bufferability constraints...
[04/02 18:46:25     73s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[04/02 18:46:25     73s]         Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:46:25     73s] End AAE Lib Interpolated Model. (MEM=2831.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:25     73s]         Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:25     73s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:25     73s]         Clock DAG stats eGRPC initial state:
[04/02 18:46:25     73s]           cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:25     73s]           sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:25     73s]           misc counts      : r=1, pp=0
[04/02 18:46:25     73s]           cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:25     73s]           cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:25     73s]           sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:25     73s]           wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.147pF, total=0.168pF
[04/02 18:46:25     73s]           wire lengths     : top=0.000um, trunk=151.700um, leaf=896.400um, total=1048.100um
[04/02 18:46:25     73s]           hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:25     73s]         Clock DAG net violations eGRPC initial state: none
[04/02 18:46:25     73s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[04/02 18:46:25     73s]           Trunk : target=0.100ns count=2 avg=0.095ns sd=0.003ns min=0.093ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:46:25     73s]           Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.004ns min=0.085ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:25     73s]         Clock DAG library cell distribution eGRPC initial state {count}:
[04/02 18:46:25     73s]            Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:25     73s]         Clock DAG hash eGRPC initial state: 2255879938282443215 12091333164342951444
[04/02 18:46:25     73s]         CTS services accumulated run-time stats eGRPC initial state:
[04/02 18:46:25     73s]           delay calculator: calls=8296, total_wall_time=0.313s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]           legalizer: calls=424, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]           steiner router: calls=7892, total_wall_time=0.462s, mean_wall_time=0.059ms
[04/02 18:46:25     73s]         Primary reporting skew groups eGRPC initial state:
[04/02 18:46:25     73s]           skew_group clk/typConstraintMode: insertion delay [min=0.148, max=0.155, avg=0.152, sd=0.002], skew [0.007 vs 0.100], 100% {0.148, 0.155} (wid=0.011 ws=0.005) (gid=0.144 gs=0.004)
[04/02 18:46:25     73s]               min path sink: clk_r_REG68_S1/CK
[04/02 18:46:25     73s]               max path sink: clk_r_REG52_S5/CK
[04/02 18:46:25     73s]         Skew group summary eGRPC initial state:
[04/02 18:46:25     73s]           skew_group clk/typConstraintMode: insertion delay [min=0.148, max=0.155, avg=0.152, sd=0.002], skew [0.007 vs 0.100], 100% {0.148, 0.155} (wid=0.011 ws=0.005) (gid=0.144 gs=0.004)
[04/02 18:46:25     73s]         eGRPC Moving buffers...
[04/02 18:46:25     73s]           Clock DAG hash before 'eGRPC Moving buffers': 2255879938282443215 12091333164342951444
[04/02 18:46:25     73s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[04/02 18:46:25     73s]             delay calculator: calls=8296, total_wall_time=0.313s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]             legalizer: calls=424, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]             steiner router: calls=7892, total_wall_time=0.462s, mean_wall_time=0.059ms
[04/02 18:46:25     73s]           Violation analysis...
[04/02 18:46:25     73s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:25     73s]           Clock DAG stats after 'eGRPC Moving buffers':
[04/02 18:46:25     73s]             cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:25     73s]             sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:25     73s]             misc counts      : r=1, pp=0
[04/02 18:46:25     73s]             cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:25     73s]             cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:25     73s]             sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:25     73s]             wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.147pF, total=0.168pF
[04/02 18:46:25     73s]             wire lengths     : top=0.000um, trunk=151.700um, leaf=896.400um, total=1048.100um
[04/02 18:46:25     73s]             hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:25     73s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[04/02 18:46:25     73s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[04/02 18:46:25     73s]             Trunk : target=0.100ns count=2 avg=0.095ns sd=0.003ns min=0.093ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:46:25     73s]             Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.004ns min=0.085ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:25     73s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[04/02 18:46:25     73s]              Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:25     73s]           Clock DAG hash after 'eGRPC Moving buffers': 2255879938282443215 12091333164342951444
[04/02 18:46:25     73s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[04/02 18:46:25     73s]             delay calculator: calls=8296, total_wall_time=0.313s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]             legalizer: calls=424, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]             steiner router: calls=7892, total_wall_time=0.462s, mean_wall_time=0.059ms
[04/02 18:46:25     73s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[04/02 18:46:25     73s]             skew_group clk/typConstraintMode: insertion delay [min=0.148, max=0.155], skew [0.007 vs 0.100]
[04/02 18:46:25     73s]                 min path sink: clk_r_REG68_S1/CK
[04/02 18:46:25     73s]                 max path sink: clk_r_REG52_S5/CK
[04/02 18:46:25     73s]           Skew group summary after 'eGRPC Moving buffers':
[04/02 18:46:25     73s]             skew_group clk/typConstraintMode: insertion delay [min=0.148, max=0.155], skew [0.007 vs 0.100]
[04/02 18:46:25     73s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:25     73s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:25     73s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[04/02 18:46:25     73s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 2255879938282443215 12091333164342951444
[04/02 18:46:25     73s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/02 18:46:25     73s]             delay calculator: calls=8296, total_wall_time=0.313s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]             legalizer: calls=424, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]             steiner router: calls=7892, total_wall_time=0.462s, mean_wall_time=0.059ms
[04/02 18:46:25     73s]           Artificially removing long paths...
[04/02 18:46:25     73s]             Clock DAG hash before 'Artificially removing long paths': 2255879938282443215 12091333164342951444
[04/02 18:46:25     73s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[04/02 18:46:25     73s]               delay calculator: calls=8296, total_wall_time=0.313s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]               legalizer: calls=424, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]               steiner router: calls=7892, total_wall_time=0.462s, mean_wall_time=0.059ms
[04/02 18:46:25     73s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:25     73s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:25     73s]           Modifying slew-target multiplier from 1 to 0.9
[04/02 18:46:25     73s]           Downsizing prefiltering...
[04/02 18:46:25     73s]           Downsizing prefiltering done.
[04/02 18:46:25     73s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:46:25     73s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 4, numSkippedDueToCloseToSkewTarget = 0
[04/02 18:46:25     73s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/02 18:46:25     73s]           Reverting slew-target multiplier from 0.9 to 1
[04/02 18:46:25     73s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/02 18:46:25     73s]             cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:25     73s]             sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:25     73s]             misc counts      : r=1, pp=0
[04/02 18:46:25     73s]             cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:25     73s]             cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:25     73s]             sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:25     73s]             wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.147pF, total=0.168pF
[04/02 18:46:25     73s]             wire lengths     : top=0.000um, trunk=151.700um, leaf=896.400um, total=1048.100um
[04/02 18:46:25     73s]             hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:25     73s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[04/02 18:46:25     73s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/02 18:46:25     73s]             Trunk : target=0.100ns count=2 avg=0.095ns sd=0.003ns min=0.093ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:46:25     73s]             Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.004ns min=0.085ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:25     73s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[04/02 18:46:25     73s]              Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:25     73s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 2255879938282443215 12091333164342951444
[04/02 18:46:25     73s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/02 18:46:25     73s]             delay calculator: calls=8296, total_wall_time=0.313s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]             legalizer: calls=424, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]             steiner router: calls=7892, total_wall_time=0.462s, mean_wall_time=0.059ms
[04/02 18:46:25     73s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/02 18:46:25     73s]             skew_group clk/typConstraintMode: insertion delay [min=0.148, max=0.155], skew [0.007 vs 0.100]
[04/02 18:46:25     73s]                 min path sink: clk_r_REG68_S1/CK
[04/02 18:46:25     73s]                 max path sink: clk_r_REG52_S5/CK
[04/02 18:46:25     73s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/02 18:46:25     73s]             skew_group clk/typConstraintMode: insertion delay [min=0.148, max=0.155], skew [0.007 vs 0.100]
[04/02 18:46:25     73s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:25     73s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:25     73s]         eGRPC Fixing DRVs...
[04/02 18:46:25     73s]           Clock DAG hash before 'eGRPC Fixing DRVs': 2255879938282443215 12091333164342951444
[04/02 18:46:25     73s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[04/02 18:46:25     73s]             delay calculator: calls=8296, total_wall_time=0.313s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]             legalizer: calls=424, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]             steiner router: calls=7892, total_wall_time=0.462s, mean_wall_time=0.059ms
[04/02 18:46:25     73s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:46:25     73s]           CCOpt-eGRPC: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/02 18:46:25     73s]           
[04/02 18:46:25     73s]           PRO Statistics: Fix DRVs (cell sizing):
[04/02 18:46:25     73s]           =======================================
[04/02 18:46:25     73s]           
[04/02 18:46:25     73s]           Cell changes by Net Type:
[04/02 18:46:25     73s]           
[04/02 18:46:25     73s]           -------------------------------------------------------------------------------------------------
[04/02 18:46:25     73s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/02 18:46:25     73s]           -------------------------------------------------------------------------------------------------
[04/02 18:46:25     73s]           top                0            0           0            0                    0                0
[04/02 18:46:25     73s]           trunk              0            0           0            0                    0                0
[04/02 18:46:25     73s]           leaf               0            0           0            0                    0                0
[04/02 18:46:25     73s]           -------------------------------------------------------------------------------------------------
[04/02 18:46:25     73s]           Total              0            0           0            0                    0                0
[04/02 18:46:25     73s]           -------------------------------------------------------------------------------------------------
[04/02 18:46:25     73s]           
[04/02 18:46:25     73s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/02 18:46:25     73s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/02 18:46:25     73s]           
[04/02 18:46:25     73s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[04/02 18:46:25     73s]             cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:25     73s]             sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:25     73s]             misc counts      : r=1, pp=0
[04/02 18:46:25     73s]             cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:25     73s]             cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:25     73s]             sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:25     73s]             wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.147pF, total=0.168pF
[04/02 18:46:25     73s]             wire lengths     : top=0.000um, trunk=151.700um, leaf=896.400um, total=1048.100um
[04/02 18:46:25     73s]             hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:25     73s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[04/02 18:46:25     73s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[04/02 18:46:25     73s]             Trunk : target=0.100ns count=2 avg=0.095ns sd=0.003ns min=0.093ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:46:25     73s]             Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.004ns min=0.085ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:25     73s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[04/02 18:46:25     73s]              Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:25     73s]           Clock DAG hash after 'eGRPC Fixing DRVs': 2255879938282443215 12091333164342951444
[04/02 18:46:25     73s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[04/02 18:46:25     73s]             delay calculator: calls=8296, total_wall_time=0.313s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]             legalizer: calls=424, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]             steiner router: calls=7892, total_wall_time=0.462s, mean_wall_time=0.059ms
[04/02 18:46:25     73s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[04/02 18:46:25     73s]             skew_group clk/typConstraintMode: insertion delay [min=0.148, max=0.155], skew [0.007 vs 0.100]
[04/02 18:46:25     73s]                 min path sink: clk_r_REG68_S1/CK
[04/02 18:46:25     73s]                 max path sink: clk_r_REG52_S5/CK
[04/02 18:46:25     73s]           Skew group summary after 'eGRPC Fixing DRVs':
[04/02 18:46:25     73s]             skew_group clk/typConstraintMode: insertion delay [min=0.148, max=0.155], skew [0.007 vs 0.100]
[04/02 18:46:25     73s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:25     73s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:25     73s]         
[04/02 18:46:25     73s]         Slew Diagnostics: After DRV fixing
[04/02 18:46:25     73s]         ==================================
[04/02 18:46:25     73s]         
[04/02 18:46:25     73s]         Global Causes:
[04/02 18:46:25     73s]         
[04/02 18:46:25     73s]         -------------------------------------
[04/02 18:46:25     73s]         Cause
[04/02 18:46:25     73s]         -------------------------------------
[04/02 18:46:25     73s]         DRV fixing with buffering is disabled
[04/02 18:46:25     73s]         -------------------------------------
[04/02 18:46:25     73s]         
[04/02 18:46:25     73s]         Top 5 overslews:
[04/02 18:46:25     73s]         
[04/02 18:46:25     73s]         ---------------------------------
[04/02 18:46:25     73s]         Overslew    Causes    Driving Pin
[04/02 18:46:25     73s]         ---------------------------------
[04/02 18:46:25     73s]           (empty table)
[04/02 18:46:25     73s]         ---------------------------------
[04/02 18:46:25     73s]         
[04/02 18:46:25     73s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/02 18:46:25     73s]         
[04/02 18:46:25     73s]         -------------------
[04/02 18:46:25     73s]         Cause    Occurences
[04/02 18:46:25     73s]         -------------------
[04/02 18:46:25     73s]           (empty table)
[04/02 18:46:25     73s]         -------------------
[04/02 18:46:25     73s]         
[04/02 18:46:25     73s]         Violation diagnostics counts from the 0 nodes that have violations:
[04/02 18:46:25     73s]         
[04/02 18:46:25     73s]         -------------------
[04/02 18:46:25     73s]         Cause    Occurences
[04/02 18:46:25     73s]         -------------------
[04/02 18:46:25     73s]           (empty table)
[04/02 18:46:25     73s]         -------------------
[04/02 18:46:25     73s]         
[04/02 18:46:25     73s]         Reconnecting optimized routes...
[04/02 18:46:25     73s]         Reset timing graph...
[04/02 18:46:25     73s] Ignoring AAE DB Resetting ...
[04/02 18:46:25     73s]         Reset timing graph done.
[04/02 18:46:25     73s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:25     73s]         Violation analysis...
[04/02 18:46:25     73s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:25     73s]         Clock instances to consider for cloning: 0
[04/02 18:46:25     73s]         Reset timing graph...
[04/02 18:46:25     73s] Ignoring AAE DB Resetting ...
[04/02 18:46:25     73s]         Reset timing graph done.
[04/02 18:46:25     73s]         Set dirty flag on 0 instances, 0 nets
[04/02 18:46:25     73s]         Clock DAG stats before routing clock trees:
[04/02 18:46:25     73s]           cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:25     73s]           sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:25     73s]           misc counts      : r=1, pp=0
[04/02 18:46:25     73s]           cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:25     73s]           cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:25     73s]           sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:25     73s]           wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.147pF, total=0.168pF
[04/02 18:46:25     73s]           wire lengths     : top=0.000um, trunk=151.700um, leaf=896.400um, total=1048.100um
[04/02 18:46:25     73s]           hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:25     73s]         Clock DAG net violations before routing clock trees: none
[04/02 18:46:25     73s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[04/02 18:46:25     73s]           Trunk : target=0.100ns count=2 avg=0.095ns sd=0.003ns min=0.093ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:46:25     73s]           Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.004ns min=0.085ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:25     73s]         Clock DAG library cell distribution before routing clock trees {count}:
[04/02 18:46:25     73s]            Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:25     73s]         Clock DAG hash before routing clock trees: 2255879938282443215 12091333164342951444
[04/02 18:46:25     73s]         CTS services accumulated run-time stats before routing clock trees:
[04/02 18:46:25     73s]           delay calculator: calls=8296, total_wall_time=0.313s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]           legalizer: calls=424, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:25     73s]           steiner router: calls=7892, total_wall_time=0.462s, mean_wall_time=0.059ms
[04/02 18:46:25     73s]         Primary reporting skew groups before routing clock trees:
[04/02 18:46:25     73s]           skew_group clk/typConstraintMode: insertion delay [min=0.148, max=0.155, avg=0.152, sd=0.002], skew [0.007 vs 0.100], 100% {0.148, 0.155} (wid=0.011 ws=0.005) (gid=0.144 gs=0.004)
[04/02 18:46:25     73s]               min path sink: clk_r_REG68_S1/CK
[04/02 18:46:25     73s]               max path sink: clk_r_REG52_S5/CK
[04/02 18:46:25     73s]         Skew group summary before routing clock trees:
[04/02 18:46:25     73s]           skew_group clk/typConstraintMode: insertion delay [min=0.148, max=0.155, avg=0.152, sd=0.002], skew [0.007 vs 0.100], 100% {0.148, 0.155} (wid=0.011 ws=0.005) (gid=0.144 gs=0.004)
[04/02 18:46:25     73s]       eGRPC done.
[04/02 18:46:25     73s]     Calling post conditioning for eGRPC done.
[04/02 18:46:25     73s]   eGR Post Conditioning loop iteration 0 done.
[04/02 18:46:25     73s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[04/02 18:46:25     73s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/02 18:46:25     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2703.8M, EPOCH TIME: 1680475585.382294
[04/02 18:46:25     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:25     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:25     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:25     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:25     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2605.8M, EPOCH TIME: 1680475585.386516
[04/02 18:46:25     73s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:25     73s]   Leaving CCOpt scope - ClockRefiner...
[04/02 18:46:25     73s]   Assigned high priority to 0 instances.
[04/02 18:46:25     73s]   Soft fixed 3 clock instances.
[04/02 18:46:25     73s]   Performing Single Pass Refine Place.
[04/02 18:46:25     73s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[04/02 18:46:25     73s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2605.8M, EPOCH TIME: 1680475585.393033
[04/02 18:46:25     73s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2605.8M, EPOCH TIME: 1680475585.393194
[04/02 18:46:25     73s] Processing tracks to init pin-track alignment.
[04/02 18:46:25     73s] z: 2, totalTracks: 1
[04/02 18:46:25     73s] z: 4, totalTracks: 1
[04/02 18:46:25     73s] z: 6, totalTracks: 1
[04/02 18:46:25     73s] z: 8, totalTracks: 1
[04/02 18:46:25     73s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:25     73s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2605.8M, EPOCH TIME: 1680475585.397079
[04/02 18:46:25     73s] Info: 3 insts are soft-fixed.
[04/02 18:46:25     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:25     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:25     73s] 
[04/02 18:46:25     73s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:25     73s] OPERPROF:       Starting CMU at level 4, MEM:2658.8M, EPOCH TIME: 1680475585.476759
[04/02 18:46:25     73s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.005, MEM:2690.8M, EPOCH TIME: 1680475585.481266
[04/02 18:46:25     73s] 
[04/02 18:46:25     73s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:25     73s] Info: 3 insts are soft-fixed.
[04/02 18:46:25     73s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.024, REAL:0.086, MEM:2594.8M, EPOCH TIME: 1680475585.482957
[04/02 18:46:25     73s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2594.8M, EPOCH TIME: 1680475585.483102
[04/02 18:46:25     73s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:2594.8M, EPOCH TIME: 1680475585.486158
[04/02 18:46:25     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2594.8MB).
[04/02 18:46:25     73s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.093, MEM:2594.8M, EPOCH TIME: 1680475585.486549
[04/02 18:46:25     73s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.031, REAL:0.094, MEM:2594.8M, EPOCH TIME: 1680475585.486634
[04/02 18:46:25     73s] TDRefine: refinePlace mode is spiral
[04/02 18:46:25     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1311766.7
[04/02 18:46:25     73s] OPERPROF: Starting RefinePlace at level 1, MEM:2594.8M, EPOCH TIME: 1680475585.486751
[04/02 18:46:25     73s] *** Starting refinePlace (0:01:13 mem=2594.8M) ***
[04/02 18:46:25     73s] Total net bbox length = 1.345e+04 (6.550e+03 6.899e+03) (ext = 1.861e+03)
[04/02 18:46:25     73s] 
[04/02 18:46:25     73s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:25     73s] Info: 3 insts are soft-fixed.
[04/02 18:46:25     73s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:25     73s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:25     73s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:25     73s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:25     73s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:25     73s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2594.8M, EPOCH TIME: 1680475585.493046
[04/02 18:46:25     73s] Starting refinePlace ...
[04/02 18:46:25     73s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:25     73s] One DDP V2 for no tweak run.
[04/02 18:46:25     73s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:25     73s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2658.8M, EPOCH TIME: 1680475585.500136
[04/02 18:46:25     73s] DDP initSite1 nrRow 46 nrJob 46
[04/02 18:46:25     73s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2658.8M, EPOCH TIME: 1680475585.500301
[04/02 18:46:25     73s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.002, MEM:2658.8M, EPOCH TIME: 1680475585.502425
[04/02 18:46:25     73s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2658.8M, EPOCH TIME: 1680475585.502558
[04/02 18:46:25     73s] DDP markSite nrRow 46 nrJob 46
[04/02 18:46:25     73s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2658.8M, EPOCH TIME: 1680475585.502767
[04/02 18:46:25     73s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.003, MEM:2658.8M, EPOCH TIME: 1680475585.502886
[04/02 18:46:25     73s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2658.8M, EPOCH TIME: 1680475585.503331
[04/02 18:46:25     73s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2658.8M, EPOCH TIME: 1680475585.503413
[04/02 18:46:25     73s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.001, MEM:2658.8M, EPOCH TIME: 1680475585.504541
[04/02 18:46:25     73s] ** Cut row section cpu time 0:00:00.0.
[04/02 18:46:25     73s]  ** Cut row section real time 0:00:00.0.
[04/02 18:46:25     73s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.002, MEM:2658.8M, EPOCH TIME: 1680475585.504939
[04/02 18:46:25     73s]   Spread Effort: high, standalone mode, useDDP on.
[04/02 18:46:25     73s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2594.8MB) @(0:01:13 - 0:01:13).
[04/02 18:46:25     73s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:25     73s] wireLenOptFixPriorityInst 77 inst fixed
[04/02 18:46:25     73s] 
[04/02 18:46:25     73s] Running Spiral MT with 6 threads  fetchWidth=8 
[04/02 18:46:25     73s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/02 18:46:25     73s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:25     73s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:25     73s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2594.8MB) @(0:01:13 - 0:01:13).
[04/02 18:46:25     73s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/02 18:46:25     73s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:25     73s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2594.8MB
[04/02 18:46:25     73s] Statistics of distance of Instance movement in refine placement:
[04/02 18:46:25     73s]   maximum (X+Y) =         0.00 um
[04/02 18:46:25     73s]   mean    (X+Y) =         0.00 um
[04/02 18:46:25     73s] Summary Report:
[04/02 18:46:25     73s] Instances move: 0 (out of 656 movable)
[04/02 18:46:25     73s] Instances flipped: 0
[04/02 18:46:25     73s] Mean displacement: 0.00 um
[04/02 18:46:25     73s] Max displacement: 0.00 um 
[04/02 18:46:25     73s] Total instances moved : 0
[04/02 18:46:25     73s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.053, REAL:0.107, MEM:2594.8M, EPOCH TIME: 1680475585.599722
[04/02 18:46:25     73s] Total net bbox length = 1.345e+04 (6.550e+03 6.899e+03) (ext = 1.861e+03)
[04/02 18:46:25     73s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2594.8MB
[04/02 18:46:25     73s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2594.8MB) @(0:01:13 - 0:01:13).
[04/02 18:46:25     73s] *** Finished refinePlace (0:01:13 mem=2594.8M) ***
[04/02 18:46:25     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1311766.7
[04/02 18:46:25     73s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.114, MEM:2594.8M, EPOCH TIME: 1680475585.600603
[04/02 18:46:25     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2594.8M, EPOCH TIME: 1680475585.600679
[04/02 18:46:25     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:46:25     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:25     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:25     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:25     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2594.8M, EPOCH TIME: 1680475585.604062
[04/02 18:46:25     73s]   ClockRefiner summary
[04/02 18:46:25     73s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 80).
[04/02 18:46:25     73s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3).
[04/02 18:46:25     73s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 77).
[04/02 18:46:25     73s]   Restoring pStatusCts on 3 clock instances.
[04/02 18:46:25     73s]   Revert refine place priority changes on 0 instances.
[04/02 18:46:25     73s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/02 18:46:25     73s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.9)
[04/02 18:46:25     73s]   CCOpt::Phase::Routing...
[04/02 18:46:25     73s]   Clock implementation routing...
[04/02 18:46:25     73s]     Leaving CCOpt scope - Routing Tools...
[04/02 18:46:25     73s] Net route status summary:
[04/02 18:46:25     73s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:25     73s]   Non-clock:   656 (unrouted=2, trialRouted=654, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:25     73s]     Routing using eGR in eGR->NR Step...
[04/02 18:46:25     73s]       Early Global Route - eGR->Nr High Frequency step...
[04/02 18:46:25     73s] (ccopt eGR): There are 4 nets to be routed. 0 nets have skip routing designation.
[04/02 18:46:25     73s] (ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
[04/02 18:46:25     73s] (ccopt eGR): Start to route 4 all nets
[04/02 18:46:25     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:25     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:25     73s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2594.83 MB )
[04/02 18:46:25     73s] (I)      ================== Layers ==================
[04/02 18:46:25     73s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:25     73s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:46:25     73s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:25     73s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:46:25     73s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:46:25     73s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:46:25     73s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:46:25     73s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:46:25     73s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:46:25     73s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:46:25     73s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:46:25     73s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:46:25     73s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:46:25     73s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:46:25     73s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:46:25     73s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:46:25     73s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:46:25     73s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:46:25     73s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:46:25     73s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:25     73s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:46:25     73s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:25     73s] (I)      Started Import and model ( Curr Mem: 2594.83 MB )
[04/02 18:46:25     73s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:25     73s] (I)      == Non-default Options ==
[04/02 18:46:25     73s] (I)      Clean congestion better                            : true
[04/02 18:46:25     73s] (I)      Estimate vias on DPT layer                         : true
[04/02 18:46:25     73s] (I)      Clean congestion layer assignment rounds           : 3
[04/02 18:46:25     73s] (I)      Layer constraints as soft constraints              : true
[04/02 18:46:25     73s] (I)      Soft top layer                                     : true
[04/02 18:46:25     73s] (I)      Skip prospective layer relax nets                  : true
[04/02 18:46:25     73s] (I)      Better NDR handling                                : true
[04/02 18:46:25     73s] (I)      Improved NDR modeling in LA                        : true
[04/02 18:46:25     73s] (I)      Routing cost fix for NDR handling                  : true
[04/02 18:46:25     73s] (I)      Block tracks for preroutes                         : true
[04/02 18:46:25     73s] (I)      Assign IRoute by net group key                     : true
[04/02 18:46:25     73s] (I)      Block unroutable channels                          : true
[04/02 18:46:25     73s] (I)      Block unroutable channels 3D                       : true
[04/02 18:46:25     73s] (I)      Bound layer relaxed segment wl                     : true
[04/02 18:46:25     73s] (I)      Blocked pin reach length threshold                 : 2
[04/02 18:46:25     73s] (I)      Check blockage within NDR space in TA              : true
[04/02 18:46:25     73s] (I)      Skip must join for term with via pillar            : true
[04/02 18:46:25     73s] (I)      Model find APA for IO pin                          : true
[04/02 18:46:25     73s] (I)      On pin location for off pin term                   : true
[04/02 18:46:25     73s] (I)      Handle EOL spacing                                 : true
[04/02 18:46:25     73s] (I)      Merge PG vias by gap                               : true
[04/02 18:46:25     73s] (I)      Maximum routing layer                              : 4
[04/02 18:46:25     73s] (I)      Route selected nets only                           : true
[04/02 18:46:25     73s] (I)      Refine MST                                         : true
[04/02 18:46:25     73s] (I)      Honor PRL                                          : true
[04/02 18:46:25     73s] (I)      Strong congestion aware                            : true
[04/02 18:46:25     73s] (I)      Improved initial location for IRoutes              : true
[04/02 18:46:25     73s] (I)      Multi panel TA                                     : true
[04/02 18:46:25     73s] (I)      Penalize wire overlap                              : true
[04/02 18:46:25     73s] (I)      Expand small instance blockage                     : true
[04/02 18:46:25     73s] (I)      Reduce via in TA                                   : true
[04/02 18:46:25     73s] (I)      SS-aware routing                                   : true
[04/02 18:46:25     73s] (I)      Improve tree edge sharing                          : true
[04/02 18:46:25     73s] (I)      Improve 2D via estimation                          : true
[04/02 18:46:25     73s] (I)      Refine Steiner tree                                : true
[04/02 18:46:25     73s] (I)      Build spine tree                                   : true
[04/02 18:46:25     73s] (I)      Model pass through capacity                        : true
[04/02 18:46:25     73s] (I)      Extend blockages by a half GCell                   : true
[04/02 18:46:25     73s] (I)      Consider pin shapes                                : true
[04/02 18:46:25     73s] (I)      Consider pin shapes for all nodes                  : true
[04/02 18:46:25     73s] (I)      Consider NR APA                                    : true
[04/02 18:46:25     73s] (I)      Consider IO pin shape                              : true
[04/02 18:46:25     73s] (I)      Fix pin connection bug                             : true
[04/02 18:46:25     73s] (I)      Consider layer RC for local wires                  : true
[04/02 18:46:25     73s] (I)      Route to clock mesh pin                            : true
[04/02 18:46:25     73s] (I)      LA-aware pin escape length                         : 2
[04/02 18:46:25     73s] (I)      Connect multiple ports                             : true
[04/02 18:46:25     73s] (I)      Split for must join                                : true
[04/02 18:46:25     73s] (I)      Number of threads                                  : 6
[04/02 18:46:25     73s] (I)      Routing effort level                               : 10000
[04/02 18:46:25     73s] (I)      Prefer layer length threshold                      : 8
[04/02 18:46:25     73s] (I)      Overflow penalty cost                              : 10
[04/02 18:46:25     73s] (I)      A-star cost                                        : 0.300000
[04/02 18:46:25     73s] (I)      Misalignment cost                                  : 10.000000
[04/02 18:46:25     73s] (I)      Threshold for short IRoute                         : 6
[04/02 18:46:25     73s] (I)      Via cost during post routing                       : 1.000000
[04/02 18:46:25     73s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/02 18:46:25     73s] (I)      Source-to-sink ratio                               : 0.300000
[04/02 18:46:25     73s] (I)      Scenic ratio bound                                 : 3.000000
[04/02 18:46:25     73s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/02 18:46:25     73s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/02 18:46:25     73s] (I)      PG-aware similar topology routing                  : true
[04/02 18:46:25     73s] (I)      Maze routing via cost fix                          : true
[04/02 18:46:25     73s] (I)      Apply PRL on PG terms                              : true
[04/02 18:46:25     73s] (I)      Apply PRL on obs objects                           : true
[04/02 18:46:25     73s] (I)      Handle range-type spacing rules                    : true
[04/02 18:46:25     73s] (I)      PG gap threshold multiplier                        : 10.000000
[04/02 18:46:25     73s] (I)      Parallel spacing query fix                         : true
[04/02 18:46:25     73s] (I)      Force source to root IR                            : true
[04/02 18:46:25     73s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/02 18:46:25     73s] (I)      Do not relax to DPT layer                          : true
[04/02 18:46:25     73s] (I)      No DPT in post routing                             : true
[04/02 18:46:25     73s] (I)      Modeling PG via merging fix                        : true
[04/02 18:46:25     73s] (I)      Shield aware TA                                    : true
[04/02 18:46:25     73s] (I)      Strong shield aware TA                             : true
[04/02 18:46:25     73s] (I)      Overflow calculation fix in LA                     : true
[04/02 18:46:25     73s] (I)      Post routing fix                                   : true
[04/02 18:46:25     73s] (I)      Strong post routing                                : true
[04/02 18:46:25     73s] (I)      Access via pillar from top                         : true
[04/02 18:46:25     73s] (I)      NDR via pillar fix                                 : true
[04/02 18:46:25     73s] (I)      Violation on path threshold                        : 1
[04/02 18:46:25     73s] (I)      Pass through capacity modeling                     : true
[04/02 18:46:25     73s] (I)      Select the non-relaxed segments in post routing stage : true
[04/02 18:46:25     73s] (I)      Select term pin box for io pin                     : true
[04/02 18:46:25     73s] (I)      Penalize NDR sharing                               : true
[04/02 18:46:25     73s] (I)      Enable special modeling                            : false
[04/02 18:46:25     73s] (I)      Keep fixed segments                                : true
[04/02 18:46:25     73s] (I)      Reorder net groups by key                          : true
[04/02 18:46:25     73s] (I)      Increase net scenic ratio                          : true
[04/02 18:46:25     73s] (I)      Method to set GCell size                           : row
[04/02 18:46:25     73s] (I)      Connect multiple ports and must join fix           : true
[04/02 18:46:25     73s] (I)      Avoid high resistance layers                       : true
[04/02 18:46:25     73s] (I)      Model find APA for IO pin fix                      : true
[04/02 18:46:25     73s] (I)      Avoid connecting non-metal layers                  : true
[04/02 18:46:25     73s] (I)      Use track pitch for NDR                            : true
[04/02 18:46:25     73s] (I)      Enable layer relax to lower layer                  : true
[04/02 18:46:25     73s] (I)      Enable layer relax to upper layer                  : true
[04/02 18:46:25     73s] (I)      Top layer relaxation fix                           : true
[04/02 18:46:25     73s] (I)      Handle non-default track width                     : false
[04/02 18:46:25     73s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:46:25     73s] (I)      Use row-based GCell size
[04/02 18:46:25     73s] (I)      Use row-based GCell align
[04/02 18:46:25     73s] (I)      layer 0 area = 89000
[04/02 18:46:25     73s] (I)      layer 1 area = 120000
[04/02 18:46:25     73s] (I)      layer 2 area = 120000
[04/02 18:46:25     73s] (I)      layer 3 area = 120000
[04/02 18:46:25     73s] (I)      GCell unit size   : 3600
[04/02 18:46:25     73s] (I)      GCell multiplier  : 1
[04/02 18:46:25     73s] (I)      GCell row height  : 3600
[04/02 18:46:25     73s] (I)      Actual row height : 3600
[04/02 18:46:25     73s] (I)      GCell align ref   : 7000 7000
[04/02 18:46:25     73s] [NR-eGR] Track table information for default rule: 
[04/02 18:46:25     73s] [NR-eGR] M1 has single uniform track structure
[04/02 18:46:25     73s] [NR-eGR] M2 has single uniform track structure
[04/02 18:46:25     73s] [NR-eGR] M3 has single uniform track structure
[04/02 18:46:25     73s] [NR-eGR] M4 has single uniform track structure
[04/02 18:46:25     73s] [NR-eGR] M5 has single uniform track structure
[04/02 18:46:25     73s] [NR-eGR] M6 has single uniform track structure
[04/02 18:46:25     73s] [NR-eGR] MQ has single uniform track structure
[04/02 18:46:25     73s] [NR-eGR] LM has single uniform track structure
[04/02 18:46:25     73s] (I)      ============== Default via ===============
[04/02 18:46:25     73s] (I)      +---+------------------+-----------------+
[04/02 18:46:25     73s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:46:25     73s] (I)      +---+------------------+-----------------+
[04/02 18:46:25     73s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:46:25     73s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[04/02 18:46:25     73s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:46:25     73s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:46:25     73s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[04/02 18:46:25     73s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:46:25     73s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:46:25     73s] (I)      +---+------------------+-----------------+
[04/02 18:46:25     73s] [NR-eGR] Read 26 PG shapes
[04/02 18:46:25     73s] [NR-eGR] Read 0 clock shapes
[04/02 18:46:25     73s] [NR-eGR] Read 0 other shapes
[04/02 18:46:25     73s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:46:25     73s] [NR-eGR] #Instance Blockages : 0
[04/02 18:46:25     73s] [NR-eGR] #PG Blockages       : 26
[04/02 18:46:25     73s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:46:25     73s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:46:25     73s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:46:25     73s] [NR-eGR] #Other Blockages    : 0
[04/02 18:46:25     73s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:46:25     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/02 18:46:25     73s] [NR-eGR] Read 658 nets ( ignored 654 )
[04/02 18:46:25     73s] [NR-eGR] Connected 0 must-join pins/ports
[04/02 18:46:25     73s] (I)      early_global_route_priority property id does not exist.
[04/02 18:46:25     73s] (I)      Read Num Blocks=1161  Num Prerouted Wires=0  Num CS=0
[04/02 18:46:25     73s] (I)      Layer 1 (V) : #blockages 423 : #preroutes 0
[04/02 18:46:25     73s] (I)      Layer 2 (H) : #blockages 369 : #preroutes 0
[04/02 18:46:25     73s] (I)      Layer 3 (V) : #blockages 369 : #preroutes 0
[04/02 18:46:25     73s] (I)      Moved 1 terms for better access 
[04/02 18:46:25     73s] (I)      Number of ignored nets                =      0
[04/02 18:46:25     73s] (I)      Number of connected nets              =      0
[04/02 18:46:25     73s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/02 18:46:25     73s] (I)      Number of clock nets                  =      4.  Ignored: No
[04/02 18:46:25     73s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:46:25     73s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:46:25     73s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:46:25     73s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:46:25     73s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:46:25     73s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:46:25     73s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:46:25     73s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[04/02 18:46:25     73s] (I)      Ndr track 0 does not exist
[04/02 18:46:25     73s] (I)      Ndr track 0 does not exist
[04/02 18:46:25     73s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:46:25     73s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:46:25     73s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:46:25     73s] (I)      Site width          :   400  (dbu)
[04/02 18:46:25     73s] (I)      Row height          :  3600  (dbu)
[04/02 18:46:25     73s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:46:25     73s] (I)      GCell width         :  3600  (dbu)
[04/02 18:46:25     73s] (I)      GCell height        :  3600  (dbu)
[04/02 18:46:25     73s] (I)      Grid                :    66    50     4
[04/02 18:46:25     73s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:46:25     73s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:46:25     73s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:46:25     73s] (I)      Default wire width  :   160   200   200   200
[04/02 18:46:25     73s] (I)      Default wire space  :   160   200   200   200
[04/02 18:46:25     73s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:46:25     73s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:46:25     73s] (I)      First track coord   :   400   400   400   400
[04/02 18:46:25     73s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:46:25     73s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:46:25     73s] (I)      Num of masks        :     1     1     1     1
[04/02 18:46:25     73s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:46:25     73s] (I)      --------------------------------------------------------
[04/02 18:46:25     73s] 
[04/02 18:46:25     73s] [NR-eGR] ============ Routing rule table ============
[04/02 18:46:25     73s] [NR-eGR] Rule id: 0  Nets: 4
[04/02 18:46:25     73s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/02 18:46:25     73s] (I)                    Layer    2    3    4 
[04/02 18:46:25     73s] (I)                    Pitch  800  800  800 
[04/02 18:46:25     73s] (I)             #Used tracks    2    2    2 
[04/02 18:46:25     73s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:25     73s] [NR-eGR] Rule id: 1  Nets: 0
[04/02 18:46:25     73s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:46:25     73s] (I)                    Layer    2    3    4 
[04/02 18:46:25     73s] (I)                    Pitch  400  400  400 
[04/02 18:46:25     73s] (I)             #Used tracks    1    1    1 
[04/02 18:46:25     73s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:25     73s] [NR-eGR] ========================================
[04/02 18:46:25     73s] [NR-eGR] 
[04/02 18:46:25     73s] (I)      =============== Blocked Tracks ===============
[04/02 18:46:25     73s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:25     73s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:46:25     73s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:25     73s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:46:25     73s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:46:25     73s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:46:25     73s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:46:25     73s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:25     73s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.09 sec, Curr Mem: 2594.83 MB )
[04/02 18:46:25     73s] (I)      Reset routing kernel
[04/02 18:46:25     73s] (I)      Started Global Routing ( Curr Mem: 2594.83 MB )
[04/02 18:46:25     73s] (I)      totalPins=84  totalGlobalPin=84 (100.00%)
[04/02 18:46:25     73s] (I)      total 2D Cap : 51695 = (27081 H, 24614 V)
[04/02 18:46:25     73s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1a Route ============
[04/02 18:46:25     73s] (I)      Usage: 286 = (157 H, 129 V) = (0.58% H, 0.52% V) = (5.652e+02um H, 4.644e+02um V)
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1b Route ============
[04/02 18:46:25     73s] (I)      Usage: 286 = (157 H, 129 V) = (0.58% H, 0.52% V) = (5.652e+02um H, 4.644e+02um V)
[04/02 18:46:25     73s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.029600e+03um
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1c Route ============
[04/02 18:46:25     73s] (I)      Usage: 286 = (157 H, 129 V) = (0.58% H, 0.52% V) = (5.652e+02um H, 4.644e+02um V)
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1d Route ============
[04/02 18:46:25     73s] (I)      Usage: 286 = (157 H, 129 V) = (0.58% H, 0.52% V) = (5.652e+02um H, 4.644e+02um V)
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1e Route ============
[04/02 18:46:25     73s] (I)      Usage: 286 = (157 H, 129 V) = (0.58% H, 0.52% V) = (5.652e+02um H, 4.644e+02um V)
[04/02 18:46:25     73s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.029600e+03um
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1f Route ============
[04/02 18:46:25     73s] (I)      Usage: 286 = (157 H, 129 V) = (0.58% H, 0.52% V) = (5.652e+02um H, 4.644e+02um V)
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1g Route ============
[04/02 18:46:25     73s] (I)      Usage: 276 = (147 H, 129 V) = (0.54% H, 0.52% V) = (5.292e+02um H, 4.644e+02um V)
[04/02 18:46:25     73s] (I)      #Nets         : 4
[04/02 18:46:25     73s] (I)      #Relaxed nets : 1
[04/02 18:46:25     73s] (I)      Wire length   : 162
[04/02 18:46:25     73s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 4]
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1h Route ============
[04/02 18:46:25     73s] (I)      Usage: 277 = (147 H, 130 V) = (0.54% H, 0.53% V) = (5.292e+02um H, 4.680e+02um V)
[04/02 18:46:25     73s] (I)      total 2D Cap : 78593 = (27081 H, 51512 V)
[04/02 18:46:25     73s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1a Route ============
[04/02 18:46:25     73s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1b Route ============
[04/02 18:46:25     73s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:25     73s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.879200e+03um
[04/02 18:46:25     73s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/02 18:46:25     73s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1c Route ============
[04/02 18:46:25     73s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1d Route ============
[04/02 18:46:25     73s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1e Route ============
[04/02 18:46:25     73s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:25     73s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.879200e+03um
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1f Route ============
[04/02 18:46:25     73s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1g Route ============
[04/02 18:46:25     73s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] (I)      ============  Phase 1h Route ============
[04/02 18:46:25     73s] (I)      Usage: 522 = (272 H, 250 V) = (1.00% H, 0.49% V) = (9.792e+02um H, 9.000e+02um V)
[04/02 18:46:25     73s] (I)      
[04/02 18:46:25     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:46:25     73s] [NR-eGR]                        OverCon            
[04/02 18:46:25     73s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:46:25     73s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:46:25     73s] [NR-eGR] ----------------------------------------------
[04/02 18:46:25     73s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:25     73s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:25     73s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:25     73s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:25     73s] [NR-eGR] ----------------------------------------------
[04/02 18:46:25     73s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:46:25     73s] [NR-eGR] 
[04/02 18:46:25     73s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.09 sec, Curr Mem: 2594.83 MB )
[04/02 18:46:25     73s] (I)      total 2D Cap : 79079 = (27277 H, 51802 V)
[04/02 18:46:25     73s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:46:25     73s] (I)      ============= Track Assignment ============
[04/02 18:46:25     73s] (I)      Started Track Assignment (6T) ( Curr Mem: 2594.83 MB )
[04/02 18:46:25     73s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[04/02 18:46:25     73s] (I)      Run Multi-thread track assignment
[04/02 18:46:25     73s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2594.83 MB )
[04/02 18:46:25     73s] (I)      Started Export ( Curr Mem: 2594.83 MB )
[04/02 18:46:25     73s] [NR-eGR]             Length (um)  Vias 
[04/02 18:46:25     73s] [NR-eGR] ------------------------------
[04/02 18:46:25     73s] [NR-eGR]  M1  (1H)             0  2156 
[04/02 18:46:25     73s] [NR-eGR]  M2  (2V)          7334  3210 
[04/02 18:46:25     73s] [NR-eGR]  M3  (3H)          7792   125 
[04/02 18:46:25     73s] [NR-eGR]  M4  (4V)           810     0 
[04/02 18:46:25     73s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:46:25     73s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:46:25     73s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:46:25     73s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:46:25     73s] [NR-eGR] ------------------------------
[04/02 18:46:25     73s] [NR-eGR]      Total        15936  5491 
[04/02 18:46:25     73s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:25     73s] [NR-eGR] Total half perimeter of net bounding box: 13449um
[04/02 18:46:25     73s] [NR-eGR] Total length: 15936um, number of vias: 5491
[04/02 18:46:25     73s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:25     73s] [NR-eGR] Total eGR-routed clock nets wire length: 1048um, number of vias: 239
[04/02 18:46:25     73s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:25     73s] [NR-eGR] Report for selected net(s) only.
[04/02 18:46:25     73s] [NR-eGR]             Length (um)  Vias 
[04/02 18:46:25     73s] [NR-eGR] ------------------------------
[04/02 18:46:25     73s] [NR-eGR]  M1  (1H)             0    83 
[04/02 18:46:25     73s] [NR-eGR]  M2  (2V)           110    93 
[04/02 18:46:25     73s] [NR-eGR]  M3  (3H)           576    63 
[04/02 18:46:25     73s] [NR-eGR]  M4  (4V)           362     0 
[04/02 18:46:25     73s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:46:25     73s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:46:25     73s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:46:25     73s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:46:25     73s] [NR-eGR] ------------------------------
[04/02 18:46:25     73s] [NR-eGR]      Total         1048   239 
[04/02 18:46:25     73s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:25     73s] [NR-eGR] Total half perimeter of net bounding box: 552um
[04/02 18:46:25     73s] [NR-eGR] Total length: 1048um, number of vias: 239
[04/02 18:46:25     73s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:25     73s] [NR-eGR] Total routed clock nets wire length: 1048um, number of vias: 239
[04/02 18:46:25     73s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:25     73s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2594.83 MB )
[04/02 18:46:25     73s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.21 sec, Curr Mem: 2594.83 MB )
[04/02 18:46:25     73s] (I)      ===================================== Runtime Summary =====================================
[04/02 18:46:25     73s] (I)       Step                                          %      Start     Finish      Real       CPU 
[04/02 18:46:25     73s] (I)      -------------------------------------------------------------------------------------------
[04/02 18:46:25     73s] (I)       Early Global Route kernel               100.00%  43.27 sec  43.48 sec  0.21 sec  0.09 sec 
[04/02 18:46:25     73s] (I)       +-Import and model                       41.26%  43.28 sec  43.36 sec  0.09 sec  0.03 sec 
[04/02 18:46:25     73s] (I)       | +-Create place DB                       1.08%  43.28 sec  43.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Import place data                   1.03%  43.28 sec  43.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Read instances and placement      0.37%  43.28 sec  43.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Read nets                         0.49%  43.28 sec  43.28 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | +-Create route DB                      37.10%  43.28 sec  43.36 sec  0.08 sec  0.02 sec 
[04/02 18:46:25     73s] (I)       | | +-Import route data (6T)             34.25%  43.29 sec  43.36 sec  0.07 sec  0.01 sec 
[04/02 18:46:25     73s] (I)       | | | +-Read blockages ( Layer 2-4 )     29.26%  43.29 sec  43.35 sec  0.06 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | | +-Read routing blockages          0.00%  43.29 sec  43.29 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | | +-Read instance blockages         0.14%  43.29 sec  43.29 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | | +-Read PG blockages              28.07%  43.29 sec  43.35 sec  0.06 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | | +-Read clock blockages            0.17%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | | +-Read other blockages            0.07%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | | +-Read halo blockages             0.01%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | | +-Read boundary cut boxes         0.00%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Read blackboxes                   0.03%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Read prerouted                    0.30%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Read unlegalized nets             0.05%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Read nets                         0.14%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Set up via pillars                0.00%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Initialize 3D grid graph          0.04%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Model blockage capacity           0.77%  43.35 sec  43.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | | +-Initialize 3D capacity          0.62%  43.35 sec  43.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Move terms for access (6T)        0.63%  43.36 sec  43.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | +-Read aux data                         0.00%  43.36 sec  43.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | +-Others data preparation               0.05%  43.36 sec  43.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | +-Create route kernel                   2.62%  43.36 sec  43.36 sec  0.01 sec  0.01 sec 
[04/02 18:46:25     73s] (I)       +-Global Routing                         44.53%  43.36 sec  43.46 sec  0.09 sec  0.03 sec 
[04/02 18:46:25     73s] (I)       | +-Initialization                        0.09%  43.36 sec  43.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | +-Net group 1                           5.81%  43.36 sec  43.38 sec  0.01 sec  0.01 sec 
[04/02 18:46:25     73s] (I)       | | +-Generate topology (6T)              0.65%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1a                            1.05%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Pattern routing (6T)              0.91%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1b                            0.07%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1c                            0.02%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1d                            0.05%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1e                            0.38%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Route legalization                0.06%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | | +-Legalize Blockage Violations    0.01%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1f                            0.02%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1g                            0.40%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Post Routing                      0.31%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1h                            0.17%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Post Routing                      0.08%  43.37 sec  43.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Layer assignment (6T)               1.54%  43.37 sec  43.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | +-Net group 2                          37.35%  43.38 sec  43.46 sec  0.08 sec  0.01 sec 
[04/02 18:46:25     73s] (I)       | | +-Generate topology (6T)              0.71%  43.38 sec  43.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1a                            3.13%  43.38 sec  43.39 sec  0.01 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Pattern routing (6T)              2.91%  43.38 sec  43.39 sec  0.01 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Add via demand to 2D              0.03%  43.39 sec  43.39 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1b                           30.05%  43.39 sec  43.45 sec  0.06 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1c                            0.06%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1d                            0.03%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1e                            0.17%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Route legalization                0.05%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | | +-Legalize Blockage Violations    0.00%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1f                            0.02%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1g                            0.09%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Post Routing                      0.02%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Phase 1h                            0.08%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | | +-Post Routing                      0.01%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Layer assignment (6T)               1.28%  43.45 sec  43.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       +-Export 3D cong map                      0.31%  43.46 sec  43.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | +-Export 2D cong map                    0.08%  43.46 sec  43.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       +-Extract Global 3D Wires                 0.01%  43.46 sec  43.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       +-Track Assignment (6T)                   2.28%  43.46 sec  43.46 sec  0.00 sec  0.01 sec 
[04/02 18:46:25     73s] (I)       | +-Initialization                        0.05%  43.46 sec  43.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | +-Track Assignment Kernel               2.03%  43.46 sec  43.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | +-Free Memory                           0.00%  43.46 sec  43.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       +-Export                                  7.01%  43.46 sec  43.48 sec  0.01 sec  0.01 sec 
[04/02 18:46:25     73s] (I)       | +-Export DB wires                       1.38%  43.46 sec  43.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Export all nets (6T)                0.67%  43.46 sec  43.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | | +-Set wire vias (6T)                  0.56%  43.47 sec  43.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | +-Report wirelength                     4.69%  43.47 sec  43.48 sec  0.01 sec  0.01 sec 
[04/02 18:46:25     73s] (I)       | +-Update net boxes                      0.66%  43.48 sec  43.48 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       | +-Update timing                         0.00%  43.48 sec  43.48 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)       +-Postprocess design                      0.23%  43.48 sec  43.48 sec  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)      ==================== Summary by functions =====================
[04/02 18:46:25     73s] (I)       Lv  Step                                %      Real       CPU 
[04/02 18:46:25     73s] (I)      ---------------------------------------------------------------
[04/02 18:46:25     73s] (I)        0  Early Global Route kernel     100.00%  0.21 sec  0.09 sec 
[04/02 18:46:25     73s] (I)        1  Global Routing                 44.53%  0.09 sec  0.03 sec 
[04/02 18:46:25     73s] (I)        1  Import and model               41.26%  0.09 sec  0.03 sec 
[04/02 18:46:25     73s] (I)        1  Export                          7.01%  0.01 sec  0.01 sec 
[04/02 18:46:25     73s] (I)        1  Track Assignment (6T)           2.28%  0.00 sec  0.01 sec 
[04/02 18:46:25     73s] (I)        1  Export 3D cong map              0.31%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        1  Postprocess design              0.23%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        1  Extract Global 3D Wires         0.01%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        2  Net group 2                    37.35%  0.08 sec  0.01 sec 
[04/02 18:46:25     73s] (I)        2  Create route DB                37.10%  0.08 sec  0.02 sec 
[04/02 18:46:25     73s] (I)        2  Net group 1                     5.81%  0.01 sec  0.01 sec 
[04/02 18:46:25     73s] (I)        2  Report wirelength               4.69%  0.01 sec  0.01 sec 
[04/02 18:46:25     73s] (I)        2  Create route kernel             2.62%  0.01 sec  0.01 sec 
[04/02 18:46:25     73s] (I)        2  Track Assignment Kernel         2.03%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        2  Export DB wires                 1.38%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        2  Create place DB                 1.08%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        2  Update net boxes                0.66%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        2  Initialization                  0.14%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        2  Export 2D cong map              0.08%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        2  Others data preparation         0.05%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        3  Import route data (6T)         34.25%  0.07 sec  0.01 sec 
[04/02 18:46:25     73s] (I)        3  Phase 1b                       30.12%  0.06 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        3  Phase 1a                        4.18%  0.01 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        3  Layer assignment (6T)           2.83%  0.01 sec  0.01 sec 
[04/02 18:46:25     73s] (I)        3  Generate topology (6T)          1.36%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        3  Import place data               1.03%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        3  Export all nets (6T)            0.67%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        3  Set wire vias (6T)              0.56%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        3  Phase 1e                        0.55%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        3  Phase 1g                        0.50%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        3  Phase 1h                        0.25%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        3  Phase 1c                        0.08%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        3  Phase 1d                        0.07%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        3  Phase 1f                        0.04%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Read blockages ( Layer 2-4 )   29.26%  0.06 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Pattern routing (6T)            3.82%  0.01 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Model blockage capacity         0.77%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Move terms for access (6T)      0.63%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Read nets                       0.62%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Post Routing                    0.43%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Read instances and placement    0.37%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Read prerouted                  0.30%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Route legalization              0.11%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Read unlegalized nets           0.05%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Initialize 3D grid graph        0.04%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Add via demand to 2D            0.03%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        5  Read PG blockages              28.07%  0.06 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        5  Initialize 3D capacity          0.62%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        5  Read clock blockages            0.17%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        5  Read instance blockages         0.14%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        5  Read other blockages            0.07%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        5  Legalize Blockage Violations    0.01%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[04/02 18:46:25     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:25     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:26     73s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.5)
[04/02 18:46:26     73s]     Routing using eGR in eGR->NR Step done.
[04/02 18:46:26     73s]     Routing using NR in eGR->NR Step...
[04/02 18:46:26     73s] 
[04/02 18:46:26     73s] CCOPT: Preparing to route 4 clock nets with NanoRoute.
[04/02 18:46:26     73s]   All net are default rule.
[04/02 18:46:26     73s]   Preferred NanoRoute mode settings: Current
[04/02 18:46:26     73s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/02 18:46:26     73s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/02 18:46:26     73s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/02 18:46:26     73s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/02 18:46:26     73s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/02 18:46:26     73s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[04/02 18:46:26     73s] To increase the message display limit, refer to the product command reference manual.
[04/02 18:46:26     73s]       Clock detailed routing...
[04/02 18:46:26     73s]         NanoRoute...
[04/02 18:46:26     73s] % Begin globalDetailRoute (date=04/02 18:46:26, mem=1833.0M)
[04/02 18:46:26     73s] 
[04/02 18:46:26     73s] globalDetailRoute
[04/02 18:46:26     73s] 
[04/02 18:46:26     73s] #Start globalDetailRoute on Sun Apr  2 18:46:26 2023
[04/02 18:46:26     73s] #
[04/02 18:46:26     73s] ### Time Record (globalDetailRoute) is installed.
[04/02 18:46:26     73s] ### Time Record (Pre Callback) is installed.
[04/02 18:46:26     73s] ### Time Record (Pre Callback) is uninstalled.
[04/02 18:46:26     73s] ### Time Record (DB Import) is installed.
[04/02 18:46:26     73s] ### Time Record (Timing Data Generation) is installed.
[04/02 18:46:26     73s] ### Time Record (Timing Data Generation) is uninstalled.
[04/02 18:46:26     73s] ### Net info: total nets: 660
[04/02 18:46:26     73s] ### Net info: dirty nets: 0
[04/02 18:46:26     73s] ### Net info: marked as disconnected nets: 0
[04/02 18:46:26     73s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=4)
[04/02 18:46:26     73s] #num needed restored net=0
[04/02 18:46:26     73s] #need_extraction net=0 (total=660)
[04/02 18:46:26     73s] ### Net info: fully routed nets: 4
[04/02 18:46:26     73s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:46:26     73s] ### Net info: unrouted nets: 654
[04/02 18:46:26     73s] ### Net info: re-extraction nets: 0
[04/02 18:46:26     73s] ### Net info: selected nets: 4
[04/02 18:46:26     73s] ### Net info: ignored nets: 0
[04/02 18:46:26     73s] ### Net info: skip routing nets: 0
[04/02 18:46:26     73s] ### import design signature (3): route=1857187227 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1148547043 dirty_area=0 del_dirty_area=0 cell=1803580784 placement=221457038 pin_access=1 inst_pattern=1
[04/02 18:46:26     73s] ### Time Record (DB Import) is uninstalled.
[04/02 18:46:26     73s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/02 18:46:26     73s] #
[04/02 18:46:26     73s] #Wire/Via statistics before line assignment ...
[04/02 18:46:26     73s] #Total number of nets with non-default rule or having extra spacing = 4
[04/02 18:46:26     73s] #Total wire length = 1048 um.
[04/02 18:46:26     73s] #Total half perimeter of net bounding box = 561 um.
[04/02 18:46:26     73s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:46:26     73s] #Total wire length on LAYER M2 = 110 um.
[04/02 18:46:26     73s] #Total wire length on LAYER M3 = 576 um.
[04/02 18:46:26     73s] #Total wire length on LAYER M4 = 362 um.
[04/02 18:46:26     73s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:46:26     73s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:46:26     73s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:46:26     73s] #Total wire length on LAYER LM = 0 um.
[04/02 18:46:26     73s] #Total number of vias = 239
[04/02 18:46:26     73s] #Up-Via Summary (total 239):
[04/02 18:46:26     73s] #           
[04/02 18:46:26     73s] #-----------------------
[04/02 18:46:26     73s] # M1                 83
[04/02 18:46:26     73s] # M2                 93
[04/02 18:46:26     73s] # M3                 63
[04/02 18:46:26     73s] #-----------------------
[04/02 18:46:26     73s] #                   239 
[04/02 18:46:26     73s] #
[04/02 18:46:26     73s] ### Time Record (Data Preparation) is installed.
[04/02 18:46:26     73s] #Start routing data preparation on Sun Apr  2 18:46:26 2023
[04/02 18:46:26     73s] #
[04/02 18:46:26     73s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:46:26     73s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:46:26     73s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:46:26     73s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:46:26     73s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:46:26     73s] #Build and mark too close pins for the same net.
[04/02 18:46:26     73s] ### Time Record (Cell Pin Access) is installed.
[04/02 18:46:26     73s] #Initial pin access analysis.
[04/02 18:46:26     74s] #Detail pin access analysis.
[04/02 18:46:26     74s] ### Time Record (Cell Pin Access) is uninstalled.
[04/02 18:46:26     74s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:46:26     74s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:46:26     74s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:46:26     74s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:46:26     74s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:46:26     74s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:46:26     74s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:46:26     74s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:46:26     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1841.88 (MB), peak = 2044.08 (MB)
[04/02 18:46:26     74s] #Regenerating Ggrids automatically.
[04/02 18:46:26     74s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.4000.
[04/02 18:46:26     74s] #Using automatically generated G-grids.
[04/02 18:46:26     74s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:46:26     74s] #Done routing data preparation.
[04/02 18:46:26     74s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1843.89 (MB), peak = 2044.08 (MB)
[04/02 18:46:26     74s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:46:27     74s] #Data initialization: cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:2.0 GB --1.01 [6]--
[04/02 18:46:27     74s] 
[04/02 18:46:27     74s] Trim Metal Layers:
[04/02 18:46:27     74s] LayerId::1 widthSet size::1
[04/02 18:46:27     74s] LayerId::2 widthSet size::1
[04/02 18:46:27     74s] LayerId::3 widthSet size::1
[04/02 18:46:27     74s] LayerId::4 widthSet size::1
[04/02 18:46:27     74s] LayerId::5 widthSet size::1
[04/02 18:46:27     74s] LayerId::6 widthSet size::1
[04/02 18:46:27     74s] LayerId::7 widthSet size::1
[04/02 18:46:27     74s] LayerId::8 widthSet size::1
[04/02 18:46:27     74s] Updating RC grid for preRoute extraction ...
[04/02 18:46:27     74s] eee: pegSigSF::1.070000
[04/02 18:46:27     74s] Initializing multi-corner resistance tables ...
[04/02 18:46:27     74s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:46:27     74s] eee: l::2 avDens::0.025941 usedTrk::23.347222 availTrk::900.000000 sigTrk::23.347222
[04/02 18:46:27     74s] eee: l::3 avDens::0.021197 usedTrk::26.708333 availTrk::1260.000000 sigTrk::26.708333
[04/02 18:46:27     74s] eee: l::4 avDens::0.030507 usedTrk::96.097223 availTrk::3150.000000 sigTrk::96.097223
[04/02 18:46:27     74s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:27     74s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:27     74s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:27     74s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:27     74s] {RT rc-typ 0 4 4 0}
[04/02 18:46:27     74s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.822600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[04/02 18:46:27     74s] #Successfully loaded pre-route RC model
[04/02 18:46:27     74s] #Enabled timing driven Line Assignment.
[04/02 18:46:27     74s] ### Time Record (Line Assignment) is installed.
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #Begin Line Assignment ...
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #Begin build data ...
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #Distribution of nets:
[04/02 18:46:27     74s] #      398 ( 2         pin),     95 ( 3         pin),     51 ( 4         pin),
[04/02 18:46:27     74s] #       34 ( 5         pin),     27 ( 6         pin),     14 ( 7         pin),
[04/02 18:46:27     74s] #        8 ( 8         pin),      8 ( 9         pin),     20 (10-19      pin),
[04/02 18:46:27     74s] #        1 (20-29      pin),      1 (30-39      pin),      1 (40-49      pin),
[04/02 18:46:27     74s] #        0 (>=2000     pin).
[04/02 18:46:27     74s] #Total: 660 nets, 658 non-trivial nets, 4 fully global routed, 4 clocks,
[04/02 18:46:27     74s] #       4 nets have extra space, 4 nets have layer range, 4 nets have weight,
[04/02 18:46:27     74s] #       4 nets have avoid detour, 4 nets have priority.
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #Nets in 1 layer range:
[04/02 18:46:27     74s] #   (3 M3, ----) :        4 ( 0.6%)
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #4 nets selected.
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.30 [6]--
[04/02 18:46:27     74s] ### 
[04/02 18:46:27     74s] ### Net length summary before Line Assignment:
[04/02 18:46:27     74s] ### Layer   H-Len   V-Len         Total       #Up-Via
[04/02 18:46:27     74s] ### -------------------------------------------------
[04/02 18:46:27     74s] ###  1 M1       0       0       0(  0%)      83( 35%)
[04/02 18:46:27     74s] ###  2 M2       0     109     109( 10%)      93( 39%)
[04/02 18:46:27     74s] ###  3 M3     576       0     576( 55%)      63( 26%)
[04/02 18:46:27     74s] ###  4 M4       0     362     362( 35%)       0(  0%)
[04/02 18:46:27     74s] ###  5 M5       0       0       0(  0%)       0(  0%)
[04/02 18:46:27     74s] ###  6 M6       0       0       0(  0%)       0(  0%)
[04/02 18:46:27     74s] ###  7 MQ       0       0       0(  0%)       0(  0%)
[04/02 18:46:27     74s] ###  8 LM       0       0       0(  0%)       0(  0%)
[04/02 18:46:27     74s] ### -------------------------------------------------
[04/02 18:46:27     74s] ###           576     472    1048           239      
[04/02 18:46:27     74s] ### 
[04/02 18:46:27     74s] ### Net length and overlap summary after Line Assignment:
[04/02 18:46:27     74s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[04/02 18:46:27     74s] ### --------------------------------------------------------------------------
[04/02 18:46:27     74s] ###  1 M1       0       0       0(  0%)      83( 37%)    0(  0%)     0(  0.0%)
[04/02 18:46:27     74s] ###  2 M2       0     134     134( 13%)      89( 40%)    0(  0%)     0(  0.0%)
[04/02 18:46:27     74s] ###  3 M3     576       0     576( 55%)      51( 23%)    0(  0%)     0(  0.0%)
[04/02 18:46:27     74s] ###  4 M4       0     342     342( 33%)       0(  0%)    0(  0%)     0(  0.0%)
[04/02 18:46:27     74s] ###  5 M5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/02 18:46:27     74s] ###  6 M6       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/02 18:46:27     74s] ###  7 MQ       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/02 18:46:27     74s] ###  8 LM       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/02 18:46:27     74s] ### --------------------------------------------------------------------------
[04/02 18:46:27     74s] ###           576     477    1054           223          0           0        
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #Line Assignment statistics:
[04/02 18:46:27     74s] #Cpu time = 00:00:00
[04/02 18:46:27     74s] #Elapsed time = 00:00:00
[04/02 18:46:27     74s] #Increased memory = 2.89 (MB)
[04/02 18:46:27     74s] #Total memory = 1859.08 (MB)
[04/02 18:46:27     74s] #Peak memory = 2044.08 (MB)
[04/02 18:46:27     74s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.48 [6]--
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #Begin assignment summary ...
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #  Total number of segments             = 144
[04/02 18:46:27     74s] #  Total number of overlap segments     =   0 (  0.0%)
[04/02 18:46:27     74s] #  Total number of assigned segments    =  64 ( 44.4%)
[04/02 18:46:27     74s] #  Total number of shifted segments     =   0 (  0.0%)
[04/02 18:46:27     74s] #  Average movement of shifted segments =   0.00 tracks
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #  Total number of overlaps             =   0
[04/02 18:46:27     74s] #  Total length of overlaps             =   0 um
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #End assignment summary.
[04/02 18:46:27     74s] ### Time Record (Line Assignment) is uninstalled.
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #Wire/Via statistics after line assignment ...
[04/02 18:46:27     74s] #Total number of nets with non-default rule or having extra spacing = 4
[04/02 18:46:27     74s] #Total wire length = 1054 um.
[04/02 18:46:27     74s] #Total half perimeter of net bounding box = 561 um.
[04/02 18:46:27     74s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:46:27     74s] #Total wire length on LAYER M2 = 135 um.
[04/02 18:46:27     74s] #Total wire length on LAYER M3 = 577 um.
[04/02 18:46:27     74s] #Total wire length on LAYER M4 = 343 um.
[04/02 18:46:27     74s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:46:27     74s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:46:27     74s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:46:27     74s] #Total wire length on LAYER LM = 0 um.
[04/02 18:46:27     74s] #Total number of vias = 223
[04/02 18:46:27     74s] #Up-Via Summary (total 223):
[04/02 18:46:27     74s] #           
[04/02 18:46:27     74s] #-----------------------
[04/02 18:46:27     74s] # M1                 83
[04/02 18:46:27     74s] # M2                 89
[04/02 18:46:27     74s] # M3                 51
[04/02 18:46:27     74s] #-----------------------
[04/02 18:46:27     74s] #                   223 
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #Routing data preparation, pin analysis, line assignment statistics:
[04/02 18:46:27     74s] #Cpu time = 00:00:01
[04/02 18:46:27     74s] #Elapsed time = 00:00:01
[04/02 18:46:27     74s] #Increased memory = 13.55 (MB)
[04/02 18:46:27     74s] #Total memory = 1849.11 (MB)
[04/02 18:46:27     74s] #Peak memory = 2044.08 (MB)
[04/02 18:46:27     74s] #RTESIG:78da95933f4fc33010c599f91427b7439068c95dfed81e5890580155c05a99c48d22121b
[04/02 18:46:27     74s] #       c50ea8df1e1758a822a7f576f64f77ef3ddb8be5ebfd0618e11af395c3546e111e364469
[04/02 18:46:27     74s] #       49628525c91bc26d387ab963978be5e3d3330103e55cdb986d6f6b7d5b75b67a07dff6ad
[04/02 18:46:27     74s] #       697e779041e2fc10ea6b189d1ec069ef4375f5d780831f460dc99bb5dd248139c24e752e
[04/02 18:46:27     74s] #       c6505602a590b4c6eb460fd38c2cfff7a9f746f56d05b5dea9b1f3477896e573ca0a9102
[04/02 18:46:27     74s] #       f3f6c376b6d9436783e5af76d071c352ca593b8847b1c4a5e221a2b3f0f3ba8b2cd80c7c
[04/02 18:46:27     74s] #       30a6cdd84f4ba6230d534cc133205af3f4b020d97556f969927301ec27a6e8502e4ac022
[04/02 18:46:27     74s] #       7eefc82502cd30a208f33eb3f8d5a108e398f3cad46aa8a3c284e0c08c3551f984389b19
[04/02 18:46:27     74s] #       6199433ef3b291d3fc17415e9c0089fc1488c7a08b6f017252df
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #Skip comparing routing design signature in db-snapshot flow
[04/02 18:46:27     74s] #Using multithreading with 6 threads.
[04/02 18:46:27     74s] ### Time Record (Detail Routing) is installed.
[04/02 18:46:27     74s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #Start Detail Routing..
[04/02 18:46:27     74s] #start initial detail routing ...
[04/02 18:46:27     74s] ### Design has 6 dirty nets
[04/02 18:46:27     74s] ### Routing stats: routing = 57.42% drc-check-only = 15.50%
[04/02 18:46:27     74s] #   number of violations = 0
[04/02 18:46:27     74s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1863.53 (MB), peak = 2044.08 (MB)
[04/02 18:46:27     74s] #Complete Detail Routing.
[04/02 18:46:27     74s] #Total number of nets with non-default rule or having extra spacing = 4
[04/02 18:46:27     74s] #Total wire length = 1064 um.
[04/02 18:46:27     74s] #Total half perimeter of net bounding box = 561 um.
[04/02 18:46:27     74s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:46:27     74s] #Total wire length on LAYER M2 = 73 um.
[04/02 18:46:27     74s] #Total wire length on LAYER M3 = 600 um.
[04/02 18:46:27     74s] #Total wire length on LAYER M4 = 390 um.
[04/02 18:46:27     74s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:46:27     74s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:46:27     74s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:46:27     74s] #Total wire length on LAYER LM = 0 um.
[04/02 18:46:27     74s] #Total number of vias = 231
[04/02 18:46:27     74s] #Total number of multi-cut vias = 1 (  0.4%)
[04/02 18:46:27     74s] #Total number of single cut vias = 230 ( 99.6%)
[04/02 18:46:27     74s] #Up-Via Summary (total 231):
[04/02 18:46:27     74s] #                   single-cut          multi-cut      Total
[04/02 18:46:27     74s] #-----------------------------------------------------------
[04/02 18:46:27     74s] # M1                82 ( 98.8%)         1 (  1.2%)         83
[04/02 18:46:27     74s] # M2                81 (100.0%)         0 (  0.0%)         81
[04/02 18:46:27     74s] # M3                67 (100.0%)         0 (  0.0%)         67
[04/02 18:46:27     74s] #-----------------------------------------------------------
[04/02 18:46:27     74s] #                  230 ( 99.6%)         1 (  0.4%)        231 
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #Total number of DRC violations = 0
[04/02 18:46:27     74s] ### Time Record (Detail Routing) is uninstalled.
[04/02 18:46:27     74s] #Cpu time = 00:00:01
[04/02 18:46:27     74s] #Elapsed time = 00:00:00
[04/02 18:46:27     74s] #Increased memory = 14.42 (MB)
[04/02 18:46:27     74s] #Total memory = 1863.53 (MB)
[04/02 18:46:27     74s] #Peak memory = 2044.08 (MB)
[04/02 18:46:27     74s] #Skip updating routing design signature in db-snapshot flow
[04/02 18:46:27     74s] #detailRoute Statistics:
[04/02 18:46:27     74s] #Cpu time = 00:00:01
[04/02 18:46:27     74s] #Elapsed time = 00:00:00
[04/02 18:46:27     74s] #Increased memory = 14.42 (MB)
[04/02 18:46:27     74s] #Total memory = 1863.53 (MB)
[04/02 18:46:27     74s] #Peak memory = 2044.08 (MB)
[04/02 18:46:27     74s] ### Time Record (DB Export) is installed.
[04/02 18:46:27     74s] ### export design design signature (8): route=486407104 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1631852931 dirty_area=0 del_dirty_area=0 cell=1803580784 placement=221457038 pin_access=1298927670 inst_pattern=1
[04/02 18:46:27     74s] #	no debugging net set
[04/02 18:46:27     74s] ### Time Record (DB Export) is uninstalled.
[04/02 18:46:27     74s] ### Time Record (Post Callback) is installed.
[04/02 18:46:27     74s] ### Time Record (Post Callback) is uninstalled.
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] #globalDetailRoute statistics:
[04/02 18:46:27     74s] #Cpu time = 00:00:02
[04/02 18:46:27     74s] #Elapsed time = 00:00:02
[04/02 18:46:27     74s] #Increased memory = 39.14 (MB)
[04/02 18:46:27     74s] #Total memory = 1872.55 (MB)
[04/02 18:46:27     74s] #Peak memory = 2044.08 (MB)
[04/02 18:46:27     74s] #Number of warnings = 0
[04/02 18:46:27     74s] #Total number of warnings = 8
[04/02 18:46:27     74s] #Number of fails = 0
[04/02 18:46:27     74s] #Total number of fails = 0
[04/02 18:46:27     74s] #Complete globalDetailRoute on Sun Apr  2 18:46:27 2023
[04/02 18:46:27     74s] #
[04/02 18:46:27     74s] ### Time Record (globalDetailRoute) is uninstalled.
[04/02 18:46:27     74s] ### 
[04/02 18:46:27     74s] ###   Scalability Statistics
[04/02 18:46:27     74s] ### 
[04/02 18:46:27     74s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:46:27     74s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/02 18:46:27     74s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:46:27     74s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/02 18:46:27     74s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/02 18:46:27     74s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/02 18:46:27     74s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:46:27     74s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:46:27     74s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[04/02 18:46:27     74s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/02 18:46:27     74s] ###   Detail Routing                |        00:00:01|        00:00:00|             1.0|
[04/02 18:46:27     74s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[04/02 18:46:27     74s] ###   Entire Command                |        00:00:02|        00:00:02|             0.9|
[04/02 18:46:27     74s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:46:27     74s] ### 
[04/02 18:46:28     74s] % End globalDetailRoute (date=04/02 18:46:27, total cpu=0:00:01.6, real=0:00:02.0, peak res=2044.1M, current mem=1863.1M)
[04/02 18:46:28     74s]         NanoRoute done. (took cpu=0:00:01.6 real=0:00:02.0)
[04/02 18:46:28     74s]       Clock detailed routing done.
[04/02 18:46:28     75s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/02 18:46:28     75s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/02 18:46:28     75s] Skipping check of guided vs. routed net lengths.
[04/02 18:46:28     75s] Set FIXED routing status on 4 net(s)
[04/02 18:46:28     75s] Set FIXED placed status on 3 instance(s)
[04/02 18:46:28     75s]       Route Remaining Unrouted Nets...
[04/02 18:46:28     75s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[04/02 18:46:28     75s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2619.1M, EPOCH TIME: 1680475588.114720
[04/02 18:46:28     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:28     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:28     75s] All LLGs are deleted
[04/02 18:46:28     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:28     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:28     75s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2619.1M, EPOCH TIME: 1680475588.115101
[04/02 18:46:28     75s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2619.1M, EPOCH TIME: 1680475588.115244
[04/02 18:46:28     75s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2619.1M, EPOCH TIME: 1680475588.115501
[04/02 18:46:28     75s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=2619.1M
[04/02 18:46:28     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=2619.1M
[04/02 18:46:28     75s] **WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
[04/02 18:46:28     75s] To increase the message display limit, refer to the product command reference manual.
[04/02 18:46:28     75s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2619.11 MB )
[04/02 18:46:28     75s] (I)      ================== Layers ==================
[04/02 18:46:28     75s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:28     75s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:46:28     75s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:28     75s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:46:28     75s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:46:28     75s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:46:28     75s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:46:28     75s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:46:28     75s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:46:28     75s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:46:28     75s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:46:28     75s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:46:28     75s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:46:28     75s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:46:28     75s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:46:28     75s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:46:28     75s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:46:28     75s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:46:28     75s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:46:28     75s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:28     75s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:46:28     75s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:28     75s] (I)      Started Import and model ( Curr Mem: 2619.11 MB )
[04/02 18:46:28     75s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:28     75s] (I)      == Non-default Options ==
[04/02 18:46:28     75s] (I)      Maximum routing layer                              : 4
[04/02 18:46:28     75s] (I)      Number of threads                                  : 6
[04/02 18:46:28     75s] (I)      Method to set GCell size                           : row
[04/02 18:46:28     75s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:46:28     75s] (I)      Use row-based GCell size
[04/02 18:46:28     75s] (I)      Use row-based GCell align
[04/02 18:46:28     75s] (I)      layer 0 area = 89000
[04/02 18:46:28     75s] (I)      layer 1 area = 120000
[04/02 18:46:28     75s] (I)      layer 2 area = 120000
[04/02 18:46:28     75s] (I)      layer 3 area = 120000
[04/02 18:46:28     75s] (I)      GCell unit size   : 3600
[04/02 18:46:28     75s] (I)      GCell multiplier  : 1
[04/02 18:46:28     75s] (I)      GCell row height  : 3600
[04/02 18:46:28     75s] (I)      Actual row height : 3600
[04/02 18:46:28     75s] (I)      GCell align ref   : 7000 7000
[04/02 18:46:28     75s] [NR-eGR] Track table information for default rule: 
[04/02 18:46:28     75s] [NR-eGR] M1 has single uniform track structure
[04/02 18:46:28     75s] [NR-eGR] M2 has single uniform track structure
[04/02 18:46:28     75s] [NR-eGR] M3 has single uniform track structure
[04/02 18:46:28     75s] [NR-eGR] M4 has single uniform track structure
[04/02 18:46:28     75s] [NR-eGR] M5 has single uniform track structure
[04/02 18:46:28     75s] [NR-eGR] M6 has single uniform track structure
[04/02 18:46:28     75s] [NR-eGR] MQ has single uniform track structure
[04/02 18:46:28     75s] [NR-eGR] LM has single uniform track structure
[04/02 18:46:28     75s] (I)      ============== Default via ===============
[04/02 18:46:28     75s] (I)      +---+------------------+-----------------+
[04/02 18:46:28     75s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:46:28     75s] (I)      +---+------------------+-----------------+
[04/02 18:46:28     75s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:46:28     75s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[04/02 18:46:28     75s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:46:28     75s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:46:28     75s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[04/02 18:46:28     75s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:46:28     75s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:46:28     75s] (I)      +---+------------------+-----------------+
[04/02 18:46:28     75s] [NR-eGR] Read 1843 PG shapes
[04/02 18:46:28     75s] [NR-eGR] Read 0 clock shapes
[04/02 18:46:28     75s] [NR-eGR] Read 0 other shapes
[04/02 18:46:28     75s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:46:28     75s] [NR-eGR] #Instance Blockages : 0
[04/02 18:46:28     75s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:46:28     75s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:46:28     75s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:46:28     75s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:46:28     75s] [NR-eGR] #Other Blockages    : 0
[04/02 18:46:28     75s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:46:28     75s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 241
[04/02 18:46:28     75s] [NR-eGR] Read 658 nets ( ignored 4 )
[04/02 18:46:28     75s] (I)      early_global_route_priority property id does not exist.
[04/02 18:46:28     75s] (I)      Read Num Blocks=1843  Num Prerouted Wires=241  Num CS=0
[04/02 18:46:28     75s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 109
[04/02 18:46:28     75s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 113
[04/02 18:46:28     75s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 19
[04/02 18:46:28     75s] (I)      Number of ignored nets                =      4
[04/02 18:46:28     75s] (I)      Number of connected nets              =      0
[04/02 18:46:28     75s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[04/02 18:46:28     75s] (I)      Number of clock nets                  =      4.  Ignored: No
[04/02 18:46:28     75s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:46:28     75s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:46:28     75s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:46:28     75s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:46:28     75s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:46:28     75s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:46:28     75s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:46:28     75s] (I)      Ndr track 0 does not exist
[04/02 18:46:28     75s] (I)      Ndr track 0 does not exist
[04/02 18:46:28     75s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:46:28     75s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:46:28     75s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:46:28     75s] (I)      Site width          :   400  (dbu)
[04/02 18:46:28     75s] (I)      Row height          :  3600  (dbu)
[04/02 18:46:28     75s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:46:28     75s] (I)      GCell width         :  3600  (dbu)
[04/02 18:46:28     75s] (I)      GCell height        :  3600  (dbu)
[04/02 18:46:28     75s] (I)      Grid                :    66    50     4
[04/02 18:46:28     75s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:46:28     75s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:46:28     75s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:46:28     75s] (I)      Default wire width  :   160   200   200   200
[04/02 18:46:28     75s] (I)      Default wire space  :   160   200   200   200
[04/02 18:46:28     75s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:46:28     75s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:46:28     75s] (I)      First track coord   :   400   400   400   400
[04/02 18:46:28     75s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:46:28     75s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:46:28     75s] (I)      Num of masks        :     1     1     1     1
[04/02 18:46:28     75s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:46:28     75s] (I)      --------------------------------------------------------
[04/02 18:46:28     75s] 
[04/02 18:46:28     75s] [NR-eGR] ============ Routing rule table ============
[04/02 18:46:28     75s] [NR-eGR] Rule id: 0  Nets: 0
[04/02 18:46:28     75s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/02 18:46:28     75s] (I)                    Layer    2    3    4 
[04/02 18:46:28     75s] (I)                    Pitch  800  800  800 
[04/02 18:46:28     75s] (I)             #Used tracks    2    2    2 
[04/02 18:46:28     75s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:28     75s] [NR-eGR] Rule id: 1  Nets: 654
[04/02 18:46:28     75s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:46:28     75s] (I)                    Layer    2    3    4 
[04/02 18:46:28     75s] (I)                    Pitch  400  400  400 
[04/02 18:46:28     75s] (I)             #Used tracks    1    1    1 
[04/02 18:46:28     75s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:28     75s] [NR-eGR] ========================================
[04/02 18:46:28     75s] [NR-eGR] 
[04/02 18:46:28     75s] (I)      =============== Blocked Tracks ===============
[04/02 18:46:28     75s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:28     75s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:46:28     75s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:28     75s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:46:28     75s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:46:28     75s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:46:28     75s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:46:28     75s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:28     75s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2619.11 MB )
[04/02 18:46:28     75s] (I)      Reset routing kernel
[04/02 18:46:28     75s] (I)      Started Global Routing ( Curr Mem: 2619.11 MB )
[04/02 18:46:28     75s] (I)      totalPins=2127  totalGlobalPin=2086 (98.07%)
[04/02 18:46:28     75s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:46:28     75s] [NR-eGR] Layer group 1: route 654 net(s) in layer range [2, 4]
[04/02 18:46:28     75s] (I)      
[04/02 18:46:28     75s] (I)      ============  Phase 1a Route ============
[04/02 18:46:28     75s] (I)      Usage: 3872 = (1861 H, 2011 V) = (6.92% H, 3.90% V) = (6.700e+03um H, 7.240e+03um V)
[04/02 18:46:28     75s] (I)      
[04/02 18:46:28     75s] (I)      ============  Phase 1b Route ============
[04/02 18:46:28     75s] (I)      Usage: 3872 = (1861 H, 2011 V) = (6.92% H, 3.90% V) = (6.700e+03um H, 7.240e+03um V)
[04/02 18:46:28     75s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.393920e+04um
[04/02 18:46:28     75s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/02 18:46:28     75s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:46:28     75s] (I)      
[04/02 18:46:28     75s] (I)      ============  Phase 1c Route ============
[04/02 18:46:28     75s] (I)      Usage: 3872 = (1861 H, 2011 V) = (6.92% H, 3.90% V) = (6.700e+03um H, 7.240e+03um V)
[04/02 18:46:28     75s] (I)      
[04/02 18:46:28     75s] (I)      ============  Phase 1d Route ============
[04/02 18:46:28     75s] (I)      Usage: 3872 = (1861 H, 2011 V) = (6.92% H, 3.90% V) = (6.700e+03um H, 7.240e+03um V)
[04/02 18:46:28     75s] (I)      
[04/02 18:46:28     75s] (I)      ============  Phase 1e Route ============
[04/02 18:46:28     75s] (I)      Usage: 3872 = (1861 H, 2011 V) = (6.92% H, 3.90% V) = (6.700e+03um H, 7.240e+03um V)
[04/02 18:46:28     75s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.393920e+04um
[04/02 18:46:28     75s] (I)      
[04/02 18:46:28     75s] (I)      ============  Phase 1l Route ============
[04/02 18:46:28     75s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:46:28     75s] (I)      Layer  2:      26747      2736         0           0       29106    ( 0.00%) 
[04/02 18:46:28     75s] (I)      Layer  3:      26722      2378         0         468       28782    ( 1.60%) 
[04/02 18:46:28     75s] (I)      Layer  4:      24015       377         0           0       29106    ( 0.00%) 
[04/02 18:46:28     75s] (I)      Total:         77484      5491         0         468       86994    ( 0.54%) 
[04/02 18:46:28     75s] (I)      
[04/02 18:46:28     75s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:46:28     75s] [NR-eGR]                        OverCon            
[04/02 18:46:28     75s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:46:28     75s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:46:28     75s] [NR-eGR] ----------------------------------------------
[04/02 18:46:28     75s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:28     75s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:28     75s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:28     75s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:28     75s] [NR-eGR] ----------------------------------------------
[04/02 18:46:28     75s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:46:28     75s] [NR-eGR] 
[04/02 18:46:28     75s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.09 sec, Curr Mem: 2619.11 MB )
[04/02 18:46:28     75s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:46:28     75s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:46:28     75s] (I)      ============= Track Assignment ============
[04/02 18:46:28     75s] (I)      Started Track Assignment (6T) ( Curr Mem: 2619.11 MB )
[04/02 18:46:28     75s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[04/02 18:46:28     75s] (I)      Run Multi-thread track assignment
[04/02 18:46:28     75s] (I)      Finished Track Assignment (6T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2619.11 MB )
[04/02 18:46:28     75s] (I)      Started Export ( Curr Mem: 2619.11 MB )
[04/02 18:46:28     75s] [NR-eGR]             Length (um)  Vias 
[04/02 18:46:28     75s] [NR-eGR] ------------------------------
[04/02 18:46:28     75s] [NR-eGR]  M1  (1H)             0  2156 
[04/02 18:46:28     75s] [NR-eGR]  M2  (2V)          7490  3206 
[04/02 18:46:28     75s] [NR-eGR]  M3  (3H)          7819   118 
[04/02 18:46:28     75s] [NR-eGR]  M4  (4V)           644     0 
[04/02 18:46:28     75s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:46:28     75s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:46:28     75s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:46:28     75s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:46:28     75s] [NR-eGR] ------------------------------
[04/02 18:46:28     75s] [NR-eGR]      Total        15953  5480 
[04/02 18:46:28     75s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:28     75s] [NR-eGR] Total half perimeter of net bounding box: 13449um
[04/02 18:46:28     75s] [NR-eGR] Total length: 15953um, number of vias: 5480
[04/02 18:46:28     75s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:28     75s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/02 18:46:28     75s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:28     75s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2619.11 MB )
[04/02 18:46:28     75s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.26 sec, Curr Mem: 2619.11 MB )
[04/02 18:46:28     75s] (I)      ===================================== Runtime Summary =====================================
[04/02 18:46:28     75s] (I)       Step                                          %      Start     Finish      Real       CPU 
[04/02 18:46:28     75s] (I)      -------------------------------------------------------------------------------------------
[04/02 18:46:28     75s] (I)       Early Global Route kernel               100.00%  45.70 sec  45.96 sec  0.26 sec  0.13 sec 
[04/02 18:46:28     75s] (I)       +-Import and model                        7.63%  45.76 sec  45.78 sec  0.02 sec  0.02 sec 
[04/02 18:46:28     75s] (I)       | +-Create place DB                       0.88%  45.76 sec  45.76 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | +-Import place data                   0.83%  45.76 sec  45.76 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | +-Read instances and placement      0.31%  45.76 sec  45.76 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | +-Read nets                         0.42%  45.76 sec  45.76 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | +-Create route DB                       4.33%  45.76 sec  45.77 sec  0.01 sec  0.01 sec 
[04/02 18:46:28     75s] (I)       | | +-Import route data (6T)              4.09%  45.76 sec  45.77 sec  0.01 sec  0.01 sec 
[04/02 18:46:28     75s] (I)       | | | +-Read blockages ( Layer 2-4 )      0.79%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | | +-Read routing blockages          0.00%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | | +-Read instance blockages         0.10%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | | +-Read PG blockages               0.13%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | | +-Read clock blockages            0.02%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | | +-Read other blockages            0.02%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | | +-Read halo blockages             0.01%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | | +-Read boundary cut boxes         0.00%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | +-Read blackboxes                   0.02%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | +-Read prerouted                    0.10%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | +-Read unlegalized nets             0.02%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | +-Read nets                         0.21%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | +-Set up via pillars                0.01%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | +-Initialize 3D grid graph          0.01%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | +-Model blockage capacity           0.46%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | | +-Initialize 3D capacity          0.37%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | +-Read aux data                         0.00%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | +-Others data preparation               0.02%  45.77 sec  45.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | +-Create route kernel                   2.01%  45.77 sec  45.78 sec  0.01 sec  0.01 sec 
[04/02 18:46:28     75s] (I)       +-Global Routing                         34.89%  45.78 sec  45.87 sec  0.09 sec  0.06 sec 
[04/02 18:46:28     75s] (I)       | +-Initialization                        0.13%  45.78 sec  45.78 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | +-Net group 1                          33.50%  45.78 sec  45.87 sec  0.09 sec  0.06 sec 
[04/02 18:46:28     75s] (I)       | | +-Generate topology (6T)              0.87%  45.78 sec  45.78 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | +-Phase 1a                           26.60%  45.78 sec  45.85 sec  0.07 sec  0.03 sec 
[04/02 18:46:28     75s] (I)       | | | +-Pattern routing (6T)             26.29%  45.78 sec  45.85 sec  0.07 sec  0.02 sec 
[04/02 18:46:28     75s] (I)       | | | +-Add via demand to 2D              0.08%  45.85 sec  45.85 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | +-Phase 1b                            0.10%  45.85 sec  45.85 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | +-Phase 1c                            0.06%  45.85 sec  45.85 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | +-Phase 1d                            0.02%  45.85 sec  45.85 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | +-Phase 1e                            0.24%  45.85 sec  45.85 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | +-Route legalization                0.13%  45.85 sec  45.85 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | | | +-Legalize Blockage Violations    0.08%  45.85 sec  45.85 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | | +-Phase 1l                            4.66%  45.85 sec  45.87 sec  0.01 sec  0.03 sec 
[04/02 18:46:28     75s] (I)       | | | +-Layer assignment (6T)             4.51%  45.85 sec  45.87 sec  0.01 sec  0.03 sec 
[04/02 18:46:28     75s] (I)       | +-Clean cong LA                         0.00%  45.87 sec  45.87 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       +-Export 3D cong map                      0.28%  45.87 sec  45.87 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | +-Export 2D cong map                    0.08%  45.87 sec  45.87 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       +-Extract Global 3D Wires                 0.08%  45.87 sec  45.87 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       +-Track Assignment (6T)                   4.44%  45.87 sec  45.88 sec  0.01 sec  0.01 sec 
[04/02 18:46:28     75s] (I)       | +-Initialization                        0.08%  45.87 sec  45.87 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | +-Track Assignment Kernel               4.16%  45.87 sec  45.88 sec  0.01 sec  0.01 sec 
[04/02 18:46:28     75s] (I)       | +-Free Memory                           0.00%  45.88 sec  45.88 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       +-Export                                 29.72%  45.88 sec  45.96 sec  0.08 sec  0.02 sec 
[04/02 18:46:28     75s] (I)       | +-Export DB wires                       3.61%  45.88 sec  45.89 sec  0.01 sec  0.01 sec 
[04/02 18:46:28     75s] (I)       | | +-Export all nets (6T)                1.21%  45.88 sec  45.88 sec  0.00 sec  0.01 sec 
[04/02 18:46:28     75s] (I)       | | +-Set wire vias (6T)                  2.15%  45.89 sec  45.89 sec  0.01 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | +-Report wirelength                    25.44%  45.89 sec  45.96 sec  0.07 sec  0.01 sec 
[04/02 18:46:28     75s] (I)       | +-Update net boxes                      0.43%  45.96 sec  45.96 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       | +-Update timing                         0.00%  45.96 sec  45.96 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)       +-Postprocess design                      0.25%  45.96 sec  45.96 sec  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)      ==================== Summary by functions =====================
[04/02 18:46:28     75s] (I)       Lv  Step                                %      Real       CPU 
[04/02 18:46:28     75s] (I)      ---------------------------------------------------------------
[04/02 18:46:28     75s] (I)        0  Early Global Route kernel     100.00%  0.26 sec  0.13 sec 
[04/02 18:46:28     75s] (I)        1  Global Routing                 34.89%  0.09 sec  0.06 sec 
[04/02 18:46:28     75s] (I)        1  Export                         29.72%  0.08 sec  0.02 sec 
[04/02 18:46:28     75s] (I)        1  Import and model                7.63%  0.02 sec  0.02 sec 
[04/02 18:46:28     75s] (I)        1  Track Assignment (6T)           4.44%  0.01 sec  0.01 sec 
[04/02 18:46:28     75s] (I)        1  Export 3D cong map              0.28%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        1  Postprocess design              0.25%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        1  Extract Global 3D Wires         0.08%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        2  Net group 1                    33.50%  0.09 sec  0.06 sec 
[04/02 18:46:28     75s] (I)        2  Report wirelength              25.44%  0.07 sec  0.01 sec 
[04/02 18:46:28     75s] (I)        2  Create route DB                 4.33%  0.01 sec  0.01 sec 
[04/02 18:46:28     75s] (I)        2  Track Assignment Kernel         4.16%  0.01 sec  0.01 sec 
[04/02 18:46:28     75s] (I)        2  Export DB wires                 3.61%  0.01 sec  0.01 sec 
[04/02 18:46:28     75s] (I)        2  Create route kernel             2.01%  0.01 sec  0.01 sec 
[04/02 18:46:28     75s] (I)        2  Create place DB                 0.88%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        2  Update net boxes                0.43%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        2  Initialization                  0.21%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        2  Export 2D cong map              0.08%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        2  Others data preparation         0.02%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        3  Phase 1a                       26.60%  0.07 sec  0.03 sec 
[04/02 18:46:28     75s] (I)        3  Phase 1l                        4.66%  0.01 sec  0.03 sec 
[04/02 18:46:28     75s] (I)        3  Import route data (6T)          4.09%  0.01 sec  0.01 sec 
[04/02 18:46:28     75s] (I)        3  Set wire vias (6T)              2.15%  0.01 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        3  Export all nets (6T)            1.21%  0.00 sec  0.01 sec 
[04/02 18:46:28     75s] (I)        3  Generate topology (6T)          0.87%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        3  Import place data               0.83%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        3  Phase 1e                        0.24%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        3  Phase 1b                        0.10%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        3  Phase 1c                        0.06%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        4  Pattern routing (6T)           26.29%  0.07 sec  0.02 sec 
[04/02 18:46:28     75s] (I)        4  Layer assignment (6T)           4.51%  0.01 sec  0.03 sec 
[04/02 18:46:28     75s] (I)        4  Read blockages ( Layer 2-4 )    0.79%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        4  Read nets                       0.63%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        4  Model blockage capacity         0.46%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        4  Read instances and placement    0.31%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        4  Route legalization              0.13%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        4  Read prerouted                  0.10%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        4  Add via demand to 2D            0.08%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        4  Initialize 3D grid graph        0.01%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        5  Initialize 3D capacity          0.37%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        5  Read PG blockages               0.13%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        5  Read instance blockages         0.10%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        5  Legalize Blockage Violations    0.08%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[04/02 18:46:28     75s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.3)
[04/02 18:46:28     75s]     Routing using NR in eGR->NR Step done.
[04/02 18:46:28     75s] Net route status summary:
[04/02 18:46:28     75s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:28     75s]   Non-clock:   656 (unrouted=2, trialRouted=654, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:28     75s] 
[04/02 18:46:28     75s] CCOPT: Done with clock implementation routing.
[04/02 18:46:28     75s] 
[04/02 18:46:28     75s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.0 real=0:00:02.8)
[04/02 18:46:28     75s]   Clock implementation routing done.
[04/02 18:46:28     75s]   Leaving CCOpt scope - extractRC...
[04/02 18:46:28     75s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/02 18:46:28     75s] Extraction called for design 'Main_controller' of instances=656 and nets=660 using extraction engine 'preRoute' .
[04/02 18:46:28     75s] PreRoute RC Extraction called for design Main_controller.
[04/02 18:46:28     75s] RC Extraction called in multi-corner(1) mode.
[04/02 18:46:28     75s] RCMode: PreRoute
[04/02 18:46:28     75s]       RC Corner Indexes            0   
[04/02 18:46:28     75s] Capacitance Scaling Factor   : 1.00000 
[04/02 18:46:28     75s] Resistance Scaling Factor    : 1.00000 
[04/02 18:46:28     75s] Clock Cap. Scaling Factor    : 1.00000 
[04/02 18:46:28     75s] Clock Res. Scaling Factor    : 1.00000 
[04/02 18:46:28     75s] Shrink Factor                : 1.00000
[04/02 18:46:28     75s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/02 18:46:28     75s] Using Quantus QRC technology file ...
[04/02 18:46:28     75s] 
[04/02 18:46:28     75s] Trim Metal Layers:
[04/02 18:46:28     75s] LayerId::1 widthSet size::1
[04/02 18:46:28     75s] LayerId::2 widthSet size::1
[04/02 18:46:28     75s] LayerId::3 widthSet size::1
[04/02 18:46:28     75s] LayerId::4 widthSet size::1
[04/02 18:46:28     75s] LayerId::5 widthSet size::1
[04/02 18:46:28     75s] LayerId::6 widthSet size::1
[04/02 18:46:28     75s] LayerId::7 widthSet size::1
[04/02 18:46:28     75s] LayerId::8 widthSet size::1
[04/02 18:46:28     75s] Updating RC grid for preRoute extraction ...
[04/02 18:46:28     75s] eee: pegSigSF::1.070000
[04/02 18:46:28     75s] Initializing multi-corner resistance tables ...
[04/02 18:46:28     75s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:46:28     75s] eee: l::2 avDens::0.085705 usedTrk::231.402777 availTrk::2700.000000 sigTrk::231.402777
[04/02 18:46:28     75s] eee: l::3 avDens::0.079923 usedTrk::244.563889 availTrk::3060.000000 sigTrk::244.563889
[04/02 18:46:28     75s] eee: l::4 avDens::0.036186 usedTrk::113.986112 availTrk::3150.000000 sigTrk::113.986112
[04/02 18:46:28     75s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:28     75s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:28     75s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:28     75s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:28     75s] {RT rc-typ 0 4 4 0}
[04/02 18:46:28     75s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.017032 aWlH=0.000000 lMod=0 pMax=0.806800 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:46:28     75s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2619.105M)
[04/02 18:46:28     75s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/02 18:46:28     75s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:28     75s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:46:28     75s] End AAE Lib Interpolated Model. (MEM=2619.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:28     75s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:28     75s]   Clock DAG stats after routing clock trees:
[04/02 18:46:28     75s]     cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:28     75s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:28     75s]     misc counts      : r=1, pp=0
[04/02 18:46:28     75s]     cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:28     75s]     cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:28     75s]     sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:28     75s]     wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.137pF, total=0.157pF
[04/02 18:46:28     75s]     wire lengths     : top=0.000um, trunk=151.200um, leaf=912.400um, total=1063.600um
[04/02 18:46:28     75s]     hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:28     75s]   Clock DAG net violations after routing clock trees: none
[04/02 18:46:28     75s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/02 18:46:28     75s]     Trunk : target=0.100ns count=2 avg=0.093ns sd=0.002ns min=0.092ns max=0.095ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:28     75s]     Leaf  : target=0.100ns count=2 avg=0.084ns sd=0.006ns min=0.080ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:28     75s]   Clock DAG library cell distribution after routing clock trees {count}:
[04/02 18:46:28     75s]      Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:28     75s]   Clock DAG hash after routing clock trees: 2255879938282443215 12091333164342951444
[04/02 18:46:28     75s]   CTS services accumulated run-time stats after routing clock trees:
[04/02 18:46:28     75s]     delay calculator: calls=8300, total_wall_time=0.314s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]     legalizer: calls=424, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]     steiner router: calls=7896, total_wall_time=0.463s, mean_wall_time=0.059ms
[04/02 18:46:28     75s]   Primary reporting skew groups after routing clock trees:
[04/02 18:46:28     75s]     skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.152, avg=0.148, sd=0.003], skew [0.008 vs 0.100], 100% {0.144, 0.152} (wid=0.010 ws=0.005) (gid=0.142 gs=0.003)
[04/02 18:46:28     75s]         min path sink: clk_r_REG68_S1/CK
[04/02 18:46:28     75s]         max path sink: clk_r_REG54_S5/CK
[04/02 18:46:28     75s]   Skew group summary after routing clock trees:
[04/02 18:46:28     75s]     skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.152, avg=0.148, sd=0.003], skew [0.008 vs 0.100], 100% {0.144, 0.152} (wid=0.010 ws=0.005) (gid=0.142 gs=0.003)
[04/02 18:46:28     75s]   CCOpt::Phase::Routing done. (took cpu=0:00:02.1 real=0:00:03.0)
[04/02 18:46:28     75s]   CCOpt::Phase::PostConditioning...
[04/02 18:46:28     75s]   Leaving CCOpt scope - Initializing placement interface...
[04/02 18:46:28     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:2934.0M, EPOCH TIME: 1680475588.585014
[04/02 18:46:28     75s] Processing tracks to init pin-track alignment.
[04/02 18:46:28     75s] z: 2, totalTracks: 1
[04/02 18:46:28     75s] z: 4, totalTracks: 1
[04/02 18:46:28     75s] z: 6, totalTracks: 1
[04/02 18:46:28     75s] z: 8, totalTracks: 1
[04/02 18:46:28     75s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:28     75s] All LLGs are deleted
[04/02 18:46:28     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:28     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:28     75s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2934.0M, EPOCH TIME: 1680475588.590043
[04/02 18:46:28     75s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2934.0M, EPOCH TIME: 1680475588.590382
[04/02 18:46:28     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2934.0M, EPOCH TIME: 1680475588.590653
[04/02 18:46:28     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:28     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:28     75s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3030.0M, EPOCH TIME: 1680475588.594362
[04/02 18:46:28     75s] Max number of tech site patterns supported in site array is 256.
[04/02 18:46:28     75s] Core basic site is IBM13SITE
[04/02 18:46:28     75s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3030.0M, EPOCH TIME: 1680475588.605883
[04/02 18:46:28     75s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:46:28     75s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:46:28     75s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.067, MEM:3030.0M, EPOCH TIME: 1680475588.673003
[04/02 18:46:28     75s] Fast DP-INIT is on for default
[04/02 18:46:28     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:46:28     75s] Atter site array init, number of instance map data is 0.
[04/02 18:46:28     75s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.081, MEM:3030.0M, EPOCH TIME: 1680475588.675390
[04/02 18:46:28     75s] 
[04/02 18:46:28     75s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:28     75s] OPERPROF:     Starting CMU at level 3, MEM:3030.0M, EPOCH TIME: 1680475588.677097
[04/02 18:46:28     75s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.007, MEM:3030.0M, EPOCH TIME: 1680475588.684119
[04/02 18:46:28     75s] 
[04/02 18:46:28     75s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:28     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.095, MEM:2934.0M, EPOCH TIME: 1680475588.685653
[04/02 18:46:28     75s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2934.0M, EPOCH TIME: 1680475588.685813
[04/02 18:46:28     75s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2934.0M, EPOCH TIME: 1680475588.689271
[04/02 18:46:28     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2934.0MB).
[04/02 18:46:28     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.105, MEM:2934.0M, EPOCH TIME: 1680475588.689667
[04/02 18:46:28     75s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:28     75s]   Removing CTS place status from clock tree and sinks.
[04/02 18:46:28     75s]   Removed CTS place status from 3 clock cells (out of 5 ) and 0 clock sinks (out of 0 ).
[04/02 18:46:28     75s]   Legalizer reserving space for clock trees
[04/02 18:46:28     75s]   PostConditioning...
[04/02 18:46:28     75s]     PostConditioning active optimizations:
[04/02 18:46:28     75s]      - DRV fixing with initial upsizing, sizing and buffering
[04/02 18:46:28     75s]     
[04/02 18:46:28     75s]     Currently running CTS, using active skew data
[04/02 18:46:28     75s]     Reset bufferability constraints...
[04/02 18:46:28     75s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[04/02 18:46:28     75s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:28     75s]     PostConditioning Upsizing To Fix DRVs...
[04/02 18:46:28     75s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 2255879938282443215 12091333164342951444
[04/02 18:46:28     75s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[04/02 18:46:28     75s]         delay calculator: calls=8300, total_wall_time=0.314s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]         legalizer: calls=427, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]         steiner router: calls=7896, total_wall_time=0.463s, mean_wall_time=0.059ms
[04/02 18:46:28     75s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:46:28     75s]       CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       PRO Statistics: Fix DRVs (initial upsizing):
[04/02 18:46:28     75s]       ============================================
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       Cell changes by Net Type:
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       -------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/02 18:46:28     75s]       -------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]       top                0            0           0            0                    0                0
[04/02 18:46:28     75s]       trunk              0            0           0            0                    0                0
[04/02 18:46:28     75s]       leaf               0            0           0            0                    0                0
[04/02 18:46:28     75s]       -------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]       Total              0            0           0            0                    0                0
[04/02 18:46:28     75s]       -------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/02 18:46:28     75s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[04/02 18:46:28     75s]         cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:28     75s]         sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:28     75s]         misc counts      : r=1, pp=0
[04/02 18:46:28     75s]         cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:28     75s]         cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:28     75s]         sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:28     75s]         wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.137pF, total=0.157pF
[04/02 18:46:28     75s]         wire lengths     : top=0.000um, trunk=151.200um, leaf=912.400um, total=1063.600um
[04/02 18:46:28     75s]         hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:28     75s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[04/02 18:46:28     75s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[04/02 18:46:28     75s]         Trunk : target=0.100ns count=2 avg=0.093ns sd=0.002ns min=0.092ns max=0.095ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:28     75s]         Leaf  : target=0.100ns count=2 avg=0.084ns sd=0.006ns min=0.080ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:28     75s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[04/02 18:46:28     75s]          Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:28     75s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 2255879938282443215 12091333164342951444
[04/02 18:46:28     75s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[04/02 18:46:28     75s]         delay calculator: calls=8300, total_wall_time=0.314s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]         legalizer: calls=427, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]         steiner router: calls=7896, total_wall_time=0.463s, mean_wall_time=0.059ms
[04/02 18:46:28     75s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[04/02 18:46:28     75s]         skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.152], skew [0.008 vs 0.100]
[04/02 18:46:28     75s]             min path sink: clk_r_REG68_S1/CK
[04/02 18:46:28     75s]             max path sink: clk_r_REG54_S5/CK
[04/02 18:46:28     75s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[04/02 18:46:28     75s]         skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.152], skew [0.008 vs 0.100]
[04/02 18:46:28     75s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:28     75s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:28     75s]     Recomputing CTS skew targets...
[04/02 18:46:28     75s]     Resolving skew group constraints...
[04/02 18:46:28     75s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/02 18:46:28     75s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.152ns.
[04/02 18:46:28     75s] Type 'man IMPCCOPT-1059' for more detail.
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       Slackened skew group targets:
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       ---------------------------------------------------------------------
[04/02 18:46:28     75s]       Skew group               Desired    Slackened    Desired    Slackened
[04/02 18:46:28     75s]                                Target     Target       Target     Target
[04/02 18:46:28     75s]                                Max ID     Max ID       Skew       Skew
[04/02 18:46:28     75s]       ---------------------------------------------------------------------
[04/02 18:46:28     75s]       clk/typConstraintMode     0.150       0.152         -           -
[04/02 18:46:28     75s]       ---------------------------------------------------------------------
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]     Resolving skew group constraints done.
[04/02 18:46:28     75s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:28     75s]     PostConditioning Fixing DRVs...
[04/02 18:46:28     75s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 2255879938282443215 12091333164342951444
[04/02 18:46:28     75s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[04/02 18:46:28     75s]         delay calculator: calls=8300, total_wall_time=0.314s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]         legalizer: calls=427, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]         steiner router: calls=7896, total_wall_time=0.463s, mean_wall_time=0.059ms
[04/02 18:46:28     75s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:46:28     75s]       CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       PRO Statistics: Fix DRVs (cell sizing):
[04/02 18:46:28     75s]       =======================================
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       Cell changes by Net Type:
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       -------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/02 18:46:28     75s]       -------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]       top                0            0           0            0                    0                0
[04/02 18:46:28     75s]       trunk              0            0           0            0                    0                0
[04/02 18:46:28     75s]       leaf               0            0           0            0                    0                0
[04/02 18:46:28     75s]       -------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]       Total              0            0           0            0                    0                0
[04/02 18:46:28     75s]       -------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/02 18:46:28     75s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/02 18:46:28     75s]       
[04/02 18:46:28     75s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[04/02 18:46:28     75s]         cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:28     75s]         sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:28     75s]         misc counts      : r=1, pp=0
[04/02 18:46:28     75s]         cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:28     75s]         cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:28     75s]         sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:28     75s]         wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.137pF, total=0.157pF
[04/02 18:46:28     75s]         wire lengths     : top=0.000um, trunk=151.200um, leaf=912.400um, total=1063.600um
[04/02 18:46:28     75s]         hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:28     75s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[04/02 18:46:28     75s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[04/02 18:46:28     75s]         Trunk : target=0.100ns count=2 avg=0.093ns sd=0.002ns min=0.092ns max=0.095ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:28     75s]         Leaf  : target=0.100ns count=2 avg=0.084ns sd=0.006ns min=0.080ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:28     75s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[04/02 18:46:28     75s]          Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:28     75s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 2255879938282443215 12091333164342951444
[04/02 18:46:28     75s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[04/02 18:46:28     75s]         delay calculator: calls=8300, total_wall_time=0.314s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]         legalizer: calls=427, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]         steiner router: calls=7896, total_wall_time=0.463s, mean_wall_time=0.059ms
[04/02 18:46:28     75s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[04/02 18:46:28     75s]         skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.152], skew [0.008 vs 0.100]
[04/02 18:46:28     75s]             min path sink: clk_r_REG68_S1/CK
[04/02 18:46:28     75s]             max path sink: clk_r_REG54_S5/CK
[04/02 18:46:28     75s]       Skew group summary after 'PostConditioning Fixing DRVs':
[04/02 18:46:28     75s]         skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.152], skew [0.008 vs 0.100]
[04/02 18:46:28     75s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:46:28     75s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:28     75s]     Buffering to fix DRVs...
[04/02 18:46:28     75s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[04/02 18:46:28     75s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:46:28     75s]     Inserted 0 buffers and inverters.
[04/02 18:46:28     75s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[04/02 18:46:28     75s]     CCOpt-PostConditioning: nets considered: 4, nets tested: 4, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[04/02 18:46:28     75s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[04/02 18:46:28     75s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:28     75s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:28     75s]       misc counts      : r=1, pp=0
[04/02 18:46:28     75s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:28     75s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:28     75s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:28     75s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.137pF, total=0.157pF
[04/02 18:46:28     75s]       wire lengths     : top=0.000um, trunk=151.200um, leaf=912.400um, total=1063.600um
[04/02 18:46:28     75s]       hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:28     75s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[04/02 18:46:28     75s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[04/02 18:46:28     75s]       Trunk : target=0.100ns count=2 avg=0.093ns sd=0.002ns min=0.092ns max=0.095ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:28     75s]       Leaf  : target=0.100ns count=2 avg=0.084ns sd=0.006ns min=0.080ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:28     75s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[04/02 18:46:28     75s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:28     75s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 2255879938282443215 12091333164342951444
[04/02 18:46:28     75s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[04/02 18:46:28     75s]       delay calculator: calls=8300, total_wall_time=0.314s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]       legalizer: calls=427, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]       steiner router: calls=7896, total_wall_time=0.463s, mean_wall_time=0.059ms
[04/02 18:46:28     75s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[04/02 18:46:28     75s]       skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.152, avg=0.148, sd=0.003], skew [0.008 vs 0.100], 100% {0.144, 0.152} (wid=0.010 ws=0.005) (gid=0.142 gs=0.003)
[04/02 18:46:28     75s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:46:28     75s]           max path sink: clk_r_REG54_S5/CK
[04/02 18:46:28     75s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[04/02 18:46:28     75s]       skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.152, avg=0.148, sd=0.003], skew [0.008 vs 0.100], 100% {0.144, 0.152} (wid=0.010 ws=0.005) (gid=0.142 gs=0.003)
[04/02 18:46:28     75s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:28     75s]     
[04/02 18:46:28     75s]     Slew Diagnostics: After DRV fixing
[04/02 18:46:28     75s]     ==================================
[04/02 18:46:28     75s]     
[04/02 18:46:28     75s]     Global Causes:
[04/02 18:46:28     75s]     
[04/02 18:46:28     75s]     -----
[04/02 18:46:28     75s]     Cause
[04/02 18:46:28     75s]     -----
[04/02 18:46:28     75s]       (empty table)
[04/02 18:46:28     75s]     -----
[04/02 18:46:28     75s]     
[04/02 18:46:28     75s]     Top 5 overslews:
[04/02 18:46:28     75s]     
[04/02 18:46:28     75s]     ---------------------------------
[04/02 18:46:28     75s]     Overslew    Causes    Driving Pin
[04/02 18:46:28     75s]     ---------------------------------
[04/02 18:46:28     75s]       (empty table)
[04/02 18:46:28     75s]     ---------------------------------
[04/02 18:46:28     75s]     
[04/02 18:46:28     75s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/02 18:46:28     75s]     
[04/02 18:46:28     75s]     -------------------
[04/02 18:46:28     75s]     Cause    Occurences
[04/02 18:46:28     75s]     -------------------
[04/02 18:46:28     75s]       (empty table)
[04/02 18:46:28     75s]     -------------------
[04/02 18:46:28     75s]     
[04/02 18:46:28     75s]     Violation diagnostics counts from the 0 nodes that have violations:
[04/02 18:46:28     75s]     
[04/02 18:46:28     75s]     -------------------
[04/02 18:46:28     75s]     Cause    Occurences
[04/02 18:46:28     75s]     -------------------
[04/02 18:46:28     75s]       (empty table)
[04/02 18:46:28     75s]     -------------------
[04/02 18:46:28     75s]     
[04/02 18:46:28     75s]     Reconnecting optimized routes...
[04/02 18:46:28     75s]     Reset timing graph...
[04/02 18:46:28     75s] Ignoring AAE DB Resetting ...
[04/02 18:46:28     75s]     Reset timing graph done.
[04/02 18:46:28     75s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:28     75s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[04/02 18:46:28     75s]     Set dirty flag on 0 instances, 0 nets
[04/02 18:46:28     75s]   PostConditioning done.
[04/02 18:46:28     75s] Net route status summary:
[04/02 18:46:28     75s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:28     75s]   Non-clock:   656 (unrouted=2, trialRouted=654, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:46:28     75s]   Update timing and DAG stats after post-conditioning...
[04/02 18:46:28     75s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:28     75s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:46:28     75s] End AAE Lib Interpolated Model. (MEM=2710.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:28     75s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:28     75s]   Clock DAG stats after post-conditioning:
[04/02 18:46:28     75s]     cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:28     75s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:28     75s]     misc counts      : r=1, pp=0
[04/02 18:46:28     75s]     cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:28     75s]     cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:28     75s]     sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:28     75s]     wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.137pF, total=0.157pF
[04/02 18:46:28     75s]     wire lengths     : top=0.000um, trunk=151.200um, leaf=912.400um, total=1063.600um
[04/02 18:46:28     75s]     hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:28     75s]   Clock DAG net violations after post-conditioning: none
[04/02 18:46:28     75s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[04/02 18:46:28     75s]     Trunk : target=0.100ns count=2 avg=0.093ns sd=0.002ns min=0.092ns max=0.095ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:28     75s]     Leaf  : target=0.100ns count=2 avg=0.084ns sd=0.006ns min=0.080ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:28     75s]   Clock DAG library cell distribution after post-conditioning {count}:
[04/02 18:46:28     75s]      Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:28     75s]   Clock DAG hash after post-conditioning: 2255879938282443215 12091333164342951444
[04/02 18:46:28     75s]   CTS services accumulated run-time stats after post-conditioning:
[04/02 18:46:28     75s]     delay calculator: calls=8304, total_wall_time=0.314s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]     legalizer: calls=427, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]     steiner router: calls=7896, total_wall_time=0.463s, mean_wall_time=0.059ms
[04/02 18:46:28     75s]   Primary reporting skew groups after post-conditioning:
[04/02 18:46:28     75s]     skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.152, avg=0.148, sd=0.003], skew [0.008 vs 0.100], 100% {0.144, 0.152} (wid=0.010 ws=0.005) (gid=0.142 gs=0.003)
[04/02 18:46:28     75s]         min path sink: clk_r_REG68_S1/CK
[04/02 18:46:28     75s]         max path sink: clk_r_REG54_S5/CK
[04/02 18:46:28     75s]   Skew group summary after post-conditioning:
[04/02 18:46:28     75s]     skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.152, avg=0.148, sd=0.003], skew [0.008 vs 0.100], 100% {0.144, 0.152} (wid=0.010 ws=0.005) (gid=0.142 gs=0.003)
[04/02 18:46:28     75s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.3)
[04/02 18:46:28     75s]   Setting CTS place status to fixed for clock tree and sinks.
[04/02 18:46:28     75s]   numClockCells = 5, numClockCellsFixed = 5, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/02 18:46:28     75s]   Post-balance tidy up or trial balance steps...
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Clock DAG stats at end of CTS:
[04/02 18:46:28     75s]   ==============================
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   --------------------------------------------------------
[04/02 18:46:28     75s]   Cell type                 Count    Area      Capacitance
[04/02 18:46:28     75s]   --------------------------------------------------------
[04/02 18:46:28     75s]   Buffers                     0       0.000       0.000
[04/02 18:46:28     75s]   Inverters                   3      47.520       0.063
[04/02 18:46:28     75s]   Integrated Clock Gates      0       0.000       0.000
[04/02 18:46:28     75s]   Discrete Clock Gates        0       0.000       0.000
[04/02 18:46:28     75s]   Clock Logic                 0       0.000       0.000
[04/02 18:46:28     75s]   All                         3      47.520       0.063
[04/02 18:46:28     75s]   --------------------------------------------------------
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Clock DAG sink counts at end of CTS:
[04/02 18:46:28     75s]   ====================================
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   -------------------------
[04/02 18:46:28     75s]   Sink type           Count
[04/02 18:46:28     75s]   -------------------------
[04/02 18:46:28     75s]   Regular              77
[04/02 18:46:28     75s]   Enable Latch          0
[04/02 18:46:28     75s]   Load Capacitance      0
[04/02 18:46:28     75s]   Antenna Diode         0
[04/02 18:46:28     75s]   Node Sink             0
[04/02 18:46:28     75s]   Total                77
[04/02 18:46:28     75s]   -------------------------
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Clock DAG wire lengths at end of CTS:
[04/02 18:46:28     75s]   =====================================
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   --------------------
[04/02 18:46:28     75s]   Type     Wire Length
[04/02 18:46:28     75s]   --------------------
[04/02 18:46:28     75s]   Top          0.000
[04/02 18:46:28     75s]   Trunk      151.200
[04/02 18:46:28     75s]   Leaf       912.400
[04/02 18:46:28     75s]   Total     1063.600
[04/02 18:46:28     75s]   --------------------
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Clock DAG hp wire lengths at end of CTS:
[04/02 18:46:28     75s]   ========================================
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   -----------------------
[04/02 18:46:28     75s]   Type     hp Wire Length
[04/02 18:46:28     75s]   -----------------------
[04/02 18:46:28     75s]   Top           0.000
[04/02 18:46:28     75s]   Trunk       114.000
[04/02 18:46:28     75s]   Leaf        395.200
[04/02 18:46:28     75s]   Total       509.200
[04/02 18:46:28     75s]   -----------------------
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Clock DAG capacitances at end of CTS:
[04/02 18:46:28     75s]   =====================================
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   --------------------------------
[04/02 18:46:28     75s]   Type     Gate     Wire     Total
[04/02 18:46:28     75s]   --------------------------------
[04/02 18:46:28     75s]   Top      0.000    0.000    0.000
[04/02 18:46:28     75s]   Trunk    0.063    0.020    0.083
[04/02 18:46:28     75s]   Leaf     0.129    0.137    0.266
[04/02 18:46:28     75s]   Total    0.192    0.157    0.349
[04/02 18:46:28     75s]   --------------------------------
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Clock DAG sink capacitances at end of CTS:
[04/02 18:46:28     75s]   ==========================================
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   -----------------------------------------------
[04/02 18:46:28     75s]   Total    Average    Std. Dev.    Min      Max
[04/02 18:46:28     75s]   -----------------------------------------------
[04/02 18:46:28     75s]   0.129     0.002       0.001      0.001    0.004
[04/02 18:46:28     75s]   -----------------------------------------------
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Clock DAG net violations at end of CTS:
[04/02 18:46:28     75s]   =======================================
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   None
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/02 18:46:28     75s]   ====================================================================
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/02 18:46:28     75s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]   Trunk       0.100       2       0.093       0.002      0.092    0.095    {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}         -
[04/02 18:46:28     75s]   Leaf        0.100       2       0.084       0.006      0.080    0.088    {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[04/02 18:46:28     75s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Clock DAG library cell distribution at end of CTS:
[04/02 18:46:28     75s]   ==================================================
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   ----------------------------------------------
[04/02 18:46:28     75s]   Name           Type        Inst     Inst Area 
[04/02 18:46:28     75s]                              Count    (um^2)
[04/02 18:46:28     75s]   ----------------------------------------------
[04/02 18:46:28     75s]   CLKINVX20TR    inverter      1        20.160
[04/02 18:46:28     75s]   CLKINVX16TR    inverter      1        17.280
[04/02 18:46:28     75s]   CLKINVX8TR     inverter      1        10.080
[04/02 18:46:28     75s]   ----------------------------------------------
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Clock DAG hash at end of CTS: 2255879938282443215 12091333164342951444
[04/02 18:46:28     75s]   CTS services accumulated run-time stats at end of CTS:
[04/02 18:46:28     75s]     delay calculator: calls=8304, total_wall_time=0.314s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]     legalizer: calls=427, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:28     75s]     steiner router: calls=7896, total_wall_time=0.463s, mean_wall_time=0.059ms
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Primary reporting skew groups summary at end of CTS:
[04/02 18:46:28     75s]   ====================================================
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]   Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/02 18:46:28     75s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]   worstDelay:setup.late    clk/typConstraintMode    0.144     0.152     0.008       0.100         0.005           0.005           0.148        0.003     100% {0.144, 0.152}
[04/02 18:46:28     75s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Skew group summary at end of CTS:
[04/02 18:46:28     75s]   =================================
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]   Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/02 18:46:28     75s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]   worstDelay:setup.late    clk/typConstraintMode    0.144     0.152     0.008       0.100         0.005           0.005           0.148        0.003     100% {0.144, 0.152}
[04/02 18:46:28     75s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Found a total of 0 clock tree pins with a slew violation.
[04/02 18:46:28     75s]   
[04/02 18:46:28     75s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:28     75s] Synthesizing clock trees done.
[04/02 18:46:28     75s] Tidy Up And Update Timing...
[04/02 18:46:28     75s] External - Set all clocks to propagated mode...
[04/02 18:46:28     75s] Innovus updating I/O latencies
[04/02 18:46:29     75s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/02 18:46:29     75s] #################################################################################
[04/02 18:46:29     75s] # Design Stage: PreRoute
[04/02 18:46:29     75s] # Design Name: Main_controller
[04/02 18:46:29     75s] # Design Mode: 130nm
[04/02 18:46:29     75s] # Analysis Mode: MMMC OCV 
[04/02 18:46:29     75s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:46:29     75s] # Signoff Settings: SI Off 
[04/02 18:46:29     75s] #################################################################################
[04/02 18:46:29     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 2981.4M, InitMEM = 2981.4M)
[04/02 18:46:29     75s] Calculate early delays in OCV mode...
[04/02 18:46:29     75s] Calculate late delays in OCV mode...
[04/02 18:46:29     75s] Calculate late delays in OCV mode...
[04/02 18:46:29     75s] Calculate early delays in OCV mode...
[04/02 18:46:29     75s] Start delay calculation (fullDC) (6 T). (MEM=2982.37)
[04/02 18:46:29     76s] End AAE Lib Interpolated Model. (MEM=3002.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:29     76s] Total number of fetched objects 658
[04/02 18:46:29     76s] Total number of fetched objects 658
[04/02 18:46:29     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:29     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:29     76s] End delay calculation. (MEM=3385.79 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:46:30     76s] End delay calculation (fullDC). (MEM=3385.79 CPU=0:00:00.4 REAL=0:00:01.0)
[04/02 18:46:30     76s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3385.8M) ***
[04/02 18:46:30     76s] Setting all clocks to propagated mode.
[04/02 18:46:30     76s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.3 real=0:00:01.6)
[04/02 18:46:30     76s] Clock DAG stats after update timingGraph:
[04/02 18:46:30     76s]   cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:46:30     76s]   sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:46:30     76s]   misc counts      : r=1, pp=0
[04/02 18:46:30     76s]   cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:46:30     76s]   cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:46:30     76s]   sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:46:30     76s]   wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.137pF, total=0.157pF
[04/02 18:46:30     76s]   wire lengths     : top=0.000um, trunk=151.200um, leaf=912.400um, total=1063.600um
[04/02 18:46:30     76s]   hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:46:30     76s] Clock DAG net violations after update timingGraph: none
[04/02 18:46:30     76s] Clock DAG primary half-corner transition distribution after update timingGraph:
[04/02 18:46:30     76s]   Trunk : target=0.100ns count=2 avg=0.093ns sd=0.002ns min=0.092ns max=0.095ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:30     76s]   Leaf  : target=0.100ns count=2 avg=0.084ns sd=0.006ns min=0.080ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:46:30     76s] Clock DAG library cell distribution after update timingGraph {count}:
[04/02 18:46:30     76s]    Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:46:30     76s] Clock DAG hash after update timingGraph: 2255879938282443215 12091333164342951444
[04/02 18:46:30     76s] CTS services accumulated run-time stats after update timingGraph:
[04/02 18:46:30     76s]   delay calculator: calls=8304, total_wall_time=0.314s, mean_wall_time=0.038ms
[04/02 18:46:30     76s]   legalizer: calls=427, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:30     76s]   steiner router: calls=7896, total_wall_time=0.463s, mean_wall_time=0.059ms
[04/02 18:46:30     76s] Primary reporting skew groups after update timingGraph:
[04/02 18:46:30     76s]   skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.152, avg=0.148, sd=0.003], skew [0.008 vs 0.100], 100% {0.144, 0.152} (wid=0.010 ws=0.005) (gid=0.142 gs=0.003)
[04/02 18:46:30     76s]       min path sink: clk_r_REG68_S1/CK
[04/02 18:46:30     76s]       max path sink: clk_r_REG54_S5/CK
[04/02 18:46:30     76s] Skew group summary after update timingGraph:
[04/02 18:46:30     76s]   skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.152, avg=0.148, sd=0.003], skew [0.008 vs 0.100], 100% {0.144, 0.152} (wid=0.010 ws=0.005) (gid=0.142 gs=0.003)
[04/02 18:46:30     76s] Logging CTS constraint violations...
[04/02 18:46:30     76s]   No violations found.
[04/02 18:46:30     76s] Logging CTS constraint violations done.
[04/02 18:46:30     76s] Tidy Up And Update Timing done. (took cpu=0:00:01.3 real=0:00:01.6)
[04/02 18:46:30     76s] Runtime done. (took cpu=0:00:07.5 real=0:00:12.1)
[04/02 18:46:30     76s] Runtime Report Coverage % = 99.2
[04/02 18:46:30     76s] Runtime Summary
[04/02 18:46:30     76s] ===============
[04/02 18:46:30     76s] Clock Runtime:  (46%) Core CTS           5.56 (Init 1.82, Construction 1.12, Implementation 1.38, eGRPC 0.30, PostConditioning 0.31, Other 0.64)
[04/02 18:46:30     76s] Clock Runtime:  (31%) CTS services       3.78 (RefinePlace 0.72, EarlyGlobalClock 0.89, NanoRoute 1.98, ExtractRC 0.19, TimingAnalysis 0.00)
[04/02 18:46:30     76s] Clock Runtime:  (21%) Other CTS          2.61 (Init 0.40, CongRepair/EGR-DP 0.59, TimingUpdate 1.63, Other 0.00)
[04/02 18:46:30     76s] Clock Runtime: (100%) Total             11.95
[04/02 18:46:30     76s] 
[04/02 18:46:30     76s] 
[04/02 18:46:30     76s] Runtime Summary:
[04/02 18:46:30     76s] ================
[04/02 18:46:30     76s] 
[04/02 18:46:30     76s] ---------------------------------------------------------------------------------------------------------------------
[04/02 18:46:30     76s] wall   % time  children  called  name
[04/02 18:46:30     76s] ---------------------------------------------------------------------------------------------------------------------
[04/02 18:46:30     76s] 12.05  100.00   12.05      0       
[04/02 18:46:30     76s] 12.05  100.00   11.95      1     Runtime
[04/02 18:46:30     76s]  0.09    0.79    0.09      1     CCOpt::Phase::Initialization
[04/02 18:46:30     76s]  0.09    0.79    0.09      1       Check Prerequisites
[04/02 18:46:30     76s]  0.09    0.78    0.00      1         Leaving CCOpt scope - CheckPlace
[04/02 18:46:30     76s]  2.02   16.77    2.02      1     CCOpt::Phase::PreparingToBalance
[04/02 18:46:30     76s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[04/02 18:46:30     76s]  0.30    2.50    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[04/02 18:46:30     76s]  0.22    1.81    0.20      1       Legalization setup
[04/02 18:46:30     76s]  0.20    1.66    0.00      2         Leaving CCOpt scope - Initializing placement interface
[04/02 18:46:30     76s]  0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[04/02 18:46:30     76s]  1.50   12.42    0.00      1       Validating CTS configuration
[04/02 18:46:30     76s]  0.00    0.00    0.00      1         Checking module port directions
[04/02 18:46:30     76s]  0.00    0.03    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[04/02 18:46:30     76s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[04/02 18:46:30     76s]  0.10    0.80    0.09      1     Preparing To Balance
[04/02 18:46:30     76s]  0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/02 18:46:30     76s]  0.08    0.70    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/02 18:46:30     76s]  2.32   19.29    2.32      1     CCOpt::Phase::Construction
[04/02 18:46:30     76s]  1.60   13.25    1.59      1       Stage::Clustering
[04/02 18:46:30     76s]  0.70    5.78    0.69      1         Clustering
[04/02 18:46:30     76s]  0.00    0.03    0.00      1           Initialize for clustering
[04/02 18:46:30     76s]  0.18    1.48    0.00      1           Bottom-up phase
[04/02 18:46:30     76s]  0.50    4.18    0.50      1           Legalizing clock trees
[04/02 18:46:30     76s]  0.32    2.69    0.00      1             Leaving CCOpt scope - ClockRefiner
[04/02 18:46:30     76s]  0.00    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[04/02 18:46:30     76s]  0.10    0.81    0.00      1             Leaving CCOpt scope - Initializing placement interface
[04/02 18:46:30     76s]  0.07    0.59    0.00      1             Clock tree timing engine global stage delay update for worstDelay:setup.late
[04/02 18:46:30     76s]  0.90    7.46    0.89      1         CongRepair After Initial Clustering
[04/02 18:46:30     76s]  0.79    6.59    0.68      1           Leaving CCOpt scope - Early Global Route
[04/02 18:46:30     76s]  0.39    3.23    0.00      1             Early Global Route - eGR only step
[04/02 18:46:30     76s]  0.29    2.40    0.00      1             Congestion Repair
[04/02 18:46:30     76s]  0.09    0.72    0.00      1           Leaving CCOpt scope - extractRC
[04/02 18:46:30     76s]  0.01    0.06    0.00      1           Clock tree timing engine global stage delay update for worstDelay:setup.late
[04/02 18:46:30     76s]  0.09    0.77    0.09      1       Stage::DRV Fixing
[04/02 18:46:30     76s]  0.09    0.71    0.00      1         Fixing clock tree slew time and max cap violations
[04/02 18:46:30     76s]  0.01    0.05    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[04/02 18:46:30     76s]  0.63    5.27    0.63      1       Stage::Insertion Delay Reduction
[04/02 18:46:30     76s]  0.03    0.23    0.00      1         Removing unnecessary root buffering
[04/02 18:46:30     76s]  0.00    0.03    0.00      1         Removing unconstrained drivers
[04/02 18:46:30     76s]  0.07    0.62    0.00      1         Reducing insertion delay 1
[04/02 18:46:30     76s]  0.09    0.79    0.00      1         Removing longest path buffering
[04/02 18:46:30     76s]  0.43    3.59    0.00      1         Reducing insertion delay 2
[04/02 18:46:30     76s]  1.56   12.99    1.56      1     CCOpt::Phase::Implementation
[04/02 18:46:30     76s]  0.09    0.73    0.09      1       Stage::Reducing Power
[04/02 18:46:30     76s]  0.01    0.09    0.00      1         Improving clock tree routing
[04/02 18:46:30     76s]  0.07    0.60    0.00      1         Reducing clock tree power 1
[04/02 18:46:30     76s]  0.00    0.00    0.00      2           Legalizing clock trees
[04/02 18:46:30     76s]  0.00    0.04    0.00      1         Reducing clock tree power 2
[04/02 18:46:30     76s]  0.28    2.32    0.27      1       Stage::Balancing
[04/02 18:46:30     76s]  0.18    1.46    0.17      1         Approximately balancing fragments step
[04/02 18:46:30     76s]  0.08    0.68    0.00      1           Resolve constraints - Approximately balancing fragments
[04/02 18:46:30     76s]  0.01    0.05    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[04/02 18:46:30     76s]  0.00    0.03    0.00      1           Moving gates to improve sub-tree skew
[04/02 18:46:30     76s]  0.08    0.63    0.00      1           Approximately balancing fragments bottom up
[04/02 18:46:30     76s]  0.00    0.03    0.00      1           Approximately balancing fragments, wire and cell delays
[04/02 18:46:30     76s]  0.01    0.04    0.00      1         Improving fragments clock skew
[04/02 18:46:30     76s]  0.08    0.70    0.01      1         Approximately balancing step
[04/02 18:46:30     76s]  0.01    0.05    0.00      1           Resolve constraints - Approximately balancing
[04/02 18:46:30     76s]  0.00    0.03    0.00      1           Approximately balancing, wire and cell delays
[04/02 18:46:30     76s]  0.00    0.04    0.00      1         Fixing clock tree overload
[04/02 18:46:30     76s]  0.00    0.04    0.00      1         Approximately balancing paths
[04/02 18:46:30     76s]  1.00    8.29    0.99      1       Stage::Polishing
[04/02 18:46:30     76s]  0.00    0.03    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[04/02 18:46:30     76s]  0.00    0.03    0.00      1         Merging balancing drivers for power
[04/02 18:46:30     76s]  0.01    0.04    0.00      1         Improving clock skew
[04/02 18:46:30     76s]  0.61    5.09    0.54      1         Moving gates to reduce wire capacitance
[04/02 18:46:30     76s]  0.00    0.03    0.00      2           Artificially removing short and long paths
[04/02 18:46:30     76s]  0.12    0.95    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[04/02 18:46:30     76s]  0.00    0.02    0.00      1             Legalizing clock trees
[04/02 18:46:30     76s]  0.20    1.62    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[04/02 18:46:30     76s]  0.00    0.00    0.00      1             Legalizing clock trees
[04/02 18:46:30     76s]  0.09    0.72    0.06      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[04/02 18:46:30     76s]  0.06    0.50    0.00      1             Legalizing clock trees
[04/02 18:46:30     76s]  0.14    1.14    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[04/02 18:46:30     76s]  0.00    0.00    0.00      1             Legalizing clock trees
[04/02 18:46:30     76s]  0.07    0.58    0.00      1         Reducing clock tree power 3
[04/02 18:46:30     76s]  0.00    0.01    0.00      1           Artificially removing short and long paths
[04/02 18:46:30     76s]  0.00    0.00    0.00      1           Legalizing clock trees
[04/02 18:46:30     76s]  0.09    0.76    0.00      1         Improving insertion delay
[04/02 18:46:30     76s]  0.20    1.70    0.13      1         Wire Opt OverFix
[04/02 18:46:30     76s]  0.12    1.04    0.07      1           Wire Reduction extra effort
[04/02 18:46:30     76s]  0.00    0.01    0.00      1             Artificially removing short and long paths
[04/02 18:46:30     76s]  0.00    0.03    0.00      1             Global shorten wires A0
[04/02 18:46:30     76s]  0.04    0.30    0.00      2             Move For Wirelength - core
[04/02 18:46:30     76s]  0.00    0.01    0.00      1             Global shorten wires A1
[04/02 18:46:30     76s]  0.02    0.18    0.00      1             Global shorten wires B
[04/02 18:46:30     76s]  0.01    0.04    0.00      1             Move For Wirelength - branch
[04/02 18:46:30     76s]  0.01    0.05    0.01      1           Optimizing orientation
[04/02 18:46:30     76s]  0.01    0.05    0.00      1             FlipOpt
[04/02 18:46:30     76s]  0.20    1.64    0.19      1       Stage::Updating netlist
[04/02 18:46:30     76s]  0.01    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[04/02 18:46:30     76s]  0.18    1.53    0.00      1         Leaving CCOpt scope - ClockRefiner
[04/02 18:46:30     76s]  0.93    7.69    0.84      1     CCOpt::Phase::eGRPC
[04/02 18:46:30     76s]  0.39    3.26    0.39      1       Leaving CCOpt scope - Routing Tools
[04/02 18:46:30     76s]  0.39    3.23    0.00      1         Early Global Route - eGR only step
[04/02 18:46:30     76s]  0.03    0.21    0.00      1       Leaving CCOpt scope - extractRC
[04/02 18:46:30     76s]  0.11    0.88    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/02 18:46:30     76s]  0.01    0.05    0.01      1       Reset bufferability constraints
[04/02 18:46:30     76s]  0.01    0.04    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[04/02 18:46:30     76s]  0.01    0.04    0.00      1       eGRPC Moving buffers
[04/02 18:46:30     76s]  0.00    0.01    0.00      1         Violation analysis
[04/02 18:46:30     76s]  0.01    0.09    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[04/02 18:46:30     76s]  0.00    0.02    0.00      1         Artificially removing long paths
[04/02 18:46:30     76s]  0.07    0.61    0.00      1       eGRPC Fixing DRVs
[04/02 18:46:30     76s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[04/02 18:46:30     76s]  0.00    0.00    0.00      1       Violation analysis
[04/02 18:46:30     76s]  0.00    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/02 18:46:30     76s]  0.21    1.76    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/02 18:46:30     76s]  2.97   24.69    2.96      1     CCOpt::Phase::Routing
[04/02 18:46:30     76s]  2.80   23.28    2.73      1       Leaving CCOpt scope - Routing Tools
[04/02 18:46:30     76s]  0.46    3.82    0.00      1         Early Global Route - eGR->Nr High Frequency step
[04/02 18:46:30     76s]  1.98   16.42    0.00      1         NanoRoute
[04/02 18:46:30     76s]  0.30    2.46    0.00      1         Route Remaining Unrouted Nets
[04/02 18:46:30     76s]  0.08    0.64    0.00      1       Leaving CCOpt scope - extractRC
[04/02 18:46:30     76s]  0.08    0.69    0.00      1       Clock tree timing engine global stage delay update for worstDelay:setup.late
[04/02 18:46:30     76s]  0.31    2.54    0.29      1     CCOpt::Phase::PostConditioning
[04/02 18:46:30     76s]  0.10    0.87    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/02 18:46:30     76s]  0.00    0.00    0.00      1       Reset bufferability constraints
[04/02 18:46:30     76s]  0.01    0.07    0.00      1       PostConditioning Upsizing To Fix DRVs
[04/02 18:46:30     76s]  0.07    0.62    0.00      1       Recomputing CTS skew targets
[04/02 18:46:30     76s]  0.01    0.06    0.00      1       PostConditioning Fixing DRVs
[04/02 18:46:30     76s]  0.01    0.06    0.00      1       Buffering to fix DRVs
[04/02 18:46:30     76s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[04/02 18:46:30     76s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[04/02 18:46:30     76s]  0.09    0.71    0.00      1       Clock tree timing engine global stage delay update for worstDelay:setup.late
[04/02 18:46:30     76s]  0.01    0.07    0.00      1     Post-balance tidy up or trial balance steps
[04/02 18:46:30     76s]  1.64   13.59    1.63      1     Tidy Up And Update Timing
[04/02 18:46:30     76s]  1.63   13.54    0.00      1       External - Set all clocks to propagated mode
[04/02 18:46:30     76s] ---------------------------------------------------------------------------------------------------------------------
[04/02 18:46:30     76s] 
[04/02 18:46:30     76s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/02 18:46:30     76s] Leaving CCOpt scope - Cleaning up placement interface...
[04/02 18:46:30     76s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3300.7M, EPOCH TIME: 1680475590.587093
[04/02 18:46:30     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[04/02 18:46:30     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:30     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:30     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:30     76s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.014, REAL:0.014, MEM:2919.7M, EPOCH TIME: 1680475590.600939
[04/02 18:46:30     76s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:30     76s] Synthesizing clock trees with CCOpt done.
[04/02 18:46:30     76s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/02 18:46:30     76s] Type 'man IMPSP-9025' for more detail.
[04/02 18:46:30     76s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1875.6M, totSessionCpu=0:01:17 **
[04/02 18:46:30     76s] GigaOpt running with 6 threads.
[04/02 18:46:30     76s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:16.7/0:02:44.7 (0.5), mem = 2742.7M
[04/02 18:46:30     76s] Need call spDPlaceInit before registerPrioInstLoc.
[04/02 18:46:30     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:2794.7M, EPOCH TIME: 1680475590.921878
[04/02 18:46:30     76s] Processing tracks to init pin-track alignment.
[04/02 18:46:30     76s] z: 2, totalTracks: 1
[04/02 18:46:30     76s] z: 4, totalTracks: 1
[04/02 18:46:30     76s] z: 6, totalTracks: 1
[04/02 18:46:30     76s] z: 8, totalTracks: 1
[04/02 18:46:30     76s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:30     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2794.7M, EPOCH TIME: 1680475590.930987
[04/02 18:46:30     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:30     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:30     76s] 
[04/02 18:46:30     76s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:30     76s] OPERPROF:     Starting CMU at level 3, MEM:2847.7M, EPOCH TIME: 1680475590.973431
[04/02 18:46:30     76s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.004, MEM:2879.7M, EPOCH TIME: 1680475590.977764
[04/02 18:46:30     76s] 
[04/02 18:46:30     76s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:30     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.048, MEM:2783.7M, EPOCH TIME: 1680475590.978617
[04/02 18:46:30     76s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2783.7M, EPOCH TIME: 1680475590.978762
[04/02 18:46:30     76s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.003, MEM:2783.7M, EPOCH TIME: 1680475590.981405
[04/02 18:46:30     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2783.7MB).
[04/02 18:46:30     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.060, MEM:2783.7M, EPOCH TIME: 1680475590.981806
[04/02 18:46:30     76s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2783.7M, EPOCH TIME: 1680475590.981951
[04/02 18:46:30     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:30     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:30     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:30     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:30     76s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2783.7M, EPOCH TIME: 1680475590.985686
[04/02 18:46:30     76s] 
[04/02 18:46:30     76s] Creating Lib Analyzer ...
[04/02 18:46:31     76s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:46:31     76s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:46:31     76s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:46:31     76s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:46:31     76s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:46:31     76s] 
[04/02 18:46:31     76s] {RT rc-typ 0 4 4 0}
[04/02 18:46:31     77s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:18 mem=2789.7M
[04/02 18:46:31     77s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:18 mem=2789.7M
[04/02 18:46:31     77s] Creating Lib Analyzer, finished. 
[04/02 18:46:31     77s] Effort level <high> specified for reg2reg path_group
[04/02 18:46:32     77s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1972.4M, totSessionCpu=0:01:18 **
[04/02 18:46:32     77s] *** optDesign -postCTS ***
[04/02 18:46:32     77s] DRC Margin: user margin 0.1; extra margin 0.2
[04/02 18:46:32     77s] Hold Target Slack: user slack 0.05
[04/02 18:46:32     77s] Setup Target Slack: user slack 0.05; extra slack 0.0
[04/02 18:46:32     78s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2791.7M, EPOCH TIME: 1680475592.088995
[04/02 18:46:32     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:32     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:32     78s] 
[04/02 18:46:32     78s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:32     78s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:2791.7M, EPOCH TIME: 1680475592.107565
[04/02 18:46:32     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:32     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:32     78s] Multi-VT timing optimization disabled based on library information.
[04/02 18:46:32     78s] 
[04/02 18:46:32     78s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:46:32     78s] Deleting Lib Analyzer.
[04/02 18:46:32     78s] 
[04/02 18:46:32     78s] TimeStamp Deleting Cell Server End ...
[04/02 18:46:32     78s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:46:32     78s] 
[04/02 18:46:32     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:46:32     78s] Summary for sequential cells identification: 
[04/02 18:46:32     78s]   Identified SBFF number: 112
[04/02 18:46:32     78s]   Identified MBFF number: 0
[04/02 18:46:32     78s]   Identified SB Latch number: 0
[04/02 18:46:32     78s]   Identified MB Latch number: 0
[04/02 18:46:32     78s]   Not identified SBFF number: 8
[04/02 18:46:32     78s]   Not identified MBFF number: 0
[04/02 18:46:32     78s]   Not identified SB Latch number: 0
[04/02 18:46:32     78s]   Not identified MB Latch number: 0
[04/02 18:46:32     78s]   Number of sequential cells which are not FFs: 34
[04/02 18:46:32     78s]  Visiting view : setupAnalysis
[04/02 18:46:32     78s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:46:32     78s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:46:32     78s]  Visiting view : holdAnalysis
[04/02 18:46:32     78s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:46:32     78s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:46:32     78s] TLC MultiMap info (StdDelay):
[04/02 18:46:32     78s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:46:32     78s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:46:32     78s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:46:32     78s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:46:32     78s]  Setting StdDelay to: 22.7ps
[04/02 18:46:32     78s] 
[04/02 18:46:32     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:46:32     78s] 
[04/02 18:46:32     78s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:46:32     78s] 
[04/02 18:46:32     78s] TimeStamp Deleting Cell Server End ...
[04/02 18:46:32     78s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2791.7M, EPOCH TIME: 1680475592.293552
[04/02 18:46:32     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:32     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:32     78s] All LLGs are deleted
[04/02 18:46:32     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:32     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:32     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2791.7M, EPOCH TIME: 1680475592.294005
[04/02 18:46:32     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2791.7M, EPOCH TIME: 1680475592.294146
[04/02 18:46:32     78s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2785.7M, EPOCH TIME: 1680475592.294904
[04/02 18:46:32     78s] Start to check current routing status for nets...
[04/02 18:46:32     78s] All nets are already routed correctly.
[04/02 18:46:32     78s] End to check current routing status for nets (mem=2785.7M)
[04/02 18:46:32     78s] 
[04/02 18:46:32     78s] Creating Lib Analyzer ...
[04/02 18:46:32     78s] 
[04/02 18:46:32     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:46:32     78s] Summary for sequential cells identification: 
[04/02 18:46:32     78s]   Identified SBFF number: 112
[04/02 18:46:32     78s]   Identified MBFF number: 0
[04/02 18:46:32     78s]   Identified SB Latch number: 0
[04/02 18:46:32     78s]   Identified MB Latch number: 0
[04/02 18:46:32     78s]   Not identified SBFF number: 8
[04/02 18:46:32     78s]   Not identified MBFF number: 0
[04/02 18:46:32     78s]   Not identified SB Latch number: 0
[04/02 18:46:32     78s]   Not identified MB Latch number: 0
[04/02 18:46:32     78s]   Number of sequential cells which are not FFs: 34
[04/02 18:46:32     78s]  Visiting view : setupAnalysis
[04/02 18:46:32     78s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:46:32     78s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:46:32     78s]  Visiting view : holdAnalysis
[04/02 18:46:32     78s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:46:32     78s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:46:32     78s] TLC MultiMap info (StdDelay):
[04/02 18:46:32     78s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:46:32     78s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:46:32     78s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:46:32     78s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:46:32     78s]  Setting StdDelay to: 22.7ps
[04/02 18:46:32     78s] 
[04/02 18:46:32     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:46:32     78s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:46:32     78s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:46:32     78s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:46:32     78s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:46:32     78s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:46:32     78s] 
[04/02 18:46:32     78s] {RT rc-typ 0 4 4 0}
[04/02 18:46:33     78s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:19 mem=2793.7M
[04/02 18:46:33     78s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:19 mem=2793.7M
[04/02 18:46:33     78s] Creating Lib Analyzer, finished. 
[04/02 18:46:33     78s] #optDebug: Start CG creation (mem=2822.3M)
[04/02 18:46:33     78s]  ...initializing CG  maxDriveDist 1665.751000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 166.575000 
[04/02 18:46:33     78s] (cpu=0:00:00.1, mem=2897.6M)
[04/02 18:46:33     78s]  ...processing cgPrt (cpu=0:00:00.1, mem=2897.6M)
[04/02 18:46:33     78s]  ...processing cgEgp (cpu=0:00:00.1, mem=2897.6M)
[04/02 18:46:33     78s]  ...processing cgPbk (cpu=0:00:00.1, mem=2897.6M)
[04/02 18:46:33     78s]  ...processing cgNrb(cpu=0:00:00.1, mem=2897.6M)
[04/02 18:46:33     78s]  ...processing cgObs (cpu=0:00:00.1, mem=2897.6M)
[04/02 18:46:33     78s]  ...processing cgCon (cpu=0:00:00.1, mem=2897.6M)
[04/02 18:46:33     78s]  ...processing cgPdm (cpu=0:00:00.1, mem=2897.6M)
[04/02 18:46:33     78s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2897.6M)
[04/02 18:46:33     79s] Compute RC Scale Done ...
[04/02 18:46:33     79s] All LLGs are deleted
[04/02 18:46:33     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:33     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:33     79s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2888.0M, EPOCH TIME: 1680475593.425436
[04/02 18:46:33     79s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2888.0M, EPOCH TIME: 1680475593.425749
[04/02 18:46:33     79s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2888.0M, EPOCH TIME: 1680475593.426000
[04/02 18:46:33     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:33     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:33     79s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2952.0M, EPOCH TIME: 1680475593.432970
[04/02 18:46:33     79s] Max number of tech site patterns supported in site array is 256.
[04/02 18:46:33     79s] Core basic site is IBM13SITE
[04/02 18:46:33     79s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2952.0M, EPOCH TIME: 1680475593.445611
[04/02 18:46:33     79s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:46:33     79s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:46:33     79s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.026, MEM:2984.0M, EPOCH TIME: 1680475593.471525
[04/02 18:46:33     79s] Fast DP-INIT is on for default
[04/02 18:46:33     79s] Atter site array init, number of instance map data is 0.
[04/02 18:46:33     79s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.040, MEM:2984.0M, EPOCH TIME: 1680475593.473309
[04/02 18:46:33     79s] 
[04/02 18:46:33     79s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:33     79s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.049, MEM:2888.0M, EPOCH TIME: 1680475593.474912
[04/02 18:46:33     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:33     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:33     79s] Starting delay calculation for Setup views
[04/02 18:46:33     79s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/02 18:46:33     79s] #################################################################################
[04/02 18:46:33     79s] # Design Stage: PreRoute
[04/02 18:46:33     79s] # Design Name: Main_controller
[04/02 18:46:33     79s] # Design Mode: 130nm
[04/02 18:46:33     79s] # Analysis Mode: MMMC OCV 
[04/02 18:46:33     79s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:46:33     79s] # Signoff Settings: SI Off 
[04/02 18:46:33     79s] #################################################################################
[04/02 18:46:33     79s] Topological Sorting (REAL = 0:00:00.0, MEM = 2886.0M, InitMEM = 2886.0M)
[04/02 18:46:33     79s] Calculate early delays in OCV mode...
[04/02 18:46:33     79s] Calculate late delays in OCV mode...
[04/02 18:46:33     79s] Start delay calculation (fullDC) (6 T). (MEM=2886.02)
[04/02 18:46:33     79s] End AAE Lib Interpolated Model. (MEM=2905.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:33     79s] Total number of fetched objects 658
[04/02 18:46:33     79s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:33     79s] End delay calculation. (MEM=3091.64 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:46:33     79s] End delay calculation (fullDC). (MEM=3091.64 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:46:33     79s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3091.6M) ***
[04/02 18:46:34     79s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:20 mem=3171.6M)
[04/02 18:46:34     79s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3202.2M, EPOCH TIME: 1680475594.207215
[04/02 18:46:34     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:34     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:34     79s] 
[04/02 18:46:34     79s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:34     79s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.071, MEM:3203.6M, EPOCH TIME: 1680475594.277788
[04/02 18:46:34     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:34     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:34     79s] Density: 17.818%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2057.0M, totSessionCpu=0:01:20 **
[04/02 18:46:34     79s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.0/0:00:03.6 (0.8), totSession cpu/real = 0:01:19.7/0:02:48.3 (0.5), mem = 2958.6M
[04/02 18:46:34     79s] 
[04/02 18:46:34     79s] =============================================================================================
[04/02 18:46:34     79s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.14-s109_1
[04/02 18:46:34     79s] =============================================================================================
[04/02 18:46:34     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:34     79s] ---------------------------------------------------------------------------------------------
[04/02 18:46:34     79s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:34     79s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.0 % )     0:00:00.9 /  0:00:00.7    0.8
[04/02 18:46:34     79s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.8
[04/02 18:46:34     79s] [ CellServerInit         ]      2   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.0    0.3
[04/02 18:46:34     79s] [ LibAnalyzerInit        ]      2   0:00:01.8  (  50.8 % )     0:00:01.8 /  0:00:01.7    0.9
[04/02 18:46:34     79s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:34     79s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/02 18:46:34     79s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:34     79s] [ TimingUpdate           ]      1   0:00:00.4  (  11.2 % )     0:00:00.6 /  0:00:00.6    0.9
[04/02 18:46:34     79s] [ FullDelayCalc          ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.3    1.1
[04/02 18:46:34     79s] [ TimingReport           ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.0    0.5
[04/02 18:46:34     79s] [ MISC                   ]          0:00:00.7  (  20.5 % )     0:00:00.7 /  0:00:00.5    0.7
[04/02 18:46:34     79s] ---------------------------------------------------------------------------------------------
[04/02 18:46:34     79s]  InitOpt #1 TOTAL                   0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.0    0.8
[04/02 18:46:34     79s] ---------------------------------------------------------------------------------------------
[04/02 18:46:34     79s] 
[04/02 18:46:34     79s] ** INFO : this run is activating low effort ccoptDesign flow
[04/02 18:46:34     79s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:46:34     79s] ### Creating PhyDesignMc. totSessionCpu=0:01:20 mem=2958.6M
[04/02 18:46:34     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:2958.6M, EPOCH TIME: 1680475594.293357
[04/02 18:46:34     79s] Processing tracks to init pin-track alignment.
[04/02 18:46:34     79s] z: 2, totalTracks: 1
[04/02 18:46:34     79s] z: 4, totalTracks: 1
[04/02 18:46:34     79s] z: 6, totalTracks: 1
[04/02 18:46:34     79s] z: 8, totalTracks: 1
[04/02 18:46:34     79s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:34     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2958.6M, EPOCH TIME: 1680475594.297820
[04/02 18:46:34     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:34     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:34     79s] 
[04/02 18:46:34     79s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:34     79s] 
[04/02 18:46:34     79s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:46:34     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.080, MEM:2958.6M, EPOCH TIME: 1680475594.378124
[04/02 18:46:34     79s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2958.6M, EPOCH TIME: 1680475594.378330
[04/02 18:46:34     79s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2958.6M, EPOCH TIME: 1680475594.381268
[04/02 18:46:34     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2958.6MB).
[04/02 18:46:34     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.088, MEM:2958.6M, EPOCH TIME: 1680475594.381682
[04/02 18:46:34     79s] InstCnt mismatch: prevInstCnt = 653, ttlInstCnt = 656
[04/02 18:46:34     79s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:46:34     79s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:20 mem=2958.6M
[04/02 18:46:34     79s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2958.6M, EPOCH TIME: 1680475594.383129
[04/02 18:46:34     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:34     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:34     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:34     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:34     79s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2958.6M, EPOCH TIME: 1680475594.386370
[04/02 18:46:34     79s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:46:34     79s] OPTC: m1 20.0 20.0
[04/02 18:46:34     79s] #optDebug: fT-E <X 2 0 0 1>
[04/02 18:46:34     79s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.4
[04/02 18:46:34     79s] Begin: GigaOpt Route Type Constraints Refinement
[04/02 18:46:34     79s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:20.0/0:02:48.8 (0.5), mem = 2936.6M
[04/02 18:46:34     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.7
[04/02 18:46:34     79s] ### Creating RouteCongInterface, started
[04/02 18:46:34     79s] {MMLU 4 4 658}
[04/02 18:46:34     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=2936.6M
[04/02 18:46:34     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=2936.6M
[04/02 18:46:34     79s] 
[04/02 18:46:34     79s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:46:34     79s] 
[04/02 18:46:34     79s] #optDebug: {0, 1.000}
[04/02 18:46:34     79s] ### Creating RouteCongInterface, finished
[04/02 18:46:34     80s] Updated routing constraints on 0 nets.
[04/02 18:46:34     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.7
[04/02 18:46:34     80s] Bottom Preferred Layer:
[04/02 18:46:34     80s] +-----------+------------+----------+
[04/02 18:46:34     80s] |   Layer   |    CLK     |   Rule   |
[04/02 18:46:34     80s] +-----------+------------+----------+
[04/02 18:46:34     80s] | M3 (z=3)  |          4 | default  |
[04/02 18:46:34     80s] +-----------+------------+----------+
[04/02 18:46:34     80s] Via Pillar Rule:
[04/02 18:46:34     80s]     None
[04/02 18:46:34     80s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:01:20.0/0:02:48.8 (0.5), mem = 2968.6M
[04/02 18:46:34     80s] 
[04/02 18:46:34     80s] =============================================================================================
[04/02 18:46:34     80s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.14-s109_1
[04/02 18:46:34     80s] =============================================================================================
[04/02 18:46:34     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:34     80s] ---------------------------------------------------------------------------------------------
[04/02 18:46:34     80s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  48.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:34     80s] [ MISC                   ]          0:00:00.0  (  52.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:34     80s] ---------------------------------------------------------------------------------------------
[04/02 18:46:34     80s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/02 18:46:34     80s] ---------------------------------------------------------------------------------------------
[04/02 18:46:34     80s] 
[04/02 18:46:34     80s] End: GigaOpt Route Type Constraints Refinement
[04/02 18:46:34     80s] *** Starting optimizing excluded clock nets MEM= 2968.6M) ***
[04/02 18:46:34     80s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2968.6M) ***
[04/02 18:46:34     80s] *** Starting optimizing excluded clock nets MEM= 2968.6M) ***
[04/02 18:46:34     80s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2968.6M) ***
[04/02 18:46:34     80s] Info: Done creating the CCOpt slew target map.
[04/02 18:46:34     80s] Begin: GigaOpt high fanout net optimization
[04/02 18:46:34     80s] GigaOpt HFN: use maxLocalDensity 1.2
[04/02 18:46:34     80s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/02 18:46:34     80s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:20.0/0:02:48.8 (0.5), mem = 2968.6M
[04/02 18:46:34     80s] Info: 4 nets with fixed/cover wires excluded.
[04/02 18:46:34     80s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:46:34     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.8
[04/02 18:46:34     80s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:46:34     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:20 mem=2968.6M
[04/02 18:46:34     80s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:46:34     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:2968.6M, EPOCH TIME: 1680475594.870265
[04/02 18:46:34     80s] Processing tracks to init pin-track alignment.
[04/02 18:46:34     80s] z: 2, totalTracks: 1
[04/02 18:46:34     80s] z: 4, totalTracks: 1
[04/02 18:46:34     80s] z: 6, totalTracks: 1
[04/02 18:46:34     80s] z: 8, totalTracks: 1
[04/02 18:46:34     80s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:34     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2968.6M, EPOCH TIME: 1680475594.874498
[04/02 18:46:34     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:34     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:34     80s] 
[04/02 18:46:34     80s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:34     80s] 
[04/02 18:46:34     80s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:46:34     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2968.6M, EPOCH TIME: 1680475594.892286
[04/02 18:46:34     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2968.6M, EPOCH TIME: 1680475594.892470
[04/02 18:46:34     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:2968.6M, EPOCH TIME: 1680475594.894531
[04/02 18:46:34     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2968.6MB).
[04/02 18:46:34     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.025, MEM:2968.6M, EPOCH TIME: 1680475594.894915
[04/02 18:46:34     80s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:46:34     80s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:20 mem=2968.6M
[04/02 18:46:34     80s] ### Creating RouteCongInterface, started
[04/02 18:46:34     80s] 
[04/02 18:46:34     80s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[04/02 18:46:34     80s] 
[04/02 18:46:34     80s] #optDebug: {0, 1.000}
[04/02 18:46:34     80s] ### Creating RouteCongInterface, finished
[04/02 18:46:34     80s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=2968.6M
[04/02 18:46:34     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=2968.6M
[04/02 18:46:35     80s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:46:35     80s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:46:35     80s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:46:35     80s] Total-nets :: 658, Stn-nets :: 0, ratio :: 0 %, Total-len 15952.8, Stn-len 0
[04/02 18:46:35     80s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3100.7M, EPOCH TIME: 1680475595.351466
[04/02 18:46:35     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:35     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:35     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:35     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:35     80s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.007, MEM:2967.7M, EPOCH TIME: 1680475595.358310
[04/02 18:46:35     80s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:46:35     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.8
[04/02 18:46:35     80s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.6 (0.7), totSession cpu/real = 0:01:20.4/0:02:49.4 (0.5), mem = 2967.7M
[04/02 18:46:35     80s] 
[04/02 18:46:35     80s] =============================================================================================
[04/02 18:46:35     80s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.14-s109_1
[04/02 18:46:35     80s] =============================================================================================
[04/02 18:46:35     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:35     80s] ---------------------------------------------------------------------------------------------
[04/02 18:46:35     80s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:35     80s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  18.2 % )     0:00:00.1 /  0:00:00.0    0.3
[04/02 18:46:35     80s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:35     80s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:35     80s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:35     80s] [ MISC                   ]          0:00:00.4  (  80.7 % )     0:00:00.4 /  0:00:00.4    0.8
[04/02 18:46:35     80s] ---------------------------------------------------------------------------------------------
[04/02 18:46:35     80s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.4    0.7
[04/02 18:46:35     80s] ---------------------------------------------------------------------------------------------
[04/02 18:46:35     80s] 
[04/02 18:46:35     80s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/02 18:46:35     80s] End: GigaOpt high fanout net optimization
[04/02 18:46:35     80s] Activate optFanout-based MLT
[04/02 18:46:35     80s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:46:35     80s] Deleting Lib Analyzer.
[04/02 18:46:35     80s] Begin: GigaOpt Global Optimization
[04/02 18:46:35     80s] *info: use new DP (enabled)
[04/02 18:46:35     80s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/02 18:46:35     80s] Info: 4 nets with fixed/cover wires excluded.
[04/02 18:46:35     80s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:46:35     80s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:20.5/0:02:49.4 (0.5), mem = 2969.2M
[04/02 18:46:35     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.9
[04/02 18:46:35     80s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:46:35     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:20 mem=2969.2M
[04/02 18:46:35     80s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:46:35     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:2969.2M, EPOCH TIME: 1680475595.399290
[04/02 18:46:35     80s] Processing tracks to init pin-track alignment.
[04/02 18:46:35     80s] z: 2, totalTracks: 1
[04/02 18:46:35     80s] z: 4, totalTracks: 1
[04/02 18:46:35     80s] z: 6, totalTracks: 1
[04/02 18:46:35     80s] z: 8, totalTracks: 1
[04/02 18:46:35     80s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:35     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2969.2M, EPOCH TIME: 1680475595.403368
[04/02 18:46:35     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:35     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:35     80s] 
[04/02 18:46:35     80s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:35     80s] 
[04/02 18:46:35     80s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:46:35     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.078, MEM:2969.2M, EPOCH TIME: 1680475595.481419
[04/02 18:46:35     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2969.2M, EPOCH TIME: 1680475595.481648
[04/02 18:46:35     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:2969.2M, EPOCH TIME: 1680475595.485365
[04/02 18:46:35     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2969.2MB).
[04/02 18:46:35     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.086, MEM:2969.2M, EPOCH TIME: 1680475595.485771
[04/02 18:46:35     80s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:46:35     80s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=2969.2M
[04/02 18:46:35     80s] ### Creating RouteCongInterface, started
[04/02 18:46:35     80s] 
[04/02 18:46:35     80s] Creating Lib Analyzer ...
[04/02 18:46:35     80s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:46:35     80s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:46:35     80s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:46:35     80s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:46:35     80s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:46:35     80s] 
[04/02 18:46:35     80s] {RT rc-typ 0 4 4 0}
[04/02 18:46:36     81s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:21 mem=2969.2M
[04/02 18:46:36     81s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:21 mem=2969.2M
[04/02 18:46:36     81s] Creating Lib Analyzer, finished. 
[04/02 18:46:36     81s] 
[04/02 18:46:36     81s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:46:36     81s] 
[04/02 18:46:36     81s] #optDebug: {0, 1.000}
[04/02 18:46:36     81s] ### Creating RouteCongInterface, finished
[04/02 18:46:36     81s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=2969.2M
[04/02 18:46:36     81s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=2969.2M
[04/02 18:46:36     81s] *info: 4 clock nets excluded
[04/02 18:46:36     81s] *info: 4 nets with fixed/cover wires excluded.
[04/02 18:46:37     81s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3298.1M, EPOCH TIME: 1680475597.117270
[04/02 18:46:37     81s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3298.1M, EPOCH TIME: 1680475597.117574
[04/02 18:46:37     81s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[04/02 18:46:37     82s] Info: End MT loop @oiCellDelayCachingJob.
[04/02 18:46:37     82s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:46:37     82s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:46:37     82s] ** GigaOpt Global Opt WNS Slack 0.050  TNS Slack 0.000 
[04/02 18:46:37     82s] +--------+--------+---------+------------+--------+-------------+---------+-------------------+
[04/02 18:46:37     82s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|     End Point     |
[04/02 18:46:37     82s] +--------+--------+---------+------------+--------+-------------+---------+-------------------+
[04/02 18:46:37     82s] |   0.050|   0.000|   17.82%|   0:00:00.0| 3300.1M|setupAnalysis|       NA| NA                |
[04/02 18:46:37     82s] +--------+--------+---------+------------+--------+-------------+---------+-------------------+
[04/02 18:46:37     82s] 
[04/02 18:46:37     82s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3300.1M) ***
[04/02 18:46:37     82s] 
[04/02 18:46:37     82s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3300.1M) ***
[04/02 18:46:37     82s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[04/02 18:46:37     82s] Total-nets :: 658, Stn-nets :: 0, ratio :: 0 %, Total-len 15952.8, Stn-len 0
[04/02 18:46:37     82s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3140.3M, EPOCH TIME: 1680475597.376408
[04/02 18:46:37     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:46:37     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:37     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:37     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:37     82s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.007, MEM:2998.3M, EPOCH TIME: 1680475597.383472
[04/02 18:46:37     82s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:46:37     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.9
[04/02 18:46:37     82s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.7/0:00:02.0 (0.9), totSession cpu/real = 0:01:22.2/0:02:51.4 (0.5), mem = 2998.3M
[04/02 18:46:37     82s] 
[04/02 18:46:37     82s] =============================================================================================
[04/02 18:46:37     82s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.14-s109_1
[04/02 18:46:37     82s] =============================================================================================
[04/02 18:46:37     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:37     82s] ---------------------------------------------------------------------------------------------
[04/02 18:46:37     82s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:37     82s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  50.3 % )     0:00:01.0 /  0:00:00.8    0.8
[04/02 18:46:37     82s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:37     82s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:46:37     82s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:37     82s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.0 /  0:00:00.8    0.8
[04/02 18:46:37     82s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:37     82s] [ TransformInit          ]      1   0:00:00.6  (  28.8 % )     0:00:00.6 /  0:00:00.5    1.0
[04/02 18:46:37     82s] [ MISC                   ]          0:00:00.3  (  15.3 % )     0:00:00.3 /  0:00:00.3    0.9
[04/02 18:46:37     82s] ---------------------------------------------------------------------------------------------
[04/02 18:46:37     82s]  GlobalOpt #1 TOTAL                 0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.7    0.9
[04/02 18:46:37     82s] ---------------------------------------------------------------------------------------------
[04/02 18:46:37     82s] 
[04/02 18:46:37     82s] End: GigaOpt Global Optimization
[04/02 18:46:37     82s] Deactivate optFanout-based MLT
[04/02 18:46:37     82s] *** Timing Is met
[04/02 18:46:37     82s] *** Check timing (0:00:00.0)
[04/02 18:46:37     82s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:46:37     82s] Deleting Lib Analyzer.
[04/02 18:46:37     82s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/02 18:46:37     82s] Info: 4 nets with fixed/cover wires excluded.
[04/02 18:46:37     82s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:46:37     82s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=2998.3M
[04/02 18:46:37     82s] ### Creating LA Mngr, finished. totSessionCpu=0:01:22 mem=2998.3M
[04/02 18:46:37     82s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/02 18:46:37     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2998.3M, EPOCH TIME: 1680475597.406599
[04/02 18:46:37     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:37     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:37     82s] 
[04/02 18:46:37     82s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:37     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.080, MEM:2999.7M, EPOCH TIME: 1680475597.486846
[04/02 18:46:37     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:37     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:37     82s] Activate postCTS OCP-based MLT
[04/02 18:46:37     82s] **INFO: Flow update: Design timing is met.
[04/02 18:46:37     82s] Deactivate postCTS OCP-based MLT
[04/02 18:46:37     82s] **INFO: Flow update: Design timing is met.
[04/02 18:46:37     82s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/02 18:46:37     82s] Info: 4 nets with fixed/cover wires excluded.
[04/02 18:46:37     82s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:46:37     82s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=2997.7M
[04/02 18:46:37     82s] ### Creating LA Mngr, finished. totSessionCpu=0:01:22 mem=2997.7M
[04/02 18:46:37     82s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:46:37     82s] ### Creating PhyDesignMc. totSessionCpu=0:01:22 mem=3259.1M
[04/02 18:46:37     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:3259.1M, EPOCH TIME: 1680475597.686918
[04/02 18:46:37     82s] Processing tracks to init pin-track alignment.
[04/02 18:46:37     82s] z: 2, totalTracks: 1
[04/02 18:46:37     82s] z: 4, totalTracks: 1
[04/02 18:46:37     82s] z: 6, totalTracks: 1
[04/02 18:46:37     82s] z: 8, totalTracks: 1
[04/02 18:46:37     82s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:37     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3259.1M, EPOCH TIME: 1680475597.690951
[04/02 18:46:37     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:37     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:37     82s] 
[04/02 18:46:37     82s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:37     82s] 
[04/02 18:46:37     82s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:46:37     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:3291.1M, EPOCH TIME: 1680475597.708703
[04/02 18:46:37     82s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3291.1M, EPOCH TIME: 1680475597.708910
[04/02 18:46:37     82s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.061, MEM:3291.1M, EPOCH TIME: 1680475597.769855
[04/02 18:46:37     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3291.1MB).
[04/02 18:46:37     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.084, MEM:3291.1M, EPOCH TIME: 1680475597.770467
[04/02 18:46:37     82s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:46:37     82s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:22 mem=3291.1M
[04/02 18:46:37     82s] Begin: Area Reclaim Optimization
[04/02 18:46:37     82s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:22.4/0:02:51.8 (0.5), mem = 3291.1M
[04/02 18:46:37     82s] 
[04/02 18:46:37     82s] Creating Lib Analyzer ...
[04/02 18:46:37     82s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:46:37     82s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:46:37     82s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:46:37     82s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:46:37     82s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:46:37     82s] 
[04/02 18:46:37     82s] {RT rc-typ 0 4 4 0}
[04/02 18:46:38     83s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=3295.1M
[04/02 18:46:38     83s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=3295.1M
[04/02 18:46:38     83s] Creating Lib Analyzer, finished. 
[04/02 18:46:38     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.10
[04/02 18:46:38     83s] ### Creating RouteCongInterface, started
[04/02 18:46:38     83s] 
[04/02 18:46:38     83s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:46:38     83s] 
[04/02 18:46:38     83s] #optDebug: {0, 1.000}
[04/02 18:46:38     83s] ### Creating RouteCongInterface, finished
[04/02 18:46:38     83s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=3295.1M
[04/02 18:46:38     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=3295.1M
[04/02 18:46:38     83s] Usable buffer cells for single buffer setup transform:
[04/02 18:46:38     83s] CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
[04/02 18:46:38     83s] Number of usable buffer cells above: 16
[04/02 18:46:39     83s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3295.1M, EPOCH TIME: 1680475599.111922
[04/02 18:46:39     83s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3295.1M, EPOCH TIME: 1680475599.112206
[04/02 18:46:39     83s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:46:39     83s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:46:39     83s] Reclaim Optimization WNS Slack 0.052  TNS Slack 0.000 Density 17.82
[04/02 18:46:39     83s] +---------+---------+--------+--------+------------+--------+
[04/02 18:46:39     83s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/02 18:46:39     83s] +---------+---------+--------+--------+------------+--------+
[04/02 18:46:39     83s] |   17.82%|        -|   0.052|   0.000|   0:00:00.0| 3295.1M|
[04/02 18:46:39     83s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[04/02 18:46:39     83s] |   17.82%|        0|   0.052|   0.000|   0:00:00.0| 3295.1M|
[04/02 18:46:39     83s] |   17.82%|        0|   0.052|   0.000|   0:00:00.0| 3295.1M|
[04/02 18:46:39     83s] |   17.81%|        2|   0.052|   0.000|   0:00:00.0| 3440.2M|
[04/02 18:46:39     83s] |   17.81%|        0|   0.052|   0.000|   0:00:00.0| 3440.2M|
[04/02 18:46:39     83s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[04/02 18:46:39     83s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[04/02 18:46:39     83s] |   17.81%|        0|   0.052|   0.000|   0:00:00.0| 3440.2M|
[04/02 18:46:39     83s] +---------+---------+--------+--------+------------+--------+
[04/02 18:46:39     83s] Reclaim Optimization End WNS Slack 0.052  TNS Slack 0.000 Density 17.81
[04/02 18:46:39     83s] 
[04/02 18:46:39     83s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[04/02 18:46:39     83s] --------------------------------------------------------------
[04/02 18:46:39     83s] |                                   | Total     | Sequential |
[04/02 18:46:39     83s] --------------------------------------------------------------
[04/02 18:46:39     83s] | Num insts resized                 |       1  |       0    |
[04/02 18:46:39     83s] | Num insts undone                  |       1  |       0    |
[04/02 18:46:39     83s] | Num insts Downsized               |       1  |       0    |
[04/02 18:46:39     83s] | Num insts Samesized               |       0  |       0    |
[04/02 18:46:39     83s] | Num insts Upsized                 |       0  |       0    |
[04/02 18:46:39     83s] | Num multiple commits+uncommits    |       0  |       -    |
[04/02 18:46:39     83s] --------------------------------------------------------------
[04/02 18:46:39     83s] 
[04/02 18:46:39     83s] Number of times islegalLocAvaiable called = 7 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
[04/02 18:46:39     83s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
[04/02 18:46:39     83s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3440.2M, EPOCH TIME: 1680475599.390612
[04/02 18:46:39     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:46:39     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3440.2M, EPOCH TIME: 1680475599.394445
[04/02 18:46:39     83s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3440.2M, EPOCH TIME: 1680475599.395967
[04/02 18:46:39     83s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3440.2M, EPOCH TIME: 1680475599.396159
[04/02 18:46:39     83s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3440.2M, EPOCH TIME: 1680475599.399675
[04/02 18:46:39     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] 
[04/02 18:46:39     83s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:39     83s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.019, REAL:0.076, MEM:3440.2M, EPOCH TIME: 1680475599.475899
[04/02 18:46:39     83s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3440.2M, EPOCH TIME: 1680475599.476079
[04/02 18:46:39     83s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.005, MEM:3440.2M, EPOCH TIME: 1680475599.481104
[04/02 18:46:39     83s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3440.2M, EPOCH TIME: 1680475599.481648
[04/02 18:46:39     83s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3440.2M, EPOCH TIME: 1680475599.481822
[04/02 18:46:39     83s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.026, REAL:0.086, MEM:3440.2M, EPOCH TIME: 1680475599.481966
[04/02 18:46:39     83s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.026, REAL:0.086, MEM:3440.2M, EPOCH TIME: 1680475599.482075
[04/02 18:46:39     83s] TDRefine: refinePlace mode is spiral
[04/02 18:46:39     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1311766.8
[04/02 18:46:39     83s] OPERPROF: Starting RefinePlace at level 1, MEM:3440.2M, EPOCH TIME: 1680475599.482332
[04/02 18:46:39     83s] *** Starting refinePlace (0:01:24 mem=3440.2M) ***
[04/02 18:46:39     83s] Total net bbox length = 1.345e+04 (6.550e+03 6.897e+03) (ext = 1.861e+03)
[04/02 18:46:39     83s] 
[04/02 18:46:39     83s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:39     83s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:39     83s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:39     83s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:39     83s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3440.2M, EPOCH TIME: 1680475599.487175
[04/02 18:46:39     83s] Starting refinePlace ...
[04/02 18:46:39     83s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:39     83s] One DDP V2 for no tweak run.
[04/02 18:46:39     83s] 
[04/02 18:46:39     83s] Running Spiral MT with 6 threads  fetchWidth=8 
[04/02 18:46:39     83s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/02 18:46:39     83s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:39     83s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:39     83s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3440.2MB) @(0:01:24 - 0:01:24).
[04/02 18:46:39     83s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/02 18:46:39     83s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:46:39     83s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3440.2MB
[04/02 18:46:39     83s] Statistics of distance of Instance movement in refine placement:
[04/02 18:46:39     83s]   maximum (X+Y) =         0.00 um
[04/02 18:46:39     83s]   mean    (X+Y) =         0.00 um
[04/02 18:46:39     83s] Summary Report:
[04/02 18:46:39     83s] Instances move: 0 (out of 653 movable)
[04/02 18:46:39     83s] Instances flipped: 0
[04/02 18:46:39     83s] Mean displacement: 0.00 um
[04/02 18:46:39     83s] Max displacement: 0.00 um 
[04/02 18:46:39     83s] Total instances moved : 0
[04/02 18:46:39     83s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.031, REAL:0.089, MEM:3440.2M, EPOCH TIME: 1680475599.576289
[04/02 18:46:39     83s] Total net bbox length = 1.345e+04 (6.550e+03 6.897e+03) (ext = 1.861e+03)
[04/02 18:46:39     83s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3440.2MB
[04/02 18:46:39     83s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3440.2MB) @(0:01:24 - 0:01:24).
[04/02 18:46:39     83s] *** Finished refinePlace (0:01:24 mem=3440.2M) ***
[04/02 18:46:39     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1311766.8
[04/02 18:46:39     83s] OPERPROF: Finished RefinePlace at level 1, CPU:0.037, REAL:0.095, MEM:3440.2M, EPOCH TIME: 1680475599.577166
[04/02 18:46:39     83s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3440.2M, EPOCH TIME: 1680475599.579852
[04/02 18:46:39     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:46:39     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3440.2M, EPOCH TIME: 1680475599.583248
[04/02 18:46:39     83s] *** maximum move = 0.00 um ***
[04/02 18:46:39     83s] *** Finished re-routing un-routed nets (3440.2M) ***
[04/02 18:46:39     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:3376.2M, EPOCH TIME: 1680475599.687385
[04/02 18:46:39     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3376.2M, EPOCH TIME: 1680475599.691418
[04/02 18:46:39     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] 
[04/02 18:46:39     83s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:39     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.017, MEM:3376.2M, EPOCH TIME: 1680475599.708714
[04/02 18:46:39     83s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3376.2M, EPOCH TIME: 1680475599.708910
[04/02 18:46:39     83s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3376.2M, EPOCH TIME: 1680475599.710913
[04/02 18:46:39     83s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3376.2M, EPOCH TIME: 1680475599.711206
[04/02 18:46:39     83s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3376.2M, EPOCH TIME: 1680475599.711356
[04/02 18:46:39     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.024, MEM:3376.2M, EPOCH TIME: 1680475599.711488
[04/02 18:46:39     83s] 
[04/02 18:46:39     83s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3376.2M) ***
[04/02 18:46:39     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.10
[04/02 18:46:39     83s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.6/0:00:02.0 (0.8), totSession cpu/real = 0:01:24.0/0:02:53.8 (0.5), mem = 3376.2M
[04/02 18:46:39     83s] 
[04/02 18:46:39     83s] =============================================================================================
[04/02 18:46:39     83s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.14-s109_1
[04/02 18:46:39     83s] =============================================================================================
[04/02 18:46:39     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:39     83s] ---------------------------------------------------------------------------------------------
[04/02 18:46:39     83s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:39     83s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  47.5 % )     0:00:01.0 /  0:00:00.8    0.9
[04/02 18:46:39     83s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:39     83s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:39     83s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:39     83s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:39     83s] [ OptimizationStep       ]      1   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.2    0.7
[04/02 18:46:39     83s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.8
[04/02 18:46:39     83s] [ OptGetWeight           ]     45   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:39     83s] [ OptEval                ]     45   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    0.5
[04/02 18:46:39     83s] [ OptCommit              ]     45   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:39     83s] [ PostCommitDelayUpdate  ]     46   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.4
[04/02 18:46:39     83s] [ IncrDelayCalc          ]     11   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:39     83s] [ RefinePlace            ]      1   0:00:00.3  (  14.3 % )     0:00:00.4 /  0:00:00.2    0.4
[04/02 18:46:39     83s] [ TimingUpdate           ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:46:39     83s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.0    0.5
[04/02 18:46:39     83s] [ MISC                   ]          0:00:00.4  (  19.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/02 18:46:39     83s] ---------------------------------------------------------------------------------------------
[04/02 18:46:39     83s]  AreaOpt #1 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.6    0.8
[04/02 18:46:39     83s] ---------------------------------------------------------------------------------------------
[04/02 18:46:39     83s] 
[04/02 18:46:39     83s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3214.9M, EPOCH TIME: 1680475599.780859
[04/02 18:46:39     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:39     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     83s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2942.9M, EPOCH TIME: 1680475599.785204
[04/02 18:46:39     83s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:46:39     83s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2942.94M, totSessionCpu=0:01:24).
[04/02 18:46:39     83s] postCtsLateCongRepair #1 0
[04/02 18:46:39     83s] postCtsLateCongRepair #1 0
[04/02 18:46:39     83s] postCtsLateCongRepair #1 0
[04/02 18:46:39     84s] postCtsLateCongRepair #1 0
[04/02 18:46:39     84s] Starting local wire reclaim
[04/02 18:46:39     84s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2942.9M, EPOCH TIME: 1680475599.888303
[04/02 18:46:39     84s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2942.9M, EPOCH TIME: 1680475599.888515
[04/02 18:46:39     84s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2942.9M, EPOCH TIME: 1680475599.888645
[04/02 18:46:39     84s] Processing tracks to init pin-track alignment.
[04/02 18:46:39     84s] z: 2, totalTracks: 1
[04/02 18:46:39     84s] z: 4, totalTracks: 1
[04/02 18:46:39     84s] z: 6, totalTracks: 1
[04/02 18:46:39     84s] z: 8, totalTracks: 1
[04/02 18:46:39     84s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:39     84s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2942.9M, EPOCH TIME: 1680475599.892498
[04/02 18:46:39     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:39     84s] 
[04/02 18:46:39     84s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:39     84s] 
[04/02 18:46:39     84s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:46:39     84s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.019, REAL:0.018, MEM:2944.4M, EPOCH TIME: 1680475599.910758
[04/02 18:46:39     84s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2944.4M, EPOCH TIME: 1680475599.910986
[04/02 18:46:39     84s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.060, MEM:2944.4M, EPOCH TIME: 1680475599.971057
[04/02 18:46:39     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2944.4MB).
[04/02 18:46:39     84s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.027, REAL:0.083, MEM:2944.4M, EPOCH TIME: 1680475599.971712
[04/02 18:46:39     84s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.027, REAL:0.083, MEM:2944.4M, EPOCH TIME: 1680475599.971843
[04/02 18:46:39     84s] TDRefine: refinePlace mode is spiral
[04/02 18:46:39     84s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1311766.9
[04/02 18:46:39     84s] OPERPROF:   Starting RefinePlace at level 2, MEM:2944.4M, EPOCH TIME: 1680475599.972207
[04/02 18:46:39     84s] *** Starting refinePlace (0:01:24 mem=2944.4M) ***
[04/02 18:46:39     84s] Total net bbox length = 1.345e+04 (6.550e+03 6.897e+03) (ext = 1.861e+03)
[04/02 18:46:39     84s] 
[04/02 18:46:39     84s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:39     84s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:39     84s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:39     84s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2944.4M, EPOCH TIME: 1680475599.977005
[04/02 18:46:39     84s] Starting refinePlace ...
[04/02 18:46:39     84s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:39     84s] One DDP V2 for no tweak run.
[04/02 18:46:39     84s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2944.4M, EPOCH TIME: 1680475599.979118
[04/02 18:46:39     84s] OPERPROF:         Starting spMPad at level 5, MEM:2944.4M, EPOCH TIME: 1680475599.981100
[04/02 18:46:39     84s] OPERPROF:           Starting spContextMPad at level 6, MEM:2944.4M, EPOCH TIME: 1680475599.981296
[04/02 18:46:39     84s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2944.4M, EPOCH TIME: 1680475599.981368
[04/02 18:46:39     84s] MP Top (653): mp=1.166. U=0.177.
[04/02 18:46:39     84s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:2944.4M, EPOCH TIME: 1680475599.981704
[04/02 18:46:39     84s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2944.4M, EPOCH TIME: 1680475599.981912
[04/02 18:46:39     84s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2944.4M, EPOCH TIME: 1680475599.982011
[04/02 18:46:39     84s] OPERPROF:             Starting InitSKP at level 7, MEM:2944.4M, EPOCH TIME: 1680475599.982386
[04/02 18:46:39     84s] no activity file in design. spp won't run.
[04/02 18:46:39     84s] no activity file in design. spp won't run.
[04/02 18:46:40     84s] Edge Data Id : 12648 / 4294967295
[04/02 18:46:40     84s] Data Id : 8894 / 4294967295
[04/02 18:46:40     84s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
[04/02 18:46:40     84s] OPERPROF:             Finished InitSKP at level 7, CPU:0.240, REAL:0.319, MEM:2992.4M, EPOCH TIME: 1680475600.301810
[04/02 18:46:40     84s] Wait...
[04/02 18:46:40     84s] Timing cost in AAE based: 7255.3469346762585701
[04/02 18:46:40     84s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.258, REAL:0.341, MEM:3024.4M, EPOCH TIME: 1680475600.323218
[04/02 18:46:40     84s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.258, REAL:0.342, MEM:3024.4M, EPOCH TIME: 1680475600.323506
[04/02 18:46:40     84s] SKP cleared!
[04/02 18:46:40     84s] AAE Timing clean up.
[04/02 18:46:40     84s] Tweakage: fix icg 1, fix clk 0.
[04/02 18:46:40     84s] Tweakage: density cost 1, scale 0.4.
[04/02 18:46:40     84s] Tweakage: activity cost 0, scale 1.0.
[04/02 18:46:40     84s] Tweakage: timing cost on, scale 1.0.
[04/02 18:46:40     84s] OPERPROF:         Starting CoreOperation at level 5, MEM:3040.4M, EPOCH TIME: 1680475600.327459
[04/02 18:46:40     84s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3040.4M, EPOCH TIME: 1680475600.328068
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 30 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 3 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 12 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 2 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage swap 0 pairs.
[04/02 18:46:40     84s] Tweakage move 0 insts.
[04/02 18:46:40     84s] Tweakage move 0 insts.
[04/02 18:46:40     84s] Tweakage move 0 insts.
[04/02 18:46:40     84s] Tweakage move 172 insts.
[04/02 18:46:40     84s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.239, REAL:0.327, MEM:3040.4M, EPOCH TIME: 1680475600.654948
[04/02 18:46:40     84s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.239, REAL:0.328, MEM:3040.4M, EPOCH TIME: 1680475600.655206
[04/02 18:46:40     84s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.506, REAL:0.677, MEM:2944.4M, EPOCH TIME: 1680475600.656083
[04/02 18:46:40     84s] Move report: Congestion aware Tweak moves 214 insts, mean move: 2.64 um, max move: 12.40 um 
[04/02 18:46:40     84s] 	Max move on inst (U398): (9.40, 86.20) --> (11.00, 75.40)
[04/02 18:46:40     84s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:01.0, mem=2944.4mb) @(0:01:24 - 0:01:25).
[04/02 18:46:40     84s] 
[04/02 18:46:40     84s] Running Spiral MT with 6 threads  fetchWidth=8 
[04/02 18:46:40     84s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/02 18:46:40     84s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:40     84s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:46:40     84s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2944.4MB) @(0:01:25 - 0:01:25).
[04/02 18:46:40     84s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/02 18:46:40     84s] Move report: Detail placement moves 214 insts, mean move: 2.64 um, max move: 12.40 um 
[04/02 18:46:40     84s] 	Max move on inst (U398): (9.40, 86.20) --> (11.00, 75.40)
[04/02 18:46:40     84s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2944.4MB
[04/02 18:46:40     84s] Statistics of distance of Instance movement in refine placement:
[04/02 18:46:40     84s]   maximum (X+Y) =        12.40 um
[04/02 18:46:40     84s]   inst (U398) with max move: (9.4, 86.2) -> (11, 75.4)
[04/02 18:46:40     84s]   mean    (X+Y) =         2.64 um
[04/02 18:46:40     84s] Summary Report:
[04/02 18:46:40     84s] Instances move: 214 (out of 653 movable)
[04/02 18:46:40     84s] Instances flipped: 0
[04/02 18:46:40     84s] Mean displacement: 2.64 um
[04/02 18:46:40     84s] Max displacement: 12.40 um (Instance: U398) (9.4, 86.2) -> (11, 75.4)
[04/02 18:46:40     84s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX1TR
[04/02 18:46:40     84s] Total instances moved : 214
[04/02 18:46:40     84s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.542, REAL:0.713, MEM:2944.4M, EPOCH TIME: 1680475600.690080
[04/02 18:46:40     84s] Total net bbox length = 1.328e+04 (6.402e+03 6.876e+03) (ext = 1.879e+03)
[04/02 18:46:40     84s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2944.4MB
[04/02 18:46:40     84s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2944.4MB) @(0:01:24 - 0:01:25).
[04/02 18:46:40     84s] *** Finished refinePlace (0:01:25 mem=2944.4M) ***
[04/02 18:46:40     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1311766.9
[04/02 18:46:40     84s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.548, REAL:0.719, MEM:2944.4M, EPOCH TIME: 1680475600.690987
[04/02 18:46:40     84s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2944.4M, EPOCH TIME: 1680475600.691084
[04/02 18:46:40     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:46:40     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:40     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:40     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:40     84s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.006, REAL:0.006, MEM:2944.4M, EPOCH TIME: 1680475600.696939
[04/02 18:46:40     84s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.581, REAL:0.809, MEM:2944.4M, EPOCH TIME: 1680475600.697133
[04/02 18:46:40     84s] eGR doReRoute: optGuide
[04/02 18:46:40     84s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2944.4M, EPOCH TIME: 1680475600.708494
[04/02 18:46:40     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:40     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:40     84s] All LLGs are deleted
[04/02 18:46:40     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:40     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:40     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2944.4M, EPOCH TIME: 1680475600.708699
[04/02 18:46:40     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2944.4M, EPOCH TIME: 1680475600.708813
[04/02 18:46:40     84s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2944.4M, EPOCH TIME: 1680475600.709074
[04/02 18:46:40     84s] {MMLU 0 4 658}
[04/02 18:46:40     84s] ### Creating LA Mngr. totSessionCpu=0:01:25 mem=2944.4M
[04/02 18:46:40     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:25 mem=2944.4M
[04/02 18:46:40     84s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:40     84s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:40     84s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2944.42 MB )
[04/02 18:46:40     84s] (I)      ================== Layers ==================
[04/02 18:46:40     84s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:40     84s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:46:40     84s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:40     84s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:46:40     84s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:46:40     84s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:46:40     84s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:46:40     84s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:46:40     84s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:46:40     84s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:46:40     84s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:46:40     84s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:46:40     84s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:46:40     84s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:46:40     84s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:46:40     84s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:46:40     84s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:46:40     84s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:46:40     84s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:46:40     84s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:40     84s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:46:40     84s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:40     84s] (I)      Started Import and model ( Curr Mem: 2944.42 MB )
[04/02 18:46:40     84s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:40     84s] (I)      == Non-default Options ==
[04/02 18:46:40     84s] (I)      Maximum routing layer                              : 4
[04/02 18:46:40     84s] (I)      Number of threads                                  : 6
[04/02 18:46:40     84s] (I)      Method to set GCell size                           : row
[04/02 18:46:40     84s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:46:40     84s] (I)      Use row-based GCell size
[04/02 18:46:40     84s] (I)      Use row-based GCell align
[04/02 18:46:40     84s] (I)      layer 0 area = 89000
[04/02 18:46:40     84s] (I)      layer 1 area = 120000
[04/02 18:46:40     84s] (I)      layer 2 area = 120000
[04/02 18:46:40     84s] (I)      layer 3 area = 120000
[04/02 18:46:40     84s] (I)      GCell unit size   : 3600
[04/02 18:46:40     84s] (I)      GCell multiplier  : 1
[04/02 18:46:40     84s] (I)      GCell row height  : 3600
[04/02 18:46:40     84s] (I)      Actual row height : 3600
[04/02 18:46:40     84s] (I)      GCell align ref   : 7000 7000
[04/02 18:46:40     84s] [NR-eGR] Track table information for default rule: 
[04/02 18:46:40     84s] [NR-eGR] M1 has single uniform track structure
[04/02 18:46:40     84s] [NR-eGR] M2 has single uniform track structure
[04/02 18:46:40     84s] [NR-eGR] M3 has single uniform track structure
[04/02 18:46:40     84s] [NR-eGR] M4 has single uniform track structure
[04/02 18:46:40     84s] [NR-eGR] M5 has single uniform track structure
[04/02 18:46:40     84s] [NR-eGR] M6 has single uniform track structure
[04/02 18:46:40     84s] [NR-eGR] MQ has single uniform track structure
[04/02 18:46:40     84s] [NR-eGR] LM has single uniform track structure
[04/02 18:46:40     84s] (I)      ============== Default via ===============
[04/02 18:46:40     84s] (I)      +---+------------------+-----------------+
[04/02 18:46:40     84s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:46:40     84s] (I)      +---+------------------+-----------------+
[04/02 18:46:40     84s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:46:40     84s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[04/02 18:46:40     84s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:46:40     84s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:46:40     84s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[04/02 18:46:40     84s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:46:40     84s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:46:40     84s] (I)      +---+------------------+-----------------+
[04/02 18:46:40     84s] [NR-eGR] Read 1843 PG shapes
[04/02 18:46:40     84s] [NR-eGR] Read 0 clock shapes
[04/02 18:46:40     84s] [NR-eGR] Read 0 other shapes
[04/02 18:46:40     84s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:46:40     84s] [NR-eGR] #Instance Blockages : 0
[04/02 18:46:40     84s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:46:40     84s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:46:40     84s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:46:40     84s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:46:40     84s] [NR-eGR] #Other Blockages    : 0
[04/02 18:46:40     84s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:46:40     84s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 241
[04/02 18:46:40     84s] [NR-eGR] Read 658 nets ( ignored 4 )
[04/02 18:46:40     84s] (I)      early_global_route_priority property id does not exist.
[04/02 18:46:40     84s] (I)      Read Num Blocks=1843  Num Prerouted Wires=241  Num CS=0
[04/02 18:46:40     84s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 109
[04/02 18:46:40     84s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 113
[04/02 18:46:40     84s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 19
[04/02 18:46:40     84s] (I)      Number of ignored nets                =      4
[04/02 18:46:40     84s] (I)      Number of connected nets              =      0
[04/02 18:46:40     84s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[04/02 18:46:40     84s] (I)      Number of clock nets                  =      4.  Ignored: No
[04/02 18:46:40     84s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:46:40     84s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:46:40     84s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:46:40     84s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:46:40     84s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:46:40     84s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:46:40     84s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:46:40     84s] (I)      Ndr track 0 does not exist
[04/02 18:46:40     84s] (I)      Ndr track 0 does not exist
[04/02 18:46:40     84s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:46:40     84s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:46:40     84s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:46:40     84s] (I)      Site width          :   400  (dbu)
[04/02 18:46:40     84s] (I)      Row height          :  3600  (dbu)
[04/02 18:46:40     84s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:46:40     84s] (I)      GCell width         :  3600  (dbu)
[04/02 18:46:40     84s] (I)      GCell height        :  3600  (dbu)
[04/02 18:46:40     84s] (I)      Grid                :    66    50     4
[04/02 18:46:40     84s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:46:40     84s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:46:40     84s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:46:40     84s] (I)      Default wire width  :   160   200   200   200
[04/02 18:46:40     84s] (I)      Default wire space  :   160   200   200   200
[04/02 18:46:40     84s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:46:40     84s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:46:40     84s] (I)      First track coord   :   400   400   400   400
[04/02 18:46:40     84s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:46:40     84s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:46:40     84s] (I)      Num of masks        :     1     1     1     1
[04/02 18:46:40     84s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:46:40     84s] (I)      --------------------------------------------------------
[04/02 18:46:40     84s] 
[04/02 18:46:40     84s] [NR-eGR] ============ Routing rule table ============
[04/02 18:46:40     84s] [NR-eGR] Rule id: 0  Nets: 0
[04/02 18:46:40     84s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/02 18:46:40     84s] (I)                    Layer    2    3    4 
[04/02 18:46:40     84s] (I)                    Pitch  800  800  800 
[04/02 18:46:40     84s] (I)             #Used tracks    2    2    2 
[04/02 18:46:40     84s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:40     84s] [NR-eGR] Rule id: 1  Nets: 654
[04/02 18:46:40     84s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:46:40     84s] (I)                    Layer    2    3    4 
[04/02 18:46:40     84s] (I)                    Pitch  400  400  400 
[04/02 18:46:40     84s] (I)             #Used tracks    1    1    1 
[04/02 18:46:40     84s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:40     84s] [NR-eGR] ========================================
[04/02 18:46:40     84s] [NR-eGR] 
[04/02 18:46:40     84s] (I)      =============== Blocked Tracks ===============
[04/02 18:46:40     84s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:40     84s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:46:40     84s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:40     84s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:46:40     84s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:46:40     84s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:46:40     84s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:46:40     84s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:40     84s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 2944.42 MB )
[04/02 18:46:40     84s] (I)      Reset routing kernel
[04/02 18:46:40     84s] (I)      Started Global Routing ( Curr Mem: 2944.42 MB )
[04/02 18:46:40     84s] (I)      totalPins=2127  totalGlobalPin=2083 (97.93%)
[04/02 18:46:40     84s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:46:40     84s] [NR-eGR] Layer group 1: route 654 net(s) in layer range [2, 4]
[04/02 18:46:40     84s] (I)      
[04/02 18:46:40     84s] (I)      ============  Phase 1a Route ============
[04/02 18:46:40     84s] (I)      Usage: 3797 = (1831 H, 1966 V) = (6.81% H, 3.82% V) = (6.592e+03um H, 7.078e+03um V)
[04/02 18:46:40     84s] (I)      
[04/02 18:46:40     84s] (I)      ============  Phase 1b Route ============
[04/02 18:46:40     84s] (I)      Usage: 3797 = (1831 H, 1966 V) = (6.81% H, 3.82% V) = (6.592e+03um H, 7.078e+03um V)
[04/02 18:46:40     84s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.366920e+04um
[04/02 18:46:40     84s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[04/02 18:46:40     84s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:46:40     84s] (I)      
[04/02 18:46:40     84s] (I)      ============  Phase 1c Route ============
[04/02 18:46:40     84s] (I)      Usage: 3797 = (1831 H, 1966 V) = (6.81% H, 3.82% V) = (6.592e+03um H, 7.078e+03um V)
[04/02 18:46:40     84s] (I)      
[04/02 18:46:40     84s] (I)      ============  Phase 1d Route ============
[04/02 18:46:40     84s] (I)      Usage: 3797 = (1831 H, 1966 V) = (6.81% H, 3.82% V) = (6.592e+03um H, 7.078e+03um V)
[04/02 18:46:40     84s] (I)      
[04/02 18:46:40     84s] (I)      ============  Phase 1e Route ============
[04/02 18:46:40     84s] (I)      Usage: 3797 = (1831 H, 1966 V) = (6.81% H, 3.82% V) = (6.592e+03um H, 7.078e+03um V)
[04/02 18:46:40     84s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.366920e+04um
[04/02 18:46:40     84s] (I)      
[04/02 18:46:40     84s] (I)      ============  Phase 1l Route ============
[04/02 18:46:40     84s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:46:40     84s] (I)      Layer  2:      26747      2663         0           0       29106    ( 0.00%) 
[04/02 18:46:40     84s] (I)      Layer  3:      26722      2355         0         468       28782    ( 1.60%) 
[04/02 18:46:40     84s] (I)      Layer  4:      24015       409         0           0       29106    ( 0.00%) 
[04/02 18:46:40     84s] (I)      Total:         77484      5427         0         468       86994    ( 0.54%) 
[04/02 18:46:40     84s] (I)      
[04/02 18:46:40     84s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:46:40     84s] [NR-eGR]                        OverCon            
[04/02 18:46:40     84s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:46:40     84s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:46:40     84s] [NR-eGR] ----------------------------------------------
[04/02 18:46:40     84s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:40     84s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:40     84s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:40     84s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:40     84s] [NR-eGR] ----------------------------------------------
[04/02 18:46:40     84s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:46:40     84s] [NR-eGR] 
[04/02 18:46:40     84s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.10 sec, Curr Mem: 2944.42 MB )
[04/02 18:46:40     84s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:46:40     84s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:46:40     84s] (I)      ============= Track Assignment ============
[04/02 18:46:40     84s] (I)      Started Track Assignment (6T) ( Curr Mem: 2944.42 MB )
[04/02 18:46:40     84s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[04/02 18:46:40     84s] (I)      Run Multi-thread track assignment
[04/02 18:46:40     84s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2944.42 MB )
[04/02 18:46:40     84s] (I)      Started Export ( Curr Mem: 2944.42 MB )
[04/02 18:46:40     84s] [NR-eGR]             Length (um)  Vias 
[04/02 18:46:40     84s] [NR-eGR] ------------------------------
[04/02 18:46:40     84s] [NR-eGR]  M1  (1H)             0  2156 
[04/02 18:46:40     84s] [NR-eGR]  M2  (2V)          7224  3094 
[04/02 18:46:40     84s] [NR-eGR]  M3  (3H)          7664   131 
[04/02 18:46:40     84s] [NR-eGR]  M4  (4V)           765     0 
[04/02 18:46:40     84s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:46:40     84s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:46:40     84s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:46:40     84s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:46:40     84s] [NR-eGR] ------------------------------
[04/02 18:46:40     84s] [NR-eGR]      Total        15653  5381 
[04/02 18:46:40     84s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:40     84s] [NR-eGR] Total half perimeter of net bounding box: 13278um
[04/02 18:46:40     84s] [NR-eGR] Total length: 15653um, number of vias: 5381
[04/02 18:46:40     84s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:40     84s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/02 18:46:40     84s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:46:41     84s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.26 sec, Curr Mem: 2902.69 MB )
[04/02 18:46:41     84s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.45 sec, Curr Mem: 2846.69 MB )
[04/02 18:46:41     84s] (I)      ===================================== Runtime Summary =====================================
[04/02 18:46:41     84s] (I)       Step                                          %      Start     Finish      Real       CPU 
[04/02 18:46:41     84s] (I)      -------------------------------------------------------------------------------------------
[04/02 18:46:41     84s] (I)       Early Global Route kernel               100.00%  58.30 sec  58.75 sec  0.45 sec  0.24 sec 
[04/02 18:46:41     84s] (I)       +-Import and model                       14.64%  58.30 sec  58.37 sec  0.07 sec  0.02 sec 
[04/02 18:46:41     84s] (I)       | +-Create place DB                      10.42%  58.30 sec  58.35 sec  0.05 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | +-Import place data                  10.38%  58.30 sec  58.35 sec  0.05 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | +-Read instances and placement      0.18%  58.30 sec  58.30 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | +-Read nets                        10.11%  58.31 sec  58.35 sec  0.05 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | +-Create route DB                       2.47%  58.35 sec  58.36 sec  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)       | | +-Import route data (6T)              2.32%  58.35 sec  58.36 sec  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)       | | | +-Read blockages ( Layer 2-4 )      0.41%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | | +-Read routing blockages          0.00%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | | +-Read instance blockages         0.06%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | | +-Read PG blockages               0.08%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | | +-Read clock blockages            0.01%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | | +-Read other blockages            0.01%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | | +-Read halo blockages             0.00%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | | +-Read boundary cut boxes         0.00%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | +-Read blackboxes                   0.01%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | +-Read prerouted                    0.14%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | +-Read unlegalized nets             0.02%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | +-Read nets                         0.09%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | +-Set up via pillars                0.00%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | +-Initialize 3D grid graph          0.00%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | +-Model blockage capacity           0.29%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | | +-Initialize 3D capacity          0.24%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | +-Read aux data                         0.00%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | +-Others data preparation               0.01%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | +-Create route kernel                   1.55%  58.36 sec  58.37 sec  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)       +-Global Routing                         21.40%  58.37 sec  58.47 sec  0.10 sec  0.04 sec 
[04/02 18:46:41     84s] (I)       | +-Initialization                        0.06%  58.37 sec  58.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | +-Net group 1                          20.65%  58.37 sec  58.46 sec  0.09 sec  0.04 sec 
[04/02 18:46:41     84s] (I)       | | +-Generate topology (6T)              0.60%  58.37 sec  58.37 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | +-Phase 1a                            0.65%  58.37 sec  58.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | +-Pattern routing (6T)              0.52%  58.37 sec  58.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | +-Add via demand to 2D              0.04%  58.38 sec  58.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | +-Phase 1b                            0.03%  58.38 sec  58.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | +-Phase 1c                            0.01%  58.38 sec  58.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | +-Phase 1d                            0.01%  58.38 sec  58.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | +-Phase 1e                            0.11%  58.38 sec  58.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | +-Route legalization                0.05%  58.38 sec  58.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | | | +-Legalize Blockage Violations    0.02%  58.38 sec  58.38 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | | +-Phase 1l                           18.73%  58.38 sec  58.46 sec  0.08 sec  0.03 sec 
[04/02 18:46:41     84s] (I)       | | | +-Layer assignment (6T)            18.64%  58.38 sec  58.46 sec  0.08 sec  0.03 sec 
[04/02 18:46:41     84s] (I)       | +-Clean cong LA                         0.00%  58.46 sec  58.46 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       +-Export 3D cong map                      0.16%  58.47 sec  58.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | +-Export 2D cong map                    0.04%  58.47 sec  58.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       +-Extract Global 3D Wires                 0.06%  58.47 sec  58.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       +-Track Assignment (6T)                   2.03%  58.47 sec  58.48 sec  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)       | +-Initialization                        0.02%  58.47 sec  58.47 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | +-Track Assignment Kernel               1.90%  58.47 sec  58.48 sec  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)       | +-Free Memory                           0.00%  58.48 sec  58.48 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       +-Export                                 57.42%  58.48 sec  58.74 sec  0.26 sec  0.14 sec 
[04/02 18:46:41     84s] (I)       | +-Export DB wires                      15.72%  58.48 sec  58.55 sec  0.07 sec  0.01 sec 
[04/02 18:46:41     84s] (I)       | | +-Export all nets (6T)                0.59%  58.48 sec  58.48 sec  0.00 sec  0.01 sec 
[04/02 18:46:41     84s] (I)       | | +-Set wire vias (6T)                 14.99%  58.48 sec  58.55 sec  0.07 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | +-Report wirelength                     1.37%  58.55 sec  58.56 sec  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)       | +-Update net boxes                      0.24%  58.56 sec  58.56 sec  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)       | +-Update timing                        39.92%  58.56 sec  58.74 sec  0.18 sec  0.13 sec 
[04/02 18:46:41     84s] (I)       +-Postprocess design                      1.62%  58.74 sec  58.75 sec  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)      ==================== Summary by functions =====================
[04/02 18:46:41     84s] (I)       Lv  Step                                %      Real       CPU 
[04/02 18:46:41     84s] (I)      ---------------------------------------------------------------
[04/02 18:46:41     84s] (I)        0  Early Global Route kernel     100.00%  0.45 sec  0.24 sec 
[04/02 18:46:41     84s] (I)        1  Export                         57.42%  0.26 sec  0.14 sec 
[04/02 18:46:41     84s] (I)        1  Global Routing                 21.40%  0.10 sec  0.04 sec 
[04/02 18:46:41     84s] (I)        1  Import and model               14.64%  0.07 sec  0.02 sec 
[04/02 18:46:41     84s] (I)        1  Track Assignment (6T)           2.03%  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)        1  Postprocess design              1.62%  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)        1  Export 3D cong map              0.16%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        1  Extract Global 3D Wires         0.06%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        2  Update timing                  39.92%  0.18 sec  0.13 sec 
[04/02 18:46:41     84s] (I)        2  Net group 1                    20.65%  0.09 sec  0.04 sec 
[04/02 18:46:41     84s] (I)        2  Export DB wires                15.72%  0.07 sec  0.01 sec 
[04/02 18:46:41     84s] (I)        2  Create place DB                10.42%  0.05 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        2  Create route DB                 2.47%  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)        2  Track Assignment Kernel         1.90%  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)        2  Create route kernel             1.55%  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)        2  Report wirelength               1.37%  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)        2  Update net boxes                0.24%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        2  Initialization                  0.08%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        2  Export 2D cong map              0.04%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        2  Others data preparation         0.01%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        3  Phase 1l                       18.73%  0.08 sec  0.03 sec 
[04/02 18:46:41     84s] (I)        3  Set wire vias (6T)             14.99%  0.07 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        3  Import place data              10.38%  0.05 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        3  Import route data (6T)          2.32%  0.01 sec  0.01 sec 
[04/02 18:46:41     84s] (I)        3  Phase 1a                        0.65%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        3  Generate topology (6T)          0.60%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        3  Export all nets (6T)            0.59%  0.00 sec  0.01 sec 
[04/02 18:46:41     84s] (I)        3  Phase 1e                        0.11%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        3  Phase 1b                        0.03%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        3  Phase 1d                        0.01%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        3  Phase 1c                        0.01%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        4  Layer assignment (6T)          18.64%  0.08 sec  0.03 sec 
[04/02 18:46:41     84s] (I)        4  Read nets                      10.20%  0.05 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        4  Pattern routing (6T)            0.52%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        4  Read blockages ( Layer 2-4 )    0.41%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        4  Model blockage capacity         0.29%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        4  Read instances and placement    0.18%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        4  Read prerouted                  0.14%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        4  Route legalization              0.05%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        4  Add via demand to 2D            0.04%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        4  Initialize 3D grid graph        0.00%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        5  Initialize 3D capacity          0.24%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        5  Read PG blockages               0.08%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        5  Read instance blockages         0.06%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        5  Legalize Blockage Violations    0.02%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        5  Read halo blockages             0.00%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[04/02 18:46:41     84s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:41     84s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:41     84s] Extraction called for design 'Main_controller' of instances=656 and nets=660 using extraction engine 'preRoute' .
[04/02 18:46:41     84s] PreRoute RC Extraction called for design Main_controller.
[04/02 18:46:41     84s] RC Extraction called in multi-corner(1) mode.
[04/02 18:46:41     84s] RCMode: PreRoute
[04/02 18:46:41     84s]       RC Corner Indexes            0   
[04/02 18:46:41     84s] Capacitance Scaling Factor   : 1.00000 
[04/02 18:46:41     84s] Resistance Scaling Factor    : 1.00000 
[04/02 18:46:41     84s] Clock Cap. Scaling Factor    : 1.00000 
[04/02 18:46:41     84s] Clock Res. Scaling Factor    : 1.00000 
[04/02 18:46:41     84s] Shrink Factor                : 1.00000
[04/02 18:46:41     84s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/02 18:46:41     84s] Using Quantus QRC technology file ...
[04/02 18:46:41     84s] 
[04/02 18:46:41     84s] Trim Metal Layers:
[04/02 18:46:41     84s] LayerId::1 widthSet size::1
[04/02 18:46:41     84s] LayerId::2 widthSet size::1
[04/02 18:46:41     84s] LayerId::3 widthSet size::1
[04/02 18:46:41     84s] LayerId::4 widthSet size::1
[04/02 18:46:41     84s] LayerId::5 widthSet size::1
[04/02 18:46:41     84s] LayerId::6 widthSet size::1
[04/02 18:46:41     84s] LayerId::7 widthSet size::1
[04/02 18:46:41     84s] LayerId::8 widthSet size::1
[04/02 18:46:41     84s] Updating RC grid for preRoute extraction ...
[04/02 18:46:41     84s] eee: pegSigSF::1.070000
[04/02 18:46:41     84s] Initializing multi-corner resistance tables ...
[04/02 18:46:41     84s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:46:41     84s] eee: l::2 avDens::0.082968 usedTrk::224.013888 availTrk::2700.000000 sigTrk::224.013888
[04/02 18:46:41     84s] eee: l::3 avDens::0.078518 usedTrk::240.263889 availTrk::3060.000000 sigTrk::240.263889
[04/02 18:46:41     84s] eee: l::4 avDens::0.037251 usedTrk::117.341667 availTrk::3150.000000 sigTrk::117.341667
[04/02 18:46:41     84s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:41     84s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:41     84s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:41     84s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:41     84s] {RT rc-typ 0 4 4 0}
[04/02 18:46:41     84s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.025663 aWlH=0.000000 lMod=0 pMax=0.807200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:46:41     84s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2846.691M)
[04/02 18:46:41     84s] Compute RC Scale Done ...
[04/02 18:46:41     84s] OPERPROF: Starting HotSpotCal at level 1, MEM:2865.8M, EPOCH TIME: 1680475601.299746
[04/02 18:46:41     84s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:41     84s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:46:41     84s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:41     84s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:46:41     84s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:41     84s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:46:41     84s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:46:41     84s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.070, MEM:2865.8M, EPOCH TIME: 1680475601.369978
[04/02 18:46:41     84s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 6 -resetVeryShortNets -rescheduleForAdherence  
[04/02 18:46:41     84s] Begin: GigaOpt Route Type Constraints Refinement
[04/02 18:46:41     84s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:24.9/0:02:55.4 (0.5), mem = 2865.8M
[04/02 18:46:41     84s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.11
[04/02 18:46:41     84s] ### Creating RouteCongInterface, started
[04/02 18:46:41     84s] 
[04/02 18:46:41     84s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:46:41     84s] 
[04/02 18:46:41     84s] #optDebug: {0, 1.000}
[04/02 18:46:41     84s] ### Creating RouteCongInterface, finished
[04/02 18:46:41     84s] Updated routing constraints on 0 nets.
[04/02 18:46:41     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.11
[04/02 18:46:41     84s] Bottom Preferred Layer:
[04/02 18:46:41     84s] +-----------+------------+----------+
[04/02 18:46:41     84s] |   Layer   |    CLK     |   Rule   |
[04/02 18:46:41     84s] +-----------+------------+----------+
[04/02 18:46:41     84s] | M3 (z=3)  |          4 | default  |
[04/02 18:46:41     84s] +-----------+------------+----------+
[04/02 18:46:41     84s] Via Pillar Rule:
[04/02 18:46:41     84s]     None
[04/02 18:46:41     84s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:01:25.0/0:02:55.4 (0.5), mem = 2865.8M
[04/02 18:46:41     84s] 
[04/02 18:46:41     84s] =============================================================================================
[04/02 18:46:41     84s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.14-s109_1
[04/02 18:46:41     84s] =============================================================================================
[04/02 18:46:41     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:41     84s] ---------------------------------------------------------------------------------------------
[04/02 18:46:41     84s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  38.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:41     84s] [ MISC                   ]          0:00:00.0  (  61.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:41     84s] ---------------------------------------------------------------------------------------------
[04/02 18:46:41     84s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[04/02 18:46:41     84s] ---------------------------------------------------------------------------------------------
[04/02 18:46:41     84s] 
[04/02 18:46:41     84s] End: GigaOpt Route Type Constraints Refinement
[04/02 18:46:41     84s] skip EGR on cluster skew clock nets.
[04/02 18:46:41     85s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/02 18:46:41     85s] #################################################################################
[04/02 18:46:41     85s] # Design Stage: PreRoute
[04/02 18:46:41     85s] # Design Name: Main_controller
[04/02 18:46:41     85s] # Design Mode: 130nm
[04/02 18:46:41     85s] # Analysis Mode: MMMC OCV 
[04/02 18:46:41     85s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:46:41     85s] # Signoff Settings: SI Off 
[04/02 18:46:41     85s] #################################################################################
[04/02 18:46:41     85s] Topological Sorting (REAL = 0:00:00.0, MEM = 2888.9M, InitMEM = 2888.9M)
[04/02 18:46:41     85s] Calculate early delays in OCV mode...
[04/02 18:46:41     85s] Calculate late delays in OCV mode...
[04/02 18:46:41     85s] Start delay calculation (fullDC) (6 T). (MEM=2889.89)
[04/02 18:46:41     85s] End AAE Lib Interpolated Model. (MEM=2909.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:41     85s] Total number of fetched objects 658
[04/02 18:46:41     85s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:41     85s] End delay calculation. (MEM=3144.73 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:46:41     85s] End delay calculation (fullDC). (MEM=3144.73 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:46:41     85s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3144.7M) ***
[04/02 18:46:42     85s] Begin: GigaOpt postEco DRV Optimization
[04/02 18:46:42     85s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_len -max_fanout
[04/02 18:46:42     85s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:25.7/0:02:56.2 (0.5), mem = 3224.7M
[04/02 18:46:42     85s] Info: 4 nets with fixed/cover wires excluded.
[04/02 18:46:42     85s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:46:42     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.12
[04/02 18:46:42     85s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:46:42     85s] ### Creating PhyDesignMc. totSessionCpu=0:01:26 mem=3224.7M
[04/02 18:46:42     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:3224.7M, EPOCH TIME: 1680475602.230935
[04/02 18:46:42     85s] Processing tracks to init pin-track alignment.
[04/02 18:46:42     85s] z: 2, totalTracks: 1
[04/02 18:46:42     85s] z: 4, totalTracks: 1
[04/02 18:46:42     85s] z: 6, totalTracks: 1
[04/02 18:46:42     85s] z: 8, totalTracks: 1
[04/02 18:46:42     85s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:42     85s] All LLGs are deleted
[04/02 18:46:42     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:42     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:42     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3224.7M, EPOCH TIME: 1680475602.241529
[04/02 18:46:42     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3224.7M, EPOCH TIME: 1680475602.241891
[04/02 18:46:42     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3224.7M, EPOCH TIME: 1680475602.242183
[04/02 18:46:42     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:42     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:42     85s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3320.7M, EPOCH TIME: 1680475602.269875
[04/02 18:46:42     85s] Max number of tech site patterns supported in site array is 256.
[04/02 18:46:42     85s] Core basic site is IBM13SITE
[04/02 18:46:42     85s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3320.7M, EPOCH TIME: 1680475602.284360
[04/02 18:46:42     85s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:46:42     85s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:46:42     85s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:3352.7M, EPOCH TIME: 1680475602.289069
[04/02 18:46:42     85s] Fast DP-INIT is on for default
[04/02 18:46:42     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:46:42     85s] Atter site array init, number of instance map data is 0.
[04/02 18:46:42     85s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.022, MEM:3352.7M, EPOCH TIME: 1680475602.291549
[04/02 18:46:42     85s] 
[04/02 18:46:42     85s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:42     85s] 
[04/02 18:46:42     85s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:46:42     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.051, MEM:3256.7M, EPOCH TIME: 1680475602.292963
[04/02 18:46:42     85s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3256.7M, EPOCH TIME: 1680475602.293105
[04/02 18:46:42     85s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3256.7M, EPOCH TIME: 1680475602.295263
[04/02 18:46:42     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3256.7MB).
[04/02 18:46:42     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.065, MEM:3256.7M, EPOCH TIME: 1680475602.295703
[04/02 18:46:42     85s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:46:42     85s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=3256.7M
[04/02 18:46:42     85s] ### Creating RouteCongInterface, started
[04/02 18:46:42     85s] 
[04/02 18:46:42     85s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[04/02 18:46:42     85s] 
[04/02 18:46:42     85s] #optDebug: {0, 1.000}
[04/02 18:46:42     85s] ### Creating RouteCongInterface, finished
[04/02 18:46:42     85s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=3256.7M
[04/02 18:46:42     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=3256.7M
[04/02 18:46:42     86s] [GPS-DRV] Optimizer parameters ============================= 
[04/02 18:46:42     86s] [GPS-DRV] maxDensity (design): 0.95
[04/02 18:46:42     86s] [GPS-DRV] maxLocalDensity: 0.98
[04/02 18:46:42     86s] [GPS-DRV] All active and enabled setup views
[04/02 18:46:42     86s] [GPS-DRV]     setupAnalysis
[04/02 18:46:42     86s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:46:42     86s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:46:42     86s] [GPS-DRV] maxFanoutLoad on
[04/02 18:46:42     86s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/02 18:46:42     86s] [GPS-DRV] maxLength on: Threshold = 1000um
[04/02 18:46:42     86s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/02 18:46:42     86s] [GPS-DRV] timing-driven DRV settings
[04/02 18:46:42     86s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/02 18:46:42     86s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3415.1M, EPOCH TIME: 1680475602.765163
[04/02 18:46:42     86s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3415.1M, EPOCH TIME: 1680475602.765364
[04/02 18:46:42     86s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:46:42     86s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:46:42     86s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:46:42     86s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/02 18:46:42     86s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:46:42     86s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/02 18:46:42     86s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:46:42     86s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:46:42     86s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:46:42     86s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:46:42     86s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 17.81%|          |         |
[04/02 18:46:42     86s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:46:42     86s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:46:42     86s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:46:42     86s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 17.81%| 0:00:00.0|  3431.1M|
[04/02 18:46:42     86s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:46:42     86s] 
[04/02 18:46:42     86s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3431.1M) ***
[04/02 18:46:42     86s] 
[04/02 18:46:42     86s] Total-nets :: 658, Stn-nets :: 0, ratio :: 0 %, Total-len 15652.8, Stn-len 0
[04/02 18:46:42     86s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3271.3M, EPOCH TIME: 1680475602.799503
[04/02 18:46:42     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:46:42     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:42     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:42     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:42     86s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:3017.3M, EPOCH TIME: 1680475602.805336
[04/02 18:46:42     86s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:46:42     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.12
[04/02 18:46:42     86s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.6 (0.7), totSession cpu/real = 0:01:26.1/0:02:56.8 (0.5), mem = 3017.3M
[04/02 18:46:42     86s] 
[04/02 18:46:42     86s] =============================================================================================
[04/02 18:46:42     86s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.14-s109_1
[04/02 18:46:42     86s] =============================================================================================
[04/02 18:46:42     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:42     86s] ---------------------------------------------------------------------------------------------
[04/02 18:46:42     86s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    2.0
[04/02 18:46:42     86s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:42     86s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  12.4 % )     0:00:00.1 /  0:00:00.0    0.7
[04/02 18:46:42     86s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:42     86s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:42     86s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:42     86s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[04/02 18:46:42     86s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:42     86s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:42     86s] [ MISC                   ]          0:00:00.5  (  81.8 % )     0:00:00.5 /  0:00:00.3    0.7
[04/02 18:46:42     86s] ---------------------------------------------------------------------------------------------
[04/02 18:46:42     86s]  DrvOpt #2 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.4    0.7
[04/02 18:46:42     86s] ---------------------------------------------------------------------------------------------
[04/02 18:46:42     86s] 
[04/02 18:46:42     86s] End: GigaOpt postEco DRV Optimization
[04/02 18:46:42     86s] **INFO: Flow update: Design timing is met.
[04/02 18:46:42     86s] **INFO: Skipping refine place as no non-legal commits were detected
[04/02 18:46:42     86s] **INFO: Flow update: Design timing is met.
[04/02 18:46:42     86s] **INFO: Flow update: Design timing is met.
[04/02 18:46:42     86s] **INFO: Flow update: Design timing is met.
[04/02 18:46:42     86s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[04/02 18:46:42     86s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=3017.3M
[04/02 18:46:42     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=3017.3M
[04/02 18:46:42     86s] Re-routed 0 nets
[04/02 18:46:42     86s] **INFO: Flow update: Design timing is met.
[04/02 18:46:42     86s] #optDebug: fT-D <X 1 0 0 0>
[04/02 18:46:42     86s] Register exp ratio and priority group on 0 nets on 658 nets : 
[04/02 18:46:42     86s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:46:42     86s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:46:42     86s] 
[04/02 18:46:42     86s] Active setup views:
[04/02 18:46:42     86s]  setupAnalysis
[04/02 18:46:42     86s]   Dominating endpoints: 0
[04/02 18:46:42     86s]   Dominating TNS: -0.000
[04/02 18:46:42     86s] 
[04/02 18:46:43     86s] Extraction called for design 'Main_controller' of instances=656 and nets=660 using extraction engine 'preRoute' .
[04/02 18:46:43     86s] PreRoute RC Extraction called for design Main_controller.
[04/02 18:46:43     86s] RC Extraction called in multi-corner(1) mode.
[04/02 18:46:43     86s] RCMode: PreRoute
[04/02 18:46:43     86s]       RC Corner Indexes            0   
[04/02 18:46:43     86s] Capacitance Scaling Factor   : 1.00000 
[04/02 18:46:43     86s] Resistance Scaling Factor    : 1.00000 
[04/02 18:46:43     86s] Clock Cap. Scaling Factor    : 1.00000 
[04/02 18:46:43     86s] Clock Res. Scaling Factor    : 1.00000 
[04/02 18:46:43     86s] Shrink Factor                : 1.00000
[04/02 18:46:43     86s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/02 18:46:43     86s] Using Quantus QRC technology file ...
[04/02 18:46:43     86s] RC Grid backup saved.
[04/02 18:46:43     86s] 
[04/02 18:46:43     86s] Trim Metal Layers:
[04/02 18:46:43     86s] LayerId::1 widthSet size::1
[04/02 18:46:43     86s] LayerId::2 widthSet size::1
[04/02 18:46:43     86s] LayerId::3 widthSet size::1
[04/02 18:46:43     86s] LayerId::4 widthSet size::1
[04/02 18:46:43     86s] LayerId::5 widthSet size::1
[04/02 18:46:43     86s] LayerId::6 widthSet size::1
[04/02 18:46:43     86s] LayerId::7 widthSet size::1
[04/02 18:46:43     86s] LayerId::8 widthSet size::1
[04/02 18:46:43     86s] Skipped RC grid update for preRoute extraction.
[04/02 18:46:43     86s] eee: pegSigSF::1.070000
[04/02 18:46:43     86s] Initializing multi-corner resistance tables ...
[04/02 18:46:43     86s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:46:43     86s] eee: l::2 avDens::0.082968 usedTrk::224.013888 availTrk::2700.000000 sigTrk::224.013888
[04/02 18:46:43     86s] eee: l::3 avDens::0.078518 usedTrk::240.263889 availTrk::3060.000000 sigTrk::240.263889
[04/02 18:46:43     86s] eee: l::4 avDens::0.037251 usedTrk::117.341667 availTrk::3150.000000 sigTrk::117.341667
[04/02 18:46:43     86s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:43     86s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:43     86s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:43     86s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:46:43     86s] {RT rc-typ 0 4 4 0}
[04/02 18:46:43     86s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.807200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:46:43     86s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2854.551M)
[04/02 18:46:43     86s] Starting delay calculation for Setup views
[04/02 18:46:43     86s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/02 18:46:43     86s] #################################################################################
[04/02 18:46:43     86s] # Design Stage: PreRoute
[04/02 18:46:43     86s] # Design Name: Main_controller
[04/02 18:46:43     86s] # Design Mode: 130nm
[04/02 18:46:43     86s] # Analysis Mode: MMMC OCV 
[04/02 18:46:43     86s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:46:43     86s] # Signoff Settings: SI Off 
[04/02 18:46:43     86s] #################################################################################
[04/02 18:46:43     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 2898.2M, InitMEM = 2898.2M)
[04/02 18:46:43     86s] Calculate early delays in OCV mode...
[04/02 18:46:43     86s] Calculate late delays in OCV mode...
[04/02 18:46:43     86s] Start delay calculation (fullDC) (6 T). (MEM=2898.23)
[04/02 18:46:43     86s] End AAE Lib Interpolated Model. (MEM=2917.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:43     86s] Total number of fetched objects 658
[04/02 18:46:43     86s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:43     86s] End delay calculation. (MEM=3151.07 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:46:43     86s] End delay calculation (fullDC). (MEM=3151.07 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:46:43     86s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3151.1M) ***
[04/02 18:46:43     86s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:27 mem=3239.1M)
[04/02 18:46:44     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:44     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:44     87s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3151.07 MB )
[04/02 18:46:44     87s] (I)      ================== Layers ==================
[04/02 18:46:44     87s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:44     87s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:46:44     87s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:44     87s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:46:44     87s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:46:44     87s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:46:44     87s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:46:44     87s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:46:44     87s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:46:44     87s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:46:44     87s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:46:44     87s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:46:44     87s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:46:44     87s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:46:44     87s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:46:44     87s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:46:44     87s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:46:44     87s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:46:44     87s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:46:44     87s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:44     87s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:46:44     87s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:46:44     87s] (I)      Started Import and model ( Curr Mem: 3151.07 MB )
[04/02 18:46:44     87s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:46:44     87s] (I)      == Non-default Options ==
[04/02 18:46:44     87s] (I)      Build term to term wires                           : false
[04/02 18:46:44     87s] (I)      Maximum routing layer                              : 4
[04/02 18:46:44     87s] (I)      Number of threads                                  : 6
[04/02 18:46:44     87s] (I)      Method to set GCell size                           : row
[04/02 18:46:44     87s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:46:44     87s] (I)      Use row-based GCell size
[04/02 18:46:44     87s] (I)      Use row-based GCell align
[04/02 18:46:44     87s] (I)      layer 0 area = 89000
[04/02 18:46:44     87s] (I)      layer 1 area = 120000
[04/02 18:46:44     87s] (I)      layer 2 area = 120000
[04/02 18:46:44     87s] (I)      layer 3 area = 120000
[04/02 18:46:44     87s] (I)      GCell unit size   : 3600
[04/02 18:46:44     87s] (I)      GCell multiplier  : 1
[04/02 18:46:44     87s] (I)      GCell row height  : 3600
[04/02 18:46:44     87s] (I)      Actual row height : 3600
[04/02 18:46:44     87s] (I)      GCell align ref   : 7000 7000
[04/02 18:46:44     87s] [NR-eGR] Track table information for default rule: 
[04/02 18:46:44     87s] [NR-eGR] M1 has single uniform track structure
[04/02 18:46:44     87s] [NR-eGR] M2 has single uniform track structure
[04/02 18:46:44     87s] [NR-eGR] M3 has single uniform track structure
[04/02 18:46:44     87s] [NR-eGR] M4 has single uniform track structure
[04/02 18:46:44     87s] [NR-eGR] M5 has single uniform track structure
[04/02 18:46:44     87s] [NR-eGR] M6 has single uniform track structure
[04/02 18:46:44     87s] [NR-eGR] MQ has single uniform track structure
[04/02 18:46:44     87s] [NR-eGR] LM has single uniform track structure
[04/02 18:46:44     87s] (I)      ============== Default via ===============
[04/02 18:46:44     87s] (I)      +---+------------------+-----------------+
[04/02 18:46:44     87s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:46:44     87s] (I)      +---+------------------+-----------------+
[04/02 18:46:44     87s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:46:44     87s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[04/02 18:46:44     87s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:46:44     87s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:46:44     87s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[04/02 18:46:44     87s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:46:44     87s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:46:44     87s] (I)      +---+------------------+-----------------+
[04/02 18:46:44     87s] [NR-eGR] Read 1843 PG shapes
[04/02 18:46:44     87s] [NR-eGR] Read 0 clock shapes
[04/02 18:46:44     87s] [NR-eGR] Read 0 other shapes
[04/02 18:46:44     87s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:46:44     87s] [NR-eGR] #Instance Blockages : 0
[04/02 18:46:44     87s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:46:44     87s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:46:44     87s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:46:44     87s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:46:44     87s] [NR-eGR] #Other Blockages    : 0
[04/02 18:46:44     87s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:46:44     87s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 241
[04/02 18:46:44     87s] [NR-eGR] Read 658 nets ( ignored 4 )
[04/02 18:46:44     87s] (I)      early_global_route_priority property id does not exist.
[04/02 18:46:44     87s] (I)      Read Num Blocks=1843  Num Prerouted Wires=241  Num CS=0
[04/02 18:46:44     87s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 109
[04/02 18:46:44     87s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 113
[04/02 18:46:44     87s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 19
[04/02 18:46:44     87s] (I)      Number of ignored nets                =      4
[04/02 18:46:44     87s] (I)      Number of connected nets              =      0
[04/02 18:46:44     87s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[04/02 18:46:44     87s] (I)      Number of clock nets                  =      4.  Ignored: No
[04/02 18:46:44     87s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:46:44     87s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:46:44     87s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:46:44     87s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:46:44     87s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:46:44     87s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:46:44     87s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:46:44     87s] (I)      Ndr track 0 does not exist
[04/02 18:46:44     87s] (I)      Ndr track 0 does not exist
[04/02 18:46:44     87s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:46:44     87s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:46:44     87s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:46:44     87s] (I)      Site width          :   400  (dbu)
[04/02 18:46:44     87s] (I)      Row height          :  3600  (dbu)
[04/02 18:46:44     87s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:46:44     87s] (I)      GCell width         :  3600  (dbu)
[04/02 18:46:44     87s] (I)      GCell height        :  3600  (dbu)
[04/02 18:46:44     87s] (I)      Grid                :    66    50     4
[04/02 18:46:44     87s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:46:44     87s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:46:44     87s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:46:44     87s] (I)      Default wire width  :   160   200   200   200
[04/02 18:46:44     87s] (I)      Default wire space  :   160   200   200   200
[04/02 18:46:44     87s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:46:44     87s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:46:44     87s] (I)      First track coord   :   400   400   400   400
[04/02 18:46:44     87s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:46:44     87s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:46:44     87s] (I)      Num of masks        :     1     1     1     1
[04/02 18:46:44     87s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:46:44     87s] (I)      --------------------------------------------------------
[04/02 18:46:44     87s] 
[04/02 18:46:44     87s] [NR-eGR] ============ Routing rule table ============
[04/02 18:46:44     87s] [NR-eGR] Rule id: 0  Nets: 0
[04/02 18:46:44     87s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/02 18:46:44     87s] (I)                    Layer    2    3    4 
[04/02 18:46:44     87s] (I)                    Pitch  800  800  800 
[04/02 18:46:44     87s] (I)             #Used tracks    2    2    2 
[04/02 18:46:44     87s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:44     87s] [NR-eGR] Rule id: 1  Nets: 654
[04/02 18:46:44     87s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:46:44     87s] (I)                    Layer    2    3    4 
[04/02 18:46:44     87s] (I)                    Pitch  400  400  400 
[04/02 18:46:44     87s] (I)             #Used tracks    1    1    1 
[04/02 18:46:44     87s] (I)       #Fully used tracks    1    1    1 
[04/02 18:46:44     87s] [NR-eGR] ========================================
[04/02 18:46:44     87s] [NR-eGR] 
[04/02 18:46:44     87s] (I)      =============== Blocked Tracks ===============
[04/02 18:46:44     87s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:44     87s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:46:44     87s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:44     87s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:46:44     87s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:46:44     87s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:46:44     87s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:46:44     87s] (I)      +-------+---------+----------+---------------+
[04/02 18:46:44     87s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 3151.07 MB )
[04/02 18:46:44     87s] (I)      Reset routing kernel
[04/02 18:46:44     87s] (I)      Started Global Routing ( Curr Mem: 3151.07 MB )
[04/02 18:46:44     87s] (I)      totalPins=2127  totalGlobalPin=2083 (97.93%)
[04/02 18:46:44     87s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:46:44     87s] [NR-eGR] Layer group 1: route 654 net(s) in layer range [2, 4]
[04/02 18:46:44     87s] (I)      
[04/02 18:46:44     87s] (I)      ============  Phase 1a Route ============
[04/02 18:46:44     87s] (I)      Usage: 3797 = (1831 H, 1966 V) = (6.81% H, 3.82% V) = (6.592e+03um H, 7.078e+03um V)
[04/02 18:46:44     87s] (I)      
[04/02 18:46:44     87s] (I)      ============  Phase 1b Route ============
[04/02 18:46:44     87s] (I)      Usage: 3797 = (1831 H, 1966 V) = (6.81% H, 3.82% V) = (6.592e+03um H, 7.078e+03um V)
[04/02 18:46:44     87s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.366920e+04um
[04/02 18:46:44     87s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[04/02 18:46:44     87s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:46:44     87s] (I)      
[04/02 18:46:44     87s] (I)      ============  Phase 1c Route ============
[04/02 18:46:44     87s] (I)      Usage: 3797 = (1831 H, 1966 V) = (6.81% H, 3.82% V) = (6.592e+03um H, 7.078e+03um V)
[04/02 18:46:44     87s] (I)      
[04/02 18:46:44     87s] (I)      ============  Phase 1d Route ============
[04/02 18:46:44     87s] (I)      Usage: 3797 = (1831 H, 1966 V) = (6.81% H, 3.82% V) = (6.592e+03um H, 7.078e+03um V)
[04/02 18:46:44     87s] (I)      
[04/02 18:46:44     87s] (I)      ============  Phase 1e Route ============
[04/02 18:46:44     87s] (I)      Usage: 3797 = (1831 H, 1966 V) = (6.81% H, 3.82% V) = (6.592e+03um H, 7.078e+03um V)
[04/02 18:46:44     87s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.366920e+04um
[04/02 18:46:44     87s] (I)      
[04/02 18:46:44     87s] (I)      ============  Phase 1l Route ============
[04/02 18:46:44     87s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:46:44     87s] (I)      Layer  2:      26747      2663         0           0       29106    ( 0.00%) 
[04/02 18:46:44     87s] (I)      Layer  3:      26722      2355         0         468       28782    ( 1.60%) 
[04/02 18:46:44     87s] (I)      Layer  4:      24015       409         0           0       29106    ( 0.00%) 
[04/02 18:46:44     87s] (I)      Total:         77484      5427         0         468       86994    ( 0.54%) 
[04/02 18:46:44     87s] (I)      
[04/02 18:46:44     87s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:46:44     87s] [NR-eGR]                        OverCon            
[04/02 18:46:44     87s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:46:44     87s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:46:44     87s] [NR-eGR] ----------------------------------------------
[04/02 18:46:44     87s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:44     87s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:44     87s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:44     87s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:46:44     87s] [NR-eGR] ----------------------------------------------
[04/02 18:46:44     87s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:46:44     87s] [NR-eGR] 
[04/02 18:46:44     87s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 3183.07 MB )
[04/02 18:46:44     87s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:46:44     87s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:46:44     87s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3183.07 MB )
[04/02 18:46:44     87s] (I)      ===================================== Runtime Summary =====================================
[04/02 18:46:44     87s] (I)       Step                                          %      Start     Finish      Real       CPU 
[04/02 18:46:44     87s] (I)      -------------------------------------------------------------------------------------------
[04/02 18:46:44     87s] (I)       Early Global Route kernel               100.00%  61.72 sec  61.79 sec  0.07 sec  0.07 sec 
[04/02 18:46:44     87s] (I)       +-Import and model                       54.52%  61.72 sec  61.76 sec  0.04 sec  0.02 sec 
[04/02 18:46:44     87s] (I)       | +-Create place DB                       3.34%  61.72 sec  61.73 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | +-Import place data                   3.16%  61.72 sec  61.73 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | +-Read instances and placement      1.14%  61.72 sec  61.73 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | +-Read nets                         1.64%  61.73 sec  61.73 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | +-Create route DB                      41.03%  61.73 sec  61.76 sec  0.03 sec  0.01 sec 
[04/02 18:46:44     87s] (I)       | | +-Import route data (6T)             40.20%  61.73 sec  61.76 sec  0.03 sec  0.01 sec 
[04/02 18:46:44     87s] (I)       | | | +-Read blockages ( Layer 2-4 )     26.91%  61.73 sec  61.75 sec  0.02 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | | +-Read routing blockages          0.01%  61.73 sec  61.73 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | | +-Read instance blockages         0.36%  61.73 sec  61.73 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | | +-Read PG blockages               0.86%  61.73 sec  61.73 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | | +-Read clock blockages            0.22%  61.73 sec  61.73 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | | +-Read other blockages            0.24%  61.73 sec  61.73 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | | +-Read halo blockages             0.02%  61.73 sec  61.73 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | | +-Read boundary cut boxes         0.00%  61.73 sec  61.73 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | +-Read blackboxes                   0.07%  61.75 sec  61.75 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | +-Read prerouted                    1.73%  61.75 sec  61.75 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | +-Read unlegalized nets             0.11%  61.75 sec  61.75 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | +-Read nets                         0.72%  61.75 sec  61.75 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | +-Set up via pillars                0.02%  61.75 sec  61.75 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | +-Initialize 3D grid graph          0.12%  61.75 sec  61.75 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | +-Model blockage capacity           2.19%  61.75 sec  61.76 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | | +-Initialize 3D capacity          1.87%  61.75 sec  61.76 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | +-Read aux data                         0.00%  61.76 sec  61.76 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | +-Others data preparation               0.10%  61.76 sec  61.76 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | +-Create route kernel                   8.89%  61.76 sec  61.76 sec  0.01 sec  0.01 sec 
[04/02 18:46:44     87s] (I)       +-Global Routing                         33.53%  61.76 sec  61.79 sec  0.02 sec  0.04 sec 
[04/02 18:46:44     87s] (I)       | +-Initialization                        0.39%  61.76 sec  61.76 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | +-Net group 1                          30.18%  61.76 sec  61.79 sec  0.02 sec  0.04 sec 
[04/02 18:46:44     87s] (I)       | | +-Generate topology (6T)              3.78%  61.76 sec  61.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | +-Phase 1a                            3.77%  61.77 sec  61.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | +-Pattern routing (6T)              2.89%  61.77 sec  61.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | +-Add via demand to 2D              0.33%  61.77 sec  61.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | +-Phase 1b                            0.23%  61.77 sec  61.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | +-Phase 1c                            0.06%  61.77 sec  61.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | +-Phase 1d                            0.07%  61.77 sec  61.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | +-Phase 1e                            0.77%  61.77 sec  61.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | +-Route legalization                0.30%  61.77 sec  61.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | | | +-Legalize Blockage Violations    0.16%  61.77 sec  61.77 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | | +-Phase 1l                           18.27%  61.77 sec  61.79 sec  0.01 sec  0.03 sec 
[04/02 18:46:44     87s] (I)       | | | +-Layer assignment (6T)            17.70%  61.77 sec  61.79 sec  0.01 sec  0.03 sec 
[04/02 18:46:44     87s] (I)       | +-Clean cong LA                         0.00%  61.79 sec  61.79 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       +-Export 3D cong map                      1.02%  61.79 sec  61.79 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)       | +-Export 2D cong map                    0.23%  61.79 sec  61.79 sec  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)      ==================== Summary by functions =====================
[04/02 18:46:44     87s] (I)       Lv  Step                                %      Real       CPU 
[04/02 18:46:44     87s] (I)      ---------------------------------------------------------------
[04/02 18:46:44     87s] (I)        0  Early Global Route kernel     100.00%  0.07 sec  0.07 sec 
[04/02 18:46:44     87s] (I)        1  Import and model               54.52%  0.04 sec  0.02 sec 
[04/02 18:46:44     87s] (I)        1  Global Routing                 33.53%  0.02 sec  0.04 sec 
[04/02 18:46:44     87s] (I)        1  Export 3D cong map              1.02%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        2  Create route DB                41.03%  0.03 sec  0.01 sec 
[04/02 18:46:44     87s] (I)        2  Net group 1                    30.18%  0.02 sec  0.04 sec 
[04/02 18:46:44     87s] (I)        2  Create route kernel             8.89%  0.01 sec  0.01 sec 
[04/02 18:46:44     87s] (I)        2  Create place DB                 3.34%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        2  Initialization                  0.39%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        2  Export 2D cong map              0.23%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        2  Others data preparation         0.10%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        3  Import route data (6T)         40.20%  0.03 sec  0.01 sec 
[04/02 18:46:44     87s] (I)        3  Phase 1l                       18.27%  0.01 sec  0.03 sec 
[04/02 18:46:44     87s] (I)        3  Generate topology (6T)          3.78%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        3  Phase 1a                        3.77%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        3  Import place data               3.16%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        3  Phase 1e                        0.77%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        3  Phase 1b                        0.23%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        3  Phase 1d                        0.07%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        3  Phase 1c                        0.06%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        4  Read blockages ( Layer 2-4 )   26.91%  0.02 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        4  Layer assignment (6T)          17.70%  0.01 sec  0.03 sec 
[04/02 18:46:44     87s] (I)        4  Pattern routing (6T)            2.89%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        4  Read nets                       2.35%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        4  Model blockage capacity         2.19%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        4  Read prerouted                  1.73%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        4  Read instances and placement    1.14%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        4  Add via demand to 2D            0.33%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        4  Route legalization              0.30%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        4  Initialize 3D grid graph        0.12%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        4  Read unlegalized nets           0.11%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        4  Read blackboxes                 0.07%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        5  Initialize 3D capacity          1.87%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        5  Read PG blockages               0.86%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        5  Read instance blockages         0.36%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        5  Read other blockages            0.24%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        5  Read clock blockages            0.22%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        5  Legalize Blockage Violations    0.16%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[04/02 18:46:44     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:46:44     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:46:44     87s] OPERPROF: Starting HotSpotCal at level 1, MEM:3183.1M, EPOCH TIME: 1680475604.288030
[04/02 18:46:44     87s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:44     87s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:46:44     87s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:44     87s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:46:44     87s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:44     87s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:46:44     87s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:46:44     87s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.006, MEM:3183.1M, EPOCH TIME: 1680475604.293600
[04/02 18:46:44     87s] [hotspot] Hotspot report including placement blocked areas
[04/02 18:46:44     87s] OPERPROF: Starting HotSpotCal at level 1, MEM:3183.1M, EPOCH TIME: 1680475604.293906
[04/02 18:46:44     87s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:44     87s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:46:44     87s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:44     87s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:46:44     87s] [hotspot] +------------+---------------+---------------+
[04/02 18:46:44     87s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:46:44     87s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:46:44     87s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:3183.1M, EPOCH TIME: 1680475604.297297
[04/02 18:46:44     87s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_cts
[04/02 18:46:44     87s] **optDesign ... cpu = 0:00:10, real = 0:00:14, mem = 2084.3M, totSessionCpu=0:01:27 **
[04/02 18:46:44     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2933.1M, EPOCH TIME: 1680475604.369848
[04/02 18:46:44     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:44     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:44     87s] 
[04/02 18:46:44     87s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:44     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2933.1M, EPOCH TIME: 1680475604.388929
[04/02 18:46:44     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:44     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:47     87s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.057  |  0.057  |  0.066  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3009.6M, EPOCH TIME: 1680475607.518006
[04/02 18:46:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:47     87s] 
[04/02 18:46:47     87s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:47     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.053, MEM:3011.1M, EPOCH TIME: 1680475607.570790
[04/02 18:46:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:47     87s] Density: 17.807%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3011.1M, EPOCH TIME: 1680475607.577860
[04/02 18:46:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:47     87s] 
[04/02 18:46:47     87s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:47     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:3011.1M, EPOCH TIME: 1680475607.596798
[04/02 18:46:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:47     87s] **optDesign ... cpu = 0:00:11, real = 0:00:17, mem = 2088.1M, totSessionCpu=0:01:28 **
[04/02 18:46:47     87s] 
[04/02 18:46:47     87s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:46:47     87s] Deleting Lib Analyzer.
[04/02 18:46:47     87s] 
[04/02 18:46:47     87s] TimeStamp Deleting Cell Server End ...
[04/02 18:46:47     87s] *** Finished optDesign ***
[04/02 18:46:47     87s] 
[04/02 18:46:47     87s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.4 real=0:00:20.2)
[04/02 18:46:47     87s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.7 real=0:00:02.0)
[04/02 18:46:47     87s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.7 real=0:00:02.2)
[04/02 18:46:47     87s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.1 real=0:00:01.5)
[04/02 18:46:47     87s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:46:47     87s] Info: Destroy the CCOpt slew target map.
[04/02 18:46:47     87s] clean pInstBBox. size 0
[04/02 18:46:47     87s] Set place::cacheFPlanSiteMark to 0
[04/02 18:46:47     87s] All LLGs are deleted
[04/02 18:46:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:47     87s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2939.1M, EPOCH TIME: 1680475607.879125
[04/02 18:46:47     87s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2939.1M, EPOCH TIME: 1680475607.879330
[04/02 18:46:47     87s] Info: pop threads available for lower-level modules during optimization.
[04/02 18:46:47     87s] 
[04/02 18:46:47     87s] *** Summary of all messages that are not suppressed in this session:
[04/02 18:46:47     87s] Severity  ID               Count  Summary                                  
[04/02 18:46:47     87s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/02 18:46:47     87s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[04/02 18:46:47     87s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/02 18:46:47     87s] WARNING   IMPPSP-1003         32  Found use of '%s'. This will continue to...
[04/02 18:46:47     87s] *** Message Summary: 37 warning(s), 0 error(s)
[04/02 18:46:47     87s] 
[04/02 18:46:47     87s] *** ccopt_design #1 [finish] : cpu/real = 0:00:18.5/0:00:29.4 (0.6), totSession cpu/real = 0:01:27.8/0:03:01.9 (0.5), mem = 2939.1M
[04/02 18:46:47     87s] 
[04/02 18:46:47     87s] =============================================================================================
[04/02 18:46:47     87s]  Final TAT Report : ccopt_design #1                                             21.14-s109_1
[04/02 18:46:47     87s] =============================================================================================
[04/02 18:46:47     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:47     87s] ---------------------------------------------------------------------------------------------
[04/02 18:46:47     87s] [ InitOpt                ]      1   0:00:02.7  (   9.3 % )     0:00:03.6 /  0:00:03.0    0.8
[04/02 18:46:47     87s] [ GlobalOpt              ]      1   0:00:02.0  (   6.8 % )     0:00:02.0 /  0:00:01.7    0.9
[04/02 18:46:47     87s] [ DrvOpt                 ]      2   0:00:01.1  (   3.9 % )     0:00:01.1 /  0:00:00.8    0.7
[04/02 18:46:47     87s] [ AreaOpt                ]      1   0:00:01.6  (   5.5 % )     0:00:02.0 /  0:00:01.6    0.8
[04/02 18:46:47     87s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.1
[04/02 18:46:47     87s] [ OptSummaryReport       ]      2   0:00:00.3  (   1.1 % )     0:00:04.2 /  0:00:01.1    0.3
[04/02 18:46:47     87s] [ DrvReport              ]      2   0:00:02.7  (   9.1 % )     0:00:02.7 /  0:00:00.1    0.0
[04/02 18:46:47     87s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/02 18:46:47     87s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:47     87s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:47     87s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:46:47     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:47     87s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:47     87s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:47     87s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:47     87s] [ IncrReplace            ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.1    0.4
[04/02 18:46:47     87s] [ RefinePlace            ]      1   0:00:00.3  (   1.0 % )     0:00:00.4 /  0:00:00.2    0.4
[04/02 18:46:47     87s] [ EarlyGlobalRoute       ]      7   0:00:02.1  (   7.2 % )     0:00:02.1 /  0:00:01.0    0.5
[04/02 18:46:47     87s] [ DetailRoute            ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.5    1.3
[04/02 18:46:47     87s] [ ExtractRC              ]      5   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.1    0.5
[04/02 18:46:47     87s] [ TimingUpdate           ]     21   0:00:01.2  (   4.2 % )     0:00:01.9 /  0:00:01.6    0.9
[04/02 18:46:47     87s] [ FullDelayCalc          ]      4   0:00:01.7  (   5.7 % )     0:00:01.7 /  0:00:01.6    0.9
[04/02 18:46:47     87s] [ TimingReport           ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.3
[04/02 18:46:47     87s] [ GenerateReports        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    0.9
[04/02 18:46:47     87s] [ MISC                   ]          0:00:12.2  (  41.5 % )     0:00:12.2 /  0:00:07.2    0.6
[04/02 18:46:47     87s] ---------------------------------------------------------------------------------------------
[04/02 18:46:47     87s]  ccopt_design #1 TOTAL              0:00:29.4  ( 100.0 % )     0:00:29.4 /  0:00:18.5    0.6
[04/02 18:46:47     87s] ---------------------------------------------------------------------------------------------
[04/02 18:46:47     87s] 
[04/02 18:46:47     87s] #% End ccopt_design (date=04/02 18:46:47, total cpu=0:00:18.6, real=0:00:29.0, peak res=2117.9M, current mem=2038.6M)
[04/02 18:46:47     87s] <CMD> report_ccopt_clock_trees -file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/post_ccopt.rpt -histograms -list_special_pins -no_invalidate
[04/02 18:46:47     87s] Clock tree timing engine global stage delay update for worstDelay:setup.early...
[04/02 18:46:48     87s] End AAE Lib Interpolated Model. (MEM=2900.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:46:48     87s] Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/02 18:46:48     87s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:46:48     87s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:48     87s] Clock tree timing engine global stage delay update for bestDelay:hold.early...
[04/02 18:46:48     87s] Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:46:48     87s] Clock tree timing engine global stage delay update for bestDelay:hold.late...
[04/02 18:46:48     87s] Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:46:48     87s] Clock DAG hash : 2255879938282443215 12091333164342951444
[04/02 18:46:48     87s] CTS services accumulated run-time stats :
[04/02 18:46:48     87s]   delay calculator: calls=8320, total_wall_time=0.316s, mean_wall_time=0.038ms
[04/02 18:46:48     87s]   legalizer: calls=427, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:46:48     87s]   steiner router: calls=7896, total_wall_time=0.463s, mean_wall_time=0.059ms
[04/02 18:46:48     87s] <CMD> saveDesign db/Main_controller_ccopt.enc
[04/02 18:46:48     87s] #% Begin save design ... (date=04/02 18:46:48, mem=2038.0M)
[04/02 18:46:48     88s] % Begin Save ccopt configuration ... (date=04/02 18:46:48, mem=2038.0M)
[04/02 18:46:48     88s] % End Save ccopt configuration ... (date=04/02 18:46:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2038.3M, current mem=2038.3M)
[04/02 18:46:48     88s] % Begin Save netlist data ... (date=04/02 18:46:48, mem=2038.3M)
[04/02 18:46:48     88s] Writing Binary DB to db/Main_controller_ccopt.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:46:48     88s] % End Save netlist data ... (date=04/02 18:46:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2040.2M, current mem=2040.2M)
[04/02 18:46:48     88s] Saving symbol-table file in separate thread ...
[04/02 18:46:48     88s] Saving congestion map file in separate thread ...
[04/02 18:46:48     88s] Saving congestion map file db/Main_controller_ccopt.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:46:48     88s] % Begin Save AAE data ... (date=04/02 18:46:48, mem=2040.5M)
[04/02 18:46:48     88s] Saving AAE Data ...
[04/02 18:46:48     88s] % End Save AAE data ... (date=04/02 18:46:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2040.5M, current mem=2040.5M)
[04/02 18:46:49     88s] Saving preference file db/Main_controller_ccopt.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:46:49     88s] Saving mode setting ...
[04/02 18:46:49     88s] Saving global file ...
[04/02 18:46:49     88s] Saving Drc markers ...
[04/02 18:46:50     88s] ... 94 markers are saved ...
[04/02 18:46:50     88s] ... 0 geometry drc markers are saved ...
[04/02 18:46:50     88s] ... 0 antenna drc markers are saved ...
[04/02 18:46:50     88s] % Begin Save routing data ... (date=04/02 18:46:50, mem=2040.5M)
[04/02 18:46:50     88s] Saving route file ...
[04/02 18:46:50     88s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2900.8M) ***
[04/02 18:46:50     88s] % End Save routing data ... (date=04/02 18:46:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2040.6M, current mem=2040.6M)
[04/02 18:46:50     88s] Saving special route data file in separate thread ...
[04/02 18:46:50     88s] Saving PG file in separate thread ...
[04/02 18:46:50     88s] Saving placement file in separate thread ...
[04/02 18:46:50     88s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:46:50     88s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:46:50     88s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:46:50     88s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2914.8M) ***
[04/02 18:46:50     88s] Saving PG file db/Main_controller_ccopt.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:46:50 2023)
[04/02 18:46:51     88s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2914.8M) ***
[04/02 18:46:51     88s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:46:51     88s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:46:51     88s] Saving property file db/Main_controller_ccopt.enc.dat.tmp/Main_controller.prop
[04/02 18:46:51     88s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2914.8M) ***
[04/02 18:46:51     88s] #Saving pin access data to file db/Main_controller_ccopt.enc.dat.tmp/Main_controller.apa ...
[04/02 18:46:51     88s] #
[04/02 18:46:51     88s] Saving rc congestion map db/Main_controller_ccopt.enc.dat.tmp/Main_controller.congmap.gz ...
[04/02 18:46:52     88s] Saving preRoute extracted patterns in file 'db/Main_controller_ccopt.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:46:52     88s] Saving preRoute extraction data in directory 'db/Main_controller_ccopt.enc.dat.tmp/extraction/' ...
[04/02 18:46:52     88s] Checksum of RCGrid density data::96
[04/02 18:46:52     88s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:46:52     88s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:46:52     88s] % Begin Save power constraints data ... (date=04/02 18:46:52, mem=2040.7M)
[04/02 18:46:52     88s] % End Save power constraints data ... (date=04/02 18:46:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2040.7M, current mem=2040.7M)
[04/02 18:46:53     88s] Generated self-contained design Main_controller_ccopt.enc.dat.tmp
[04/02 18:46:53     88s] #% End save design ... (date=04/02 18:46:53, total cpu=0:00:01.0, real=0:00:05.0, peak res=2041.0M, current mem=2041.0M)
[04/02 18:46:53     89s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:46:53     89s] 
[04/02 18:46:53     89s] <CMD> setOptMode -addInst true -addInstancePrefix POSTCTS
[04/02 18:46:53     89s] <CMD> optDesign -postCTS -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_cts_0
[04/02 18:46:53     89s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2041.0M, totSessionCpu=0:01:29 **
[04/02 18:46:53     89s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:29.0/0:03:07.5 (0.5), mem = 2906.8M
[04/02 18:46:53     89s] Info: 6 threads available for lower-level modules during optimization.
[04/02 18:46:53     89s] GigaOpt running with 6 threads.
[04/02 18:46:53     89s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:29.0/0:03:07.5 (0.5), mem = 2906.8M
[04/02 18:46:53     89s] **INFO: User settings:
[04/02 18:46:53     89s] setDesignMode -process                      130
[04/02 18:46:53     89s] setExtractRCMode -coupling_c_th             0.4
[04/02 18:46:53     89s] setExtractRCMode -effortLevel               medium
[04/02 18:46:53     89s] setExtractRCMode -engine                    preRoute
[04/02 18:46:53     89s] setExtractRCMode -relative_c_th             1
[04/02 18:46:53     89s] setExtractRCMode -total_c_th                0
[04/02 18:46:53     89s] setDelayCalMode -enable_high_fanout         true
[04/02 18:46:53     89s] setDelayCalMode -engine                     aae
[04/02 18:46:53     89s] setDelayCalMode -ignoreNetLoad              false
[04/02 18:46:53     89s] setDelayCalMode -socv_accuracy_mode         low
[04/02 18:46:53     89s] setOptMode -activeSetupViews                { setupAnalysis }
[04/02 18:46:53     89s] setOptMode -addInst                         true
[04/02 18:46:53     89s] setOptMode -addInstancePrefix               POSTCTS
[04/02 18:46:53     89s] setOptMode -allEndPoints                    true
[04/02 18:46:53     89s] setOptMode -autoSetupViews                  { setupAnalysis}
[04/02 18:46:53     89s] setOptMode -autoTDGRSetupViews              { setupAnalysis}
[04/02 18:46:53     89s] setOptMode -drcMargin                       0.1
[04/02 18:46:53     89s] setOptMode -effort                          high
[04/02 18:46:53     89s] setOptMode -fixDrc                          true
[04/02 18:46:53     89s] setOptMode -fixFanoutLoad                   true
[04/02 18:46:53     89s] setOptMode -holdTargetSlack                 0.05
[04/02 18:46:53     89s] setOptMode -maxLength                       1000
[04/02 18:46:53     89s] setOptMode -optimizeFF                      true
[04/02 18:46:53     89s] setOptMode -preserveAllSequential           false
[04/02 18:46:53     89s] setOptMode -restruct                        false
[04/02 18:46:53     89s] setOptMode -setupTargetSlack                0.05
[04/02 18:46:53     89s] setOptMode -usefulSkew                      false
[04/02 18:46:53     89s] setOptMode -usefulSkewCTS                   true
[04/02 18:46:53     89s] setPlaceMode -place_global_max_density      0.8
[04/02 18:46:53     89s] setPlaceMode -place_global_uniform_density  true
[04/02 18:46:53     89s] setPlaceMode -timingDriven                  true
[04/02 18:46:53     89s] setAnalysisMode -analysisType               onChipVariation
[04/02 18:46:53     89s] setAnalysisMode -checkType                  setup
[04/02 18:46:53     89s] setAnalysisMode -clkSrcPath                 true
[04/02 18:46:53     89s] setAnalysisMode -clockPropagation           sdcControl
[04/02 18:46:53     89s] setAnalysisMode -cppr                       both
[04/02 18:46:53     89s] 
[04/02 18:46:53     89s] 
[04/02 18:46:53     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:46:53     89s] Summary for sequential cells identification: 
[04/02 18:46:53     89s]   Identified SBFF number: 112
[04/02 18:46:53     89s]   Identified MBFF number: 0
[04/02 18:46:53     89s]   Identified SB Latch number: 0
[04/02 18:46:53     89s]   Identified MB Latch number: 0
[04/02 18:46:53     89s]   Not identified SBFF number: 8
[04/02 18:46:53     89s]   Not identified MBFF number: 0
[04/02 18:46:53     89s]   Not identified SB Latch number: 0
[04/02 18:46:53     89s]   Not identified MB Latch number: 0
[04/02 18:46:53     89s]   Number of sequential cells which are not FFs: 34
[04/02 18:46:53     89s]  Visiting view : setupAnalysis
[04/02 18:46:53     89s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:46:53     89s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:46:53     89s]  Visiting view : holdAnalysis
[04/02 18:46:53     89s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:46:53     89s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:46:53     89s] TLC MultiMap info (StdDelay):
[04/02 18:46:53     89s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:46:53     89s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:46:53     89s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:46:53     89s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:46:53     89s]  Setting StdDelay to: 22.7ps
[04/02 18:46:53     89s] 
[04/02 18:46:53     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:46:53     89s] Need call spDPlaceInit before registerPrioInstLoc.
[04/02 18:46:53     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:2910.8M, EPOCH TIME: 1680475613.715084
[04/02 18:46:53     89s] Processing tracks to init pin-track alignment.
[04/02 18:46:53     89s] z: 2, totalTracks: 1
[04/02 18:46:53     89s] z: 4, totalTracks: 1
[04/02 18:46:53     89s] z: 6, totalTracks: 1
[04/02 18:46:53     89s] z: 8, totalTracks: 1
[04/02 18:46:53     89s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:53     89s] All LLGs are deleted
[04/02 18:46:53     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:53     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:53     89s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2910.8M, EPOCH TIME: 1680475613.721817
[04/02 18:46:53     89s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2910.8M, EPOCH TIME: 1680475613.722146
[04/02 18:46:53     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2910.8M, EPOCH TIME: 1680475613.722430
[04/02 18:46:53     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:53     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:53     89s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3006.8M, EPOCH TIME: 1680475613.726306
[04/02 18:46:53     89s] Max number of tech site patterns supported in site array is 256.
[04/02 18:46:53     89s] Core basic site is IBM13SITE
[04/02 18:46:53     89s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3006.8M, EPOCH TIME: 1680475613.781740
[04/02 18:46:53     89s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:46:53     89s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:46:53     89s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.007, MEM:3006.8M, EPOCH TIME: 1680475613.788662
[04/02 18:46:53     89s] Fast DP-INIT is on for default
[04/02 18:46:53     89s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:46:53     89s] Atter site array init, number of instance map data is 0.
[04/02 18:46:53     89s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.064, MEM:3006.8M, EPOCH TIME: 1680475613.790579
[04/02 18:46:53     89s] 
[04/02 18:46:53     89s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:53     89s] OPERPROF:     Starting CMU at level 3, MEM:3006.8M, EPOCH TIME: 1680475613.791374
[04/02 18:46:53     89s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3006.8M, EPOCH TIME: 1680475613.795753
[04/02 18:46:53     89s] 
[04/02 18:46:53     89s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:46:53     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.074, MEM:2910.8M, EPOCH TIME: 1680475613.796475
[04/02 18:46:53     89s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2910.8M, EPOCH TIME: 1680475613.796594
[04/02 18:46:53     89s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2910.8M, EPOCH TIME: 1680475613.799942
[04/02 18:46:53     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2910.8MB).
[04/02 18:46:53     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.086, MEM:2910.8M, EPOCH TIME: 1680475613.800646
[04/02 18:46:53     89s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2910.8M, EPOCH TIME: 1680475613.800796
[04/02 18:46:53     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:53     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:53     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:53     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:53     89s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2906.8M, EPOCH TIME: 1680475613.804491
[04/02 18:46:53     89s] 
[04/02 18:46:53     89s] Creating Lib Analyzer ...
[04/02 18:46:53     89s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:46:53     89s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:46:53     89s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:46:53     89s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:46:53     89s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:46:53     89s] 
[04/02 18:46:53     89s] {RT rc-typ 0 4 4 0}
[04/02 18:46:54     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=2912.8M
[04/02 18:46:54     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=2912.8M
[04/02 18:46:54     90s] Creating Lib Analyzer, finished. 
[04/02 18:46:54     90s] Effort level <high> specified for reg2reg path_group
[04/02 18:46:54     90s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2052.2M, totSessionCpu=0:01:30 **
[04/02 18:46:54     90s] *** optDesign -postCTS ***
[04/02 18:46:54     90s] DRC Margin: user margin 0.1; extra margin 0.2
[04/02 18:46:54     90s] Hold Target Slack: user slack 0.05
[04/02 18:46:54     90s] Setup Target Slack: user slack 0.05; extra slack 0.0
[04/02 18:46:55     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2963.8M, EPOCH TIME: 1680475615.005353
[04/02 18:46:55     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:55     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:55     90s] 
[04/02 18:46:55     90s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:55     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:2995.8M, EPOCH TIME: 1680475615.026589
[04/02 18:46:55     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:55     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:55     90s] Multi-VT timing optimization disabled based on library information.
[04/02 18:46:55     90s] 
[04/02 18:46:55     90s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:46:55     90s] Deleting Lib Analyzer.
[04/02 18:46:55     90s] 
[04/02 18:46:55     90s] TimeStamp Deleting Cell Server End ...
[04/02 18:46:55     90s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:46:55     90s] 
[04/02 18:46:55     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:46:55     90s] Summary for sequential cells identification: 
[04/02 18:46:55     90s]   Identified SBFF number: 112
[04/02 18:46:55     90s]   Identified MBFF number: 0
[04/02 18:46:55     90s]   Identified SB Latch number: 0
[04/02 18:46:55     90s]   Identified MB Latch number: 0
[04/02 18:46:55     90s]   Not identified SBFF number: 8
[04/02 18:46:55     90s]   Not identified MBFF number: 0
[04/02 18:46:55     90s]   Not identified SB Latch number: 0
[04/02 18:46:55     90s]   Not identified MB Latch number: 0
[04/02 18:46:55     90s]   Number of sequential cells which are not FFs: 34
[04/02 18:46:55     90s]  Visiting view : setupAnalysis
[04/02 18:46:55     90s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:46:55     90s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:46:55     90s]  Visiting view : holdAnalysis
[04/02 18:46:55     90s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:46:55     90s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:46:55     90s] TLC MultiMap info (StdDelay):
[04/02 18:46:55     90s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:46:55     90s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:46:55     90s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:46:55     90s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:46:55     90s]  Setting StdDelay to: 22.7ps
[04/02 18:46:55     90s] 
[04/02 18:46:55     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:46:55     90s] 
[04/02 18:46:55     90s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:46:55     90s] 
[04/02 18:46:55     90s] TimeStamp Deleting Cell Server End ...
[04/02 18:46:55     90s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2995.8M, EPOCH TIME: 1680475615.208986
[04/02 18:46:55     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:55     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:55     90s] All LLGs are deleted
[04/02 18:46:55     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:55     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:55     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2995.8M, EPOCH TIME: 1680475615.209284
[04/02 18:46:55     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2995.8M, EPOCH TIME: 1680475615.209401
[04/02 18:46:55     90s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2989.8M, EPOCH TIME: 1680475615.211397
[04/02 18:46:55     90s] Start to check current routing status for nets...
[04/02 18:46:55     90s] All nets are already routed correctly.
[04/02 18:46:55     90s] End to check current routing status for nets (mem=2989.8M)
[04/02 18:46:55     90s] 
[04/02 18:46:55     90s] Creating Lib Analyzer ...
[04/02 18:46:55     90s] 
[04/02 18:46:55     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:46:55     90s] Summary for sequential cells identification: 
[04/02 18:46:55     90s]   Identified SBFF number: 112
[04/02 18:46:55     90s]   Identified MBFF number: 0
[04/02 18:46:55     90s]   Identified SB Latch number: 0
[04/02 18:46:55     90s]   Identified MB Latch number: 0
[04/02 18:46:55     90s]   Not identified SBFF number: 8
[04/02 18:46:55     90s]   Not identified MBFF number: 0
[04/02 18:46:55     90s]   Not identified SB Latch number: 0
[04/02 18:46:55     90s]   Not identified MB Latch number: 0
[04/02 18:46:55     90s]   Number of sequential cells which are not FFs: 34
[04/02 18:46:55     90s]  Visiting view : setupAnalysis
[04/02 18:46:55     90s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:46:55     90s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:46:55     90s]  Visiting view : holdAnalysis
[04/02 18:46:55     90s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:46:55     90s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:46:55     90s] TLC MultiMap info (StdDelay):
[04/02 18:46:55     90s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:46:55     90s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:46:55     90s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:46:55     90s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:46:55     90s]  Setting StdDelay to: 22.7ps
[04/02 18:46:55     90s] 
[04/02 18:46:55     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:46:55     90s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:46:55     90s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:46:55     90s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:46:55     90s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:46:55     90s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:46:55     90s] 
[04/02 18:46:55     90s] {RT rc-typ 0 4 4 0}
[04/02 18:46:56     91s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=2997.9M
[04/02 18:46:56     91s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=2997.9M
[04/02 18:46:56     91s] Creating Lib Analyzer, finished. 
[04/02 18:46:56     91s] #optDebug: Start CG creation (mem=3026.5M)
[04/02 18:46:56     91s]  ...initializing CG  maxDriveDist 1665.751000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 166.575000 
[04/02 18:46:56     91s] (cpu=0:00:00.1, mem=3101.5M)
[04/02 18:46:56     91s]  ...processing cgPrt (cpu=0:00:00.1, mem=3101.5M)
[04/02 18:46:56     91s]  ...processing cgEgp (cpu=0:00:00.1, mem=3101.5M)
[04/02 18:46:56     91s]  ...processing cgPbk (cpu=0:00:00.1, mem=3101.5M)
[04/02 18:46:56     91s]  ...processing cgNrb(cpu=0:00:00.1, mem=3101.5M)
[04/02 18:46:56     91s]  ...processing cgObs (cpu=0:00:00.1, mem=3101.5M)
[04/02 18:46:56     91s]  ...processing cgCon (cpu=0:00:00.1, mem=3101.5M)
[04/02 18:46:56     91s]  ...processing cgPdm (cpu=0:00:00.1, mem=3101.5M)
[04/02 18:46:56     91s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3101.5M)
[04/02 18:46:56     91s] Compute RC Scale Done ...
[04/02 18:46:56     91s] All LLGs are deleted
[04/02 18:46:56     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3091.9M, EPOCH TIME: 1680475616.225357
[04/02 18:46:56     91s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3091.9M, EPOCH TIME: 1680475616.225690
[04/02 18:46:56     91s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3091.9M, EPOCH TIME: 1680475616.225945
[04/02 18:46:56     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3155.9M, EPOCH TIME: 1680475616.229036
[04/02 18:46:56     91s] Max number of tech site patterns supported in site array is 256.
[04/02 18:46:56     91s] Core basic site is IBM13SITE
[04/02 18:46:56     91s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3155.9M, EPOCH TIME: 1680475616.240649
[04/02 18:46:56     91s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:46:56     91s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:46:56     91s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.005, MEM:3187.9M, EPOCH TIME: 1680475616.245509
[04/02 18:46:56     91s] Fast DP-INIT is on for default
[04/02 18:46:56     91s] Atter site array init, number of instance map data is 0.
[04/02 18:46:56     91s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:3187.9M, EPOCH TIME: 1680475616.246997
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:56     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.045, MEM:3091.9M, EPOCH TIME: 1680475616.271306
[04/02 18:46:56     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:56     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.057  |  0.057  |  0.066  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3178.2M, EPOCH TIME: 1680475616.340778
[04/02 18:46:56     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:56     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.048, MEM:3179.7M, EPOCH TIME: 1680475616.389253
[04/02 18:46:56     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:56     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] Density: 17.807%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2086.2M, totSessionCpu=0:01:32 **
[04/02 18:46:56     91s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.6/0:00:02.9 (0.9), totSession cpu/real = 0:01:31.6/0:03:10.4 (0.5), mem = 3032.7M
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s] =============================================================================================
[04/02 18:46:56     91s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.14-s109_1
[04/02 18:46:56     91s] =============================================================================================
[04/02 18:46:56     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:56     91s] ---------------------------------------------------------------------------------------------
[04/02 18:46:56     91s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:56     91s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.1 % )     0:00:00.2 /  0:00:00.2    0.9
[04/02 18:46:56     91s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    2.0
[04/02 18:46:56     91s] [ CellServerInit         ]      3   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.5
[04/02 18:46:56     91s] [ LibAnalyzerInit        ]      2   0:00:01.8  (  60.3 % )     0:00:01.8 /  0:00:01.7    0.9
[04/02 18:46:56     91s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:56     91s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/02 18:46:56     91s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:56     91s] [ TimingUpdate           ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    2.5
[04/02 18:46:56     91s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/02 18:46:56     91s] [ MISC                   ]          0:00:00.8  (  26.1 % )     0:00:00.8 /  0:00:00.5    0.7
[04/02 18:46:56     91s] ---------------------------------------------------------------------------------------------
[04/02 18:46:56     91s]  InitOpt #1 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.6    0.9
[04/02 18:46:56     91s] ---------------------------------------------------------------------------------------------
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s] ** INFO : this run is activating low effort ccoptDesign flow
[04/02 18:46:56     91s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:46:56     91s] ### Creating PhyDesignMc. totSessionCpu=0:01:32 mem=3032.7M
[04/02 18:46:56     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:3032.7M, EPOCH TIME: 1680475616.399370
[04/02 18:46:56     91s] Processing tracks to init pin-track alignment.
[04/02 18:46:56     91s] z: 2, totalTracks: 1
[04/02 18:46:56     91s] z: 4, totalTracks: 1
[04/02 18:46:56     91s] z: 6, totalTracks: 1
[04/02 18:46:56     91s] z: 8, totalTracks: 1
[04/02 18:46:56     91s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:56     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3032.7M, EPOCH TIME: 1680475616.403685
[04/02 18:46:56     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:46:56     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.074, MEM:3032.7M, EPOCH TIME: 1680475616.477675
[04/02 18:46:56     91s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3032.7M, EPOCH TIME: 1680475616.477824
[04/02 18:46:56     91s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.004, MEM:3032.7M, EPOCH TIME: 1680475616.481384
[04/02 18:46:56     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3032.7MB).
[04/02 18:46:56     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.082, MEM:3032.7M, EPOCH TIME: 1680475616.481776
[04/02 18:46:56     91s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:46:56     91s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:32 mem=3032.7M
[04/02 18:46:56     91s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3032.7M, EPOCH TIME: 1680475616.482860
[04/02 18:46:56     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:56     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3032.7M, EPOCH TIME: 1680475616.485954
[04/02 18:46:56     91s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:46:56     91s] OPTC: m1 20.0 20.0
[04/02 18:46:56     91s] #optDebug: fT-E <X 2 0 0 1>
[04/02 18:46:56     91s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.4
[04/02 18:46:56     91s] Begin: GigaOpt Route Type Constraints Refinement
[04/02 18:46:56     91s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:31.8/0:03:10.8 (0.5), mem = 3016.7M
[04/02 18:46:56     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.13
[04/02 18:46:56     91s] ### Creating RouteCongInterface, started
[04/02 18:46:56     91s] {MMLU 0 4 658}
[04/02 18:46:56     91s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=3016.7M
[04/02 18:46:56     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=3016.7M
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s] #optDebug: {0, 1.000}
[04/02 18:46:56     91s] ### Creating RouteCongInterface, finished
[04/02 18:46:56     91s] Updated routing constraints on 0 nets.
[04/02 18:46:56     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.13
[04/02 18:46:56     91s] Bottom Preferred Layer:
[04/02 18:46:56     91s] +-----------+------------+----------+
[04/02 18:46:56     91s] |   Layer   |    CLK     |   Rule   |
[04/02 18:46:56     91s] +-----------+------------+----------+
[04/02 18:46:56     91s] | M3 (z=3)  |          4 | default  |
[04/02 18:46:56     91s] +-----------+------------+----------+
[04/02 18:46:56     91s] Via Pillar Rule:
[04/02 18:46:56     91s]     None
[04/02 18:46:56     91s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.0), totSession cpu/real = 0:01:31.8/0:03:10.9 (0.5), mem = 3048.7M
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s] =============================================================================================
[04/02 18:46:56     91s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.14-s109_1
[04/02 18:46:56     91s] =============================================================================================
[04/02 18:46:56     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:56     91s] ---------------------------------------------------------------------------------------------
[04/02 18:46:56     91s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  89.5 % )     0:00:00.1 /  0:00:00.0    0.0
[04/02 18:46:56     91s] [ MISC                   ]          0:00:00.0  (  10.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:56     91s] ---------------------------------------------------------------------------------------------
[04/02 18:46:56     91s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.0
[04/02 18:46:56     91s] ---------------------------------------------------------------------------------------------
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s] End: GigaOpt Route Type Constraints Refinement
[04/02 18:46:56     91s] *** Starting optimizing excluded clock nets MEM= 3048.7M) ***
[04/02 18:46:56     91s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3048.7M) ***
[04/02 18:46:56     91s] *** Starting optimizing excluded clock nets MEM= 3048.7M) ***
[04/02 18:46:56     91s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3048.7M) ***
[04/02 18:46:56     91s] Info: Done creating the CCOpt slew target map.
[04/02 18:46:56     91s] Begin: GigaOpt high fanout net optimization
[04/02 18:46:56     91s] GigaOpt HFN: use maxLocalDensity 1.2
[04/02 18:46:56     91s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/02 18:46:56     91s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:31.9/0:03:10.9 (0.5), mem = 3048.7M
[04/02 18:46:56     91s] Info: 4 nets with fixed/cover wires excluded.
[04/02 18:46:56     91s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:46:56     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.14
[04/02 18:46:56     91s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:46:56     91s] ### Creating PhyDesignMc. totSessionCpu=0:01:32 mem=3048.7M
[04/02 18:46:56     91s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:46:56     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:3048.7M, EPOCH TIME: 1680475616.899084
[04/02 18:46:56     91s] Processing tracks to init pin-track alignment.
[04/02 18:46:56     91s] z: 2, totalTracks: 1
[04/02 18:46:56     91s] z: 4, totalTracks: 1
[04/02 18:46:56     91s] z: 6, totalTracks: 1
[04/02 18:46:56     91s] z: 8, totalTracks: 1
[04/02 18:46:56     91s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:56     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3048.7M, EPOCH TIME: 1680475616.902989
[04/02 18:46:56     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:46:56     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.083, MEM:3048.7M, EPOCH TIME: 1680475616.985872
[04/02 18:46:56     91s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3048.7M, EPOCH TIME: 1680475616.986085
[04/02 18:46:56     91s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3048.7M, EPOCH TIME: 1680475616.988177
[04/02 18:46:56     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3048.7MB).
[04/02 18:46:56     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.089, MEM:3048.7M, EPOCH TIME: 1680475616.988566
[04/02 18:46:56     91s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:46:56     91s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:32 mem=3048.7M
[04/02 18:46:56     91s] ### Creating RouteCongInterface, started
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[04/02 18:46:56     91s] 
[04/02 18:46:56     91s] #optDebug: {0, 1.000}
[04/02 18:46:56     91s] ### Creating RouteCongInterface, finished
[04/02 18:46:56     91s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=3048.7M
[04/02 18:46:56     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=3048.7M
[04/02 18:46:57     92s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:46:57     92s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:46:57     92s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:46:57     92s] Total-nets :: 658, Stn-nets :: 0, ratio :: 0 %, Total-len 15652.8, Stn-len 0
[04/02 18:46:57     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3180.8M, EPOCH TIME: 1680475617.395622
[04/02 18:46:57     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:57     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:57     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:57     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:57     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:3047.8M, EPOCH TIME: 1680475617.401151
[04/02 18:46:57     92s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:46:57     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.14
[04/02 18:46:57     92s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.5 (0.8), totSession cpu/real = 0:01:32.2/0:03:11.4 (0.5), mem = 3047.8M
[04/02 18:46:57     92s] 
[04/02 18:46:57     92s] =============================================================================================
[04/02 18:46:57     92s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.14-s109_1
[04/02 18:46:57     92s] =============================================================================================
[04/02 18:46:57     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:57     92s] ---------------------------------------------------------------------------------------------
[04/02 18:46:57     92s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:57     92s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  18.9 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:46:57     92s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:57     92s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:57     92s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:57     92s] [ MISC                   ]          0:00:00.4  (  79.8 % )     0:00:00.4 /  0:00:00.3    0.9
[04/02 18:46:57     92s] ---------------------------------------------------------------------------------------------
[04/02 18:46:57     92s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.8
[04/02 18:46:57     92s] ---------------------------------------------------------------------------------------------
[04/02 18:46:57     92s] 
[04/02 18:46:57     92s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/02 18:46:57     92s] End: GigaOpt high fanout net optimization
[04/02 18:46:57     92s] Activate optFanout-based MLT
[04/02 18:46:57     92s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:46:57     92s] Deleting Lib Analyzer.
[04/02 18:46:57     92s] Begin: GigaOpt Global Optimization
[04/02 18:46:57     92s] *info: use new DP (enabled)
[04/02 18:46:57     92s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/02 18:46:57     92s] Info: 4 nets with fixed/cover wires excluded.
[04/02 18:46:57     92s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:46:57     92s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:32.3/0:03:11.5 (0.5), mem = 3049.2M
[04/02 18:46:57     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.15
[04/02 18:46:57     92s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:46:57     92s] ### Creating PhyDesignMc. totSessionCpu=0:01:32 mem=3049.2M
[04/02 18:46:57     92s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:46:57     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:3049.2M, EPOCH TIME: 1680475617.470830
[04/02 18:46:57     92s] Processing tracks to init pin-track alignment.
[04/02 18:46:57     92s] z: 2, totalTracks: 1
[04/02 18:46:57     92s] z: 4, totalTracks: 1
[04/02 18:46:57     92s] z: 6, totalTracks: 1
[04/02 18:46:57     92s] z: 8, totalTracks: 1
[04/02 18:46:57     92s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:57     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3049.2M, EPOCH TIME: 1680475617.474862
[04/02 18:46:57     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:57     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:57     92s] 
[04/02 18:46:57     92s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:57     92s] 
[04/02 18:46:57     92s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:46:57     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:3049.2M, EPOCH TIME: 1680475617.492395
[04/02 18:46:57     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3049.2M, EPOCH TIME: 1680475617.492558
[04/02 18:46:57     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.005, MEM:3049.2M, EPOCH TIME: 1680475617.497066
[04/02 18:46:57     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3049.2MB).
[04/02 18:46:57     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.027, MEM:3049.2M, EPOCH TIME: 1680475617.497640
[04/02 18:46:57     92s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:46:57     92s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:32 mem=3049.2M
[04/02 18:46:57     92s] ### Creating RouteCongInterface, started
[04/02 18:46:57     92s] 
[04/02 18:46:57     92s] Creating Lib Analyzer ...
[04/02 18:46:57     92s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:46:57     92s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:46:57     92s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:46:57     92s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:46:57     92s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:46:57     92s] 
[04/02 18:46:57     92s] {RT rc-typ 0 4 4 0}
[04/02 18:46:58     93s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=3049.2M
[04/02 18:46:58     93s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=3049.2M
[04/02 18:46:58     93s] Creating Lib Analyzer, finished. 
[04/02 18:46:58     93s] 
[04/02 18:46:58     93s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:46:58     93s] 
[04/02 18:46:58     93s] #optDebug: {0, 1.000}
[04/02 18:46:58     93s] ### Creating RouteCongInterface, finished
[04/02 18:46:58     93s] ### Creating LA Mngr. totSessionCpu=0:01:33 mem=3049.2M
[04/02 18:46:58     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:33 mem=3049.2M
[04/02 18:46:59     93s] *info: 4 clock nets excluded
[04/02 18:46:59     93s] *info: 4 nets with fixed/cover wires excluded.
[04/02 18:46:59     93s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3373.1M, EPOCH TIME: 1680475619.140125
[04/02 18:46:59     93s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3373.1M, EPOCH TIME: 1680475619.140414
[04/02 18:46:59     93s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[04/02 18:46:59     93s] Info: End MT loop @oiCellDelayCachingJob.
[04/02 18:46:59     93s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:46:59     93s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:46:59     93s] ** GigaOpt Global Opt WNS Slack 0.050  TNS Slack 0.000 
[04/02 18:46:59     93s] +--------+--------+---------+------------+--------+-------------+---------+-------------------+
[04/02 18:46:59     93s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|     End Point     |
[04/02 18:46:59     93s] +--------+--------+---------+------------+--------+-------------+---------+-------------------+
[04/02 18:46:59     94s] |   0.050|   0.000|   17.81%|   0:00:00.0| 3374.1M|setupAnalysis|       NA| NA                |
[04/02 18:46:59     94s] +--------+--------+---------+------------+--------+-------------+---------+-------------------+
[04/02 18:46:59     94s] 
[04/02 18:46:59     94s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3374.1M) ***
[04/02 18:46:59     94s] 
[04/02 18:46:59     94s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3374.1M) ***
[04/02 18:46:59     94s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[04/02 18:46:59     94s] Total-nets :: 658, Stn-nets :: 0, ratio :: 0 %, Total-len 15652.8, Stn-len 0
[04/02 18:46:59     94s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3214.3M, EPOCH TIME: 1680475619.303869
[04/02 18:46:59     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:46:59     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:59     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:59     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:59     94s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.067, MEM:3070.3M, EPOCH TIME: 1680475619.371359
[04/02 18:46:59     94s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:46:59     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.15
[04/02 18:46:59     94s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.9 (0.9), totSession cpu/real = 0:01:34.0/0:03:13.4 (0.5), mem = 3070.3M
[04/02 18:46:59     94s] 
[04/02 18:46:59     94s] =============================================================================================
[04/02 18:46:59     94s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.14-s109_1
[04/02 18:46:59     94s] =============================================================================================
[04/02 18:46:59     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:46:59     94s] ---------------------------------------------------------------------------------------------
[04/02 18:46:59     94s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:59     94s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  54.3 % )     0:00:01.0 /  0:00:00.9    0.8
[04/02 18:46:59     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:59     94s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[04/02 18:46:59     94s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:59     94s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:01.0 /  0:00:00.9    0.8
[04/02 18:46:59     94s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:46:59     94s] [ TransformInit          ]      1   0:00:00.5  (  28.9 % )     0:00:00.5 /  0:00:00.5    1.0
[04/02 18:46:59     94s] [ MISC                   ]          0:00:00.3  (  14.0 % )     0:00:00.3 /  0:00:00.3    1.1
[04/02 18:46:59     94s] ---------------------------------------------------------------------------------------------
[04/02 18:46:59     94s]  GlobalOpt #1 TOTAL                 0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.7    0.9
[04/02 18:46:59     94s] ---------------------------------------------------------------------------------------------
[04/02 18:46:59     94s] 
[04/02 18:46:59     94s] End: GigaOpt Global Optimization
[04/02 18:46:59     94s] Deactivate optFanout-based MLT
[04/02 18:46:59     94s] *** Timing Is met
[04/02 18:46:59     94s] *** Check timing (0:00:00.0)
[04/02 18:46:59     94s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:46:59     94s] Deleting Lib Analyzer.
[04/02 18:46:59     94s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/02 18:46:59     94s] Info: 4 nets with fixed/cover wires excluded.
[04/02 18:46:59     94s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:46:59     94s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=3070.3M
[04/02 18:46:59     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=3070.3M
[04/02 18:46:59     94s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/02 18:46:59     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3070.3M, EPOCH TIME: 1680475619.398246
[04/02 18:46:59     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:59     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:59     94s] 
[04/02 18:46:59     94s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:59     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.082, MEM:3071.8M, EPOCH TIME: 1680475619.480028
[04/02 18:46:59     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:46:59     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:59     94s] Activate postCTS OCP-based MLT
[04/02 18:46:59     94s] **INFO: Flow update: Design timing is met.
[04/02 18:46:59     94s] Deactivate postCTS OCP-based MLT
[04/02 18:46:59     94s] **INFO: Flow update: Design timing is met.
[04/02 18:46:59     94s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/02 18:46:59     94s] Info: 4 nets with fixed/cover wires excluded.
[04/02 18:46:59     94s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:46:59     94s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=3069.8M
[04/02 18:46:59     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=3069.8M
[04/02 18:46:59     94s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:46:59     94s] ### Creating PhyDesignMc. totSessionCpu=0:01:34 mem=3331.2M
[04/02 18:46:59     94s] OPERPROF: Starting DPlace-Init at level 1, MEM:3331.2M, EPOCH TIME: 1680475619.685568
[04/02 18:46:59     94s] Processing tracks to init pin-track alignment.
[04/02 18:46:59     94s] z: 2, totalTracks: 1
[04/02 18:46:59     94s] z: 4, totalTracks: 1
[04/02 18:46:59     94s] z: 6, totalTracks: 1
[04/02 18:46:59     94s] z: 8, totalTracks: 1
[04/02 18:46:59     94s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:46:59     94s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3331.2M, EPOCH TIME: 1680475619.691642
[04/02 18:46:59     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:59     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:46:59     94s] 
[04/02 18:46:59     94s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:46:59     94s] 
[04/02 18:46:59     94s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:46:59     94s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:3363.2M, EPOCH TIME: 1680475619.712117
[04/02 18:46:59     94s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3363.2M, EPOCH TIME: 1680475619.712327
[04/02 18:46:59     94s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.059, MEM:3363.2M, EPOCH TIME: 1680475619.771120
[04/02 18:46:59     94s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3363.2MB).
[04/02 18:46:59     94s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.086, MEM:3363.2M, EPOCH TIME: 1680475619.771720
[04/02 18:46:59     94s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:46:59     94s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:34 mem=3363.2M
[04/02 18:46:59     94s] Begin: Area Reclaim Optimization
[04/02 18:46:59     94s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:34.2/0:03:13.8 (0.5), mem = 3363.2M
[04/02 18:46:59     94s] 
[04/02 18:46:59     94s] Creating Lib Analyzer ...
[04/02 18:46:59     94s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:46:59     94s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:46:59     94s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:46:59     94s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:46:59     94s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:46:59     94s] 
[04/02 18:46:59     94s] {RT rc-typ 0 4 4 0}
[04/02 18:47:00     95s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:35 mem=3367.2M
[04/02 18:47:00     95s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:35 mem=3367.2M
[04/02 18:47:00     95s] Creating Lib Analyzer, finished. 
[04/02 18:47:00     95s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.16
[04/02 18:47:00     95s] ### Creating RouteCongInterface, started
[04/02 18:47:00     95s] 
[04/02 18:47:00     95s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:47:00     95s] 
[04/02 18:47:00     95s] #optDebug: {0, 1.000}
[04/02 18:47:00     95s] ### Creating RouteCongInterface, finished
[04/02 18:47:00     95s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=3367.2M
[04/02 18:47:00     95s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=3367.2M
[04/02 18:47:00     95s] Usable buffer cells for single buffer setup transform:
[04/02 18:47:00     95s] CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
[04/02 18:47:00     95s] Number of usable buffer cells above: 16
[04/02 18:47:01     95s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3367.2M, EPOCH TIME: 1680475621.235192
[04/02 18:47:01     95s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3367.2M, EPOCH TIME: 1680475621.235507
[04/02 18:47:01     95s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:47:01     95s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:47:01     95s] Reclaim Optimization WNS Slack 0.057  TNS Slack 0.000 Density 17.81
[04/02 18:47:01     95s] +---------+---------+--------+--------+------------+--------+
[04/02 18:47:01     95s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/02 18:47:01     95s] +---------+---------+--------+--------+------------+--------+
[04/02 18:47:01     95s] |   17.81%|        -|   0.057|   0.000|   0:00:00.0| 3367.2M|
[04/02 18:47:01     95s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[04/02 18:47:01     95s] |   17.81%|        0|   0.057|   0.000|   0:00:00.0| 3367.2M|
[04/02 18:47:01     95s] |   17.81%|        0|   0.057|   0.000|   0:00:00.0| 3367.2M|
[04/02 18:47:01     95s] |   17.81%|        1|   0.057|   0.000|   0:00:00.0| 3502.7M|
[04/02 18:47:01     95s] |   17.81%|        0|   0.057|   0.000|   0:00:00.0| 3502.7M|
[04/02 18:47:01     95s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[04/02 18:47:01     95s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[04/02 18:47:01     95s] |   17.81%|        0|   0.057|   0.000|   0:00:00.0| 3502.7M|
[04/02 18:47:01     95s] +---------+---------+--------+--------+------------+--------+
[04/02 18:47:01     95s] Reclaim Optimization End WNS Slack 0.057  TNS Slack 0.000 Density 17.81
[04/02 18:47:01     95s] 
[04/02 18:47:01     95s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/02 18:47:01     95s] --------------------------------------------------------------
[04/02 18:47:01     95s] |                                   | Total     | Sequential |
[04/02 18:47:01     95s] --------------------------------------------------------------
[04/02 18:47:01     95s] | Num insts resized                 |       0  |       0    |
[04/02 18:47:01     95s] | Num insts undone                  |       1  |       0    |
[04/02 18:47:01     95s] | Num insts Downsized               |       0  |       0    |
[04/02 18:47:01     95s] | Num insts Samesized               |       0  |       0    |
[04/02 18:47:01     95s] | Num insts Upsized                 |       0  |       0    |
[04/02 18:47:01     95s] | Num multiple commits+uncommits    |       0  |       -    |
[04/02 18:47:01     95s] --------------------------------------------------------------
[04/02 18:47:01     95s] 
[04/02 18:47:01     95s] Number of times islegalLocAvaiable called = 6 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
[04/02 18:47:01     95s] End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:02.0) **
[04/02 18:47:01     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3502.7M, EPOCH TIME: 1680475621.506831
[04/02 18:47:01     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:47:01     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:3502.7M, EPOCH TIME: 1680475621.512373
[04/02 18:47:01     95s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3502.7M, EPOCH TIME: 1680475621.569449
[04/02 18:47:01     95s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3502.7M, EPOCH TIME: 1680475621.569783
[04/02 18:47:01     95s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3502.7M, EPOCH TIME: 1680475621.574532
[04/02 18:47:01     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] 
[04/02 18:47:01     95s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:01     95s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.019, REAL:0.019, MEM:3502.7M, EPOCH TIME: 1680475621.593083
[04/02 18:47:01     95s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3502.7M, EPOCH TIME: 1680475621.593274
[04/02 18:47:01     95s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3502.7M, EPOCH TIME: 1680475621.595505
[04/02 18:47:01     95s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3502.7M, EPOCH TIME: 1680475621.595822
[04/02 18:47:01     95s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3502.7M, EPOCH TIME: 1680475621.595977
[04/02 18:47:01     95s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.027, REAL:0.026, MEM:3502.7M, EPOCH TIME: 1680475621.596123
[04/02 18:47:01     95s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.028, REAL:0.027, MEM:3502.7M, EPOCH TIME: 1680475621.596193
[04/02 18:47:01     95s] TDRefine: refinePlace mode is spiral
[04/02 18:47:01     95s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1311766.10
[04/02 18:47:01     95s] OPERPROF: Starting RefinePlace at level 1, MEM:3502.7M, EPOCH TIME: 1680475621.596394
[04/02 18:47:01     95s] *** Starting refinePlace (0:01:36 mem=3502.7M) ***
[04/02 18:47:01     95s] Total net bbox length = 1.328e+04 (6.402e+03 6.876e+03) (ext = 1.879e+03)
[04/02 18:47:01     95s] 
[04/02 18:47:01     95s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:01     95s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:47:01     95s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:47:01     95s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:47:01     95s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3502.7M, EPOCH TIME: 1680475621.601948
[04/02 18:47:01     95s] Starting refinePlace ...
[04/02 18:47:01     95s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:47:01     95s] One DDP V2 for no tweak run.
[04/02 18:47:01     95s] 
[04/02 18:47:01     95s] Running Spiral MT with 6 threads  fetchWidth=8 
[04/02 18:47:01     95s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/02 18:47:01     95s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:47:01     95s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:47:01     95s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3502.7MB) @(0:01:36 - 0:01:36).
[04/02 18:47:01     95s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/02 18:47:01     95s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:47:01     95s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3502.7MB
[04/02 18:47:01     95s] Statistics of distance of Instance movement in refine placement:
[04/02 18:47:01     95s]   maximum (X+Y) =         0.00 um
[04/02 18:47:01     95s]   mean    (X+Y) =         0.00 um
[04/02 18:47:01     95s] Summary Report:
[04/02 18:47:01     95s] Instances move: 0 (out of 653 movable)
[04/02 18:47:01     95s] Instances flipped: 0
[04/02 18:47:01     95s] Mean displacement: 0.00 um
[04/02 18:47:01     95s] Max displacement: 0.00 um 
[04/02 18:47:01     95s] Total instances moved : 0
[04/02 18:47:01     95s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.037, REAL:0.101, MEM:3502.7M, EPOCH TIME: 1680475621.702513
[04/02 18:47:01     95s] Total net bbox length = 1.328e+04 (6.402e+03 6.876e+03) (ext = 1.879e+03)
[04/02 18:47:01     95s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3502.7MB
[04/02 18:47:01     95s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3502.7MB) @(0:01:36 - 0:01:36).
[04/02 18:47:01     95s] *** Finished refinePlace (0:01:36 mem=3502.7M) ***
[04/02 18:47:01     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1311766.10
[04/02 18:47:01     95s] OPERPROF: Finished RefinePlace at level 1, CPU:0.043, REAL:0.107, MEM:3502.7M, EPOCH TIME: 1680475621.703273
[04/02 18:47:01     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3502.7M, EPOCH TIME: 1680475621.705991
[04/02 18:47:01     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:47:01     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3502.7M, EPOCH TIME: 1680475621.709184
[04/02 18:47:01     95s] *** maximum move = 0.00 um ***
[04/02 18:47:01     95s] *** Finished re-routing un-routed nets (3502.7M) ***
[04/02 18:47:01     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:3430.7M, EPOCH TIME: 1680475621.798264
[04/02 18:47:01     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3430.7M, EPOCH TIME: 1680475621.802476
[04/02 18:47:01     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] 
[04/02 18:47:01     95s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:01     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.081, MEM:3430.7M, EPOCH TIME: 1680475621.883397
[04/02 18:47:01     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3430.7M, EPOCH TIME: 1680475621.883879
[04/02 18:47:01     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3430.7M, EPOCH TIME: 1680475621.887749
[04/02 18:47:01     95s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3430.7M, EPOCH TIME: 1680475621.888100
[04/02 18:47:01     95s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3430.7M, EPOCH TIME: 1680475621.888245
[04/02 18:47:01     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.090, MEM:3430.7M, EPOCH TIME: 1680475621.888379
[04/02 18:47:01     95s] 
[04/02 18:47:01     95s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3430.7M) ***
[04/02 18:47:01     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.16
[04/02 18:47:01     95s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:02.1 (0.8), totSession cpu/real = 0:01:35.9/0:03:15.9 (0.5), mem = 3430.7M
[04/02 18:47:01     95s] 
[04/02 18:47:01     95s] =============================================================================================
[04/02 18:47:01     95s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.14-s109_1
[04/02 18:47:01     95s] =============================================================================================
[04/02 18:47:01     95s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:47:01     95s] ---------------------------------------------------------------------------------------------
[04/02 18:47:01     95s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:01     95s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  46.3 % )     0:00:01.0 /  0:00:00.9    0.9
[04/02 18:47:01     95s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:01     95s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:01     95s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:01     95s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:01     95s] [ OptimizationStep       ]      1   0:00:00.0  (   0.8 % )     0:00:00.3 /  0:00:00.2    0.7
[04/02 18:47:01     95s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.4 % )     0:00:00.2 /  0:00:00.2    0.7
[04/02 18:47:01     95s] [ OptGetWeight           ]     45   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:01     95s] [ OptEval                ]     45   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    2.0
[04/02 18:47:01     95s] [ OptCommit              ]     45   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:01     95s] [ PostCommitDelayUpdate  ]     46   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.4
[04/02 18:47:01     95s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:01     95s] [ RefinePlace            ]      1   0:00:00.3  (  14.7 % )     0:00:00.4 /  0:00:00.2    0.4
[04/02 18:47:01     95s] [ TimingUpdate           ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.0    0.5
[04/02 18:47:01     95s] [ IncrTimingUpdate       ]      2   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.0    0.3
[04/02 18:47:01     95s] [ MISC                   ]          0:00:00.5  (  22.2 % )     0:00:00.5 /  0:00:00.4    0.8
[04/02 18:47:01     95s] ---------------------------------------------------------------------------------------------
[04/02 18:47:01     95s]  AreaOpt #1 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:01.6    0.8
[04/02 18:47:01     95s] ---------------------------------------------------------------------------------------------
[04/02 18:47:01     95s] 
[04/02 18:47:01     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3269.4M, EPOCH TIME: 1680475621.902788
[04/02 18:47:01     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:01     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:01     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.070, MEM:3009.4M, EPOCH TIME: 1680475621.972311
[04/02 18:47:01     95s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:47:01     95s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3009.43M, totSessionCpu=0:01:36).
[04/02 18:47:01     95s] postCtsLateCongRepair #1 0
[04/02 18:47:01     95s] postCtsLateCongRepair #1 0
[04/02 18:47:02     95s] postCtsLateCongRepair #1 0
[04/02 18:47:02     95s] postCtsLateCongRepair #1 0
[04/02 18:47:02     95s] Starting local wire reclaim
[04/02 18:47:02     95s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3009.4M, EPOCH TIME: 1680475622.080923
[04/02 18:47:02     95s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3009.4M, EPOCH TIME: 1680475622.081106
[04/02 18:47:02     95s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3009.4M, EPOCH TIME: 1680475622.081210
[04/02 18:47:02     95s] Processing tracks to init pin-track alignment.
[04/02 18:47:02     95s] z: 2, totalTracks: 1
[04/02 18:47:02     95s] z: 4, totalTracks: 1
[04/02 18:47:02     95s] z: 6, totalTracks: 1
[04/02 18:47:02     95s] z: 8, totalTracks: 1
[04/02 18:47:02     95s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:47:02     95s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3009.4M, EPOCH TIME: 1680475622.086820
[04/02 18:47:02     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:02     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:02     95s] 
[04/02 18:47:02     95s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:02     95s] 
[04/02 18:47:02     95s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:47:02     95s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.021, REAL:0.022, MEM:3010.9M, EPOCH TIME: 1680475622.108876
[04/02 18:47:02     95s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3010.9M, EPOCH TIME: 1680475622.109069
[04/02 18:47:02     95s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.061, MEM:3010.9M, EPOCH TIME: 1680475622.169736
[04/02 18:47:02     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3010.9MB).
[04/02 18:47:02     95s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.089, MEM:3010.9M, EPOCH TIME: 1680475622.170378
[04/02 18:47:02     95s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.031, REAL:0.089, MEM:3010.9M, EPOCH TIME: 1680475622.170450
[04/02 18:47:02     95s] TDRefine: refinePlace mode is spiral
[04/02 18:47:02     95s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1311766.11
[04/02 18:47:02     95s] OPERPROF:   Starting RefinePlace at level 2, MEM:3010.9M, EPOCH TIME: 1680475622.170699
[04/02 18:47:02     95s] *** Starting refinePlace (0:01:36 mem=3010.9M) ***
[04/02 18:47:02     95s] Total net bbox length = 1.328e+04 (6.402e+03 6.876e+03) (ext = 1.879e+03)
[04/02 18:47:02     95s] 
[04/02 18:47:02     95s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:02     95s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:47:02     95s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:47:02     95s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3010.9M, EPOCH TIME: 1680475622.176069
[04/02 18:47:02     95s] Starting refinePlace ...
[04/02 18:47:02     95s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:47:02     95s] One DDP V2 for no tweak run.
[04/02 18:47:02     95s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3010.9M, EPOCH TIME: 1680475622.178263
[04/02 18:47:02     95s] OPERPROF:         Starting spMPad at level 5, MEM:3010.9M, EPOCH TIME: 1680475622.179729
[04/02 18:47:02     95s] OPERPROF:           Starting spContextMPad at level 6, MEM:3010.9M, EPOCH TIME: 1680475622.179907
[04/02 18:47:02     95s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3010.9M, EPOCH TIME: 1680475622.179977
[04/02 18:47:02     95s] MP Top (653): mp=1.166. U=0.177.
[04/02 18:47:02     95s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:3010.9M, EPOCH TIME: 1680475622.180342
[04/02 18:47:02     95s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3010.9M, EPOCH TIME: 1680475622.180568
[04/02 18:47:02     95s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3010.9M, EPOCH TIME: 1680475622.180660
[04/02 18:47:02     95s] OPERPROF:             Starting InitSKP at level 7, MEM:3010.9M, EPOCH TIME: 1680475622.181190
[04/02 18:47:02     95s] no activity file in design. spp won't run.
[04/02 18:47:02     95s] no activity file in design. spp won't run.
[04/02 18:47:02     95s] Edge Data Id : 12648 / 4294967295
[04/02 18:47:02     95s] Data Id : 8894 / 4294967295
[04/02 18:47:02     96s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[04/02 18:47:02     96s] OPERPROF:             Finished InitSKP at level 7, CPU:0.229, REAL:0.300, MEM:3058.9M, EPOCH TIME: 1680475622.481174
[04/02 18:47:02     96s] Wait...
[04/02 18:47:02     96s] Timing cost in AAE based: 6453.9890179589292529
[04/02 18:47:02     96s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.248, REAL:0.325, MEM:3090.9M, EPOCH TIME: 1680475622.505652
[04/02 18:47:02     96s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.248, REAL:0.326, MEM:3090.9M, EPOCH TIME: 1680475622.506146
[04/02 18:47:02     96s] SKP cleared!
[04/02 18:47:02     96s] AAE Timing clean up.
[04/02 18:47:02     96s] Tweakage: fix icg 1, fix clk 0.
[04/02 18:47:02     96s] Tweakage: density cost 1, scale 0.4.
[04/02 18:47:02     96s] Tweakage: activity cost 0, scale 1.0.
[04/02 18:47:02     96s] Tweakage: timing cost on, scale 1.0.
[04/02 18:47:02     96s] OPERPROF:         Starting CoreOperation at level 5, MEM:3106.9M, EPOCH TIME: 1680475622.514779
[04/02 18:47:02     96s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3106.9M, EPOCH TIME: 1680475622.515452
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 24 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 3 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 4 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 1 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage swap 0 pairs.
[04/02 18:47:02     96s] Tweakage move 0 insts.
[04/02 18:47:02     96s] Tweakage move 0 insts.
[04/02 18:47:02     96s] Tweakage move 0 insts.
[04/02 18:47:02     96s] Tweakage move 80 insts.
[04/02 18:47:02     96s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.204, REAL:0.312, MEM:3106.9M, EPOCH TIME: 1680475622.827355
[04/02 18:47:02     96s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.205, REAL:0.313, MEM:3106.9M, EPOCH TIME: 1680475622.827682
[04/02 18:47:02     96s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.463, REAL:0.650, MEM:3010.9M, EPOCH TIME: 1680475622.828635
[04/02 18:47:02     96s] Move report: Congestion aware Tweak moves 115 insts, mean move: 2.57 um, max move: 8.80 um 
[04/02 18:47:02     96s] 	Max move on inst (U513): (60.20, 71.80) --> (61.80, 64.60)
[04/02 18:47:02     96s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:00.0, mem=3010.9mb) @(0:01:36 - 0:01:36).
[04/02 18:47:02     96s] 
[04/02 18:47:02     96s] Running Spiral MT with 6 threads  fetchWidth=8 
[04/02 18:47:02     96s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/02 18:47:02     96s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:47:02     96s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:47:02     96s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3010.9MB) @(0:01:36 - 0:01:36).
[04/02 18:47:02     96s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/02 18:47:02     96s] Move report: Detail placement moves 115 insts, mean move: 2.57 um, max move: 8.80 um 
[04/02 18:47:02     96s] 	Max move on inst (U513): (60.20, 71.80) --> (61.80, 64.60)
[04/02 18:47:02     96s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3010.9MB
[04/02 18:47:02     96s] Statistics of distance of Instance movement in refine placement:
[04/02 18:47:02     96s]   maximum (X+Y) =         8.80 um
[04/02 18:47:02     96s]   inst (U513) with max move: (60.2, 71.8) -> (61.8, 64.6)
[04/02 18:47:02     96s]   mean    (X+Y) =         2.57 um
[04/02 18:47:02     96s] Summary Report:
[04/02 18:47:02     96s] Instances move: 115 (out of 653 movable)
[04/02 18:47:02     96s] Instances flipped: 0
[04/02 18:47:02     96s] Mean displacement: 2.57 um
[04/02 18:47:02     96s] Max displacement: 8.80 um (Instance: U513) (60.2, 71.8) -> (61.8, 64.6)
[04/02 18:47:02     96s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: OR2X1TR
[04/02 18:47:02     96s] Total instances moved : 115
[04/02 18:47:02     96s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.503, REAL:0.690, MEM:3010.9M, EPOCH TIME: 1680475622.866153
[04/02 18:47:02     96s] Total net bbox length = 1.321e+04 (6.376e+03 6.837e+03) (ext = 1.883e+03)
[04/02 18:47:02     96s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3010.9MB
[04/02 18:47:02     96s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3010.9MB) @(0:01:36 - 0:01:36).
[04/02 18:47:02     96s] *** Finished refinePlace (0:01:36 mem=3010.9M) ***
[04/02 18:47:02     96s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1311766.11
[04/02 18:47:02     96s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.509, REAL:0.696, MEM:3010.9M, EPOCH TIME: 1680475622.866882
[04/02 18:47:02     96s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3010.9M, EPOCH TIME: 1680475622.866970
[04/02 18:47:02     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:47:02     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:02     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:02     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:02     96s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:3010.9M, EPOCH TIME: 1680475622.870372
[04/02 18:47:02     96s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.543, REAL:0.790, MEM:3010.9M, EPOCH TIME: 1680475622.870502
[04/02 18:47:02     96s] eGR doReRoute: optGuide
[04/02 18:47:02     96s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3010.9M, EPOCH TIME: 1680475622.881588
[04/02 18:47:02     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:02     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:02     96s] All LLGs are deleted
[04/02 18:47:02     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:02     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:02     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3010.9M, EPOCH TIME: 1680475622.881787
[04/02 18:47:02     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3010.9M, EPOCH TIME: 1680475622.881890
[04/02 18:47:02     96s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3010.9M, EPOCH TIME: 1680475622.882107
[04/02 18:47:02     96s] {MMLU 0 4 658}
[04/02 18:47:02     96s] ### Creating LA Mngr. totSessionCpu=0:01:36 mem=3010.9M
[04/02 18:47:02     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:36 mem=3010.9M
[04/02 18:47:02     96s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:47:02     96s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:47:02     96s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3010.90 MB )
[04/02 18:47:02     96s] (I)      ================== Layers ==================
[04/02 18:47:02     96s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:47:02     96s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:47:02     96s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:47:02     96s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:47:02     96s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:47:02     96s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:47:02     96s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:47:02     96s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:47:02     96s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:47:02     96s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:47:02     96s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:47:02     96s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:47:02     96s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:47:02     96s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:47:02     96s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:47:02     96s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:47:02     96s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:47:02     96s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:47:02     96s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:47:02     96s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:47:02     96s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:47:02     96s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:47:02     96s] (I)      Started Import and model ( Curr Mem: 3010.90 MB )
[04/02 18:47:02     96s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:47:02     96s] (I)      == Non-default Options ==
[04/02 18:47:02     96s] (I)      Maximum routing layer                              : 4
[04/02 18:47:02     96s] (I)      Number of threads                                  : 6
[04/02 18:47:02     96s] (I)      Method to set GCell size                           : row
[04/02 18:47:02     96s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:47:02     96s] (I)      Use row-based GCell size
[04/02 18:47:02     96s] (I)      Use row-based GCell align
[04/02 18:47:02     96s] (I)      layer 0 area = 89000
[04/02 18:47:02     96s] (I)      layer 1 area = 120000
[04/02 18:47:02     96s] (I)      layer 2 area = 120000
[04/02 18:47:02     96s] (I)      layer 3 area = 120000
[04/02 18:47:02     96s] (I)      GCell unit size   : 3600
[04/02 18:47:02     96s] (I)      GCell multiplier  : 1
[04/02 18:47:02     96s] (I)      GCell row height  : 3600
[04/02 18:47:02     96s] (I)      Actual row height : 3600
[04/02 18:47:02     96s] (I)      GCell align ref   : 7000 7000
[04/02 18:47:02     96s] [NR-eGR] Track table information for default rule: 
[04/02 18:47:02     96s] [NR-eGR] M1 has single uniform track structure
[04/02 18:47:02     96s] [NR-eGR] M2 has single uniform track structure
[04/02 18:47:02     96s] [NR-eGR] M3 has single uniform track structure
[04/02 18:47:02     96s] [NR-eGR] M4 has single uniform track structure
[04/02 18:47:02     96s] [NR-eGR] M5 has single uniform track structure
[04/02 18:47:02     96s] [NR-eGR] M6 has single uniform track structure
[04/02 18:47:02     96s] [NR-eGR] MQ has single uniform track structure
[04/02 18:47:02     96s] [NR-eGR] LM has single uniform track structure
[04/02 18:47:02     96s] (I)      ============== Default via ===============
[04/02 18:47:02     96s] (I)      +---+------------------+-----------------+
[04/02 18:47:02     96s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:47:02     96s] (I)      +---+------------------+-----------------+
[04/02 18:47:02     96s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:47:02     96s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[04/02 18:47:02     96s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:47:02     96s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:47:02     96s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[04/02 18:47:02     96s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:47:02     96s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:47:02     96s] (I)      +---+------------------+-----------------+
[04/02 18:47:02     96s] [NR-eGR] Read 1843 PG shapes
[04/02 18:47:02     96s] [NR-eGR] Read 0 clock shapes
[04/02 18:47:02     96s] [NR-eGR] Read 0 other shapes
[04/02 18:47:02     96s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:47:02     96s] [NR-eGR] #Instance Blockages : 0
[04/02 18:47:02     96s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:47:02     96s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:47:02     96s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:47:02     96s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:47:02     96s] [NR-eGR] #Other Blockages    : 0
[04/02 18:47:02     96s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:47:02     96s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 241
[04/02 18:47:02     96s] [NR-eGR] Read 658 nets ( ignored 4 )
[04/02 18:47:02     96s] (I)      early_global_route_priority property id does not exist.
[04/02 18:47:02     96s] (I)      Read Num Blocks=1843  Num Prerouted Wires=241  Num CS=0
[04/02 18:47:02     96s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 109
[04/02 18:47:02     96s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 113
[04/02 18:47:02     96s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 19
[04/02 18:47:02     96s] (I)      Number of ignored nets                =      4
[04/02 18:47:02     96s] (I)      Number of connected nets              =      0
[04/02 18:47:02     96s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[04/02 18:47:02     96s] (I)      Number of clock nets                  =      4.  Ignored: No
[04/02 18:47:02     96s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:47:02     96s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:47:02     96s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:47:02     96s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:47:02     96s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:47:02     96s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:47:02     96s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:47:02     96s] (I)      Ndr track 0 does not exist
[04/02 18:47:02     96s] (I)      Ndr track 0 does not exist
[04/02 18:47:02     96s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:47:02     96s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:47:02     96s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:47:02     96s] (I)      Site width          :   400  (dbu)
[04/02 18:47:02     96s] (I)      Row height          :  3600  (dbu)
[04/02 18:47:02     96s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:47:02     96s] (I)      GCell width         :  3600  (dbu)
[04/02 18:47:02     96s] (I)      GCell height        :  3600  (dbu)
[04/02 18:47:02     96s] (I)      Grid                :    66    50     4
[04/02 18:47:02     96s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:47:02     96s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:47:02     96s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:47:02     96s] (I)      Default wire width  :   160   200   200   200
[04/02 18:47:02     96s] (I)      Default wire space  :   160   200   200   200
[04/02 18:47:02     96s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:47:02     96s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:47:02     96s] (I)      First track coord   :   400   400   400   400
[04/02 18:47:02     96s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:47:02     96s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:47:02     96s] (I)      Num of masks        :     1     1     1     1
[04/02 18:47:02     96s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:47:02     96s] (I)      --------------------------------------------------------
[04/02 18:47:02     96s] 
[04/02 18:47:02     96s] [NR-eGR] ============ Routing rule table ============
[04/02 18:47:02     96s] [NR-eGR] Rule id: 0  Nets: 0
[04/02 18:47:02     96s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/02 18:47:02     96s] (I)                    Layer    2    3    4 
[04/02 18:47:02     96s] (I)                    Pitch  800  800  800 
[04/02 18:47:02     96s] (I)             #Used tracks    2    2    2 
[04/02 18:47:02     96s] (I)       #Fully used tracks    1    1    1 
[04/02 18:47:02     96s] [NR-eGR] Rule id: 1  Nets: 654
[04/02 18:47:02     96s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:47:02     96s] (I)                    Layer    2    3    4 
[04/02 18:47:02     96s] (I)                    Pitch  400  400  400 
[04/02 18:47:02     96s] (I)             #Used tracks    1    1    1 
[04/02 18:47:02     96s] (I)       #Fully used tracks    1    1    1 
[04/02 18:47:02     96s] [NR-eGR] ========================================
[04/02 18:47:02     96s] [NR-eGR] 
[04/02 18:47:02     96s] (I)      =============== Blocked Tracks ===============
[04/02 18:47:02     96s] (I)      +-------+---------+----------+---------------+
[04/02 18:47:02     96s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:47:02     96s] (I)      +-------+---------+----------+---------------+
[04/02 18:47:02     96s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:47:02     96s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:47:02     96s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:47:02     96s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:47:02     96s] (I)      +-------+---------+----------+---------------+
[04/02 18:47:02     96s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 3010.90 MB )
[04/02 18:47:02     96s] (I)      Reset routing kernel
[04/02 18:47:02     96s] (I)      Started Global Routing ( Curr Mem: 3010.90 MB )
[04/02 18:47:02     96s] (I)      totalPins=2127  totalGlobalPin=2071 (97.37%)
[04/02 18:47:02     96s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:47:02     96s] [NR-eGR] Layer group 1: route 654 net(s) in layer range [2, 4]
[04/02 18:47:02     96s] (I)      
[04/02 18:47:02     96s] (I)      ============  Phase 1a Route ============
[04/02 18:47:02     96s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:02     96s] (I)      
[04/02 18:47:02     96s] (I)      ============  Phase 1b Route ============
[04/02 18:47:02     96s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:02     96s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.356840e+04um
[04/02 18:47:02     96s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[04/02 18:47:02     96s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:47:02     96s] (I)      
[04/02 18:47:02     96s] (I)      ============  Phase 1c Route ============
[04/02 18:47:02     96s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:02     96s] (I)      
[04/02 18:47:02     96s] (I)      ============  Phase 1d Route ============
[04/02 18:47:02     96s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:02     96s] (I)      
[04/02 18:47:02     96s] (I)      ============  Phase 1e Route ============
[04/02 18:47:02     96s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:02     96s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.356840e+04um
[04/02 18:47:02     96s] (I)      
[04/02 18:47:02     96s] (I)      ============  Phase 1l Route ============
[04/02 18:47:02     96s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:47:02     96s] (I)      Layer  2:      26747      2682         0           0       29106    ( 0.00%) 
[04/02 18:47:02     96s] (I)      Layer  3:      26722      2338         0         468       28782    ( 1.60%) 
[04/02 18:47:02     96s] (I)      Layer  4:      24015       387         0           0       29106    ( 0.00%) 
[04/02 18:47:02     96s] (I)      Total:         77484      5407         0         468       86994    ( 0.54%) 
[04/02 18:47:02     96s] (I)      
[04/02 18:47:02     96s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:47:02     96s] [NR-eGR]                        OverCon            
[04/02 18:47:02     96s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:47:02     96s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:47:02     96s] [NR-eGR] ----------------------------------------------
[04/02 18:47:02     96s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:47:02     96s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:47:02     96s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:47:02     96s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:47:02     96s] [NR-eGR] ----------------------------------------------
[04/02 18:47:02     96s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:47:02     96s] [NR-eGR] 
[04/02 18:47:02     96s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3010.90 MB )
[04/02 18:47:02     96s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:47:03     96s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:47:03     96s] (I)      ============= Track Assignment ============
[04/02 18:47:03     96s] (I)      Started Track Assignment (6T) ( Curr Mem: 3010.90 MB )
[04/02 18:47:03     96s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[04/02 18:47:03     96s] (I)      Run Multi-thread track assignment
[04/02 18:47:03     96s] (I)      Finished Track Assignment (6T) ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 3010.90 MB )
[04/02 18:47:03     96s] (I)      Started Export ( Curr Mem: 3010.90 MB )
[04/02 18:47:03     96s] [NR-eGR]             Length (um)  Vias 
[04/02 18:47:03     96s] [NR-eGR] ------------------------------
[04/02 18:47:03     96s] [NR-eGR]  M1  (1H)             0  2156 
[04/02 18:47:03     96s] [NR-eGR]  M2  (2V)          7268  3060 
[04/02 18:47:03     96s] [NR-eGR]  M3  (3H)          7626   126 
[04/02 18:47:03     96s] [NR-eGR]  M4  (4V)           686     0 
[04/02 18:47:03     96s] [NR-eGR]  M5  (5H)             0     0 
[04/02 18:47:03     96s] [NR-eGR]  M6  (6V)             0     0 
[04/02 18:47:03     96s] [NR-eGR]  MQ  (7H)             0     0 
[04/02 18:47:03     96s] [NR-eGR]  LM  (8V)             0     0 
[04/02 18:47:03     96s] [NR-eGR] ------------------------------
[04/02 18:47:03     96s] [NR-eGR]      Total        15580  5342 
[04/02 18:47:03     96s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:47:03     96s] [NR-eGR] Total half perimeter of net bounding box: 13213um
[04/02 18:47:03     96s] [NR-eGR] Total length: 15580um, number of vias: 5342
[04/02 18:47:03     96s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:47:03     96s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/02 18:47:03     96s] [NR-eGR] --------------------------------------------------------------------------
[04/02 18:47:03     96s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.24 sec, Curr Mem: 2969.18 MB )
[04/02 18:47:03     96s] Saved RC grid cleaned up.
[04/02 18:47:03     96s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.48 sec, Curr Mem: 2915.18 MB )
[04/02 18:47:03     96s] (I)      ===================================== Runtime Summary =====================================
[04/02 18:47:03     96s] (I)       Step                                          %      Start     Finish      Real       CPU 
[04/02 18:47:03     96s] (I)      -------------------------------------------------------------------------------------------
[04/02 18:47:03     96s] (I)       Early Global Route kernel               100.00%  80.47 sec  80.95 sec  0.48 sec  0.24 sec 
[04/02 18:47:03     96s] (I)       +-Import and model                       16.07%  80.48 sec  80.55 sec  0.08 sec  0.02 sec 
[04/02 18:47:03     96s] (I)       | +-Create place DB                       0.43%  80.48 sec  80.48 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | +-Import place data                   0.40%  80.48 sec  80.48 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | +-Read instances and placement      0.13%  80.48 sec  80.48 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | +-Read nets                         0.21%  80.48 sec  80.48 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | +-Create route DB                       2.43%  80.48 sec  80.49 sec  0.01 sec  0.01 sec 
[04/02 18:47:03     96s] (I)       | | +-Import route data (6T)              2.31%  80.48 sec  80.49 sec  0.01 sec  0.01 sec 
[04/02 18:47:03     96s] (I)       | | | +-Read blockages ( Layer 2-4 )      0.52%  80.48 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | | +-Read routing blockages          0.00%  80.48 sec  80.48 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | | +-Read instance blockages         0.05%  80.48 sec  80.48 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | | +-Read PG blockages               0.09%  80.48 sec  80.48 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | | +-Read clock blockages            0.04%  80.48 sec  80.48 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | | +-Read other blockages            0.09%  80.48 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | | +-Read halo blockages             0.00%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | | +-Read boundary cut boxes         0.00%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | +-Read blackboxes                   0.01%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | +-Read prerouted                    0.17%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | +-Read unlegalized nets             0.01%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | +-Read nets                         0.11%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | +-Set up via pillars                0.00%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | +-Initialize 3D grid graph          0.00%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | +-Model blockage capacity           0.25%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | | +-Initialize 3D capacity          0.20%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | +-Read aux data                         0.00%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | +-Others data preparation               0.01%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | +-Create route kernel                  13.03%  80.49 sec  80.55 sec  0.06 sec  0.01 sec 
[04/02 18:47:03     96s] (I)       +-Global Routing                          5.42%  80.55 sec  80.58 sec  0.03 sec  0.04 sec 
[04/02 18:47:03     96s] (I)       | +-Initialization                        0.06%  80.55 sec  80.55 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | +-Net group 1                           4.92%  80.55 sec  80.58 sec  0.02 sec  0.04 sec 
[04/02 18:47:03     96s] (I)       | | +-Generate topology (6T)              0.67%  80.55 sec  80.56 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | +-Phase 1a                            1.18%  80.56 sec  80.56 sec  0.01 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | +-Pattern routing (6T)              1.06%  80.56 sec  80.56 sec  0.01 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | +-Add via demand to 2D              0.03%  80.56 sec  80.56 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | +-Phase 1b                            0.04%  80.56 sec  80.56 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | +-Phase 1c                            0.01%  80.56 sec  80.56 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | +-Phase 1d                            0.01%  80.56 sec  80.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | +-Phase 1e                            0.11%  80.57 sec  80.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | +-Route legalization                0.06%  80.57 sec  80.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | | | +-Legalize Blockage Violations    0.03%  80.57 sec  80.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | | +-Phase 1l                            2.48%  80.57 sec  80.58 sec  0.01 sec  0.03 sec 
[04/02 18:47:03     96s] (I)       | | | +-Layer assignment (6T)             2.40%  80.57 sec  80.58 sec  0.01 sec  0.03 sec 
[04/02 18:47:03     96s] (I)       | +-Clean cong LA                         0.00%  80.58 sec  80.58 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       +-Export 3D cong map                      0.19%  80.58 sec  80.58 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | +-Export 2D cong map                    0.08%  80.58 sec  80.58 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       +-Extract Global 3D Wires                 0.04%  80.58 sec  80.58 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       +-Track Assignment (6T)                  15.96%  80.58 sec  80.66 sec  0.08 sec  0.02 sec 
[04/02 18:47:03     96s] (I)       | +-Initialization                        0.02%  80.58 sec  80.58 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | +-Track Assignment Kernel              15.82%  80.58 sec  80.66 sec  0.08 sec  0.02 sec 
[04/02 18:47:03     96s] (I)       | +-Free Memory                           0.00%  80.66 sec  80.66 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       +-Export                                 50.12%  80.66 sec  80.90 sec  0.24 sec  0.14 sec 
[04/02 18:47:03     96s] (I)       | +-Export DB wires                       1.15%  80.66 sec  80.67 sec  0.01 sec  0.01 sec 
[04/02 18:47:03     96s] (I)       | | +-Export all nets (6T)                0.70%  80.66 sec  80.66 sec  0.00 sec  0.01 sec 
[04/02 18:47:03     96s] (I)       | | +-Set wire vias (6T)                  0.32%  80.66 sec  80.67 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | +-Report wirelength                     1.41%  80.67 sec  80.67 sec  0.01 sec  0.01 sec 
[04/02 18:47:03     96s] (I)       | +-Update net boxes                      0.22%  80.67 sec  80.67 sec  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)       | +-Update timing                        47.18%  80.67 sec  80.90 sec  0.23 sec  0.12 sec 
[04/02 18:47:03     96s] (I)       +-Postprocess design                      9.92%  80.90 sec  80.95 sec  0.05 sec  0.01 sec 
[04/02 18:47:03     96s] (I)      ==================== Summary by functions =====================
[04/02 18:47:03     96s] (I)       Lv  Step                                %      Real       CPU 
[04/02 18:47:03     96s] (I)      ---------------------------------------------------------------
[04/02 18:47:03     96s] (I)        0  Early Global Route kernel     100.00%  0.48 sec  0.24 sec 
[04/02 18:47:03     96s] (I)        1  Export                         50.12%  0.24 sec  0.14 sec 
[04/02 18:47:03     96s] (I)        1  Import and model               16.07%  0.08 sec  0.02 sec 
[04/02 18:47:03     96s] (I)        1  Track Assignment (6T)          15.96%  0.08 sec  0.02 sec 
[04/02 18:47:03     96s] (I)        1  Postprocess design              9.92%  0.05 sec  0.01 sec 
[04/02 18:47:03     96s] (I)        1  Global Routing                  5.42%  0.03 sec  0.04 sec 
[04/02 18:47:03     96s] (I)        1  Export 3D cong map              0.19%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        2  Update timing                  47.18%  0.23 sec  0.12 sec 
[04/02 18:47:03     96s] (I)        2  Track Assignment Kernel        15.82%  0.08 sec  0.02 sec 
[04/02 18:47:03     96s] (I)        2  Create route kernel            13.03%  0.06 sec  0.01 sec 
[04/02 18:47:03     96s] (I)        2  Net group 1                     4.92%  0.02 sec  0.04 sec 
[04/02 18:47:03     96s] (I)        2  Create route DB                 2.43%  0.01 sec  0.01 sec 
[04/02 18:47:03     96s] (I)        2  Report wirelength               1.41%  0.01 sec  0.01 sec 
[04/02 18:47:03     96s] (I)        2  Export DB wires                 1.15%  0.01 sec  0.01 sec 
[04/02 18:47:03     96s] (I)        2  Create place DB                 0.43%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        2  Update net boxes                0.22%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        2  Initialization                  0.08%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        2  Export 2D cong map              0.08%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        2  Others data preparation         0.01%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        3  Phase 1l                        2.48%  0.01 sec  0.03 sec 
[04/02 18:47:03     96s] (I)        3  Import route data (6T)          2.31%  0.01 sec  0.01 sec 
[04/02 18:47:03     96s] (I)        3  Phase 1a                        1.18%  0.01 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        3  Export all nets (6T)            0.70%  0.00 sec  0.01 sec 
[04/02 18:47:03     96s] (I)        3  Generate topology (6T)          0.67%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        3  Import place data               0.40%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        3  Set wire vias (6T)              0.32%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        3  Phase 1e                        0.11%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        3  Phase 1b                        0.04%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        3  Phase 1d                        0.01%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        3  Phase 1c                        0.01%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        4  Layer assignment (6T)           2.40%  0.01 sec  0.03 sec 
[04/02 18:47:03     96s] (I)        4  Pattern routing (6T)            1.06%  0.01 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        4  Read blockages ( Layer 2-4 )    0.52%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        4  Read nets                       0.32%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        4  Model blockage capacity         0.25%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        4  Read prerouted                  0.17%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        4  Read instances and placement    0.13%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        4  Route legalization              0.06%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        4  Add via demand to 2D            0.03%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        4  Read unlegalized nets           0.01%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        4  Initialize 3D grid graph        0.00%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        5  Initialize 3D capacity          0.20%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        5  Read PG blockages               0.09%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        5  Read other blockages            0.09%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        5  Read instance blockages         0.05%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        5  Legalize Blockage Violations    0.03%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        5  Read halo blockages             0.00%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[04/02 18:47:03     96s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:47:03     96s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:47:03     96s] Extraction called for design 'Main_controller' of instances=656 and nets=660 using extraction engine 'preRoute' .
[04/02 18:47:03     96s] PreRoute RC Extraction called for design Main_controller.
[04/02 18:47:03     96s] RC Extraction called in multi-corner(1) mode.
[04/02 18:47:03     96s] RCMode: PreRoute
[04/02 18:47:03     96s]       RC Corner Indexes            0   
[04/02 18:47:03     96s] Capacitance Scaling Factor   : 1.00000 
[04/02 18:47:03     96s] Resistance Scaling Factor    : 1.00000 
[04/02 18:47:03     96s] Clock Cap. Scaling Factor    : 1.00000 
[04/02 18:47:03     96s] Clock Res. Scaling Factor    : 1.00000 
[04/02 18:47:03     96s] Shrink Factor                : 1.00000
[04/02 18:47:03     96s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/02 18:47:03     96s] Using Quantus QRC technology file ...
[04/02 18:47:03     96s] 
[04/02 18:47:03     96s] Trim Metal Layers:
[04/02 18:47:03     96s] LayerId::1 widthSet size::1
[04/02 18:47:03     96s] LayerId::2 widthSet size::1
[04/02 18:47:03     96s] LayerId::3 widthSet size::1
[04/02 18:47:03     96s] LayerId::4 widthSet size::1
[04/02 18:47:03     96s] LayerId::5 widthSet size::1
[04/02 18:47:03     96s] LayerId::6 widthSet size::1
[04/02 18:47:03     96s] LayerId::7 widthSet size::1
[04/02 18:47:03     96s] LayerId::8 widthSet size::1
[04/02 18:47:03     96s] Updating RC grid for preRoute extraction ...
[04/02 18:47:03     96s] eee: pegSigSF::1.070000
[04/02 18:47:03     96s] Initializing multi-corner resistance tables ...
[04/02 18:47:03     96s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:47:03     96s] eee: l::2 avDens::0.083417 usedTrk::225.225000 availTrk::2700.000000 sigTrk::225.225000
[04/02 18:47:03     96s] eee: l::3 avDens::0.078169 usedTrk::239.197222 availTrk::3060.000000 sigTrk::239.197222
[04/02 18:47:03     96s] eee: l::4 avDens::0.036560 usedTrk::115.163889 availTrk::3150.000000 sigTrk::115.163889
[04/02 18:47:03     96s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:47:03     96s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:47:03     96s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:47:03     96s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:47:03     96s] {RT rc-typ 0 4 4 0}
[04/02 18:47:03     96s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.020391 aWlH=0.000000 lMod=0 pMax=0.807000 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:47:03     96s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2915.176M)
[04/02 18:47:03     96s] Compute RC Scale Done ...
[04/02 18:47:03     96s] OPERPROF: Starting HotSpotCal at level 1, MEM:2934.3M, EPOCH TIME: 1680475623.494798
[04/02 18:47:03     96s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:03     96s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:47:03     96s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:03     96s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:47:03     96s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:03     96s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:47:03     96s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:47:03     96s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.004, MEM:2934.3M, EPOCH TIME: 1680475623.499288
[04/02 18:47:03     96s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 6 -resetVeryShortNets -rescheduleForAdherence  
[04/02 18:47:03     96s] Begin: GigaOpt Route Type Constraints Refinement
[04/02 18:47:03     96s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:36.8/0:03:17.5 (0.5), mem = 2934.3M
[04/02 18:47:03     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.17
[04/02 18:47:03     96s] ### Creating RouteCongInterface, started
[04/02 18:47:03     96s] 
[04/02 18:47:03     96s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/02 18:47:03     96s] 
[04/02 18:47:03     96s] #optDebug: {0, 1.000}
[04/02 18:47:03     96s] ### Creating RouteCongInterface, finished
[04/02 18:47:03     96s] Updated routing constraints on 0 nets.
[04/02 18:47:03     96s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.17
[04/02 18:47:03     96s] Bottom Preferred Layer:
[04/02 18:47:03     96s] +-----------+------------+----------+
[04/02 18:47:03     96s] |   Layer   |    CLK     |   Rule   |
[04/02 18:47:03     96s] +-----------+------------+----------+
[04/02 18:47:03     96s] | M3 (z=3)  |          4 | default  |
[04/02 18:47:03     96s] +-----------+------------+----------+
[04/02 18:47:03     96s] Via Pillar Rule:
[04/02 18:47:03     96s]     None
[04/02 18:47:03     96s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.1), totSession cpu/real = 0:01:36.8/0:03:17.6 (0.5), mem = 2934.3M
[04/02 18:47:03     96s] 
[04/02 18:47:03     96s] =============================================================================================
[04/02 18:47:03     96s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.14-s109_1
[04/02 18:47:03     96s] =============================================================================================
[04/02 18:47:03     96s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:47:03     96s] ---------------------------------------------------------------------------------------------
[04/02 18:47:03     96s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:03     96s] [ MISC                   ]          0:00:00.1  (  92.6 % )     0:00:00.1 /  0:00:00.0    0.1
[04/02 18:47:03     96s] ---------------------------------------------------------------------------------------------
[04/02 18:47:03     96s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.1
[04/02 18:47:03     96s] ---------------------------------------------------------------------------------------------
[04/02 18:47:03     96s] 
[04/02 18:47:03     96s] End: GigaOpt Route Type Constraints Refinement
[04/02 18:47:03     96s] skip EGR on cluster skew clock nets.
[04/02 18:47:03     96s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/02 18:47:03     96s] #################################################################################
[04/02 18:47:03     96s] # Design Stage: PreRoute
[04/02 18:47:03     96s] # Design Name: Main_controller
[04/02 18:47:03     96s] # Design Mode: 130nm
[04/02 18:47:03     96s] # Analysis Mode: MMMC OCV 
[04/02 18:47:03     96s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:47:03     96s] # Signoff Settings: SI Off 
[04/02 18:47:03     96s] #################################################################################
[04/02 18:47:04     97s] Topological Sorting (REAL = 0:00:00.0, MEM = 2959.9M, InitMEM = 2959.9M)
[04/02 18:47:04     97s] Calculate early delays in OCV mode...
[04/02 18:47:04     97s] Calculate late delays in OCV mode...
[04/02 18:47:04     97s] Start delay calculation (fullDC) (6 T). (MEM=2959.88)
[04/02 18:47:04     97s] End AAE Lib Interpolated Model. (MEM=2979.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:47:04     97s] Total number of fetched objects 658
[04/02 18:47:04     97s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:47:04     97s] End delay calculation. (MEM=3218.73 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:47:04     97s] End delay calculation (fullDC). (MEM=3218.73 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:47:04     97s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 3218.7M) ***
[04/02 18:47:04     97s] Begin: GigaOpt postEco DRV Optimization
[04/02 18:47:04     97s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_len -max_fanout
[04/02 18:47:04     97s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:37.5/0:03:18.5 (0.5), mem = 3290.7M
[04/02 18:47:04     97s] Info: 4 nets with fixed/cover wires excluded.
[04/02 18:47:04     97s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:47:04     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.18
[04/02 18:47:04     97s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:47:04     97s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=3290.7M
[04/02 18:47:04     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:3290.7M, EPOCH TIME: 1680475624.487421
[04/02 18:47:04     97s] Processing tracks to init pin-track alignment.
[04/02 18:47:04     97s] z: 2, totalTracks: 1
[04/02 18:47:04     97s] z: 4, totalTracks: 1
[04/02 18:47:04     97s] z: 6, totalTracks: 1
[04/02 18:47:04     97s] z: 8, totalTracks: 1
[04/02 18:47:04     97s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:47:04     97s] All LLGs are deleted
[04/02 18:47:04     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:04     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:04     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3290.7M, EPOCH TIME: 1680475624.494959
[04/02 18:47:04     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3290.7M, EPOCH TIME: 1680475624.495312
[04/02 18:47:04     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3290.7M, EPOCH TIME: 1680475624.495685
[04/02 18:47:04     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:04     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:04     97s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3386.7M, EPOCH TIME: 1680475624.499354
[04/02 18:47:04     97s] Max number of tech site patterns supported in site array is 256.
[04/02 18:47:04     97s] Core basic site is IBM13SITE
[04/02 18:47:04     97s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3386.7M, EPOCH TIME: 1680475624.511484
[04/02 18:47:04     97s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:47:04     97s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:47:04     97s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.013, REAL:0.060, MEM:3418.7M, EPOCH TIME: 1680475624.571610
[04/02 18:47:04     97s] Fast DP-INIT is on for default
[04/02 18:47:04     97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:47:04     97s] Atter site array init, number of instance map data is 0.
[04/02 18:47:04     97s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.027, REAL:0.074, MEM:3418.7M, EPOCH TIME: 1680475624.573764
[04/02 18:47:04     97s] 
[04/02 18:47:04     97s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:04     97s] 
[04/02 18:47:04     97s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:47:04     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.080, MEM:3322.7M, EPOCH TIME: 1680475624.575634
[04/02 18:47:04     97s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3322.7M, EPOCH TIME: 1680475624.575762
[04/02 18:47:04     97s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3322.7M, EPOCH TIME: 1680475624.578093
[04/02 18:47:04     97s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3322.7MB).
[04/02 18:47:04     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.043, REAL:0.091, MEM:3322.7M, EPOCH TIME: 1680475624.578436
[04/02 18:47:04     97s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:47:04     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:38 mem=3322.7M
[04/02 18:47:04     97s] ### Creating RouteCongInterface, started
[04/02 18:47:04     97s] 
[04/02 18:47:04     97s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[04/02 18:47:04     97s] 
[04/02 18:47:04     97s] #optDebug: {0, 1.000}
[04/02 18:47:04     97s] ### Creating RouteCongInterface, finished
[04/02 18:47:04     97s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=3322.7M
[04/02 18:47:04     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=3322.7M
[04/02 18:47:04     97s] [GPS-DRV] Optimizer parameters ============================= 
[04/02 18:47:04     97s] [GPS-DRV] maxDensity (design): 0.95
[04/02 18:47:04     97s] [GPS-DRV] maxLocalDensity: 0.98
[04/02 18:47:04     97s] [GPS-DRV] All active and enabled setup views
[04/02 18:47:04     97s] [GPS-DRV]     setupAnalysis
[04/02 18:47:04     97s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:47:04     97s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:47:04     97s] [GPS-DRV] maxFanoutLoad on
[04/02 18:47:04     97s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/02 18:47:04     97s] [GPS-DRV] maxLength on: Threshold = 1000um
[04/02 18:47:04     97s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/02 18:47:04     97s] [GPS-DRV] timing-driven DRV settings
[04/02 18:47:04     97s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/02 18:47:04     97s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3481.1M, EPOCH TIME: 1680475624.939587
[04/02 18:47:04     97s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3481.1M, EPOCH TIME: 1680475624.939787
[04/02 18:47:04     97s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:47:04     97s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:47:04     97s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:47:04     97s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/02 18:47:04     97s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:47:04     97s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/02 18:47:04     97s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:47:04     97s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:47:04     97s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:47:04     97s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:47:04     97s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 17.81%|          |         |
[04/02 18:47:04     97s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:47:04     97s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:47:04     97s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:47:04     97s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 17.81%| 0:00:00.0|  3497.1M|
[04/02 18:47:04     97s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:47:04     97s] 
[04/02 18:47:04     97s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3497.1M) ***
[04/02 18:47:04     97s] 
[04/02 18:47:04     97s] Total-nets :: 658, Stn-nets :: 0, ratio :: 0 %, Total-len 15579.6, Stn-len 0
[04/02 18:47:04     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3337.3M, EPOCH TIME: 1680475624.976543
[04/02 18:47:04     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:47:04     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:04     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:04     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:04     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:3083.3M, EPOCH TIME: 1680475624.982411
[04/02 18:47:04     97s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:47:04     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.18
[04/02 18:47:04     97s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.5 (0.8), totSession cpu/real = 0:01:37.9/0:03:19.0 (0.5), mem = 3083.3M
[04/02 18:47:04     97s] 
[04/02 18:47:04     97s] =============================================================================================
[04/02 18:47:04     97s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.14-s109_1
[04/02 18:47:04     97s] =============================================================================================
[04/02 18:47:04     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:47:04     97s] ---------------------------------------------------------------------------------------------
[04/02 18:47:04     97s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.3
[04/02 18:47:04     97s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:04     97s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  19.5 % )     0:00:00.1 /  0:00:00.1    0.5
[04/02 18:47:04     97s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:04     97s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:04     97s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:04     97s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[04/02 18:47:04     97s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:04     97s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:04     97s] [ MISC                   ]          0:00:00.4  (  73.2 % )     0:00:00.4 /  0:00:00.3    0.8
[04/02 18:47:04     97s] ---------------------------------------------------------------------------------------------
[04/02 18:47:04     97s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.8
[04/02 18:47:04     97s] ---------------------------------------------------------------------------------------------
[04/02 18:47:04     97s] 
[04/02 18:47:04     97s] End: GigaOpt postEco DRV Optimization
[04/02 18:47:04     97s] **INFO: Flow update: Design timing is met.
[04/02 18:47:04     97s] **INFO: Skipping refine place as no non-legal commits were detected
[04/02 18:47:04     97s] **INFO: Flow update: Design timing is met.
[04/02 18:47:04     97s] **INFO: Flow update: Design timing is met.
[04/02 18:47:04     97s] **INFO: Flow update: Design timing is met.
[04/02 18:47:04     97s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[04/02 18:47:04     97s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=3083.3M
[04/02 18:47:04     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=3083.3M
[04/02 18:47:04     97s] Re-routed 0 nets
[04/02 18:47:04     97s] **INFO: Flow update: Design timing is met.
[04/02 18:47:05     97s] #optDebug: fT-D <X 1 0 0 0>
[04/02 18:47:05     97s] Register exp ratio and priority group on 0 nets on 658 nets : 
[04/02 18:47:05     97s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:47:05     97s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:47:05     97s] 
[04/02 18:47:05     97s] Active setup views:
[04/02 18:47:05     97s]  setupAnalysis
[04/02 18:47:05     97s]   Dominating endpoints: 0
[04/02 18:47:05     97s]   Dominating TNS: -0.000
[04/02 18:47:05     97s] 
[04/02 18:47:05     98s] Extraction called for design 'Main_controller' of instances=656 and nets=660 using extraction engine 'preRoute' .
[04/02 18:47:05     98s] PreRoute RC Extraction called for design Main_controller.
[04/02 18:47:05     98s] RC Extraction called in multi-corner(1) mode.
[04/02 18:47:05     98s] RCMode: PreRoute
[04/02 18:47:05     98s]       RC Corner Indexes            0   
[04/02 18:47:05     98s] Capacitance Scaling Factor   : 1.00000 
[04/02 18:47:05     98s] Resistance Scaling Factor    : 1.00000 
[04/02 18:47:05     98s] Clock Cap. Scaling Factor    : 1.00000 
[04/02 18:47:05     98s] Clock Res. Scaling Factor    : 1.00000 
[04/02 18:47:05     98s] Shrink Factor                : 1.00000
[04/02 18:47:05     98s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/02 18:47:05     98s] Using Quantus QRC technology file ...
[04/02 18:47:05     98s] RC Grid backup saved.
[04/02 18:47:05     98s] 
[04/02 18:47:05     98s] Trim Metal Layers:
[04/02 18:47:05     98s] LayerId::1 widthSet size::1
[04/02 18:47:05     98s] LayerId::2 widthSet size::1
[04/02 18:47:05     98s] LayerId::3 widthSet size::1
[04/02 18:47:05     98s] LayerId::4 widthSet size::1
[04/02 18:47:05     98s] LayerId::5 widthSet size::1
[04/02 18:47:05     98s] LayerId::6 widthSet size::1
[04/02 18:47:05     98s] LayerId::7 widthSet size::1
[04/02 18:47:05     98s] LayerId::8 widthSet size::1
[04/02 18:47:05     98s] Skipped RC grid update for preRoute extraction.
[04/02 18:47:05     98s] eee: pegSigSF::1.070000
[04/02 18:47:05     98s] Initializing multi-corner resistance tables ...
[04/02 18:47:05     98s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:47:05     98s] eee: l::2 avDens::0.083417 usedTrk::225.225000 availTrk::2700.000000 sigTrk::225.225000
[04/02 18:47:05     98s] eee: l::3 avDens::0.078169 usedTrk::239.197222 availTrk::3060.000000 sigTrk::239.197222
[04/02 18:47:05     98s] eee: l::4 avDens::0.036560 usedTrk::115.163889 availTrk::3150.000000 sigTrk::115.163889
[04/02 18:47:05     98s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:47:05     98s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:47:05     98s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:47:05     98s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:47:05     98s] {RT rc-typ 0 4 4 0}
[04/02 18:47:05     98s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.807000 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[04/02 18:47:05     98s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2933.551M)
[04/02 18:47:05     98s] Starting delay calculation for Setup views
[04/02 18:47:05     98s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/02 18:47:05     98s] #################################################################################
[04/02 18:47:05     98s] # Design Stage: PreRoute
[04/02 18:47:05     98s] # Design Name: Main_controller
[04/02 18:47:05     98s] # Design Mode: 130nm
[04/02 18:47:05     98s] # Analysis Mode: MMMC OCV 
[04/02 18:47:05     98s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:47:05     98s] # Signoff Settings: SI Off 
[04/02 18:47:05     98s] #################################################################################
[04/02 18:47:05     98s] Topological Sorting (REAL = 0:00:00.0, MEM = 2970.7M, InitMEM = 2970.7M)
[04/02 18:47:05     98s] Calculate early delays in OCV mode...
[04/02 18:47:05     98s] Calculate late delays in OCV mode...
[04/02 18:47:05     98s] Start delay calculation (fullDC) (6 T). (MEM=2970.7)
[04/02 18:47:05     98s] End AAE Lib Interpolated Model. (MEM=2990.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:47:05     98s] Total number of fetched objects 658
[04/02 18:47:05     98s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:47:05     98s] End delay calculation. (MEM=3224.55 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:47:05     98s] End delay calculation (fullDC). (MEM=3224.55 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:47:05     98s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3224.6M) ***
[04/02 18:47:06     98s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:39 mem=3296.6M)
[04/02 18:47:06     98s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:47:06     98s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:47:06     98s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3224.55 MB )
[04/02 18:47:06     98s] (I)      ================== Layers ==================
[04/02 18:47:06     98s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:47:06     98s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:47:06     98s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:47:06     98s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:47:06     98s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:47:06     98s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:47:06     98s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:47:06     98s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:47:06     98s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:47:06     98s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:47:06     98s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:47:06     98s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:47:06     98s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:47:06     98s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:47:06     98s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:47:06     98s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:47:06     98s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:47:06     98s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:47:06     98s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:47:06     98s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:47:06     98s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:47:06     98s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:47:06     98s] (I)      Started Import and model ( Curr Mem: 3224.55 MB )
[04/02 18:47:06     98s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:47:06     98s] (I)      == Non-default Options ==
[04/02 18:47:06     98s] (I)      Build term to term wires                           : false
[04/02 18:47:06     98s] (I)      Maximum routing layer                              : 4
[04/02 18:47:06     98s] (I)      Number of threads                                  : 6
[04/02 18:47:06     98s] (I)      Method to set GCell size                           : row
[04/02 18:47:06     98s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:47:06     98s] (I)      Use row-based GCell size
[04/02 18:47:06     98s] (I)      Use row-based GCell align
[04/02 18:47:06     98s] (I)      layer 0 area = 89000
[04/02 18:47:06     98s] (I)      layer 1 area = 120000
[04/02 18:47:06     98s] (I)      layer 2 area = 120000
[04/02 18:47:06     98s] (I)      layer 3 area = 120000
[04/02 18:47:06     98s] (I)      GCell unit size   : 3600
[04/02 18:47:06     98s] (I)      GCell multiplier  : 1
[04/02 18:47:06     98s] (I)      GCell row height  : 3600
[04/02 18:47:06     98s] (I)      Actual row height : 3600
[04/02 18:47:06     98s] (I)      GCell align ref   : 7000 7000
[04/02 18:47:06     98s] [NR-eGR] Track table information for default rule: 
[04/02 18:47:06     98s] [NR-eGR] M1 has single uniform track structure
[04/02 18:47:06     98s] [NR-eGR] M2 has single uniform track structure
[04/02 18:47:06     98s] [NR-eGR] M3 has single uniform track structure
[04/02 18:47:06     98s] [NR-eGR] M4 has single uniform track structure
[04/02 18:47:06     98s] [NR-eGR] M5 has single uniform track structure
[04/02 18:47:06     98s] [NR-eGR] M6 has single uniform track structure
[04/02 18:47:06     98s] [NR-eGR] MQ has single uniform track structure
[04/02 18:47:06     98s] [NR-eGR] LM has single uniform track structure
[04/02 18:47:06     98s] (I)      ============== Default via ===============
[04/02 18:47:06     98s] (I)      +---+------------------+-----------------+
[04/02 18:47:06     98s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:47:06     98s] (I)      +---+------------------+-----------------+
[04/02 18:47:06     98s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:47:06     98s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[04/02 18:47:06     98s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:47:06     98s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:47:06     98s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[04/02 18:47:06     98s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:47:06     98s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:47:06     98s] (I)      +---+------------------+-----------------+
[04/02 18:47:06     98s] [NR-eGR] Read 1843 PG shapes
[04/02 18:47:06     98s] [NR-eGR] Read 0 clock shapes
[04/02 18:47:06     98s] [NR-eGR] Read 0 other shapes
[04/02 18:47:06     98s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:47:06     98s] [NR-eGR] #Instance Blockages : 0
[04/02 18:47:06     98s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:47:06     98s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:47:06     98s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:47:06     98s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:47:06     98s] [NR-eGR] #Other Blockages    : 0
[04/02 18:47:06     98s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:47:06     98s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 241
[04/02 18:47:06     98s] [NR-eGR] Read 658 nets ( ignored 4 )
[04/02 18:47:06     98s] (I)      early_global_route_priority property id does not exist.
[04/02 18:47:06     98s] (I)      Read Num Blocks=1843  Num Prerouted Wires=241  Num CS=0
[04/02 18:47:06     98s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 109
[04/02 18:47:06     98s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 113
[04/02 18:47:06     98s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 19
[04/02 18:47:06     98s] (I)      Number of ignored nets                =      4
[04/02 18:47:06     98s] (I)      Number of connected nets              =      0
[04/02 18:47:06     98s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[04/02 18:47:06     98s] (I)      Number of clock nets                  =      4.  Ignored: No
[04/02 18:47:06     98s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:47:06     98s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:47:06     98s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:47:06     98s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:47:06     98s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:47:06     98s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:47:06     98s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:47:06     98s] (I)      Ndr track 0 does not exist
[04/02 18:47:06     98s] (I)      Ndr track 0 does not exist
[04/02 18:47:06     98s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:47:06     98s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:47:06     98s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:47:06     98s] (I)      Site width          :   400  (dbu)
[04/02 18:47:06     98s] (I)      Row height          :  3600  (dbu)
[04/02 18:47:06     98s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:47:06     98s] (I)      GCell width         :  3600  (dbu)
[04/02 18:47:06     98s] (I)      GCell height        :  3600  (dbu)
[04/02 18:47:06     98s] (I)      Grid                :    66    50     4
[04/02 18:47:06     98s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:47:06     98s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:47:06     98s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:47:06     98s] (I)      Default wire width  :   160   200   200   200
[04/02 18:47:06     98s] (I)      Default wire space  :   160   200   200   200
[04/02 18:47:06     98s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:47:06     98s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:47:06     98s] (I)      First track coord   :   400   400   400   400
[04/02 18:47:06     98s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:47:06     98s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:47:06     98s] (I)      Num of masks        :     1     1     1     1
[04/02 18:47:06     98s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:47:06     98s] (I)      --------------------------------------------------------
[04/02 18:47:06     98s] 
[04/02 18:47:06     98s] [NR-eGR] ============ Routing rule table ============
[04/02 18:47:06     98s] [NR-eGR] Rule id: 0  Nets: 0
[04/02 18:47:06     98s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/02 18:47:06     98s] (I)                    Layer    2    3    4 
[04/02 18:47:06     98s] (I)                    Pitch  800  800  800 
[04/02 18:47:06     98s] (I)             #Used tracks    2    2    2 
[04/02 18:47:06     98s] (I)       #Fully used tracks    1    1    1 
[04/02 18:47:06     98s] [NR-eGR] Rule id: 1  Nets: 654
[04/02 18:47:06     98s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:47:06     98s] (I)                    Layer    2    3    4 
[04/02 18:47:06     98s] (I)                    Pitch  400  400  400 
[04/02 18:47:06     98s] (I)             #Used tracks    1    1    1 
[04/02 18:47:06     98s] (I)       #Fully used tracks    1    1    1 
[04/02 18:47:06     98s] [NR-eGR] ========================================
[04/02 18:47:06     98s] [NR-eGR] 
[04/02 18:47:06     98s] (I)      =============== Blocked Tracks ===============
[04/02 18:47:06     98s] (I)      +-------+---------+----------+---------------+
[04/02 18:47:06     98s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:47:06     98s] (I)      +-------+---------+----------+---------------+
[04/02 18:47:06     98s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:47:06     98s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:47:06     98s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:47:06     98s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:47:06     98s] (I)      +-------+---------+----------+---------------+
[04/02 18:47:06     98s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3224.55 MB )
[04/02 18:47:06     98s] (I)      Reset routing kernel
[04/02 18:47:06     98s] (I)      Started Global Routing ( Curr Mem: 3224.55 MB )
[04/02 18:47:06     98s] (I)      totalPins=2127  totalGlobalPin=2071 (97.37%)
[04/02 18:47:06     98s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:47:06     98s] [NR-eGR] Layer group 1: route 654 net(s) in layer range [2, 4]
[04/02 18:47:06     98s] (I)      
[04/02 18:47:06     98s] (I)      ============  Phase 1a Route ============
[04/02 18:47:06     98s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:06     98s] (I)      
[04/02 18:47:06     98s] (I)      ============  Phase 1b Route ============
[04/02 18:47:06     98s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:06     98s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.356840e+04um
[04/02 18:47:06     98s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[04/02 18:47:06     98s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:47:06     98s] (I)      
[04/02 18:47:06     98s] (I)      ============  Phase 1c Route ============
[04/02 18:47:06     98s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:06     98s] (I)      
[04/02 18:47:06     98s] (I)      ============  Phase 1d Route ============
[04/02 18:47:06     98s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:06     98s] (I)      
[04/02 18:47:06     98s] (I)      ============  Phase 1e Route ============
[04/02 18:47:06     98s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:06     98s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.356840e+04um
[04/02 18:47:06     98s] (I)      
[04/02 18:47:06     98s] (I)      ============  Phase 1l Route ============
[04/02 18:47:06     98s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:47:06     98s] (I)      Layer  2:      26747      2682         0           0       29106    ( 0.00%) 
[04/02 18:47:06     98s] (I)      Layer  3:      26722      2338         0         468       28782    ( 1.60%) 
[04/02 18:47:06     98s] (I)      Layer  4:      24015       387         0           0       29106    ( 0.00%) 
[04/02 18:47:06     98s] (I)      Total:         77484      5407         0         468       86994    ( 0.54%) 
[04/02 18:47:06     98s] (I)      
[04/02 18:47:06     98s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:47:06     98s] [NR-eGR]                        OverCon            
[04/02 18:47:06     98s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:47:06     98s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:47:06     98s] [NR-eGR] ----------------------------------------------
[04/02 18:47:06     98s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:47:06     98s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:47:06     98s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:47:06     98s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:47:06     98s] [NR-eGR] ----------------------------------------------
[04/02 18:47:06     98s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:47:06     98s] [NR-eGR] 
[04/02 18:47:06     98s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.09 sec, Curr Mem: 3256.55 MB )
[04/02 18:47:06     98s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:47:06     98s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:47:06     98s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.13 sec, Curr Mem: 3256.55 MB )
[04/02 18:47:06     98s] (I)      ===================================== Runtime Summary =====================================
[04/02 18:47:06     98s] (I)       Step                                          %      Start     Finish      Real       CPU 
[04/02 18:47:06     98s] (I)      -------------------------------------------------------------------------------------------
[04/02 18:47:06     98s] (I)       Early Global Route kernel               100.00%  83.82 sec  83.95 sec  0.13 sec  0.07 sec 
[04/02 18:47:06     98s] (I)       +-Import and model                       25.31%  83.83 sec  83.86 sec  0.03 sec  0.02 sec 
[04/02 18:47:06     98s] (I)       | +-Create place DB                       1.86%  83.83 sec  83.83 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | +-Import place data                   1.77%  83.83 sec  83.83 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | +-Read instances and placement      0.64%  83.83 sec  83.83 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | +-Read nets                         0.89%  83.83 sec  83.83 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | +-Create route DB                      18.55%  83.83 sec  83.86 sec  0.02 sec  0.01 sec 
[04/02 18:47:06     98s] (I)       | | +-Import route data (6T)             17.95%  83.83 sec  83.86 sec  0.02 sec  0.01 sec 
[04/02 18:47:06     98s] (I)       | | | +-Read blockages ( Layer 2-4 )     11.95%  83.84 sec  83.85 sec  0.02 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | | +-Read routing blockages          0.00%  83.84 sec  83.84 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | | +-Read instance blockages         0.25%  83.84 sec  83.84 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | | +-Read PG blockages              10.64%  83.84 sec  83.85 sec  0.01 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | | +-Read clock blockages            0.10%  83.85 sec  83.85 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | | +-Read other blockages            0.05%  83.85 sec  83.85 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | | +-Read halo blockages             0.02%  83.85 sec  83.85 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | | +-Read boundary cut boxes         0.00%  83.85 sec  83.85 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | +-Read blackboxes                   0.03%  83.85 sec  83.85 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | +-Read prerouted                    0.63%  83.85 sec  83.85 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | +-Read unlegalized nets             0.06%  83.85 sec  83.85 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | +-Read nets                         0.37%  83.85 sec  83.85 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | +-Set up via pillars                0.01%  83.85 sec  83.85 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | +-Initialize 3D grid graph          0.04%  83.85 sec  83.85 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | +-Model blockage capacity           0.98%  83.85 sec  83.86 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | | +-Initialize 3D capacity          0.82%  83.86 sec  83.86 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | +-Read aux data                         0.00%  83.86 sec  83.86 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | +-Others data preparation               0.05%  83.86 sec  83.86 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | +-Create route kernel                   4.17%  83.86 sec  83.86 sec  0.01 sec  0.01 sec 
[04/02 18:47:06     98s] (I)       +-Global Routing                         67.34%  83.86 sec  83.95 sec  0.09 sec  0.04 sec 
[04/02 18:47:06     98s] (I)       | +-Initialization                        0.29%  83.86 sec  83.86 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | +-Net group 1                          15.60%  83.86 sec  83.88 sec  0.02 sec  0.04 sec 
[04/02 18:47:06     98s] (I)       | | +-Generate topology (6T)              2.20%  83.86 sec  83.87 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | +-Phase 1a                            1.88%  83.87 sec  83.87 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | +-Pattern routing (6T)              1.45%  83.87 sec  83.87 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | +-Add via demand to 2D              0.13%  83.87 sec  83.87 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | +-Phase 1b                            0.24%  83.87 sec  83.87 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | +-Phase 1c                            0.03%  83.87 sec  83.87 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | +-Phase 1d                            0.04%  83.87 sec  83.87 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | +-Phase 1e                            0.35%  83.87 sec  83.87 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | +-Route legalization                0.15%  83.87 sec  83.87 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | | | +-Legalize Blockage Violations    0.07%  83.87 sec  83.87 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | | +-Phase 1l                            9.27%  83.87 sec  83.88 sec  0.01 sec  0.03 sec 
[04/02 18:47:06     98s] (I)       | | | +-Layer assignment (6T)             8.97%  83.87 sec  83.88 sec  0.01 sec  0.03 sec 
[04/02 18:47:06     98s] (I)       | +-Clean cong LA                         0.00%  83.88 sec  83.88 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       +-Export 3D cong map                      0.57%  83.95 sec  83.95 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)       | +-Export 2D cong map                    0.13%  83.95 sec  83.95 sec  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)      ==================== Summary by functions =====================
[04/02 18:47:06     98s] (I)       Lv  Step                                %      Real       CPU 
[04/02 18:47:06     98s] (I)      ---------------------------------------------------------------
[04/02 18:47:06     98s] (I)        0  Early Global Route kernel     100.00%  0.13 sec  0.07 sec 
[04/02 18:47:06     98s] (I)        1  Global Routing                 67.34%  0.09 sec  0.04 sec 
[04/02 18:47:06     98s] (I)        1  Import and model               25.31%  0.03 sec  0.02 sec 
[04/02 18:47:06     98s] (I)        1  Export 3D cong map              0.57%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        2  Create route DB                18.55%  0.02 sec  0.01 sec 
[04/02 18:47:06     98s] (I)        2  Net group 1                    15.60%  0.02 sec  0.04 sec 
[04/02 18:47:06     98s] (I)        2  Create route kernel             4.17%  0.01 sec  0.01 sec 
[04/02 18:47:06     98s] (I)        2  Create place DB                 1.86%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        2  Initialization                  0.29%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        2  Export 2D cong map              0.13%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        2  Others data preparation         0.05%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        3  Import route data (6T)         17.95%  0.02 sec  0.01 sec 
[04/02 18:47:06     98s] (I)        3  Phase 1l                        9.27%  0.01 sec  0.03 sec 
[04/02 18:47:06     98s] (I)        3  Generate topology (6T)          2.20%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        3  Phase 1a                        1.88%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        3  Import place data               1.77%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        3  Phase 1e                        0.35%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        3  Phase 1b                        0.24%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        4  Read blockages ( Layer 2-4 )   11.95%  0.02 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        4  Layer assignment (6T)           8.97%  0.01 sec  0.03 sec 
[04/02 18:47:06     98s] (I)        4  Pattern routing (6T)            1.45%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        4  Read nets                       1.26%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        4  Model blockage capacity         0.98%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        4  Read instances and placement    0.64%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        4  Read prerouted                  0.63%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        4  Route legalization              0.15%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        4  Add via demand to 2D            0.13%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        4  Read unlegalized nets           0.06%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        4  Initialize 3D grid graph        0.04%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        5  Read PG blockages              10.64%  0.01 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        5  Initialize 3D capacity          0.82%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        5  Read instance blockages         0.25%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        5  Read clock blockages            0.10%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        5  Legalize Blockage Violations    0.07%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[04/02 18:47:06     98s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:47:06     98s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:47:06     98s] OPERPROF: Starting HotSpotCal at level 1, MEM:3256.6M, EPOCH TIME: 1680475626.395760
[04/02 18:47:06     98s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:06     98s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:47:06     98s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:06     98s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:47:06     98s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:06     98s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:47:06     98s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:47:06     98s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.076, MEM:3256.6M, EPOCH TIME: 1680475626.471717
[04/02 18:47:06     98s] [hotspot] Hotspot report including placement blocked areas
[04/02 18:47:06     98s] OPERPROF: Starting HotSpotCal at level 1, MEM:3256.6M, EPOCH TIME: 1680475626.472226
[04/02 18:47:06     98s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:06     98s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:47:06     98s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:06     98s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:47:06     98s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:06     98s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:47:06     98s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:47:06     98s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3256.6M, EPOCH TIME: 1680475626.476086
[04/02 18:47:06     98s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_cts_0
[04/02 18:47:06     98s] **optDesign ... cpu = 0:00:10, real = 0:00:13, mem = 2111.4M, totSessionCpu=0:01:39 **
[04/02 18:47:06     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3007.6M, EPOCH TIME: 1680475626.488539
[04/02 18:47:06     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:06     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:06     99s] 
[04/02 18:47:06     99s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:06     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.086, MEM:3007.6M, EPOCH TIME: 1680475626.574526
[04/02 18:47:06     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:06     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:09     99s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  0.055  |  0.067  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3103.1M, EPOCH TIME: 1680475629.513699
[04/02 18:47:09     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:09     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:09     99s] 
[04/02 18:47:09     99s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:09     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:3104.5M, EPOCH TIME: 1680475629.532389
[04/02 18:47:09     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:09     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:09     99s] Density: 17.807%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3104.5M, EPOCH TIME: 1680475629.544130
[04/02 18:47:09     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:09     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:09     99s] 
[04/02 18:47:09     99s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:09     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.043, MEM:3104.5M, EPOCH TIME: 1680475629.587542
[04/02 18:47:09     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:09     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:09     99s] **optDesign ... cpu = 0:00:10, real = 0:00:16, mem = 2115.0M, totSessionCpu=0:01:39 **
[04/02 18:47:09     99s] 
[04/02 18:47:09     99s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:47:09     99s] Deleting Lib Analyzer.
[04/02 18:47:09     99s] 
[04/02 18:47:09     99s] TimeStamp Deleting Cell Server End ...
[04/02 18:47:09     99s] *** Finished optDesign ***
[04/02 18:47:09     99s] 
[04/02 18:47:09     99s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.5 real=0:00:18.6)
[04/02 18:47:09     99s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.8 real=0:00:01.9)
[04/02 18:47:09     99s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.7 real=0:00:02.4)
[04/02 18:47:09     99s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.1 real=0:00:01.4)
[04/02 18:47:09     99s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:47:09     99s] Info: Destroy the CCOpt slew target map.
[04/02 18:47:09     99s] clean pInstBBox. size 0
[04/02 18:47:09     99s] All LLGs are deleted
[04/02 18:47:09     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:09     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:09     99s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3008.5M, EPOCH TIME: 1680475629.825726
[04/02 18:47:09     99s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3008.5M, EPOCH TIME: 1680475629.825928
[04/02 18:47:09     99s] Info: pop threads available for lower-level modules during optimization.
[04/02 18:47:09     99s] *** optDesign #1 [finish] : cpu/real = 0:00:10.6/0:00:16.3 (0.6), totSession cpu/real = 0:01:39.6/0:03:23.8 (0.5), mem = 3008.5M
[04/02 18:47:09     99s] 
[04/02 18:47:09     99s] =============================================================================================
[04/02 18:47:09     99s]  Final TAT Report : optDesign #1                                                21.14-s109_1
[04/02 18:47:09     99s] =============================================================================================
[04/02 18:47:09     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:47:09     99s] ---------------------------------------------------------------------------------------------
[04/02 18:47:09     99s] [ InitOpt                ]      1   0:00:02.7  (  16.5 % )     0:00:02.9 /  0:00:02.6    0.9
[04/02 18:47:09     99s] [ GlobalOpt              ]      1   0:00:01.9  (  11.6 % )     0:00:01.9 /  0:00:01.7    0.9
[04/02 18:47:09     99s] [ DrvOpt                 ]      2   0:00:01.0  (   6.2 % )     0:00:01.0 /  0:00:00.8    0.8
[04/02 18:47:09     99s] [ AreaOpt                ]      1   0:00:01.7  (  10.5 % )     0:00:02.1 /  0:00:01.6    0.8
[04/02 18:47:09     99s] [ ViewPruning            ]      8   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.1
[04/02 18:47:09     99s] [ OptSummaryReport       ]      2   0:00:00.3  (   1.9 % )     0:00:03.3 /  0:00:00.6    0.2
[04/02 18:47:09     99s] [ DrvReport              ]      2   0:00:02.5  (  15.6 % )     0:00:02.5 /  0:00:00.1    0.0
[04/02 18:47:09     99s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.1
[04/02 18:47:09     99s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.2
[04/02 18:47:09     99s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:09     99s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:47:09     99s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:09     99s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:09     99s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:09     99s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:09     99s] [ RefinePlace            ]      1   0:00:00.3  (   1.9 % )     0:00:00.4 /  0:00:00.2    0.4
[04/02 18:47:09     99s] [ EarlyGlobalRoute       ]      2   0:00:00.7  (   4.1 % )     0:00:00.7 /  0:00:00.4    0.5
[04/02 18:47:09     99s] [ ExtractRC              ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.5
[04/02 18:47:09     99s] [ TimingUpdate           ]     22   0:00:00.8  (   4.8 % )     0:00:01.1 /  0:00:01.1    0.9
[04/02 18:47:09     99s] [ FullDelayCalc          ]      2   0:00:00.8  (   5.2 % )     0:00:00.8 /  0:00:00.7    0.8
[04/02 18:47:09     99s] [ TimingReport           ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.7
[04/02 18:47:09     99s] [ GenerateReports        ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.9
[04/02 18:47:09     99s] [ MISC                   ]          0:00:02.7  (  16.7 % )     0:00:02.7 /  0:00:01.7    0.6
[04/02 18:47:09     99s] ---------------------------------------------------------------------------------------------
[04/02 18:47:09     99s]  optDesign #1 TOTAL                 0:00:16.3  ( 100.0 % )     0:00:16.3 /  0:00:10.6    0.6
[04/02 18:47:09     99s] ---------------------------------------------------------------------------------------------
[04/02 18:47:09     99s] 
[04/02 18:47:09     99s] <CMD> optDesign -postCTS -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_cts_0_hold
[04/02 18:47:09     99s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2069.6M, totSessionCpu=0:01:40 **
[04/02 18:47:09     99s] *** optDesign #2 [begin] : totSession cpu/real = 0:01:39.6/0:03:23.9 (0.5), mem = 2968.5M
[04/02 18:47:09     99s] Info: 6 threads available for lower-level modules during optimization.
[04/02 18:47:09     99s] GigaOpt running with 6 threads.
[04/02 18:47:09     99s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:39.6/0:03:23.9 (0.5), mem = 2968.5M
[04/02 18:47:09     99s] **INFO: User settings:
[04/02 18:47:09     99s] setDesignMode -process                      130
[04/02 18:47:09     99s] setExtractRCMode -coupling_c_th             0.4
[04/02 18:47:09     99s] setExtractRCMode -effortLevel               medium
[04/02 18:47:09     99s] setExtractRCMode -engine                    preRoute
[04/02 18:47:09     99s] setExtractRCMode -relative_c_th             1
[04/02 18:47:09     99s] setExtractRCMode -total_c_th                0
[04/02 18:47:09     99s] setDelayCalMode -enable_high_fanout         true
[04/02 18:47:09     99s] setDelayCalMode -engine                     aae
[04/02 18:47:09     99s] setDelayCalMode -ignoreNetLoad              false
[04/02 18:47:09     99s] setDelayCalMode -socv_accuracy_mode         low
[04/02 18:47:09     99s] setOptMode -activeSetupViews                { setupAnalysis }
[04/02 18:47:09     99s] setOptMode -addInst                         true
[04/02 18:47:09     99s] setOptMode -addInstancePrefix               POSTCTS
[04/02 18:47:09     99s] setOptMode -allEndPoints                    true
[04/02 18:47:09     99s] setOptMode -autoSetupViews                  { setupAnalysis}
[04/02 18:47:09     99s] setOptMode -autoTDGRSetupViews              { setupAnalysis}
[04/02 18:47:09     99s] setOptMode -drcMargin                       0.1
[04/02 18:47:09     99s] setOptMode -effort                          high
[04/02 18:47:09     99s] setOptMode -fixDrc                          true
[04/02 18:47:09     99s] setOptMode -fixFanoutLoad                   true
[04/02 18:47:09     99s] setOptMode -holdTargetSlack                 0.05
[04/02 18:47:09     99s] setOptMode -maxLength                       1000
[04/02 18:47:09     99s] setOptMode -optimizeFF                      true
[04/02 18:47:09     99s] setOptMode -preserveAllSequential           false
[04/02 18:47:09     99s] setOptMode -restruct                        false
[04/02 18:47:09     99s] setOptMode -setupTargetSlack                0.05
[04/02 18:47:09     99s] setOptMode -usefulSkew                      false
[04/02 18:47:09     99s] setOptMode -usefulSkewCTS                   true
[04/02 18:47:09     99s] setPlaceMode -place_global_max_density      0.8
[04/02 18:47:09     99s] setPlaceMode -place_global_uniform_density  true
[04/02 18:47:09     99s] setPlaceMode -timingDriven                  true
[04/02 18:47:09     99s] setAnalysisMode -analysisType               onChipVariation
[04/02 18:47:09     99s] setAnalysisMode -checkType                  setup
[04/02 18:47:09     99s] setAnalysisMode -clkSrcPath                 true
[04/02 18:47:09     99s] setAnalysisMode -clockPropagation           sdcControl
[04/02 18:47:09     99s] setAnalysisMode -cppr                       both
[04/02 18:47:09     99s] 
[04/02 18:47:10     99s] 
[04/02 18:47:10     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:47:10     99s] Summary for sequential cells identification: 
[04/02 18:47:10     99s]   Identified SBFF number: 112
[04/02 18:47:10     99s]   Identified MBFF number: 0
[04/02 18:47:10     99s]   Identified SB Latch number: 0
[04/02 18:47:10     99s]   Identified MB Latch number: 0
[04/02 18:47:10     99s]   Not identified SBFF number: 8
[04/02 18:47:10     99s]   Not identified MBFF number: 0
[04/02 18:47:10     99s]   Not identified SB Latch number: 0
[04/02 18:47:10     99s]   Not identified MB Latch number: 0
[04/02 18:47:10     99s]   Number of sequential cells which are not FFs: 34
[04/02 18:47:10     99s]  Visiting view : setupAnalysis
[04/02 18:47:10     99s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:10     99s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:10     99s]  Visiting view : holdAnalysis
[04/02 18:47:10     99s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:10     99s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:10     99s] TLC MultiMap info (StdDelay):
[04/02 18:47:10     99s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:10     99s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:10     99s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:10     99s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:10     99s]  Setting StdDelay to: 22.7ps
[04/02 18:47:10     99s] 
[04/02 18:47:10     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:47:10     99s] Need call spDPlaceInit before registerPrioInstLoc.
[04/02 18:47:10     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:2972.5M, EPOCH TIME: 1680475630.191541
[04/02 18:47:10     99s] Processing tracks to init pin-track alignment.
[04/02 18:47:10     99s] z: 2, totalTracks: 1
[04/02 18:47:10     99s] z: 4, totalTracks: 1
[04/02 18:47:10     99s] z: 6, totalTracks: 1
[04/02 18:47:10     99s] z: 8, totalTracks: 1
[04/02 18:47:10     99s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:47:10     99s] All LLGs are deleted
[04/02 18:47:10     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:10     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:10     99s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2972.5M, EPOCH TIME: 1680475630.199482
[04/02 18:47:10     99s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2972.5M, EPOCH TIME: 1680475630.199843
[04/02 18:47:10     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2972.5M, EPOCH TIME: 1680475630.200154
[04/02 18:47:10     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:10     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:10     99s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3036.5M, EPOCH TIME: 1680475630.203755
[04/02 18:47:10     99s] Max number of tech site patterns supported in site array is 256.
[04/02 18:47:10     99s] Core basic site is IBM13SITE
[04/02 18:47:10     99s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3036.5M, EPOCH TIME: 1680475630.215613
[04/02 18:47:10     99s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:47:10     99s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:47:10     99s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.057, MEM:3068.5M, EPOCH TIME: 1680475630.272415
[04/02 18:47:10     99s] Fast DP-INIT is on for default
[04/02 18:47:10     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:47:10     99s] Atter site array init, number of instance map data is 0.
[04/02 18:47:10     99s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.072, MEM:3068.5M, EPOCH TIME: 1680475630.275295
[04/02 18:47:10     99s] 
[04/02 18:47:10     99s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:10     99s] OPERPROF:     Starting CMU at level 3, MEM:3068.5M, EPOCH TIME: 1680475630.276222
[04/02 18:47:10     99s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.005, MEM:3068.5M, EPOCH TIME: 1680475630.281642
[04/02 18:47:10     99s] 
[04/02 18:47:10     99s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:47:10     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.082, MEM:2972.5M, EPOCH TIME: 1680475630.282531
[04/02 18:47:10     99s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2972.5M, EPOCH TIME: 1680475630.282716
[04/02 18:47:10     99s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2972.5M, EPOCH TIME: 1680475630.285050
[04/02 18:47:10     99s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2972.5MB).
[04/02 18:47:10     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.094, MEM:2972.5M, EPOCH TIME: 1680475630.285736
[04/02 18:47:10     99s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2972.5M, EPOCH TIME: 1680475630.285879
[04/02 18:47:10     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:10     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:10     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:10     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:10     99s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2968.5M, EPOCH TIME: 1680475630.289597
[04/02 18:47:10     99s] 
[04/02 18:47:10     99s] Creating Lib Analyzer ...
[04/02 18:47:10     99s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:47:10     99s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:47:10     99s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:47:10     99s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:47:10     99s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:47:10     99s] 
[04/02 18:47:10     99s] {RT rc-typ 0 4 4 0}
[04/02 18:47:11    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:41 mem=2974.6M
[04/02 18:47:11    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:41 mem=2974.6M
[04/02 18:47:11    100s] Creating Lib Analyzer, finished. 
[04/02 18:47:11    100s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 2077.0M, totSessionCpu=0:01:41 **
[04/02 18:47:11    100s] *** optDesign -postCTS ***
[04/02 18:47:11    100s] DRC Margin: user margin 0.1
[04/02 18:47:11    100s] Hold Target Slack: user slack 0.05
[04/02 18:47:11    100s] Setup Target Slack: user slack 0.05;
[04/02 18:47:11    100s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2974.6M, EPOCH TIME: 1680475631.245812
[04/02 18:47:11    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:11    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:11    100s] 
[04/02 18:47:11    100s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:11    100s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.025, MEM:2974.6M, EPOCH TIME: 1680475631.270681
[04/02 18:47:11    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:11    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:11    100s] 
[04/02 18:47:11    100s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:47:11    100s] Deleting Lib Analyzer.
[04/02 18:47:11    100s] 
[04/02 18:47:11    100s] TimeStamp Deleting Cell Server End ...
[04/02 18:47:11    100s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:47:11    100s] 
[04/02 18:47:11    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:47:11    100s] Summary for sequential cells identification: 
[04/02 18:47:11    100s]   Identified SBFF number: 112
[04/02 18:47:11    100s]   Identified MBFF number: 0
[04/02 18:47:11    100s]   Identified SB Latch number: 0
[04/02 18:47:11    100s]   Identified MB Latch number: 0
[04/02 18:47:11    100s]   Not identified SBFF number: 8
[04/02 18:47:11    100s]   Not identified MBFF number: 0
[04/02 18:47:11    100s]   Not identified SB Latch number: 0
[04/02 18:47:11    100s]   Not identified MB Latch number: 0
[04/02 18:47:11    100s]   Number of sequential cells which are not FFs: 34
[04/02 18:47:11    100s]  Visiting view : setupAnalysis
[04/02 18:47:11    100s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:11    100s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:11    100s]  Visiting view : holdAnalysis
[04/02 18:47:11    100s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:11    100s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:11    100s] TLC MultiMap info (StdDelay):
[04/02 18:47:11    100s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:11    100s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:11    100s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:11    100s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:11    100s]  Setting StdDelay to: 22.7ps
[04/02 18:47:11    100s] 
[04/02 18:47:11    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:47:11    100s] 
[04/02 18:47:11    100s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:47:11    100s] 
[04/02 18:47:11    100s] TimeStamp Deleting Cell Server End ...
[04/02 18:47:11    100s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2974.6M, EPOCH TIME: 1680475631.301582
[04/02 18:47:11    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:11    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:11    100s] All LLGs are deleted
[04/02 18:47:11    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:11    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:11    100s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2974.6M, EPOCH TIME: 1680475631.302079
[04/02 18:47:11    100s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2974.6M, EPOCH TIME: 1680475631.302214
[04/02 18:47:11    100s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2968.6M, EPOCH TIME: 1680475631.302781
[04/02 18:47:11    100s] Start to check current routing status for nets...
[04/02 18:47:11    100s] All nets are already routed correctly.
[04/02 18:47:11    100s] End to check current routing status for nets (mem=2968.6M)
[04/02 18:47:11    100s] 
[04/02 18:47:11    100s] Creating Lib Analyzer ...
[04/02 18:47:11    100s] 
[04/02 18:47:11    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:47:11    100s] Summary for sequential cells identification: 
[04/02 18:47:11    100s]   Identified SBFF number: 112
[04/02 18:47:11    100s]   Identified MBFF number: 0
[04/02 18:47:11    100s]   Identified SB Latch number: 0
[04/02 18:47:11    100s]   Identified MB Latch number: 0
[04/02 18:47:11    100s]   Not identified SBFF number: 8
[04/02 18:47:11    100s]   Not identified MBFF number: 0
[04/02 18:47:11    100s]   Not identified SB Latch number: 0
[04/02 18:47:11    100s]   Not identified MB Latch number: 0
[04/02 18:47:11    100s]   Number of sequential cells which are not FFs: 34
[04/02 18:47:11    100s]  Visiting view : setupAnalysis
[04/02 18:47:11    100s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:11    100s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:11    100s]  Visiting view : holdAnalysis
[04/02 18:47:11    100s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:11    100s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:11    100s] TLC MultiMap info (StdDelay):
[04/02 18:47:11    100s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:11    100s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:11    100s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:11    100s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:11    100s]  Setting StdDelay to: 22.7ps
[04/02 18:47:11    100s] 
[04/02 18:47:11    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:47:11    100s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:47:11    100s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:47:11    100s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:47:11    100s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:47:11    100s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:47:11    100s] 
[04/02 18:47:11    100s] {RT rc-typ 0 4 4 0}
[04/02 18:47:12    101s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=2976.6M
[04/02 18:47:12    101s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=2976.6M
[04/02 18:47:12    101s] Creating Lib Analyzer, finished. 
[04/02 18:47:12    101s] #optDebug: Start CG creation (mem=3005.2M)
[04/02 18:47:12    101s]  ...initializing CG  maxDriveDist 1649.643000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 164.964000 
[04/02 18:47:12    101s] (cpu=0:00:00.1, mem=3078.6M)
[04/02 18:47:12    101s]  ...processing cgPrt (cpu=0:00:00.1, mem=3078.6M)
[04/02 18:47:12    101s]  ...processing cgEgp (cpu=0:00:00.1, mem=3078.6M)
[04/02 18:47:12    101s]  ...processing cgPbk (cpu=0:00:00.1, mem=3078.6M)
[04/02 18:47:12    101s]  ...processing cgNrb(cpu=0:00:00.1, mem=3078.6M)
[04/02 18:47:12    101s]  ...processing cgObs (cpu=0:00:00.1, mem=3078.6M)
[04/02 18:47:12    101s]  ...processing cgCon (cpu=0:00:00.1, mem=3078.6M)
[04/02 18:47:12    101s]  ...processing cgPdm (cpu=0:00:00.1, mem=3078.6M)
[04/02 18:47:12    101s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3078.6M)
[04/02 18:47:12    101s] Compute RC Scale Done ...
[04/02 18:47:12    101s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.2/0:00:02.6 (0.8), totSession cpu/real = 0:01:41.8/0:03:26.5 (0.5), mem = 3069.1M
[04/02 18:47:12    101s] 
[04/02 18:47:12    101s] =============================================================================================
[04/02 18:47:12    101s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.14-s109_1
[04/02 18:47:12    101s] =============================================================================================
[04/02 18:47:12    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:47:12    101s] ---------------------------------------------------------------------------------------------
[04/02 18:47:12    101s] [ CellServerInit         ]      3   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    0.5
[04/02 18:47:12    101s] [ LibAnalyzerInit        ]      2   0:00:01.9  (  74.2 % )     0:00:01.9 /  0:00:01.8    1.0
[04/02 18:47:12    101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:12    101s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/02 18:47:12    101s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:12    101s] [ MISC                   ]          0:00:00.5  (  18.6 % )     0:00:00.5 /  0:00:00.2    0.5
[04/02 18:47:12    101s] ---------------------------------------------------------------------------------------------
[04/02 18:47:12    101s]  InitOpt #1 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.2    0.8
[04/02 18:47:12    101s] ---------------------------------------------------------------------------------------------
[04/02 18:47:12    101s] 
[04/02 18:47:12    101s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:47:12    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=3069.1M
[04/02 18:47:12    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:3069.1M, EPOCH TIME: 1680475632.453185
[04/02 18:47:12    101s] Processing tracks to init pin-track alignment.
[04/02 18:47:12    101s] z: 2, totalTracks: 1
[04/02 18:47:12    101s] z: 4, totalTracks: 1
[04/02 18:47:12    101s] z: 6, totalTracks: 1
[04/02 18:47:12    101s] z: 8, totalTracks: 1
[04/02 18:47:12    101s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:47:12    101s] All LLGs are deleted
[04/02 18:47:12    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:12    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:12    101s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3069.1M, EPOCH TIME: 1680475632.459238
[04/02 18:47:12    101s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3069.1M, EPOCH TIME: 1680475632.459562
[04/02 18:47:12    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3069.1M, EPOCH TIME: 1680475632.459846
[04/02 18:47:12    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:12    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:12    101s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3133.1M, EPOCH TIME: 1680475632.463421
[04/02 18:47:12    101s] Max number of tech site patterns supported in site array is 256.
[04/02 18:47:12    101s] Core basic site is IBM13SITE
[04/02 18:47:12    101s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3133.1M, EPOCH TIME: 1680475632.475108
[04/02 18:47:12    101s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:47:12    101s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:47:12    101s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.016, REAL:0.018, MEM:3165.1M, EPOCH TIME: 1680475632.492841
[04/02 18:47:12    101s] Fast DP-INIT is on for default
[04/02 18:47:12    101s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:47:12    101s] Atter site array init, number of instance map data is 0.
[04/02 18:47:12    101s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:3165.1M, EPOCH TIME: 1680475632.494598
[04/02 18:47:12    101s] 
[04/02 18:47:12    101s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:12    101s] 
[04/02 18:47:12    101s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:47:12    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.036, REAL:0.036, MEM:3069.1M, EPOCH TIME: 1680475632.496152
[04/02 18:47:12    101s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3069.1M, EPOCH TIME: 1680475632.496289
[04/02 18:47:12    101s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.005, MEM:3069.1M, EPOCH TIME: 1680475632.501778
[04/02 18:47:12    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3069.1MB).
[04/02 18:47:12    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.049, MEM:3069.1M, EPOCH TIME: 1680475632.502332
[04/02 18:47:12    101s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:47:12    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=3069.1M
[04/02 18:47:12    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3069.1M, EPOCH TIME: 1680475632.503485
[04/02 18:47:12    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:12    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:12    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:12    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:12    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3012.1M, EPOCH TIME: 1680475632.507277
[04/02 18:47:12    101s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:47:12    101s] GigaOpt Hold Optimizer is used
[04/02 18:47:12    101s] Deleting Lib Analyzer.
[04/02 18:47:12    101s] End AAE Lib Interpolated Model. (MEM=3012.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:47:12    101s] 
[04/02 18:47:12    101s] Creating Lib Analyzer ...
[04/02 18:47:12    101s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:47:12    101s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:47:12    101s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:47:12    101s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:47:12    101s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:47:12    101s] 
[04/02 18:47:12    101s] {RT rc-typ 0 4 4 0}
[04/02 18:47:13    102s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:43 mem=3012.1M
[04/02 18:47:13    102s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:43 mem=3012.1M
[04/02 18:47:13    102s] Creating Lib Analyzer, finished. 
[04/02 18:47:13    102s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:43 mem=3012.1M ***
[04/02 18:47:13    102s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:42.7/0:03:27.5 (0.5), mem = 3012.1M
[04/02 18:47:13    102s] Effort level <high> specified for reg2reg path_group
[04/02 18:47:13    103s] Saving timing graph ...
[04/02 18:47:14    103s] Done save timing graph
[04/02 18:47:14    103s] 
[04/02 18:47:14    103s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:47:14    103s] Deleting Lib Analyzer.
[04/02 18:47:14    103s] 
[04/02 18:47:14    103s] TimeStamp Deleting Cell Server End ...
[04/02 18:47:14    103s] Starting delay calculation for Hold views
[04/02 18:47:14    103s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/02 18:47:14    103s] #################################################################################
[04/02 18:47:14    103s] # Design Stage: PreRoute
[04/02 18:47:14    103s] # Design Name: Main_controller
[04/02 18:47:14    103s] # Design Mode: 130nm
[04/02 18:47:14    103s] # Analysis Mode: MMMC OCV 
[04/02 18:47:14    103s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:47:14    103s] # Signoff Settings: SI Off 
[04/02 18:47:14    103s] #################################################################################
[04/02 18:47:14    103s] Topological Sorting (REAL = 0:00:00.0, MEM = 3185.0M, InitMEM = 3185.0M)
[04/02 18:47:14    103s] Calculate late delays in OCV mode...
[04/02 18:47:14    103s] Calculate early delays in OCV mode...
[04/02 18:47:14    103s] Start delay calculation (fullDC) (6 T). (MEM=3185.04)
[04/02 18:47:14    103s] End AAE Lib Interpolated Model. (MEM=3204.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:47:14    104s] Total number of fetched objects 658
[04/02 18:47:14    104s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:47:14    104s] End delay calculation. (MEM=3254 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:47:14    104s] End delay calculation (fullDC). (MEM=3254 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:47:14    104s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3254.0M) ***
[04/02 18:47:15    104s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:44 mem=3334.0M)
[04/02 18:47:15    104s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:47:15    104s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:47:15    104s] 
[04/02 18:47:15    104s] Active hold views:
[04/02 18:47:15    104s]  holdAnalysis
[04/02 18:47:15    104s]   Dominating endpoints: 0
[04/02 18:47:15    104s]   Dominating TNS: -0.000
[04/02 18:47:15    104s] 
[04/02 18:47:15    104s] Done building cte hold timing graph (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:01:44 mem=3380.5M ***
[04/02 18:47:15    104s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:01:44 mem=3380.5M ***
[04/02 18:47:15    104s] Restoring timing graph ...
[04/02 18:47:16    105s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/02 18:47:16    105s] Done restore timing graph
[04/02 18:47:16    105s] Done building cte setup timing graph (fixHold) cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:01:46 mem=3254.5M ***
[04/02 18:47:16    105s] *info: category slack lower bound [L 0.0] default
[04/02 18:47:16    105s] *info: category slack lower bound [H 0.0] reg2reg 
[04/02 18:47:16    105s] --------------------------------------------------- 
[04/02 18:47:16    105s]    Setup Violation Summary with Target Slack (0.050 ns)
[04/02 18:47:16    105s] --------------------------------------------------- 
[04/02 18:47:16    105s]          WNS    reg2regWNS
[04/02 18:47:16    105s]     0.005 ns      0.005 ns
[04/02 18:47:16    105s] --------------------------------------------------- 
[04/02 18:47:16    105s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:47:16    105s] 
[04/02 18:47:16    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:47:16    105s] Summary for sequential cells identification: 
[04/02 18:47:16    105s]   Identified SBFF number: 112
[04/02 18:47:16    105s]   Identified MBFF number: 0
[04/02 18:47:16    105s]   Identified SB Latch number: 0
[04/02 18:47:16    105s]   Identified MB Latch number: 0
[04/02 18:47:16    105s]   Not identified SBFF number: 8
[04/02 18:47:16    105s]   Not identified MBFF number: 0
[04/02 18:47:16    105s]   Not identified SB Latch number: 0
[04/02 18:47:16    105s]   Not identified MB Latch number: 0
[04/02 18:47:16    105s]   Number of sequential cells which are not FFs: 34
[04/02 18:47:16    105s]  Visiting view : setupAnalysis
[04/02 18:47:16    105s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:16    105s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:16    105s]  Visiting view : holdAnalysis
[04/02 18:47:16    105s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:16    105s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:16    105s] TLC MultiMap info (StdDelay):
[04/02 18:47:16    105s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:16    105s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:16    105s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:16    105s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:16    105s]  Setting StdDelay to: 22.7ps
[04/02 18:47:16    105s] 
[04/02 18:47:16    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:47:16    105s] 
[04/02 18:47:16    105s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:47:16    105s] 
[04/02 18:47:16    105s] TimeStamp Deleting Cell Server End ...
[04/02 18:47:16    105s] 
[04/02 18:47:16    105s] Creating Lib Analyzer ...
[04/02 18:47:16    105s] 
[04/02 18:47:16    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:47:16    105s] Summary for sequential cells identification: 
[04/02 18:47:16    105s]   Identified SBFF number: 112
[04/02 18:47:16    105s]   Identified MBFF number: 0
[04/02 18:47:16    105s]   Identified SB Latch number: 0
[04/02 18:47:16    105s]   Identified MB Latch number: 0
[04/02 18:47:16    105s]   Not identified SBFF number: 8
[04/02 18:47:16    105s]   Not identified MBFF number: 0
[04/02 18:47:16    105s]   Not identified SB Latch number: 0
[04/02 18:47:16    105s]   Not identified MB Latch number: 0
[04/02 18:47:16    105s]   Number of sequential cells which are not FFs: 34
[04/02 18:47:16    105s]  Visiting view : setupAnalysis
[04/02 18:47:16    105s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:16    105s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:16    105s]  Visiting view : holdAnalysis
[04/02 18:47:16    105s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:16    105s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:16    105s] TLC MultiMap info (StdDelay):
[04/02 18:47:16    105s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:16    105s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:16    105s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:16    105s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:16    105s]  Setting StdDelay to: 22.7ps
[04/02 18:47:16    105s] 
[04/02 18:47:16    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:47:16    105s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:47:16    105s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:47:16    105s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:47:16    105s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:47:16    105s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:47:16    105s] 
[04/02 18:47:16    105s] {RT rc-typ 0 4 4 0}
[04/02 18:47:17    106s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=3328.0M
[04/02 18:47:17    106s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=3328.0M
[04/02 18:47:17    106s] Creating Lib Analyzer, finished. 
[04/02 18:47:17    106s] 
[04/02 18:47:17    106s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[04/02 18:47:17    106s] *Info: worst delay setup view: setupAnalysis
[04/02 18:47:17    106s] Footprint list for hold buffering (delay unit: ps)
[04/02 18:47:17    106s] =================================================================
[04/02 18:47:17    106s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[04/02 18:47:17    106s] ------------------------------------------------------------------
[04/02 18:47:17    106s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[04/02 18:47:17    106s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[04/02 18:47:17    106s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[04/02 18:47:17    106s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[04/02 18:47:17    106s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[04/02 18:47:17    106s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[04/02 18:47:17    106s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[04/02 18:47:17    106s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[04/02 18:47:17    106s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[04/02 18:47:17    106s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[04/02 18:47:17    106s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[04/02 18:47:17    106s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[04/02 18:47:17    106s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[04/02 18:47:17    106s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[04/02 18:47:17    106s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[04/02 18:47:17    106s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[04/02 18:47:17    106s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[04/02 18:47:17    106s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[04/02 18:47:17    106s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[04/02 18:47:17    106s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[04/02 18:47:17    106s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[04/02 18:47:17    106s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[04/02 18:47:17    106s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[04/02 18:47:17    106s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[04/02 18:47:17    106s] =================================================================
[04/02 18:47:17    106s] Hold Timer stdDelay = 22.7ps
[04/02 18:47:17    106s]  Visiting view : holdAnalysis
[04/02 18:47:17    106s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:17    106s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:17    106s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[04/02 18:47:17    106s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3328.0M, EPOCH TIME: 1680475637.600799
[04/02 18:47:17    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:17    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:17    106s] 
[04/02 18:47:17    106s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:17    106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.028, MEM:3328.0M, EPOCH TIME: 1680475637.628482
[04/02 18:47:17    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:17    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:17    106s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  0.055  |  0.067  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.183  |  0.198  |  0.183  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3326.5M, EPOCH TIME: 1680475637.707624
[04/02 18:47:17    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:17    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:17    106s] 
[04/02 18:47:17    106s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:17    106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.077, MEM:3328.0M, EPOCH TIME: 1680475637.785063
[04/02 18:47:17    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:17    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:17    106s] Density: 17.807%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 2140.0M, totSessionCpu=0:01:47 **
[04/02 18:47:17    106s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:03.9/0:00:04.3 (0.9), totSession cpu/real = 0:01:46.7/0:03:31.8 (0.5), mem = 3080.0M
[04/02 18:47:17    106s] 
[04/02 18:47:17    106s] =============================================================================================
[04/02 18:47:17    106s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.14-s109_1
[04/02 18:47:17    106s] =============================================================================================
[04/02 18:47:17    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:47:17    106s] ---------------------------------------------------------------------------------------------
[04/02 18:47:17    106s] [ ViewPruning            ]      5   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.0    0.5
[04/02 18:47:17    106s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.3 % )     0:00:00.2 /  0:00:00.1    0.6
[04/02 18:47:17    106s] [ DrvReport              ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:47:17    106s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.7
[04/02 18:47:17    106s] [ CellServerInit         ]      2   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.0    0.5
[04/02 18:47:17    106s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  21.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/02 18:47:17    106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:17    106s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:17    106s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:17    106s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:17    106s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:17    106s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:17    106s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    0.2
[04/02 18:47:17    106s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:17    106s] [ TimingUpdate           ]     10   0:00:00.3  (   7.0 % )     0:00:00.5 /  0:00:00.5    1.1
[04/02 18:47:17    106s] [ FullDelayCalc          ]      2   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.1
[04/02 18:47:17    106s] [ TimingReport           ]      2   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.8
[04/02 18:47:17    106s] [ SaveTimingGraph        ]      1   0:00:00.4  (   9.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/02 18:47:17    106s] [ RestoreTimingGraph     ]      1   0:00:00.7  (  15.9 % )     0:00:00.7 /  0:00:00.7    1.0
[04/02 18:47:17    106s] [ MISC                   ]          0:00:01.3  (  29.7 % )     0:00:01.3 /  0:00:01.1    0.8
[04/02 18:47:17    106s] ---------------------------------------------------------------------------------------------
[04/02 18:47:17    106s]  BuildHoldData #1 TOTAL             0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:03.9    0.9
[04/02 18:47:17    106s] ---------------------------------------------------------------------------------------------
[04/02 18:47:17    106s] 
[04/02 18:47:17    106s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:46.7/0:03:31.8 (0.5), mem = 3080.0M
[04/02 18:47:17    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.19
[04/02 18:47:17    106s] {MMLU 0 4 658}
[04/02 18:47:17    106s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=3080.0M
[04/02 18:47:17    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=3080.0M
[04/02 18:47:17    106s] HoldSingleBuffer minRootGain=0.000
[04/02 18:47:17    106s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3600 dbu)
[04/02 18:47:17    106s] HoldSingleBuffer minRootGain=0.000
[04/02 18:47:17    106s] HoldSingleBuffer minRootGain=0.000
[04/02 18:47:17    106s] HoldSingleBuffer minRootGain=0.000
[04/02 18:47:17    106s] *info: Run optDesign holdfix with 6 threads.
[04/02 18:47:17    106s] Info: 4 nets with fixed/cover wires excluded.
[04/02 18:47:17    106s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:47:17    106s] --------------------------------------------------- 
[04/02 18:47:17    106s]    Hold Timing Summary  - Initial 
[04/02 18:47:17    106s] --------------------------------------------------- 
[04/02 18:47:17    106s]  Target slack:       0.0500 ns
[04/02 18:47:17    106s]  View: holdAnalysis 
[04/02 18:47:17    106s]    WNS:       0.1828  >>>  WNS:       0.1328 with TargetSlack
[04/02 18:47:17    106s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[04/02 18:47:17    106s]    VP :            0  >>>  VP:            0  with TargetSlack
[04/02 18:47:17    106s]    Worst hold path end point: SRAM_in_A_addr[5]
[04/02 18:47:17    106s] --------------------------------------------------- 
[04/02 18:47:17    106s] *** Hold timing is met. Hold fixing is not needed 
[04/02 18:47:17    106s] **INFO: total 0 insts, 0 nets marked don't touch
[04/02 18:47:17    106s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[04/02 18:47:17    106s] **INFO: total 0 insts, 0 nets unmarked don't touch

[04/02 18:47:17    106s] 
[04/02 18:47:17    106s] Capturing REF for hold ...
[04/02 18:47:17    106s]    Hold Timing Snapshot: (REF)
[04/02 18:47:17    106s]              All PG WNS: 0.000
[04/02 18:47:17    106s]              All PG TNS: 0.000
[04/02 18:47:17    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.19
[04/02 18:47:17    106s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.1 (0.3), totSession cpu/real = 0:01:46.7/0:03:31.9 (0.5), mem = 3212.1M
[04/02 18:47:17    106s] 
[04/02 18:47:17    106s] =============================================================================================
[04/02 18:47:17    106s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.14-s109_1
[04/02 18:47:17    106s] =============================================================================================
[04/02 18:47:17    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:47:17    106s] ---------------------------------------------------------------------------------------------
[04/02 18:47:17    106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:17    106s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:17    106s] [ MISC                   ]          0:00:00.1  (  99.1 % )     0:00:00.1 /  0:00:00.0    0.3
[04/02 18:47:17    106s] ---------------------------------------------------------------------------------------------
[04/02 18:47:17    106s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.3
[04/02 18:47:17    106s] ---------------------------------------------------------------------------------------------
[04/02 18:47:17    106s] 
[04/02 18:47:17    106s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:47:17    106s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:47:17    106s] 
[04/02 18:47:17    106s] Active setup views:
[04/02 18:47:17    106s]  setupAnalysis
[04/02 18:47:17    106s]   Dominating endpoints: 0
[04/02 18:47:17    106s]   Dominating TNS: -0.000
[04/02 18:47:17    106s] 
[04/02 18:47:17    106s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:47:17    106s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:47:17    106s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3212.61 MB )
[04/02 18:47:17    106s] (I)      ================== Layers ==================
[04/02 18:47:17    106s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:47:17    106s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:47:17    106s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:47:17    106s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:47:17    106s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:47:17    106s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:47:17    106s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:47:17    106s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:47:17    106s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:47:17    106s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:47:17    106s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:47:17    106s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:47:17    106s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:47:17    106s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:47:17    106s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:47:17    106s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:47:17    106s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:47:17    106s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:47:17    106s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:47:17    106s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:47:17    106s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:47:17    106s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:47:17    106s] (I)      Started Import and model ( Curr Mem: 3212.61 MB )
[04/02 18:47:17    106s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:47:17    106s] (I)      == Non-default Options ==
[04/02 18:47:17    106s] (I)      Build term to term wires                           : false
[04/02 18:47:17    106s] (I)      Maximum routing layer                              : 4
[04/02 18:47:17    106s] (I)      Number of threads                                  : 6
[04/02 18:47:17    106s] (I)      Method to set GCell size                           : row
[04/02 18:47:17    106s] (I)      Counted 1230 PG shapes. We will not process PG shapes layer by layer.
[04/02 18:47:17    106s] (I)      Use row-based GCell size
[04/02 18:47:17    106s] (I)      Use row-based GCell align
[04/02 18:47:17    106s] (I)      layer 0 area = 89000
[04/02 18:47:17    106s] (I)      layer 1 area = 120000
[04/02 18:47:17    106s] (I)      layer 2 area = 120000
[04/02 18:47:17    106s] (I)      layer 3 area = 120000
[04/02 18:47:17    106s] (I)      GCell unit size   : 3600
[04/02 18:47:17    106s] (I)      GCell multiplier  : 1
[04/02 18:47:17    106s] (I)      GCell row height  : 3600
[04/02 18:47:17    106s] (I)      Actual row height : 3600
[04/02 18:47:17    106s] (I)      GCell align ref   : 7000 7000
[04/02 18:47:17    106s] [NR-eGR] Track table information for default rule: 
[04/02 18:47:17    106s] [NR-eGR] M1 has single uniform track structure
[04/02 18:47:17    106s] [NR-eGR] M2 has single uniform track structure
[04/02 18:47:17    106s] [NR-eGR] M3 has single uniform track structure
[04/02 18:47:17    106s] [NR-eGR] M4 has single uniform track structure
[04/02 18:47:17    106s] [NR-eGR] M5 has single uniform track structure
[04/02 18:47:17    106s] [NR-eGR] M6 has single uniform track structure
[04/02 18:47:17    106s] [NR-eGR] MQ has single uniform track structure
[04/02 18:47:17    106s] [NR-eGR] LM has single uniform track structure
[04/02 18:47:17    106s] (I)      ============== Default via ===============
[04/02 18:47:17    106s] (I)      +---+------------------+-----------------+
[04/02 18:47:17    106s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/02 18:47:17    106s] (I)      +---+------------------+-----------------+
[04/02 18:47:17    106s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[04/02 18:47:17    106s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[04/02 18:47:17    106s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[04/02 18:47:17    106s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[04/02 18:47:17    106s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[04/02 18:47:17    106s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[04/02 18:47:17    106s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[04/02 18:47:17    106s] (I)      +---+------------------+-----------------+
[04/02 18:47:17    106s] [NR-eGR] Read 1843 PG shapes
[04/02 18:47:17    106s] [NR-eGR] Read 0 clock shapes
[04/02 18:47:17    106s] [NR-eGR] Read 0 other shapes
[04/02 18:47:17    106s] [NR-eGR] #Routing Blockages  : 0
[04/02 18:47:17    106s] [NR-eGR] #Instance Blockages : 0
[04/02 18:47:17    106s] [NR-eGR] #PG Blockages       : 1843
[04/02 18:47:17    106s] [NR-eGR] #Halo Blockages     : 0
[04/02 18:47:17    106s] [NR-eGR] #Boundary Blockages : 0
[04/02 18:47:17    106s] [NR-eGR] #Clock Blockages    : 0
[04/02 18:47:17    106s] [NR-eGR] #Other Blockages    : 0
[04/02 18:47:17    106s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/02 18:47:17    106s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 241
[04/02 18:47:17    106s] [NR-eGR] Read 658 nets ( ignored 4 )
[04/02 18:47:17    106s] (I)      early_global_route_priority property id does not exist.
[04/02 18:47:17    106s] (I)      Read Num Blocks=1843  Num Prerouted Wires=241  Num CS=0
[04/02 18:47:17    106s] (I)      Layer 1 (V) : #blockages 754 : #preroutes 109
[04/02 18:47:17    106s] (I)      Layer 2 (H) : #blockages 706 : #preroutes 113
[04/02 18:47:17    106s] (I)      Layer 3 (V) : #blockages 383 : #preroutes 19
[04/02 18:47:17    106s] (I)      Number of ignored nets                =      4
[04/02 18:47:17    106s] (I)      Number of connected nets              =      0
[04/02 18:47:17    106s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[04/02 18:47:17    106s] (I)      Number of clock nets                  =      4.  Ignored: No
[04/02 18:47:17    106s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/02 18:47:17    106s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/02 18:47:17    106s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/02 18:47:17    106s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/02 18:47:17    106s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/02 18:47:17    106s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/02 18:47:17    106s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/02 18:47:17    106s] (I)      Ndr track 0 does not exist
[04/02 18:47:17    106s] (I)      Ndr track 0 does not exist
[04/02 18:47:17    106s] (I)      ---------------------Grid Graph Info--------------------
[04/02 18:47:17    106s] (I)      Routing area        : (0, 0) - (240000, 180000)
[04/02 18:47:17    106s] (I)      Core area           : (7000, 7000) - (233000, 173000)
[04/02 18:47:17    106s] (I)      Site width          :   400  (dbu)
[04/02 18:47:17    106s] (I)      Row height          :  3600  (dbu)
[04/02 18:47:17    106s] (I)      GCell row height    :  3600  (dbu)
[04/02 18:47:17    106s] (I)      GCell width         :  3600  (dbu)
[04/02 18:47:17    106s] (I)      GCell height        :  3600  (dbu)
[04/02 18:47:17    106s] (I)      Grid                :    66    50     4
[04/02 18:47:17    106s] (I)      Layer numbers       :     1     2     3     4
[04/02 18:47:17    106s] (I)      Vertical capacity   :     0  3600     0  3600
[04/02 18:47:17    106s] (I)      Horizontal capacity :     0     0  3600     0
[04/02 18:47:17    106s] (I)      Default wire width  :   160   200   200   200
[04/02 18:47:17    106s] (I)      Default wire space  :   160   200   200   200
[04/02 18:47:17    106s] (I)      Default wire pitch  :   320   400   400   400
[04/02 18:47:17    106s] (I)      Default pitch size  :   320   400   400   400
[04/02 18:47:17    106s] (I)      First track coord   :   400   400   400   400
[04/02 18:47:17    106s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[04/02 18:47:17    106s] (I)      Total num of tracks :   449   599   449   599
[04/02 18:47:17    106s] (I)      Num of masks        :     1     1     1     1
[04/02 18:47:17    106s] (I)      Num of trim masks   :     0     0     0     0
[04/02 18:47:17    106s] (I)      --------------------------------------------------------
[04/02 18:47:17    106s] 
[04/02 18:47:17    106s] [NR-eGR] ============ Routing rule table ============
[04/02 18:47:17    106s] [NR-eGR] Rule id: 0  Nets: 0
[04/02 18:47:17    106s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/02 18:47:17    106s] (I)                    Layer    2    3    4 
[04/02 18:47:17    106s] (I)                    Pitch  800  800  800 
[04/02 18:47:17    106s] (I)             #Used tracks    2    2    2 
[04/02 18:47:17    106s] (I)       #Fully used tracks    1    1    1 
[04/02 18:47:17    106s] [NR-eGR] Rule id: 1  Nets: 654
[04/02 18:47:17    106s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/02 18:47:17    106s] (I)                    Layer    2    3    4 
[04/02 18:47:17    106s] (I)                    Pitch  400  400  400 
[04/02 18:47:17    106s] (I)             #Used tracks    1    1    1 
[04/02 18:47:17    106s] (I)       #Fully used tracks    1    1    1 
[04/02 18:47:17    106s] [NR-eGR] ========================================
[04/02 18:47:17    106s] [NR-eGR] 
[04/02 18:47:17    106s] (I)      =============== Blocked Tracks ===============
[04/02 18:47:17    106s] (I)      +-------+---------+----------+---------------+
[04/02 18:47:17    106s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/02 18:47:17    106s] (I)      +-------+---------+----------+---------------+
[04/02 18:47:17    106s] (I)      |     1 |       0 |        0 |         0.00% |
[04/02 18:47:17    106s] (I)      |     2 |   29950 |     5210 |        17.40% |
[04/02 18:47:17    106s] (I)      |     3 |   29634 |     2737 |         9.24% |
[04/02 18:47:17    106s] (I)      |     4 |   29950 |     5336 |        17.82% |
[04/02 18:47:17    106s] (I)      +-------+---------+----------+---------------+
[04/02 18:47:17    106s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3212.61 MB )
[04/02 18:47:17    106s] (I)      Reset routing kernel
[04/02 18:47:17    106s] (I)      Started Global Routing ( Curr Mem: 3212.61 MB )
[04/02 18:47:17    106s] (I)      totalPins=2127  totalGlobalPin=2071 (97.37%)
[04/02 18:47:18    106s] (I)      total 2D Cap : 78409 = (26897 H, 51512 V)
[04/02 18:47:18    106s] [NR-eGR] Layer group 1: route 654 net(s) in layer range [2, 4]
[04/02 18:47:18    106s] (I)      
[04/02 18:47:18    106s] (I)      ============  Phase 1a Route ============
[04/02 18:47:18    106s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:18    106s] (I)      
[04/02 18:47:18    106s] (I)      ============  Phase 1b Route ============
[04/02 18:47:18    106s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:18    106s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.356840e+04um
[04/02 18:47:18    106s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[04/02 18:47:18    106s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/02 18:47:18    106s] (I)      
[04/02 18:47:18    106s] (I)      ============  Phase 1c Route ============
[04/02 18:47:18    106s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:18    106s] (I)      
[04/02 18:47:18    106s] (I)      ============  Phase 1d Route ============
[04/02 18:47:18    106s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:18    106s] (I)      
[04/02 18:47:18    106s] (I)      ============  Phase 1e Route ============
[04/02 18:47:18    106s] (I)      Usage: 3769 = (1814 H, 1955 V) = (6.74% H, 3.80% V) = (6.530e+03um H, 7.038e+03um V)
[04/02 18:47:18    106s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.356840e+04um
[04/02 18:47:18    106s] (I)      
[04/02 18:47:18    106s] (I)      ============  Phase 1l Route ============
[04/02 18:47:18    106s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/02 18:47:18    106s] (I)      Layer  2:      26747      2682         0           0       29106    ( 0.00%) 
[04/02 18:47:18    106s] (I)      Layer  3:      26722      2338         0         468       28782    ( 1.60%) 
[04/02 18:47:18    106s] (I)      Layer  4:      24015       387         0           0       29106    ( 0.00%) 
[04/02 18:47:18    106s] (I)      Total:         77484      5407         0         468       86994    ( 0.54%) 
[04/02 18:47:18    106s] (I)      
[04/02 18:47:18    106s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/02 18:47:18    106s] [NR-eGR]                        OverCon            
[04/02 18:47:18    106s] [NR-eGR]                         #Gcell     %Gcell
[04/02 18:47:18    106s] [NR-eGR]        Layer             (1-0)    OverCon
[04/02 18:47:18    106s] [NR-eGR] ----------------------------------------------
[04/02 18:47:18    106s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/02 18:47:18    106s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/02 18:47:18    106s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/02 18:47:18    106s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/02 18:47:18    106s] [NR-eGR] ----------------------------------------------
[04/02 18:47:18    106s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/02 18:47:18    106s] [NR-eGR] 
[04/02 18:47:18    106s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.09 sec, Curr Mem: 3214.09 MB )
[04/02 18:47:18    106s] (I)      total 2D Cap : 79088 = (27286 H, 51802 V)
[04/02 18:47:18    106s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/02 18:47:18    106s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.18 sec, Curr Mem: 3214.09 MB )
[04/02 18:47:18    106s] (I)      ===================================== Runtime Summary =====================================
[04/02 18:47:18    106s] (I)       Step                                          %      Start     Finish      Real       CPU 
[04/02 18:47:18    106s] (I)      -------------------------------------------------------------------------------------------
[04/02 18:47:18    106s] (I)       Early Global Route kernel               100.00%  95.48 sec  95.67 sec  0.18 sec  0.07 sec 
[04/02 18:47:18    106s] (I)       +-Import and model                       12.03%  95.56 sec  95.58 sec  0.02 sec  0.02 sec 
[04/02 18:47:18    106s] (I)       | +-Create place DB                       1.24%  95.56 sec  95.56 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | +-Import place data                   1.17%  95.56 sec  95.56 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | +-Read instances and placement      0.41%  95.56 sec  95.56 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | +-Read nets                         0.62%  95.56 sec  95.56 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | +-Create route DB                       6.75%  95.56 sec  95.57 sec  0.01 sec  0.01 sec 
[04/02 18:47:18    106s] (I)       | | +-Import route data (6T)              6.44%  95.56 sec  95.57 sec  0.01 sec  0.01 sec 
[04/02 18:47:18    106s] (I)       | | | +-Read blockages ( Layer 2-4 )      1.45%  95.56 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | | +-Read routing blockages          0.00%  95.56 sec  95.56 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | | +-Read instance blockages         0.13%  95.56 sec  95.56 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | | +-Read PG blockages               0.26%  95.56 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | | +-Read clock blockages            0.37%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | | +-Read other blockages            0.03%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | | +-Read halo blockages             0.01%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | | +-Read boundary cut boxes         0.00%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | +-Read blackboxes                   0.02%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | +-Read prerouted                    0.54%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | +-Read unlegalized nets             0.05%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | +-Read nets                         0.25%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | +-Set up via pillars                0.01%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | +-Initialize 3D grid graph          0.02%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | +-Model blockage capacity           0.81%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | | +-Initialize 3D capacity          0.69%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | +-Read aux data                         0.00%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | +-Others data preparation               0.03%  95.57 sec  95.57 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | +-Create route kernel                   3.27%  95.57 sec  95.58 sec  0.01 sec  0.01 sec 
[04/02 18:47:18    106s] (I)       +-Global Routing                         47.68%  95.58 sec  95.67 sec  0.09 sec  0.04 sec 
[04/02 18:47:18    106s] (I)       | +-Initialization                        0.17%  95.58 sec  95.58 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | +-Net group 1                          46.30%  95.58 sec  95.66 sec  0.08 sec  0.04 sec 
[04/02 18:47:18    106s] (I)       | | +-Generate topology (6T)              1.40%  95.58 sec  95.58 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | +-Phase 1a                           36.91%  95.58 sec  95.65 sec  0.07 sec  0.01 sec 
[04/02 18:47:18    106s] (I)       | | | +-Pattern routing (6T)             36.44%  95.58 sec  95.65 sec  0.07 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | +-Add via demand to 2D              0.12%  95.65 sec  95.65 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | +-Phase 1b                            0.15%  95.65 sec  95.65 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | +-Phase 1c                            0.02%  95.65 sec  95.65 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | +-Phase 1d                            0.02%  95.65 sec  95.65 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | +-Phase 1e                            0.42%  95.65 sec  95.65 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | +-Route legalization                0.22%  95.65 sec  95.65 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | | | +-Legalize Blockage Violations    0.14%  95.65 sec  95.65 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | | +-Phase 1l                            6.20%  95.65 sec  95.66 sec  0.01 sec  0.02 sec 
[04/02 18:47:18    106s] (I)       | | | +-Layer assignment (6T)             5.92%  95.65 sec  95.66 sec  0.01 sec  0.02 sec 
[04/02 18:47:18    106s] (I)       | +-Clean cong LA                         0.00%  95.66 sec  95.66 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       +-Export 3D cong map                      0.37%  95.67 sec  95.67 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)       | +-Export 2D cong map                    0.09%  95.67 sec  95.67 sec  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)      ==================== Summary by functions =====================
[04/02 18:47:18    106s] (I)       Lv  Step                                %      Real       CPU 
[04/02 18:47:18    106s] (I)      ---------------------------------------------------------------
[04/02 18:47:18    106s] (I)        0  Early Global Route kernel     100.00%  0.18 sec  0.07 sec 
[04/02 18:47:18    106s] (I)        1  Global Routing                 47.68%  0.09 sec  0.04 sec 
[04/02 18:47:18    106s] (I)        1  Import and model               12.03%  0.02 sec  0.02 sec 
[04/02 18:47:18    106s] (I)        1  Export 3D cong map              0.37%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        2  Net group 1                    46.30%  0.08 sec  0.04 sec 
[04/02 18:47:18    106s] (I)        2  Create route DB                 6.75%  0.01 sec  0.01 sec 
[04/02 18:47:18    106s] (I)        2  Create route kernel             3.27%  0.01 sec  0.01 sec 
[04/02 18:47:18    106s] (I)        2  Create place DB                 1.24%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        2  Initialization                  0.17%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        2  Export 2D cong map              0.09%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        2  Others data preparation         0.03%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        3  Phase 1a                       36.91%  0.07 sec  0.01 sec 
[04/02 18:47:18    106s] (I)        3  Import route data (6T)          6.44%  0.01 sec  0.01 sec 
[04/02 18:47:18    106s] (I)        3  Phase 1l                        6.20%  0.01 sec  0.02 sec 
[04/02 18:47:18    106s] (I)        3  Generate topology (6T)          1.40%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        3  Import place data               1.17%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        3  Phase 1e                        0.42%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        3  Phase 1b                        0.15%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        4  Pattern routing (6T)           36.44%  0.07 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        4  Layer assignment (6T)           5.92%  0.01 sec  0.02 sec 
[04/02 18:47:18    106s] (I)        4  Read blockages ( Layer 2-4 )    1.45%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        4  Read nets                       0.86%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        4  Model blockage capacity         0.81%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        4  Read prerouted                  0.54%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        4  Read instances and placement    0.41%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        4  Route legalization              0.22%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        4  Add via demand to 2D            0.12%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        4  Read unlegalized nets           0.05%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        5  Initialize 3D capacity          0.69%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        5  Read clock blockages            0.37%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        5  Read PG blockages               0.26%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        5  Legalize Blockage Violations    0.14%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        5  Read instance blockages         0.13%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[04/02 18:47:18    106s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:47:18    106s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:47:18    106s] OPERPROF: Starting HotSpotCal at level 1, MEM:3214.1M, EPOCH TIME: 1680475638.108753
[04/02 18:47:18    106s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:18    106s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:47:18    106s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:18    106s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:47:18    106s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:18    106s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:47:18    106s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:47:18    106s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.006, MEM:3214.1M, EPOCH TIME: 1680475638.114284
[04/02 18:47:18    106s] [hotspot] Hotspot report including placement blocked areas
[04/02 18:47:18    106s] OPERPROF: Starting HotSpotCal at level 1, MEM:3214.1M, EPOCH TIME: 1680475638.114609
[04/02 18:47:18    106s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:18    106s] [hotspot] |            |   max hotspot | total hotspot |
[04/02 18:47:18    106s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:18    106s] [hotspot] | normalized |          0.00 |          0.00 |
[04/02 18:47:18    106s] [hotspot] +------------+---------------+---------------+
[04/02 18:47:18    106s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:47:18    106s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:47:18    106s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.004, MEM:3214.1M, EPOCH TIME: 1680475638.118731
[04/02 18:47:18    106s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_cts_0_hold
[04/02 18:47:18    106s] **optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 2144.2M, totSessionCpu=0:01:47 **
[04/02 18:47:18    106s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3081.1M, EPOCH TIME: 1680475638.178795
[04/02 18:47:18    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:18    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:18    106s] 
[04/02 18:47:18    106s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:18    106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.018, MEM:3081.1M, EPOCH TIME: 1680475638.196581
[04/02 18:47:18    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:18    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:18    106s] Saving timing graph ...
[04/02 18:47:18    107s] Done save timing graph
[04/02 18:47:18    107s] 
[04/02 18:47:18    107s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:47:18    107s] 
[04/02 18:47:18    107s] TimeStamp Deleting Cell Server End ...
[04/02 18:47:18    107s] Starting delay calculation for Hold views
[04/02 18:47:19    107s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/02 18:47:19    107s] #################################################################################
[04/02 18:47:19    107s] # Design Stage: PreRoute
[04/02 18:47:19    107s] # Design Name: Main_controller
[04/02 18:47:19    107s] # Design Mode: 130nm
[04/02 18:47:19    107s] # Analysis Mode: MMMC OCV 
[04/02 18:47:19    107s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:47:19    107s] # Signoff Settings: SI Off 
[04/02 18:47:19    107s] #################################################################################
[04/02 18:47:19    107s] Topological Sorting (REAL = 0:00:00.0, MEM = 3203.0M, InitMEM = 3203.0M)
[04/02 18:47:19    107s] Calculate late delays in OCV mode...
[04/02 18:47:19    107s] Calculate early delays in OCV mode...
[04/02 18:47:19    107s] Start delay calculation (fullDC) (6 T). (MEM=3203.03)
[04/02 18:47:19    107s] End AAE Lib Interpolated Model. (MEM=3222.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:47:19    107s] Total number of fetched objects 658
[04/02 18:47:19    107s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:47:19    107s] End delay calculation. (MEM=3267.07 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:47:19    107s] End delay calculation (fullDC). (MEM=3267.07 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:47:19    107s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3267.1M) ***
[04/02 18:47:19    108s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:48 mem=3355.1M)
[04/02 18:47:20    108s] Restoring timing graph ...
[04/02 18:47:20    109s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/02 18:47:20    109s] Done restore timing graph
[04/02 18:47:23    109s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  0.055  |  0.067  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.183  |  0.198  |  0.183  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:47:23    109s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3080.3M, EPOCH TIME: 1680475643.645160
[04/02 18:47:23    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:23    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:23    109s] 
[04/02 18:47:23    109s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:23    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.041, MEM:3081.8M, EPOCH TIME: 1680475643.686154
[04/02 18:47:23    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:23    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:23    109s] Density: 17.807%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3081.8M, EPOCH TIME: 1680475643.692451
[04/02 18:47:23    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:23    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:23    109s] 
[04/02 18:47:23    109s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:23    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.091, MEM:3081.8M, EPOCH TIME: 1680475643.783620
[04/02 18:47:23    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:23    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:23    109s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3081.8M, EPOCH TIME: 1680475643.869857
[04/02 18:47:23    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:23    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:23    109s] 
[04/02 18:47:23    109s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:23    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.017, MEM:3081.8M, EPOCH TIME: 1680475643.887253
[04/02 18:47:23    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:23    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:23    109s] *** Final Summary (holdfix) CPU=0:00:03.0, REAL=0:00:05.0, MEM=3081.8M
[04/02 18:47:23    109s] **optDesign ... cpu = 0:00:10, real = 0:00:14, mem = 2157.5M, totSessionCpu=0:01:50 **
[04/02 18:47:23    109s] *** Finished optDesign ***
[04/02 18:47:23    109s] 
[04/02 18:47:23    109s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:10.0 real=0:00:13.7)
[04/02 18:47:23    109s] Info: Destroy the CCOpt slew target map.
[04/02 18:47:23    109s] clean pInstBBox. size 0
[04/02 18:47:24    109s] All LLGs are deleted
[04/02 18:47:24    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:24    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:24    109s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3033.8M, EPOCH TIME: 1680475644.186727
[04/02 18:47:24    109s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3033.8M, EPOCH TIME: 1680475644.186967
[04/02 18:47:24    109s] Info: pop threads available for lower-level modules during optimization.
[04/02 18:47:24    109s] *** optDesign #2 [finish] : cpu/real = 0:00:10.3/0:00:14.3 (0.7), totSession cpu/real = 0:01:49.9/0:03:38.2 (0.5), mem = 3033.8M
[04/02 18:47:24    109s] 
[04/02 18:47:24    109s] =============================================================================================
[04/02 18:47:24    109s]  Final TAT Report : optDesign #2                                                21.14-s109_1
[04/02 18:47:24    109s] =============================================================================================
[04/02 18:47:24    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:47:24    109s] ---------------------------------------------------------------------------------------------
[04/02 18:47:24    109s] [ InitOpt                ]      1   0:00:02.6  (  18.0 % )     0:00:02.6 /  0:00:02.2    0.8
[04/02 18:47:24    109s] [ HoldOpt                ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.3
[04/02 18:47:24    109s] [ ViewPruning            ]      8   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.6
[04/02 18:47:24    109s] [ BuildHoldData          ]      1   0:00:03.4  (  24.0 % )     0:00:04.3 /  0:00:03.9    0.9
[04/02 18:47:24    109s] [ OptSummaryReport       ]      2   0:00:02.4  (  17.1 % )     0:00:05.9 /  0:00:03.1    0.5
[04/02 18:47:24    109s] [ DrvReport              ]      2   0:00:02.5  (  17.2 % )     0:00:02.5 /  0:00:00.1    0.0
[04/02 18:47:24    109s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   6.5 % )     0:00:00.9 /  0:00:00.9    1.0
[04/02 18:47:24    109s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.1    0.4
[04/02 18:47:24    109s] [ TimingUpdate           ]     16   0:00:00.6  (   3.9 % )     0:00:01.0 /  0:00:01.0    1.0
[04/02 18:47:24    109s] [ FullDelayCalc          ]      4   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:00.5    1.0
[04/02 18:47:24    109s] [ TimingReport           ]      4   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.1    0.7
[04/02 18:47:24    109s] [ GenerateReports        ]      2   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.3    0.7
[04/02 18:47:24    109s] [ MISC                   ]          0:00:00.5  (   3.5 % )     0:00:00.5 /  0:00:00.2    0.4
[04/02 18:47:24    109s] ---------------------------------------------------------------------------------------------
[04/02 18:47:24    109s]  optDesign #2 TOTAL                 0:00:14.3  ( 100.0 % )     0:00:14.3 /  0:00:10.3    0.7
[04/02 18:47:24    109s] ---------------------------------------------------------------------------------------------
[04/02 18:47:24    109s] 
[04/02 18:47:24    109s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[04/02 18:47:24    109s] 0 new gnd-pin connection was made to global net 'VSS'.
[04/02 18:47:24    109s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[04/02 18:47:24    109s] 0 new pwr-pin connection was made to global net 'VDD'.
[04/02 18:47:24    109s] <CMD> report_ccopt_skew_groups > /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/post_cts_skewgroups.rpt
[04/02 18:47:24    109s] Clock tree timing engine global stage delay update for worstDelay:setup.early...
[04/02 18:47:24    109s] End AAE Lib Interpolated Model. (MEM=3033.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:47:24    109s] Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:47:24    109s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:47:24    109s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:47:24    109s] Clock tree timing engine global stage delay update for bestDelay:hold.early...
[04/02 18:47:24    109s] Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:47:24    109s] Clock tree timing engine global stage delay update for bestDelay:hold.late...
[04/02 18:47:24    110s] Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] Skew Group Structure:
[04/02 18:47:24    110s] =====================
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] ----------------------------------------------------------------------------
[04/02 18:47:24    110s] Skew Group               Sources    Constrained Sinks    Unconstrained Sinks
[04/02 18:47:24    110s] ----------------------------------------------------------------------------
[04/02 18:47:24    110s] clk/typConstraintMode       1              77                     0
[04/02 18:47:24    110s] ----------------------------------------------------------------------------
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] Skew Group Summary:
[04/02 18:47:24    110s] ===================
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] Timing Corner             Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[04/02 18:47:24    110s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] worstDelay:setup.early    clk/typConstraintMode        -        0.144     0.152     0.148        0.003       ignored                  -         0.008              -
[04/02 18:47:24    110s] worstDelay:setup.late     clk/typConstraintMode    *0.100       0.144     0.152     0.148        0.003       explicit             0.100         0.008    100% {0.144, 0.152}
[04/02 18:47:24    110s] bestDelay:hold.early      clk/typConstraintMode        -        0.144     0.152     0.148        0.003       ignored                  -         0.008              -
[04/02 18:47:24    110s] bestDelay:hold.late       clk/typConstraintMode        -        0.144     0.152     0.148        0.003       ignored                  -         0.008              -
[04/02 18:47:24    110s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] * - indicates that target was not met.
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] Skew Group Min/Max path pins:
[04/02 18:47:24    110s] =============================
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------
[04/02 18:47:24    110s] Timing Corner             Skew Group               Min ID    PathID    Max ID    PathID
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------
[04/02 18:47:24    110s] worstDelay:setup.early    clk/typConstraintMode    0.144       1       0.152       2
[04/02 18:47:24    110s] -    min clk_r_REG68_S1/CK
[04/02 18:47:24    110s] -    max clk_r_REG54_S5/CK
[04/02 18:47:24    110s] worstDelay:setup.late     clk/typConstraintMode    0.144       3       0.152       4
[04/02 18:47:24    110s] -    min clk_r_REG68_S1/CK
[04/02 18:47:24    110s] -    max clk_r_REG54_S5/CK
[04/02 18:47:24    110s] bestDelay:hold.early      clk/typConstraintMode    0.144       5       0.152       6
[04/02 18:47:24    110s] -    min clk_r_REG68_S1/CK
[04/02 18:47:24    110s] -    max clk_r_REG54_S5/CK
[04/02 18:47:24    110s] bestDelay:hold.late       clk/typConstraintMode    0.144       7       0.152       8
[04/02 18:47:24    110s] -    min clk_r_REG68_S1/CK
[04/02 18:47:24    110s] -    max clk_r_REG54_S5/CK
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] Timing for timing corner worstDelay:setup.early, min clock_path:
[04/02 18:47:24    110s] ================================================================
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] PathID    : 1
[04/02 18:47:24    110s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[04/02 18:47:24    110s] Start     : clk
[04/02 18:47:24    110s] End       : clk_r_REG68_S1/CK
[04/02 18:47:24    110s] Delay     : 0.144
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[04/02 18:47:24    110s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[04/02 18:47:24    110s] -- Clockpath trace --------------------------------------------------------------------------------
[04/02 18:47:24    110s] clk
[04/02 18:47:24    110s] -     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/A
[04/02 18:47:24    110s] -     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/Y
[04/02 18:47:24    110s] -     CLKINVX8TR   fall   0.071   0.071   0.082  0.066  (202.000,138.800)    0.800      2    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00001/A
[04/02 18:47:24    110s] -     CLKINVX20TR  fall   0.003   0.074   0.082  -      (132.000,131.200)   77.600   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00001/Y
[04/02 18:47:24    110s] -     CLKINVX20TR  rise   0.068   0.142   0.080  0.138  (132.400,130.800)    0.800     41    
[04/02 18:47:24    110s] clk_r_REG68_S1/CK
[04/02 18:47:24    110s] -     DFFQX1TR     rise   0.002   0.144   0.080  -      (114.800,123.600)   24.800   -       
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] Timing for timing corner worstDelay:setup.early, max clock_path:
[04/02 18:47:24    110s] ================================================================
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] PathID    : 2
[04/02 18:47:24    110s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[04/02 18:47:24    110s] Start     : clk
[04/02 18:47:24    110s] End       : clk_r_REG50_S5/CK
[04/02 18:47:24    110s] Delay     : 0.152
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[04/02 18:47:24    110s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[04/02 18:47:24    110s] -- Clockpath trace --------------------------------------------------------------------------------
[04/02 18:47:24    110s] clk
[04/02 18:47:24    110s] -     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/A
[04/02 18:47:24    110s] -     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/Y
[04/02 18:47:24    110s] -     CLKINVX8TR   fall   0.071   0.071   0.082  0.066  (202.000,138.800)    0.800      2    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00002/A
[04/02 18:47:24    110s] -     CLKINVX16TR  fall   0.003   0.075   0.082  -      (133.600,95.200)   112.000   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00002/Y
[04/02 18:47:24    110s] -     CLKINVX16TR  rise   0.071   0.145   0.087  0.128  (132.800,96.400)     2.000     36    
[04/02 18:47:24    110s] clk_r_REG50_S5/CK
[04/02 18:47:24    110s] -     DFFQX1TR     rise   0.006   0.152   0.088  -      (12.400,44.400)    172.400   -       
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] Timing for timing corner worstDelay:setup.late, min clock_path:
[04/02 18:47:24    110s] ===============================================================
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] PathID    : 3
[04/02 18:47:24    110s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[04/02 18:47:24    110s] Start     : clk
[04/02 18:47:24    110s] End       : clk_r_REG68_S1/CK
[04/02 18:47:24    110s] Delay     : 0.144
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[04/02 18:47:24    110s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[04/02 18:47:24    110s] -- Clockpath trace --------------------------------------------------------------------------------
[04/02 18:47:24    110s] clk
[04/02 18:47:24    110s] -     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/A
[04/02 18:47:24    110s] -     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/Y
[04/02 18:47:24    110s] -     CLKINVX8TR   fall   0.071   0.072   0.082  0.066  (202.000,138.800)    0.800      2    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00001/A
[04/02 18:47:24    110s] -     CLKINVX20TR  fall   0.003   0.074   0.082  -      (132.000,131.200)   77.600   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00001/Y
[04/02 18:47:24    110s] -     CLKINVX20TR  rise   0.068   0.143   0.080  0.138  (132.400,130.800)    0.800     41    
[04/02 18:47:24    110s] clk_r_REG68_S1/CK
[04/02 18:47:24    110s] -     DFFQX1TR     rise   0.002   0.144   0.080  -      (114.800,123.600)   24.800   -       
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] Timing for timing corner worstDelay:setup.late, max clock_path:
[04/02 18:47:24    110s] ===============================================================
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] PathID    : 4
[04/02 18:47:24    110s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[04/02 18:47:24    110s] Start     : clk
[04/02 18:47:24    110s] End       : clk_r_REG50_S5/CK
[04/02 18:47:24    110s] Delay     : 0.152
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[04/02 18:47:24    110s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[04/02 18:47:24    110s] -- Clockpath trace --------------------------------------------------------------------------------
[04/02 18:47:24    110s] clk
[04/02 18:47:24    110s] -     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/A
[04/02 18:47:24    110s] -     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/Y
[04/02 18:47:24    110s] -     CLKINVX8TR   fall   0.071   0.072   0.082  0.066  (202.000,138.800)    0.800      2    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00002/A
[04/02 18:47:24    110s] -     CLKINVX16TR  fall   0.003   0.075   0.082  -      (133.600,95.200)   112.000   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00002/Y
[04/02 18:47:24    110s] -     CLKINVX16TR  rise   0.071   0.146   0.087  0.128  (132.800,96.400)     2.000     36    
[04/02 18:47:24    110s] clk_r_REG50_S5/CK
[04/02 18:47:24    110s] -     DFFQX1TR     rise   0.006   0.152   0.088  -      (12.400,44.400)    172.400   -       
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] Timing for timing corner bestDelay:hold.early, min clock_path:
[04/02 18:47:24    110s] ==============================================================
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] PathID    : 5
[04/02 18:47:24    110s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[04/02 18:47:24    110s] Start     : clk
[04/02 18:47:24    110s] End       : clk_r_REG68_S1/CK
[04/02 18:47:24    110s] Delay     : 0.144
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[04/02 18:47:24    110s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[04/02 18:47:24    110s] -- Clockpath trace --------------------------------------------------------------------------------
[04/02 18:47:24    110s] clk
[04/02 18:47:24    110s] -     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/A
[04/02 18:47:24    110s] -     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/Y
[04/02 18:47:24    110s] -     CLKINVX8TR   fall   0.071   0.071   0.082  0.066  (202.000,138.800)    0.800      2    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00001/A
[04/02 18:47:24    110s] -     CLKINVX20TR  fall   0.003   0.074   0.082  -      (132.000,131.200)   77.600   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00001/Y
[04/02 18:47:24    110s] -     CLKINVX20TR  rise   0.068   0.142   0.080  0.138  (132.400,130.800)    0.800     41    
[04/02 18:47:24    110s] clk_r_REG68_S1/CK
[04/02 18:47:24    110s] -     DFFQX1TR     rise   0.002   0.144   0.080  -      (114.800,123.600)   24.800   -       
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] Timing for timing corner bestDelay:hold.early, max clock_path:
[04/02 18:47:24    110s] ==============================================================
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] PathID    : 6
[04/02 18:47:24    110s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[04/02 18:47:24    110s] Start     : clk
[04/02 18:47:24    110s] End       : clk_r_REG50_S5/CK
[04/02 18:47:24    110s] Delay     : 0.152
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[04/02 18:47:24    110s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[04/02 18:47:24    110s] -- Clockpath trace --------------------------------------------------------------------------------
[04/02 18:47:24    110s] clk
[04/02 18:47:24    110s] -     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/A
[04/02 18:47:24    110s] -     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/Y
[04/02 18:47:24    110s] -     CLKINVX8TR   fall   0.071   0.071   0.082  0.066  (202.000,138.800)    0.800      2    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00002/A
[04/02 18:47:24    110s] -     CLKINVX16TR  fall   0.003   0.075   0.082  -      (133.600,95.200)   112.000   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00002/Y
[04/02 18:47:24    110s] -     CLKINVX16TR  rise   0.071   0.145   0.087  0.128  (132.800,96.400)     2.000     36    
[04/02 18:47:24    110s] clk_r_REG50_S5/CK
[04/02 18:47:24    110s] -     DFFQX1TR     rise   0.006   0.152   0.088  -      (12.400,44.400)    172.400   -       
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] Timing for timing corner bestDelay:hold.late, min clock_path:
[04/02 18:47:24    110s] =============================================================
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] PathID    : 7
[04/02 18:47:24    110s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[04/02 18:47:24    110s] Start     : clk
[04/02 18:47:24    110s] End       : clk_r_REG68_S1/CK
[04/02 18:47:24    110s] Delay     : 0.144
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[04/02 18:47:24    110s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[04/02 18:47:24    110s] -- Clockpath trace --------------------------------------------------------------------------------
[04/02 18:47:24    110s] clk
[04/02 18:47:24    110s] -     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/A
[04/02 18:47:24    110s] -     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/Y
[04/02 18:47:24    110s] -     CLKINVX8TR   fall   0.071   0.072   0.082  0.066  (202.000,138.800)    0.800      2    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00001/A
[04/02 18:47:24    110s] -     CLKINVX20TR  fall   0.003   0.074   0.082  -      (132.000,131.200)   77.600   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00001/Y
[04/02 18:47:24    110s] -     CLKINVX20TR  rise   0.068   0.143   0.080  0.138  (132.400,130.800)    0.800     41    
[04/02 18:47:24    110s] clk_r_REG68_S1/CK
[04/02 18:47:24    110s] -     DFFQX1TR     rise   0.002   0.144   0.080  -      (114.800,123.600)   24.800   -       
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] Timing for timing corner bestDelay:hold.late, max clock_path:
[04/02 18:47:24    110s] =============================================================
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] PathID    : 8
[04/02 18:47:24    110s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[04/02 18:47:24    110s] Start     : clk
[04/02 18:47:24    110s] End       : clk_r_REG50_S5/CK
[04/02 18:47:24    110s] Delay     : 0.152
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[04/02 18:47:24    110s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[04/02 18:47:24    110s] -- Clockpath trace --------------------------------------------------------------------------------
[04/02 18:47:24    110s] clk
[04/02 18:47:24    110s] -     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/A
[04/02 18:47:24    110s] -     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00005/Y
[04/02 18:47:24    110s] -     CLKINVX8TR   fall   0.071   0.072   0.082  0.066  (202.000,138.800)    0.800      2    
[04/02 18:47:24    110s] CTS_ccl_a_inv_00002/A
[04/02 18:47:24    110s] -     CLKINVX16TR  fall   0.003   0.075   0.082  -      (133.600,95.200)   112.000   -       
[04/02 18:47:24    110s] CTS_ccl_a_inv_00002/Y
[04/02 18:47:24    110s] -     CLKINVX16TR  rise   0.071   0.146   0.087  0.128  (132.800,96.400)     2.000     36    
[04/02 18:47:24    110s] clk_r_REG50_S5/CK
[04/02 18:47:24    110s] -     DFFQX1TR     rise   0.006   0.152   0.088  -      (12.400,44.400)    172.400   -       
[04/02 18:47:24    110s] ---------------------------------------------------------------------------------------------------
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] 
[04/02 18:47:24    110s] <CMD> saveDesign db/Main_controller_placed_cts.enc
[04/02 18:47:24    110s] #% Begin save design ... (date=04/02 18:47:24, mem=2119.3M)
[04/02 18:47:24    110s] % Begin Save ccopt configuration ... (date=04/02 18:47:24, mem=2119.3M)
[04/02 18:47:24    110s] % End Save ccopt configuration ... (date=04/02 18:47:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2119.5M, current mem=2119.5M)
[04/02 18:47:24    110s] % Begin Save netlist data ... (date=04/02 18:47:24, mem=2119.5M)
[04/02 18:47:24    110s] Writing Binary DB to db/Main_controller_placed_cts.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:47:24    110s] % End Save netlist data ... (date=04/02 18:47:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2121.4M, current mem=2121.4M)
[04/02 18:47:24    110s] Saving symbol-table file in separate thread ...
[04/02 18:47:24    110s] Saving congestion map file in separate thread ...
[04/02 18:47:24    110s] Saving congestion map file db/Main_controller_placed_cts.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:47:24    110s] % Begin Save AAE data ... (date=04/02 18:47:24, mem=2121.6M)
[04/02 18:47:24    110s] Saving AAE Data ...
[04/02 18:47:25    110s] % End Save AAE data ... (date=04/02 18:47:24, total cpu=0:00:00.0, real=0:00:01.0, peak res=2121.6M, current mem=2121.6M)
[04/02 18:47:25    110s] Saving preference file db/Main_controller_placed_cts.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:47:25    110s] Saving mode setting ...
[04/02 18:47:25    110s] Saving global file ...
[04/02 18:47:25    110s] Saving Drc markers ...
[04/02 18:47:26    110s] ... 94 markers are saved ...
[04/02 18:47:26    110s] ... 0 geometry drc markers are saved ...
[04/02 18:47:26    110s] ... 0 antenna drc markers are saved ...
[04/02 18:47:26    110s] % Begin Save routing data ... (date=04/02 18:47:26, mem=2121.5M)
[04/02 18:47:26    110s] Saving route file ...
[04/02 18:47:26    110s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3002.8M) ***
[04/02 18:47:26    110s] % End Save routing data ... (date=04/02 18:47:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2121.7M, current mem=2121.7M)
[04/02 18:47:26    110s] Saving special route data file in separate thread ...
[04/02 18:47:26    110s] Saving PG file in separate thread ...
[04/02 18:47:26    110s] Saving placement file in separate thread ...
[04/02 18:47:26    110s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:47:26    110s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:47:26    110s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:47:26    110s] Saving PG file db/Main_controller_placed_cts.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:47:26 2023)
[04/02 18:47:26    110s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3016.8M) ***
[04/02 18:47:27    110s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3016.8M) ***
[04/02 18:47:27    110s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:47:27    110s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:47:27    110s] Saving property file db/Main_controller_placed_cts.enc.dat.tmp/Main_controller.prop
[04/02 18:47:27    110s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3016.8M) ***
[04/02 18:47:27    110s] #Saving pin access data to file db/Main_controller_placed_cts.enc.dat.tmp/Main_controller.apa ...
[04/02 18:47:28    110s] #
[04/02 18:47:28    110s] Saving rc congestion map db/Main_controller_placed_cts.enc.dat.tmp/Main_controller.congmap.gz ...
[04/02 18:47:28    110s] Saving preRoute extracted patterns in file 'db/Main_controller_placed_cts.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:47:28    110s] Saving preRoute extraction data in directory 'db/Main_controller_placed_cts.enc.dat.tmp/extraction/' ...
[04/02 18:47:28    110s] Checksum of RCGrid density data::96
[04/02 18:47:28    110s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:47:28    110s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:47:28    110s] % Begin Save power constraints data ... (date=04/02 18:47:28, mem=2121.8M)
[04/02 18:47:28    110s] % End Save power constraints data ... (date=04/02 18:47:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2121.8M, current mem=2121.8M)
[04/02 18:47:29    111s] Generated self-contained design Main_controller_placed_cts.enc.dat.tmp
[04/02 18:47:29    111s] #% End save design ... (date=04/02 18:47:29, total cpu=0:00:01.1, real=0:00:05.0, peak res=2122.2M, current mem=2122.2M)
[04/02 18:47:29    111s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:47:29    111s] 
[04/02 18:47:29    111s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeWithSiDriven true -routeSiEffort max -routeWithSiPostRouteFix true
[04/02 18:47:29    111s] <CMD> setNanoRouteMode -drouteFixAntenna true -drouteAutoStop false -routeDeleteAntennaReroute true -routeAntennaCellName ANTENNATR -routeInsertAntennaDiode true
[04/02 18:47:29    111s] <CMD> setNanoRouteMode -droutePostRouteSwapVia false -routeConcurrentMinimizeViaCountEffort medium -routeWithViaInPin true -drouteUseMultiCutViaEffort medium -routeBottomRoutingLayer 2 -routeTopRoutingLayer 4 -drouteOnGridOnly none
[04/02 18:47:29    111s] #WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
[04/02 18:47:29    111s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/02 18:47:29    111s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/02 18:47:29    111s] <CMD> routeDesign -globalDetail
[04/02 18:47:29    111s] #% Begin routeDesign (date=04/02 18:47:29, mem=2122.2M)
[04/02 18:47:29    111s] ### Time Record (routeDesign) is installed.
[04/02 18:47:29    111s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.16 (MB), peak = 2437.47 (MB)
[04/02 18:47:29    111s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[04/02 18:47:29    111s] #**INFO: setDesignMode -flowEffort standard
[04/02 18:47:29    111s] #**INFO: setDesignMode -powerEffort none
[04/02 18:47:29    111s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/02 18:47:29    111s] **INFO: User settings:
[04/02 18:47:29    111s] setNanoRouteMode -drouteAutoStop                         false
[04/02 18:47:29    111s] setNanoRouteMode -drouteFixAntenna                       true
[04/02 18:47:29    111s] setNanoRouteMode -drouteOnGridOnly                       none
[04/02 18:47:29    111s] setNanoRouteMode -droutePostRouteSwapVia                 false
[04/02 18:47:29    111s] setNanoRouteMode -drouteUseMultiCutViaEffort             medium
[04/02 18:47:29    111s] setNanoRouteMode -extractThirdPartyCompatible            false
[04/02 18:47:29    111s] setNanoRouteMode -grouteExpTdStdDelay                    22.7
[04/02 18:47:29    111s] setNanoRouteMode -routeAntennaCellName                   ANTENNATR
[04/02 18:47:29    111s] setNanoRouteMode -routeBottomRoutingLayer                2
[04/02 18:47:29    111s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort  medium
[04/02 18:47:29    111s] setNanoRouteMode -routeDeleteAntennaReroute              true
[04/02 18:47:29    111s] setNanoRouteMode -routeInsertAntennaDiode                true
[04/02 18:47:29    111s] setNanoRouteMode -routeSiEffort                          max
[04/02 18:47:29    111s] setNanoRouteMode -routeTopRoutingLayer                   4
[04/02 18:47:29    111s] setNanoRouteMode -routeWithSiDriven                      true
[04/02 18:47:29    111s] setNanoRouteMode -routeWithSiPostRouteFix                true
[04/02 18:47:29    111s] setNanoRouteMode -routeWithTimingDriven                  true
[04/02 18:47:29    111s] setNanoRouteMode -routeWithViaInPin                      true
[04/02 18:47:29    111s] setDesignMode -process                                   130
[04/02 18:47:29    111s] setExtractRCMode -coupling_c_th                          0.4
[04/02 18:47:29    111s] setExtractRCMode -effortLevel                            medium
[04/02 18:47:29    111s] setExtractRCMode -engine                                 preRoute
[04/02 18:47:29    111s] setExtractRCMode -relative_c_th                          1
[04/02 18:47:29    111s] setExtractRCMode -total_c_th                             0
[04/02 18:47:29    111s] setDelayCalMode -enable_high_fanout                      true
[04/02 18:47:29    111s] setDelayCalMode -engine                                  aae
[04/02 18:47:29    111s] setDelayCalMode -ignoreNetLoad                           false
[04/02 18:47:29    111s] setDelayCalMode -socv_accuracy_mode                      low
[04/02 18:47:29    111s] setSIMode -separate_delta_delay_on_data                  true
[04/02 18:47:29    111s] 
[04/02 18:47:29    111s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/02 18:47:29    111s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/02 18:47:29    111s] OPERPROF: Starting checkPlace at level 1, MEM:3005.8M, EPOCH TIME: 1680475649.694880
[04/02 18:47:29    111s] Processing tracks to init pin-track alignment.
[04/02 18:47:29    111s] z: 2, totalTracks: 1
[04/02 18:47:29    111s] z: 4, totalTracks: 1
[04/02 18:47:29    111s] z: 6, totalTracks: 1
[04/02 18:47:29    111s] z: 8, totalTracks: 1
[04/02 18:47:29    111s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:47:29    111s] All LLGs are deleted
[04/02 18:47:29    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:29    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:29    111s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3005.8M, EPOCH TIME: 1680475649.703981
[04/02 18:47:29    111s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3005.8M, EPOCH TIME: 1680475649.704387
[04/02 18:47:29    111s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3005.8M, EPOCH TIME: 1680475649.704519
[04/02 18:47:29    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:29    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:29    111s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3101.8M, EPOCH TIME: 1680475649.770186
[04/02 18:47:29    111s] Max number of tech site patterns supported in site array is 256.
[04/02 18:47:29    111s] Core basic site is IBM13SITE
[04/02 18:47:29    111s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3101.8M, EPOCH TIME: 1680475649.770916
[04/02 18:47:29    111s] After signature check, allow fast init is false, keep pre-filter is true.
[04/02 18:47:29    111s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/02 18:47:29    111s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.008, MEM:3101.8M, EPOCH TIME: 1680475649.778901
[04/02 18:47:29    111s] SiteArray: non-trimmed site array dimensions = 46 x 565
[04/02 18:47:29    111s] SiteArray: use 180,224 bytes
[04/02 18:47:29    111s] SiteArray: current memory after site array memory allocation 3101.8M
[04/02 18:47:29    111s] SiteArray: FP blocked sites are writable
[04/02 18:47:29    111s] SiteArray: number of non floorplan blocked sites for llg default is 25990
[04/02 18:47:29    111s] Atter site array init, number of instance map data is 0.
[04/02 18:47:29    111s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.015, REAL:0.013, MEM:3069.8M, EPOCH TIME: 1680475649.783546
[04/02 18:47:29    111s] 
[04/02 18:47:29    111s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:29    111s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.080, MEM:3005.8M, EPOCH TIME: 1680475649.784364
[04/02 18:47:29    111s] Begin checking placement ... (start mem=3005.8M, init mem=3005.8M)
[04/02 18:47:29    111s] Begin checking exclusive groups violation ...
[04/02 18:47:29    111s] There are 0 groups to check, max #box is 0, total #box is 0
[04/02 18:47:29    111s] Finished checking exclusive groups violations. Found 0 Vio.
[04/02 18:47:29    111s] 
[04/02 18:47:29    111s] Running CheckPlace using 6 threads!...
[04/02 18:47:29    111s] 
[04/02 18:47:29    111s] ...checkPlace MT is done!
[04/02 18:47:29    111s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3005.8M, EPOCH TIME: 1680475649.792633
[04/02 18:47:29    111s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3005.8M, EPOCH TIME: 1680475649.793146
[04/02 18:47:29    111s] *info: Placed = 656            (Fixed = 3)
[04/02 18:47:29    111s] *info: Unplaced = 0           
[04/02 18:47:29    111s] Placement Density:17.81%(6664/37426)
[04/02 18:47:29    111s] Placement Density (including fixed std cells):17.81%(6664/37426)
[04/02 18:47:29    111s] All LLGs are deleted
[04/02 18:47:29    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:47:29    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:29    111s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3005.8M, EPOCH TIME: 1680475649.793931
[04/02 18:47:29    111s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3005.8M, EPOCH TIME: 1680475649.794233
[04/02 18:47:29    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:29    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:29    111s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3005.8M)
[04/02 18:47:29    111s] OPERPROF: Finished checkPlace at level 1, CPU:0.045, REAL:0.101, MEM:3005.8M, EPOCH TIME: 1680475649.795665
[04/02 18:47:29    111s] 
[04/02 18:47:29    111s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/02 18:47:29    111s] *** Changed status on (4) nets in Clock.
[04/02 18:47:29    111s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3005.8M) ***
[04/02 18:47:29    111s] % Begin globalDetailRoute (date=04/02 18:47:29, mem=2121.9M)
[04/02 18:47:29    111s] 
[04/02 18:47:29    111s] globalDetailRoute
[04/02 18:47:29    111s] 
[04/02 18:47:29    111s] #Start globalDetailRoute on Sun Apr  2 18:47:29 2023
[04/02 18:47:29    111s] #
[04/02 18:47:29    111s] ### Time Record (globalDetailRoute) is installed.
[04/02 18:47:29    111s] ### Time Record (Pre Callback) is installed.
[04/02 18:47:29    111s] ### Time Record (Pre Callback) is uninstalled.
[04/02 18:47:29    111s] ### Time Record (DB Import) is installed.
[04/02 18:47:29    111s] ### Time Record (Timing Data Generation) is installed.
[04/02 18:47:29    111s] #Generating timing data, please wait...
[04/02 18:47:30    111s] #658 total nets, 658 already routed, 658 will ignore in trialRoute
[04/02 18:47:30    111s] ### run_trial_route starts on Sun Apr  2 18:47:30 2023 with memory = 2102.70 (MB), peak = 2437.47 (MB)
[04/02 18:47:30    111s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:47:30    111s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:47:30    111s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/02 18:47:30    111s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/02 18:47:30    111s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.4 GB --0.97 [6]--
[04/02 18:47:30    111s] ### dump_timing_file starts on Sun Apr  2 18:47:30 2023 with memory = 2028.71 (MB), peak = 2437.47 (MB)
[04/02 18:47:30    111s] ### extractRC starts on Sun Apr  2 18:47:30 2023 with memory = 2028.71 (MB), peak = 2437.47 (MB)
[04/02 18:47:30    111s] {RT rc-typ 0 4 4 0}
[04/02 18:47:30    111s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.4 GB --1.03 [6]--
[04/02 18:47:30    111s] ### view setupAnalysis is active and enabled.
[04/02 18:47:30    111s] 0 out of 1 active views are pruned
[04/02 18:47:30    111s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2028.75 (MB), peak = 2437.47 (MB)
[04/02 18:47:30    111s] ### generate_timing_data starts on Sun Apr  2 18:47:30 2023 with memory = 2028.75 (MB), peak = 2437.47 (MB)
[04/02 18:47:30    111s] #Reporting timing...
[04/02 18:47:30    111s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[04/02 18:47:30    111s] ### report_timing starts on Sun Apr  2 18:47:30 2023 with memory = 2107.48 (MB), peak = 2437.47 (MB)
[04/02 18:47:30    112s] ### report_timing cpu:00:00:01, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.46 [6]--
[04/02 18:47:30    112s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.500 (ns)
[04/02 18:47:30    112s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2158.36 (MB), peak = 2437.47 (MB)
[04/02 18:47:30    112s] #Library Standard Delay: 22.70ps
[04/02 18:47:30    112s] #Slack threshold: 45.40ps
[04/02 18:47:30    112s] ### generate_net_cdm_timing starts on Sun Apr  2 18:47:30 2023 with memory = 2158.36 (MB), peak = 2437.47 (MB)
[04/02 18:47:30    112s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.91 [6]--
[04/02 18:47:31    112s] #*** Analyzed 53 timing critical paths, and collected 43.
[04/02 18:47:31    112s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2159.20 (MB), peak = 2437.47 (MB)
[04/02 18:47:31    112s] ### Use bna from skp: 0
[04/02 18:47:31    112s] 
[04/02 18:47:31    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:47:31    112s] TLC MultiMap info (StdDelay):
[04/02 18:47:31    112s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:31    112s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:31    112s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:31    112s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:31    112s]  Setting StdDelay to: 22.7ps
[04/02 18:47:31    112s] 
[04/02 18:47:31    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:47:31    112s] {RT rc-typ 0 4 4 0}
[04/02 18:47:32    113s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2165.80 (MB), peak = 2437.47 (MB)
[04/02 18:47:32    113s] #Default setup view is reset to setupAnalysis.
[04/02 18:47:32    113s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2165.80 (MB), peak = 2437.47 (MB)
[04/02 18:47:32    113s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:2.1 GB, peak:2.4 GB --0.93 [6]--
[04/02 18:47:32    113s] #Current view: setupAnalysis 
[04/02 18:47:32    113s] #Current enabled view: setupAnalysis 
[04/02 18:47:32    113s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2167.74 (MB), peak = 2437.47 (MB)
[04/02 18:47:32    113s] ### dump_timing_file cpu:00:00:02, real:00:00:02, mem:2.1 GB, peak:2.4 GB --0.91 [6]--
[04/02 18:47:32    113s] #Done generating timing data.
[04/02 18:47:32    113s] ### Time Record (Timing Data Generation) is uninstalled.
[04/02 18:47:32    113s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[04/02 18:47:32    113s] ### Net info: total nets: 660
[04/02 18:47:32    113s] ### Net info: dirty nets: 0
[04/02 18:47:32    113s] ### Net info: marked as disconnected nets: 0
[04/02 18:47:32    113s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/02 18:47:32    113s] #num needed restored net=0
[04/02 18:47:32    113s] #need_extraction net=0 (total=660)
[04/02 18:47:32    113s] ### Net info: fully routed nets: 4
[04/02 18:47:32    113s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:47:32    113s] ### Net info: unrouted nets: 654
[04/02 18:47:32    113s] ### Net info: re-extraction nets: 0
[04/02 18:47:32    113s] ### Net info: ignored nets: 0
[04/02 18:47:32    113s] ### Net info: skip routing nets: 0
[04/02 18:47:32    113s] ### import design signature (9): route=90523043 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1153392219 dirty_area=0 del_dirty_area=0 cell=1803580784 placement=841265047 pin_access=1298927670 inst_pattern=1
[04/02 18:47:32    113s] ### Time Record (DB Import) is uninstalled.
[04/02 18:47:32    113s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/02 18:47:32    113s] #RTESIG:78da9594cd4fc24010c53dfb574c160e9808ee4cf7f38809573404bd926a1768524ad28f
[04/02 18:47:32    113s] #       44ff7b174d4c30d2597add5fdebcf776a7a3f1eb62058270866adaa2f41b84e58a481a72
[04/02 18:47:32    113s] #       5334e41f0837f1e8e551dc8ec64fcf6b5408dbbc6a034cde8ec7ea1efa3634d086ae2beb
[04/02 18:47:32    113s] #       dddd0f43de9c33c5679d1fca7728c236efabee0f6e320b5dd30f291aa740d4c73a0898b4
[04/02 18:47:32    113s] #       5d130ffec5ac4410df93192e4e14875094fd6118f4deb36963698af38f48e719871bc153
[04/02 18:47:32    113s] #       cb57e157a99352206752cbf8c1645b1df3ee7fd7641c887db9db0fb714c3250a6612d9aa
[04/02 18:47:32    113s] #       1439be73a508144ccaba0bbbd05c62344c4946639235a62c824e0333c0994e00bd044a51
[04/02 18:47:32    113s] #       d432633bd1a8121893c0589ed1093adaf14c6c8a6866131a709e553351837d15469ab4bd
[04/02 18:47:32    113s] #       46935096750462be5c2f96cbf97ac5085a8f40cc83b43ed59e4bb827e7a25adbe5759137
[04/02 18:47:32    113s] #       45d40b757fb844dadfbfe7458aa4d3dc4c42e97886644c997f0c4724348adb60429781e0
[04/02 18:47:32    113s] #       749ce22d3993c0589e893b2d4ed0454f375ffca339da
[04/02 18:47:32    113s] #
[04/02 18:47:32    113s] ### Time Record (Data Preparation) is installed.
[04/02 18:47:32    113s] #RTESIG:78da95944d4b033110863dfb2b86b4870a76cdcce6f358a1d72aa57a2dab9bb60bed2eec
[04/02 18:47:32    113s] #       07e8bf3755102ab693ee350f4fdebc9bc968fc3a5f8220cc504d3b947e8db0581249436e
[04/02 18:47:32    113s] #       8a86fc03e13a2ebd3c8adbd1f8e979850a6153ecbb0093b7a6d9dfc3d08516bad0f755bd
[04/02 18:47:32    113s] #       bdfb61c89b53a6fcac8b43f50e65d814c3beff839bdc42df0e978cc629107553070193ae
[04/02 18:47:32    113s] #       6fe3c2bf989508e27b67868b3b8a4328abe17019f4deb3a78da5292e3f229d9ef1722378
[04/02 18:47:32    113s] #       6cf92afc2a3b290532935ac60f269b7d53f4ffa726e340ecaaedee724bf17089c25c225b
[04/02 18:47:32    113s] #       9522c777ae1481824955f7611bda738c8629c9184cb2c19445d069600e98e904d04ba014
[04/02 18:47:32    113s] #       a39639db894695c09804c6f28c4ef068c733b129a2cc2634e03c6b33d1c1de0a234dda5c
[04/02 18:47:32    113s] #       a34928cb3a02315bace68bc56cb56484d623107321ad4f8de712fe9373d1d6f5455d166d
[04/02 18:47:32    113s] #       197da11e0ee748fbfb7a9ea77c9cbb94c793a4d35c3842e9788664aca3f860b643a3b851
[04/02 18:47:32    113s] #       27743908cee3141fc99904c6f24c1c7e7184ce66baf90262764692
[04/02 18:47:32    113s] #
[04/02 18:47:32    113s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:47:32    113s] ### Time Record (Global Routing) is installed.
[04/02 18:47:32    113s] ### Time Record (Global Routing) is uninstalled.
[04/02 18:47:32    113s] ### Time Record (Data Preparation) is installed.
[04/02 18:47:32    113s] #Start routing data preparation on Sun Apr  2 18:47:32 2023
[04/02 18:47:32    113s] #
[04/02 18:47:32    113s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:47:32    113s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:47:32    113s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:47:32    113s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:47:32    113s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:47:32    113s] #Build and mark too close pins for the same net.
[04/02 18:47:32    113s] ### Time Record (Cell Pin Access) is installed.
[04/02 18:47:32    113s] #Rebuild pin access data for design.
[04/02 18:47:32    113s] #Rebuild pin access data for option change.
[04/02 18:47:32    113s] #Initial pin access analysis.
[04/02 18:47:32    114s] #Detail pin access analysis.
[04/02 18:47:32    114s] ### Time Record (Cell Pin Access) is uninstalled.
[04/02 18:47:32    114s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:47:32    114s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:47:32    114s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:47:32    114s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:47:32    114s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:47:32    114s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:47:32    114s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:47:32    114s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:47:33    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2176.86 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #Regenerating Ggrids automatically.
[04/02 18:47:33    114s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:47:33    114s] #Using automatically generated G-grids.
[04/02 18:47:33    114s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:47:33    114s] #Done routing data preparation.
[04/02 18:47:33    114s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2178.85 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Summary of active signal nets routing constraints set by OPT:
[04/02 18:47:33    114s] #	preferred routing layers      : 0
[04/02 18:47:33    114s] #	preferred routing layer effort: 0
[04/02 18:47:33    114s] #	preferred extra space         : 0
[04/02 18:47:33    114s] #	preferred multi-cut via       : 0
[04/02 18:47:33    114s] #	avoid detour                  : 0
[04/02 18:47:33    114s] #	expansion ratio               : 0
[04/02 18:47:33    114s] #	net priority                  : 0
[04/02 18:47:33    114s] #	s2s control                   : 0
[04/02 18:47:33    114s] #	avoid chaining                : 0
[04/02 18:47:33    114s] #	inst-based stacking via       : 0
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Summary of active signal nets routing constraints set by USER:
[04/02 18:47:33    114s] #	preferred routing layers      : 0
[04/02 18:47:33    114s] #	preferred routing layer effort     : 0
[04/02 18:47:33    114s] #	preferred extra space              : 0
[04/02 18:47:33    114s] #	preferred multi-cut via            : 0
[04/02 18:47:33    114s] #	avoid detour                       : 0
[04/02 18:47:33    114s] #	net weight                         : 0
[04/02 18:47:33    114s] #	avoid chaining                     : 0
[04/02 18:47:33    114s] #	cell-based stacking via (required) : 0
[04/02 18:47:33    114s] #	cell-based stacking via (optional) : 0
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Start timing driven prevention iteration...
[04/02 18:47:33    114s] ### td_prevention_read_timing_data starts on Sun Apr  2 18:47:33 2023 with memory = 2178.85 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.99 [6]--
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #----------------------------------------------------
[04/02 18:47:33    114s] # Summary of active signal nets routing constraints
[04/02 18:47:33    114s] #+--------------------------+-----------+
[04/02 18:47:33    114s] #+--------------------------+-----------+
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #----------------------------------------------------
[04/02 18:47:33    114s] #Done timing-driven prevention
[04/02 18:47:33    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2178.85 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/02 18:47:33    114s] #Total number of routable nets = 658.
[04/02 18:47:33    114s] #Total number of nets in the design = 660.
[04/02 18:47:33    114s] #654 routable nets do not have any wires.
[04/02 18:47:33    114s] #4 routable nets have routed wires.
[04/02 18:47:33    114s] #654 nets will be global routed.
[04/02 18:47:33    114s] #4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/02 18:47:33    114s] #Using multithreading with 6 threads.
[04/02 18:47:33    114s] ### Time Record (Data Preparation) is installed.
[04/02 18:47:33    114s] #Found 0 nets for post-route si or timing fixing.
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Finished routing data preparation on Sun Apr  2 18:47:33 2023
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Cpu time = 00:00:00
[04/02 18:47:33    114s] #Elapsed time = 00:00:00
[04/02 18:47:33    114s] #Increased memory = 0.00 (MB)
[04/02 18:47:33    114s] #Total memory = 2178.85 (MB)
[04/02 18:47:33    114s] #Peak memory = 2437.47 (MB)
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:47:33    114s] ### Time Record (Global Routing) is installed.
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Start global routing on Sun Apr  2 18:47:33 2023
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Start global routing initialization on Sun Apr  2 18:47:33 2023
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Number of eco nets is 0
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Start global routing data preparation on Sun Apr  2 18:47:33 2023
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] ### build_merged_routing_blockage_rect_list starts on Sun Apr  2 18:47:33 2023 with memory = 2179.04 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.01 [6]--
[04/02 18:47:33    114s] #Start routing resource analysis on Sun Apr  2 18:47:33 2023
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] ### init_is_bin_blocked starts on Sun Apr  2 18:47:33 2023 with memory = 2179.04 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:33    114s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Apr  2 18:47:33 2023 with memory = 2179.04 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.64 [6]--
[04/02 18:47:33    114s] ### adjust_flow_cap starts on Sun Apr  2 18:47:33 2023 with memory = 2182.05 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.05 [6]--
[04/02 18:47:33    114s] ### adjust_flow_per_partial_route_obs starts on Sun Apr  2 18:47:33 2023 with memory = 2183.00 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.06 [6]--
[04/02 18:47:33    114s] ### set_via_blocked starts on Sun Apr  2 18:47:33 2023 with memory = 2183.00 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.09 [6]--
[04/02 18:47:33    114s] ### copy_flow starts on Sun Apr  2 18:47:33 2023 with memory = 2183.00 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.12 [6]--
[04/02 18:47:33    114s] #Routing resource analysis is done on Sun Apr  2 18:47:33 2023
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] ### report_flow_cap starts on Sun Apr  2 18:47:33 2023 with memory = 2182.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #  Resource Analysis:
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/02 18:47:33    114s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/02 18:47:33    114s] #  --------------------------------------------------------------
[04/02 18:47:33    114s] #  M2             V         486         113         660     0.00%
[04/02 18:47:33    114s] #  M3             H         391          58         660     0.00%
[04/02 18:47:33    114s] #  M4             V         485         114         660     0.00%
[04/02 18:47:33    114s] #  --------------------------------------------------------------
[04/02 18:47:33    114s] #  Total                   1362      16.91%        1980     0.00%
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #  4 nets (0.61%) with 1 preferred extra spacing.
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.03 [6]--
[04/02 18:47:33    114s] ### analyze_m2_tracks starts on Sun Apr  2 18:47:33 2023 with memory = 2182.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:33    114s] ### report_initial_resource starts on Sun Apr  2 18:47:33 2023 with memory = 2182.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:33    114s] ### mark_pg_pins_accessibility starts on Sun Apr  2 18:47:33 2023 with memory = 2182.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.01 [6]--
[04/02 18:47:33    114s] ### set_net_region starts on Sun Apr  2 18:47:33 2023 with memory = 2182.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Global routing data preparation is done on Sun Apr  2 18:47:33 2023
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2182.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] ### prepare_level starts on Sun Apr  2 18:47:33 2023 with memory = 2182.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### init level 1 starts on Sun Apr  2 18:47:33 2023 with memory = 2182.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:33    114s] ### Level 1 hgrid = 30 X 22
[04/02 18:47:33    114s] ### prepare_level_flow starts on Sun Apr  2 18:47:33 2023 with memory = 2182.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:33    114s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Global routing initialization is done on Sun Apr  2 18:47:33 2023
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2182.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Skip 1/2 round for no nets in the round...
[04/02 18:47:33    114s] #Route nets in 2/2 round...
[04/02 18:47:33    114s] #start global routing iteration 1...
[04/02 18:47:33    114s] ### init_flow_edge starts on Sun Apr  2 18:47:33 2023 with memory = 2182.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.10 [6]--
[04/02 18:47:33    114s] ### cal_flow starts on Sun Apr  2 18:47:33 2023 with memory = 2182.59 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:33    114s] ### routing at level 1 (topmost level) iter 0
[04/02 18:47:33    114s] ### measure_qor starts on Sun Apr  2 18:47:33 2023 with memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### measure_congestion starts on Sun Apr  2 18:47:33 2023 with memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.01 [6]--
[04/02 18:47:33    114s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.82 [6]--
[04/02 18:47:33    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #start global routing iteration 2...
[04/02 18:47:33    114s] ### routing at level 1 (topmost level) iter 1
[04/02 18:47:33    114s] ### measure_qor starts on Sun Apr  2 18:47:33 2023 with memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### measure_congestion starts on Sun Apr  2 18:47:33 2023 with memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:33    114s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.36 [6]--
[04/02 18:47:33    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #start global routing iteration 3...
[04/02 18:47:33    114s] ### routing at level 1 (topmost level) iter 2
[04/02 18:47:33    114s] ### measure_qor starts on Sun Apr  2 18:47:33 2023 with memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### measure_congestion starts on Sun Apr  2 18:47:33 2023 with memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.01 [6]--
[04/02 18:47:33    114s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.03 [6]--
[04/02 18:47:33    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] ### route_end starts on Sun Apr  2 18:47:33 2023 with memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/02 18:47:33    114s] #Total number of routable nets = 658.
[04/02 18:47:33    114s] #Total number of nets in the design = 660.
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #658 routable nets have routed wires.
[04/02 18:47:33    114s] #4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Routed nets constraints summary:
[04/02 18:47:33    114s] #-----------------------------
[04/02 18:47:33    114s] #        Rules   Unconstrained  
[04/02 18:47:33    114s] #-----------------------------
[04/02 18:47:33    114s] #      Default             654  
[04/02 18:47:33    114s] #-----------------------------
[04/02 18:47:33    114s] #        Total             654  
[04/02 18:47:33    114s] #-----------------------------
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Routing constraints summary of the whole design:
[04/02 18:47:33    114s] #------------------------------------------------
[04/02 18:47:33    114s] #        Rules   Pref Extra Space   Unconstrained  
[04/02 18:47:33    114s] #------------------------------------------------
[04/02 18:47:33    114s] #      Default                  4             654  
[04/02 18:47:33    114s] #------------------------------------------------
[04/02 18:47:33    114s] #        Total                  4             654  
[04/02 18:47:33    114s] #------------------------------------------------
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] ### adjust_flow_per_partial_route_obs starts on Sun Apr  2 18:47:33 2023 with memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.01 [6]--
[04/02 18:47:33    114s] ### cal_base_flow starts on Sun Apr  2 18:47:33 2023 with memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### init_flow_edge starts on Sun Apr  2 18:47:33 2023 with memory = 2182.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.16 [6]--
[04/02 18:47:33    114s] ### cal_flow starts on Sun Apr  2 18:47:33 2023 with memory = 2183.27 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.97 [6]--
[04/02 18:47:33    114s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.08 [6]--
[04/02 18:47:33    114s] ### report_overcon starts on Sun Apr  2 18:47:33 2023 with memory = 2183.27 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #                 OverCon       OverCon          
[04/02 18:47:33    114s] #                  #Gcell        #Gcell    %Gcell
[04/02 18:47:33    114s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[04/02 18:47:33    114s] #  ------------------------------------------------------------
[04/02 18:47:33    114s] #  M2            0(0.00%)      1(0.15%)   (0.15%)     0.30  
[04/02 18:47:33    114s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.20  
[04/02 18:47:33    114s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.02  
[04/02 18:47:33    114s] #  ------------------------------------------------------------
[04/02 18:47:33    114s] #     Total      0(0.00%)      1(0.05%)   (0.05%)
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[04/02 18:47:33    114s] #  Overflow after GR: 0.00% H + 0.05% V
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.87 [6]--
[04/02 18:47:33    114s] ### cal_base_flow starts on Sun Apr  2 18:47:33 2023 with memory = 2183.27 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### init_flow_edge starts on Sun Apr  2 18:47:33 2023 with memory = 2183.27 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.02 [6]--
[04/02 18:47:33    114s] ### cal_flow starts on Sun Apr  2 18:47:33 2023 with memory = 2183.28 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.99 [6]--
[04/02 18:47:33    114s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.01 [6]--
[04/02 18:47:33    114s] ### generate_cong_map_content starts on Sun Apr  2 18:47:33 2023 with memory = 2183.28 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### Sync with Inovus CongMap starts on Sun Apr  2 18:47:33 2023 with memory = 2183.28 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #Hotspot report including placement blocked areas
[04/02 18:47:33    114s] OPERPROF: Starting HotSpotCal at level 1, MEM:3203.5M, EPOCH TIME: 1680475653.704622
[04/02 18:47:33    114s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/02 18:47:33    114s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[04/02 18:47:33    114s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/02 18:47:33    114s] [hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[04/02 18:47:33    114s] [hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[04/02 18:47:33    114s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[04/02 18:47:33    114s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/02 18:47:33    114s] [hotspot] |   worst    |          0.00 |          0.00 |                                     |
[04/02 18:47:33    114s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/02 18:47:33    114s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[04/02 18:47:33    114s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/02 18:47:33    114s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:47:33    114s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:47:33    114s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:47:33    114s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.085, MEM:3203.5M, EPOCH TIME: 1680475653.789622
[04/02 18:47:33    114s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.21 [6]--
[04/02 18:47:33    114s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.23 [6]--
[04/02 18:47:33    114s] ### update starts on Sun Apr  2 18:47:33 2023 with memory = 2182.72 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #Complete Global Routing.
[04/02 18:47:33    114s] #Total number of nets with non-default rule or having extra spacing = 4
[04/02 18:47:33    114s] #Total wire length = 14505 um.
[04/02 18:47:33    114s] #Total half perimeter of net bounding box = 14499 um.
[04/02 18:47:33    114s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:47:33    114s] #Total wire length on LAYER M2 = 5896 um.
[04/02 18:47:33    114s] #Total wire length on LAYER M3 = 7298 um.
[04/02 18:47:33    114s] #Total wire length on LAYER M4 = 1311 um.
[04/02 18:47:33    114s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:47:33    114s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:47:33    114s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:47:33    114s] #Total wire length on LAYER LM = 0 um.
[04/02 18:47:33    114s] #Total number of vias = 3255
[04/02 18:47:33    114s] #Total number of multi-cut vias = 1 (  0.0%)
[04/02 18:47:33    114s] #Total number of single cut vias = 3254 (100.0%)
[04/02 18:47:33    114s] #Up-Via Summary (total 3255):
[04/02 18:47:33    114s] #                   single-cut          multi-cut      Total
[04/02 18:47:33    114s] #-----------------------------------------------------------
[04/02 18:47:33    114s] # M1              1984 ( 99.9%)         1 (  0.1%)       1985
[04/02 18:47:33    114s] # M2              1131 (100.0%)         0 (  0.0%)       1131
[04/02 18:47:33    114s] # M3               139 (100.0%)         0 (  0.0%)        139
[04/02 18:47:33    114s] #-----------------------------------------------------------
[04/02 18:47:33    114s] #                 3254 (100.0%)         1 (  0.0%)       3255 
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Total number of involved regular nets 97
[04/02 18:47:33    114s] #Maximum src to sink distance  235.7
[04/02 18:47:33    114s] #Average of max src_to_sink distance  66.2
[04/02 18:47:33    114s] #Average of ave src_to_sink distance  42.8
[04/02 18:47:33    114s] ### update cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.98 [6]--
[04/02 18:47:33    114s] ### report_overcon starts on Sun Apr  2 18:47:33 2023 with memory = 2185.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.97 [6]--
[04/02 18:47:33    114s] ### report_overcon starts on Sun Apr  2 18:47:33 2023 with memory = 2185.46 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #Max overcon = 2 tracks.
[04/02 18:47:33    114s] #Total overcon = 0.05%.
[04/02 18:47:33    114s] #Worst layer Gcell overcon rate = 0.00%.
[04/02 18:47:33    114s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:33    114s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.48 [6]--
[04/02 18:47:33    114s] ### global_route design signature (12): route=806420891 net_attr=1883067236
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Global routing statistics:
[04/02 18:47:33    114s] #Cpu time = 00:00:00
[04/02 18:47:33    114s] #Elapsed time = 00:00:01
[04/02 18:47:33    114s] #Increased memory = 4.03 (MB)
[04/02 18:47:33    114s] #Total memory = 2182.88 (MB)
[04/02 18:47:33    114s] #Peak memory = 2437.47 (MB)
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #Finished global routing on Sun Apr  2 18:47:33 2023
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] #
[04/02 18:47:33    114s] ### Time Record (Global Routing) is uninstalled.
[04/02 18:47:33    114s] ### Time Record (Data Preparation) is installed.
[04/02 18:47:33    114s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:47:33    114s] ### track-assign external-init starts on Sun Apr  2 18:47:33 2023 with memory = 2182.88 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### Time Record (Track Assignment) is installed.
[04/02 18:47:33    114s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:47:33    114s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.55 [6]--
[04/02 18:47:33    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2182.88 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### track-assign engine-init starts on Sun Apr  2 18:47:33 2023 with memory = 2182.88 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] ### Time Record (Track Assignment) is installed.
[04/02 18:47:33    114s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.97 [6]--
[04/02 18:47:33    114s] ### track-assign core-engine starts on Sun Apr  2 18:47:33 2023 with memory = 2182.88 (MB), peak = 2437.47 (MB)
[04/02 18:47:33    114s] #Start Track Assignment.
[04/02 18:47:34    114s] #Done with 687 horizontal wires in 1 hboxes and 681 vertical wires in 1 hboxes.
[04/02 18:47:34    114s] #Done with 163 horizontal wires in 1 hboxes and 149 vertical wires in 1 hboxes.
[04/02 18:47:34    114s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/02 18:47:34    114s] #
[04/02 18:47:34    114s] #Track assignment summary:
[04/02 18:47:34    114s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/02 18:47:34    114s] #------------------------------------------------------------------------
[04/02 18:47:34    114s] # M2          5704.63 	  0.04%  	  0.00% 	  0.00%
[04/02 18:47:34    114s] # M3          6428.21 	  0.03%  	  0.00% 	  0.00%
[04/02 18:47:34    114s] # M4           891.51 	  0.00%  	  0.00% 	  0.00%
[04/02 18:47:34    114s] #------------------------------------------------------------------------
[04/02 18:47:34    114s] # All       13024.35  	  0.03% 	  0.00% 	  0.00%
[04/02 18:47:34    114s] #Complete Track Assignment.
[04/02 18:47:34    114s] #Total number of nets with non-default rule or having extra spacing = 4
[04/02 18:47:34    114s] #Total wire length = 14020 um.
[04/02 18:47:34    114s] #Total half perimeter of net bounding box = 14499 um.
[04/02 18:47:34    114s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:47:34    114s] #Total wire length on LAYER M2 = 5737 um.
[04/02 18:47:34    114s] #Total wire length on LAYER M3 = 7004 um.
[04/02 18:47:34    114s] #Total wire length on LAYER M4 = 1279 um.
[04/02 18:47:34    114s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:47:34    114s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:47:34    114s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:47:34    114s] #Total wire length on LAYER LM = 0 um.
[04/02 18:47:34    114s] #Total number of vias = 3255
[04/02 18:47:34    114s] #Total number of multi-cut vias = 1 (  0.0%)
[04/02 18:47:34    114s] #Total number of single cut vias = 3254 (100.0%)
[04/02 18:47:34    114s] #Up-Via Summary (total 3255):
[04/02 18:47:34    114s] #                   single-cut          multi-cut      Total
[04/02 18:47:34    114s] #-----------------------------------------------------------
[04/02 18:47:34    114s] # M1              1984 ( 99.9%)         1 (  0.1%)       1985
[04/02 18:47:34    114s] # M2              1131 (100.0%)         0 (  0.0%)       1131
[04/02 18:47:34    114s] # M3               139 (100.0%)         0 (  0.0%)        139
[04/02 18:47:34    114s] #-----------------------------------------------------------
[04/02 18:47:34    114s] #                 3254 (100.0%)         1 (  0.0%)       3255 
[04/02 18:47:34    114s] #
[04/02 18:47:34    114s] ### track_assign design signature (15): route=532663525
[04/02 18:47:34    114s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.49 [6]--
[04/02 18:47:34    114s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:47:34    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2184.54 (MB), peak = 2437.47 (MB)
[04/02 18:47:34    114s] #
[04/02 18:47:34    114s] #Start post global route fixing for timing critical nets ...
[04/02 18:47:34    114s] #
[04/02 18:47:34    114s] ### update_timing_after_routing starts on Sun Apr  2 18:47:34 2023 with memory = 2184.54 (MB), peak = 2437.47 (MB)
[04/02 18:47:34    114s] ### Time Record (Timing Data Generation) is installed.
[04/02 18:47:34    114s] #* Updating design timing data...
[04/02 18:47:34    114s] #Extracting RC...
[04/02 18:47:34    114s] Un-suppress "**WARN ..." messages.
[04/02 18:47:34    114s] #
[04/02 18:47:34    114s] #Start tQuantus RC extraction...
[04/02 18:47:34    114s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[04/02 18:47:34    114s] #Extract in track assign mode
[04/02 18:47:34    114s] #Start building rc corner(s)...
[04/02 18:47:34    114s] #Number of RC Corner = 1
[04/02 18:47:34    114s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:47:34    114s] #M1 -> M1 (1)
[04/02 18:47:34    114s] #M2 -> M2 (2)
[04/02 18:47:34    114s] #M3 -> M3 (3)
[04/02 18:47:34    114s] #M4 -> M4 (4)
[04/02 18:47:34    114s] #M5 -> M5 (5)
[04/02 18:47:34    114s] #M6 -> M6 (6)
[04/02 18:47:34    114s] #MQ -> MQ (7)
[04/02 18:47:34    114s] #LM -> LM (8)
[04/02 18:47:34    114s] #SADV_On
[04/02 18:47:34    114s] # Corner(s) : 
[04/02 18:47:34    114s] #rc-typ [25.00]
[04/02 18:47:35    115s] # Corner id: 0
[04/02 18:47:35    115s] # Layout Scale: 1.000000
[04/02 18:47:35    115s] # Has Metal Fill model: yes
[04/02 18:47:35    115s] # Temperature was set
[04/02 18:47:35    115s] # Temperature : 25.000000
[04/02 18:47:35    115s] # Ref. Temp   : 25.000000
[04/02 18:47:35    115s] #SADV_Off
[04/02 18:47:35    115s] #total pattern=120 [8, 324]
[04/02 18:47:35    115s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:47:35    115s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:47:35    115s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:47:35    115s] #number model r/c [1,1] [8,324] read
[04/02 18:47:35    115s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2190.59 (MB), peak = 2437.47 (MB)
[04/02 18:47:36    115s] #Finish check_net_pin_list step Enter extract
[04/02 18:47:36    115s] #Start init net ripin tree building
[04/02 18:47:36    115s] #Finish init net ripin tree building
[04/02 18:47:36    115s] #Cpu time = 00:00:00
[04/02 18:47:36    115s] #Elapsed time = 00:00:00
[04/02 18:47:36    115s] #Increased memory = 0.00 (MB)
[04/02 18:47:36    115s] #Total memory = 2194.81 (MB)
[04/02 18:47:36    115s] #Peak memory = 2437.47 (MB)
[04/02 18:47:36    115s] #Using multithreading with 6 threads.
[04/02 18:47:36    115s] #begin processing metal fill model file
[04/02 18:47:36    115s] #end processing metal fill model file
[04/02 18:47:36    115s] ### track-assign external-init starts on Sun Apr  2 18:47:36 2023 with memory = 2194.81 (MB), peak = 2437.47 (MB)
[04/02 18:47:36    115s] ### Time Record (Track Assignment) is installed.
[04/02 18:47:36    115s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:47:36    115s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.72 [6]--
[04/02 18:47:36    115s] ### track-assign engine-init starts on Sun Apr  2 18:47:36 2023 with memory = 2194.90 (MB), peak = 2437.47 (MB)
[04/02 18:47:36    115s] ### Time Record (Track Assignment) is installed.
[04/02 18:47:36    115s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --0.94 [6]--
[04/02 18:47:36    115s] #
[04/02 18:47:36    115s] #Start Post Track Assignment Wire Spread.
[04/02 18:47:36    116s] #Done with 153 horizontal wires in 1 hboxes and 156 vertical wires in 1 hboxes.
[04/02 18:47:36    116s] #Complete Post Track Assignment Wire Spread.
[04/02 18:47:36    116s] #
[04/02 18:47:36    116s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:47:36    116s] #Length limit = 200 pitches
[04/02 18:47:36    116s] #opt mode = 2
[04/02 18:47:36    116s] #Finish check_net_pin_list step Fix net pin list
[04/02 18:47:36    116s] #Start generate extraction boxes.
[04/02 18:47:36    116s] #
[04/02 18:47:36    116s] #Extract using 30 x 30 Hboxes
[04/02 18:47:36    116s] #3x2 initial hboxes
[04/02 18:47:36    116s] #Use area based hbox pruning.
[04/02 18:47:36    116s] #0/0 hboxes pruned.
[04/02 18:47:36    116s] #Complete generating extraction boxes.
[04/02 18:47:36    116s] #Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
[04/02 18:47:36    116s] #Process 0 special clock nets for rc extraction
[04/02 18:47:36    116s] #Total 658 nets were built. 2 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/02 18:47:37    116s] #Run Statistics for Extraction:
[04/02 18:47:37    116s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:47:37    116s] #   Increased memory =    43.42 (MB), total memory =  2240.64 (MB), peak memory =  2437.47 (MB)
[04/02 18:47:37    116s] #
[04/02 18:47:37    116s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[04/02 18:47:37    116s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2225.12 (MB), peak = 2437.47 (MB)
[04/02 18:47:37    116s] #RC Statistics: 2379 Res, 1548 Ground Cap, 14 XCap (Edge to Edge)
[04/02 18:47:37    116s] #RC V/H edge ratio: 0.49, Avg V/H Edge Length: 2586.64 (1605), Avg L-Edge Length: 12227.15 (355)
[04/02 18:47:37    116s] #Register nets and terms for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_SHEwpf.rcdb.d
[04/02 18:47:37    116s] #Finish registering nets and terms for rcdb.
[04/02 18:47:37    116s] #Start writing RC data.
[04/02 18:47:37    116s] #Finish writing RC data
[04/02 18:47:37    116s] #Finish writing rcdb with 3759 nodes, 3101 edges, and 32 xcaps
[04/02 18:47:37    116s] #2 inserted nodes are removed
[04/02 18:47:37    116s] ### track-assign external-init starts on Sun Apr  2 18:47:37 2023 with memory = 2226.88 (MB), peak = 2437.47 (MB)
[04/02 18:47:37    116s] ### Time Record (Track Assignment) is installed.
[04/02 18:47:37    116s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:47:37    116s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.32 [6]--
[04/02 18:47:37    116s] ### track-assign engine-init starts on Sun Apr  2 18:47:37 2023 with memory = 2226.88 (MB), peak = 2437.47 (MB)
[04/02 18:47:37    116s] ### Time Record (Track Assignment) is installed.
[04/02 18:47:37    116s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.67 [6]--
[04/02 18:47:37    116s] #Remove Post Track Assignment Wire Spread
[04/02 18:47:37    116s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:47:37    116s] Restoring parasitic data from file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_SHEwpf.rcdb.d' ...
[04/02 18:47:37    116s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_SHEwpf.rcdb.d' for reading (mem: 3287.488M)
[04/02 18:47:37    116s] Reading RCDB with compressed RC data.
[04/02 18:47:37    116s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_SHEwpf.rcdb.d' for content verification (mem: 3287.488M)
[04/02 18:47:37    116s] Reading RCDB with compressed RC data.
[04/02 18:47:37    116s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_SHEwpf.rcdb.d': 0 access done (mem: 3287.488M)
[04/02 18:47:37    116s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_SHEwpf.rcdb.d': 0 access done (mem: 3287.488M)
[04/02 18:47:37    116s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3287.488M)
[04/02 18:47:37    116s] Following multi-corner parasitics specified:
[04/02 18:47:37    116s] 	/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_SHEwpf.rcdb.d (rcdb)
[04/02 18:47:37    116s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_SHEwpf.rcdb.d' for reading (mem: 3287.488M)
[04/02 18:47:37    116s] Reading RCDB with compressed RC data.
[04/02 18:47:37    116s] 		Cell Main_controller has rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_SHEwpf.rcdb.d specified
[04/02 18:47:37    116s] Cell Main_controller, hinst 
[04/02 18:47:37    116s] processing rcdb (/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_SHEwpf.rcdb.d) for hinst (top) of cell (Main_controller);
[04/02 18:47:37    116s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_SHEwpf.rcdb.d': 0 access done (mem: 3303.488M)
[04/02 18:47:37    116s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3255.488M)
[04/02 18:47:37    116s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_OoSwIj.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3255.488M)
[04/02 18:47:37    116s] Reading RCDB with compressed RC data.
[04/02 18:47:38    117s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_OoSwIj.rcdb.d/Main_controller.rcdb.d': 0 access done (mem: 3255.488M)
[04/02 18:47:38    117s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=3255.488M)
[04/02 18:47:38    117s] Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 3255.488M)
[04/02 18:47:38    117s] #
[04/02 18:47:38    117s] #Restore RCDB.
[04/02 18:47:38    117s] ### track-assign external-init starts on Sun Apr  2 18:47:38 2023 with memory = 2226.07 (MB), peak = 2437.47 (MB)
[04/02 18:47:38    117s] ### Time Record (Track Assignment) is installed.
[04/02 18:47:38    117s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:47:38    117s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.68 [6]--
[04/02 18:47:38    117s] ### track-assign engine-init starts on Sun Apr  2 18:47:38 2023 with memory = 2226.07 (MB), peak = 2437.47 (MB)
[04/02 18:47:38    117s] ### Time Record (Track Assignment) is installed.
[04/02 18:47:38    117s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.49 [6]--
[04/02 18:47:38    117s] #Remove Post Track Assignment Wire Spread
[04/02 18:47:38    117s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:47:38    117s] #
[04/02 18:47:38    117s] #Complete tQuantus RC extraction.
[04/02 18:47:38    117s] #Cpu time = 00:00:03
[04/02 18:47:38    117s] #Elapsed time = 00:00:05
[04/02 18:47:38    117s] #Increased memory = 34.41 (MB)
[04/02 18:47:38    117s] #Total memory = 2218.94 (MB)
[04/02 18:47:38    117s] #Peak memory = 2437.47 (MB)
[04/02 18:47:38    117s] #
[04/02 18:47:38    117s] Un-suppress "**WARN ..." messages.
[04/02 18:47:38    117s] #RC Extraction Completed...
[04/02 18:47:38    117s] ### update_timing starts on Sun Apr  2 18:47:38 2023 with memory = 2218.94 (MB), peak = 2437.47 (MB)
[04/02 18:47:38    117s] AAE_INFO: switching -siAware from false to true ...
[04/02 18:47:39    117s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/02 18:47:39    117s] ### generate_timing_data starts on Sun Apr  2 18:47:39 2023 with memory = 2201.17 (MB), peak = 2437.47 (MB)
[04/02 18:47:39    117s] #Reporting timing...
[04/02 18:47:39    117s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[04/02 18:47:39    117s] ### report_timing starts on Sun Apr  2 18:47:39 2023 with memory = 2203.64 (MB), peak = 2437.47 (MB)
[04/02 18:47:40    118s] ### report_timing cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.4 GB --1.36 [6]--
[04/02 18:47:40    118s] #Normalized TNS: -12.907 -> -8.605, r2r -9.365 -> -6.243, unit 1000.000, clk period 1.500 (ns)
[04/02 18:47:40    118s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2269.50 (MB), peak = 2437.47 (MB)
[04/02 18:47:40    118s] #Library Standard Delay: 22.70ps
[04/02 18:47:40    118s] #Slack threshold: 0.00ps
[04/02 18:47:40    118s] ### generate_net_cdm_timing starts on Sun Apr  2 18:47:40 2023 with memory = 2269.50 (MB), peak = 2437.47 (MB)
[04/02 18:47:40    118s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.95 [6]--
[04/02 18:47:40    119s] #*** Analyzed 282 timing critical paths, and collected 144.
[04/02 18:47:40    119s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2270.39 (MB), peak = 2437.47 (MB)
[04/02 18:47:40    119s] ### Use bna from skp: 0
[04/02 18:47:40    119s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2271.51 (MB), peak = 2437.47 (MB)
[04/02 18:47:40    119s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[04/02 18:47:40    119s] Worst slack reported in the design = 0.878594 (late)
[04/02 18:47:40    119s] *** writeDesignTiming (0:00:00.0) ***
[04/02 18:47:40    119s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2271.75 (MB), peak = 2437.47 (MB)
[04/02 18:47:40    119s] Un-suppress "**WARN ..." messages.
[04/02 18:47:40    119s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:2.2 GB, peak:2.4 GB --1.07 [6]--
[04/02 18:47:40    119s] #Number of victim nets: 0
[04/02 18:47:40    119s] #Number of aggressor nets: 0
[04/02 18:47:40    119s] #Number of weak nets: 126
[04/02 18:47:40    119s] #Number of critical nets: 248
[04/02 18:47:40    119s] #	level 1 [-344.4,  -50.3]: 232 nets
[04/02 18:47:40    119s] #	level 2 [-312.1, -217.5]: 8 nets
[04/02 18:47:40    119s] #	level 3 [-312.1, -217.5]: 8 nets
[04/02 18:47:40    119s] #Total number of nets: 658
[04/02 18:47:40    119s] ### update_timing cpu:00:00:02, real:00:00:02, mem:2.2 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:40    119s] ### Time Record (Timing Data Generation) is uninstalled.
[04/02 18:47:40    119s] ### update_timing_after_routing cpu:00:00:05, real:00:00:07, mem:2.2 GB, peak:2.4 GB --0.69 [6]--
[04/02 18:47:40    119s] #Total number of significant detoured timing critical nets is 0
[04/02 18:47:40    119s] #Total number of selected detoured timing critical nets is 1
[04/02 18:47:40    119s] #Setup timing driven post global route constraints on 266 nets
[04/02 18:47:40    119s] #1 critical nets are selected for extra spacing.
[04/02 18:47:40    119s] #Only one existing metal stack or more than three stacks, skip layer assignment!
[04/02 18:47:41    119s] ### adjust_flow_per_partial_route_obs starts on Sun Apr  2 18:47:41 2023 with memory = 2274.11 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.02 [6]--
[04/02 18:47:41    119s] ### cal_base_flow starts on Sun Apr  2 18:47:41 2023 with memory = 2274.11 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] ### init_flow_edge starts on Sun Apr  2 18:47:41 2023 with memory = 2274.11 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.06 [6]--
[04/02 18:47:41    119s] ### cal_flow starts on Sun Apr  2 18:47:41 2023 with memory = 2274.24 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [6]--
[04/02 18:47:41    119s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.03 [6]--
[04/02 18:47:41    119s] ### report_overcon starts on Sun Apr  2 18:47:41 2023 with memory = 2274.24 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] #
[04/02 18:47:41    119s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/02 18:47:41    119s] #
[04/02 18:47:41    119s] #                 OverCon          
[04/02 18:47:41    119s] #                  #Gcell    %Gcell
[04/02 18:47:41    119s] #     Layer           (1)   OverCon  Flow/Cap
[04/02 18:47:41    119s] #  ----------------------------------------------
[04/02 18:47:41    119s] #  M2            1(0.15%)   (0.15%)     0.30  
[04/02 18:47:41    119s] #  M3            0(0.00%)   (0.00%)     0.20  
[04/02 18:47:41    119s] #  M4            0(0.00%)   (0.00%)     0.02  
[04/02 18:47:41    119s] #  ----------------------------------------------
[04/02 18:47:41    119s] #     Total      1(0.05%)   (0.05%)
[04/02 18:47:41    119s] #
[04/02 18:47:41    119s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/02 18:47:41    119s] #  Overflow after GR: 0.00% H + 0.05% V
[04/02 18:47:41    119s] #
[04/02 18:47:41    119s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [6]--
[04/02 18:47:41    119s] ### cal_base_flow starts on Sun Apr  2 18:47:41 2023 with memory = 2274.24 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] ### init_flow_edge starts on Sun Apr  2 18:47:41 2023 with memory = 2274.24 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.02 [6]--
[04/02 18:47:41    119s] ### cal_flow starts on Sun Apr  2 18:47:41 2023 with memory = 2274.24 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [6]--
[04/02 18:47:41    119s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:41    119s] ### generate_cong_map_content starts on Sun Apr  2 18:47:41 2023 with memory = 2274.24 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] ### Sync with Inovus CongMap starts on Sun Apr  2 18:47:41 2023 with memory = 2274.24 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] #Hotspot report including placement blocked areas
[04/02 18:47:41    119s] OPERPROF: Starting HotSpotCal at level 1, MEM:3347.7M, EPOCH TIME: 1680475661.024914
[04/02 18:47:41    119s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/02 18:47:41    119s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[04/02 18:47:41    119s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/02 18:47:41    119s] [hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[04/02 18:47:41    119s] [hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[04/02 18:47:41    119s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[04/02 18:47:41    119s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/02 18:47:41    119s] [hotspot] |   worst    |          0.00 |          0.00 |                                     |
[04/02 18:47:41    119s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/02 18:47:41    119s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[04/02 18:47:41    119s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/02 18:47:41    119s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:47:41    119s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/02 18:47:41    119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/02 18:47:41    119s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.061, MEM:3347.7M, EPOCH TIME: 1680475661.085452
[04/02 18:47:41    119s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.38 [6]--
[04/02 18:47:41    119s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.41 [6]--
[04/02 18:47:41    119s] ### update starts on Sun Apr  2 18:47:41 2023 with memory = 2273.61 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.32 [6]--
[04/02 18:47:41    119s] ### report_overcon starts on Sun Apr  2 18:47:41 2023 with memory = 2273.61 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.92 [6]--
[04/02 18:47:41    119s] ### report_overcon starts on Sun Apr  2 18:47:41 2023 with memory = 2273.61 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] #Max overcon = 1 tracks.
[04/02 18:47:41    119s] #Total overcon = 0.05%.
[04/02 18:47:41    119s] #Worst layer Gcell overcon rate = 0.00%.
[04/02 18:47:41    119s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:47:41    119s] #
[04/02 18:47:41    119s] #----------------------------------------------------
[04/02 18:47:41    119s] # Summary of active signal nets routing constraints
[04/02 18:47:41    119s] #+--------------------------+-----------+
[04/02 18:47:41    119s] #| Avoid Detour             |         1 |
[04/02 18:47:41    119s] #| Prefer Extra Space       |         1 |
[04/02 18:47:41    119s] #+--------------------------+-----------+
[04/02 18:47:41    119s] #
[04/02 18:47:41    119s] #----------------------------------------------------
[04/02 18:47:41    119s] #Complete Global Routing.
[04/02 18:47:41    119s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:47:41    119s] #Total wire length = 14030 um.
[04/02 18:47:41    119s] #Total half perimeter of net bounding box = 14499 um.
[04/02 18:47:41    119s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:47:41    119s] #Total wire length on LAYER M2 = 5743 um.
[04/02 18:47:41    119s] #Total wire length on LAYER M3 = 7009 um.
[04/02 18:47:41    119s] #Total wire length on LAYER M4 = 1279 um.
[04/02 18:47:41    119s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:47:41    119s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:47:41    119s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:47:41    119s] #Total wire length on LAYER LM = 0 um.
[04/02 18:47:41    119s] #Total number of vias = 3255
[04/02 18:47:41    119s] #Total number of multi-cut vias = 1 (  0.0%)
[04/02 18:47:41    119s] #Total number of single cut vias = 3254 (100.0%)
[04/02 18:47:41    119s] #Up-Via Summary (total 3255):
[04/02 18:47:41    119s] #                   single-cut          multi-cut      Total
[04/02 18:47:41    119s] #-----------------------------------------------------------
[04/02 18:47:41    119s] # M1              1984 ( 99.9%)         1 (  0.1%)       1985
[04/02 18:47:41    119s] # M2              1131 (100.0%)         0 (  0.0%)       1131
[04/02 18:47:41    119s] # M3               139 (100.0%)         0 (  0.0%)        139
[04/02 18:47:41    119s] #-----------------------------------------------------------
[04/02 18:47:41    119s] #                 3254 (100.0%)         1 (  0.0%)       3255 
[04/02 18:47:41    119s] #
[04/02 18:47:41    119s] #Total number of involved regular nets 97
[04/02 18:47:41    119s] #Maximum src to sink distance  224.5
[04/02 18:47:41    119s] #Average of max src_to_sink distance  66.7
[04/02 18:47:41    119s] #Average of ave src_to_sink distance  42.9
[04/02 18:47:41    119s] #Total number of involved priority nets 4
[04/02 18:47:41    119s] #Maximum src to sink distance for priority net 192.8
[04/02 18:47:41    119s] #Average of max src_to_sink distance for priority net 129.1
[04/02 18:47:41    119s] #Average of ave src_to_sink distance for priority net 85.1
[04/02 18:47:41    119s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2273.64 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] ### run_free_timing_graph starts on Sun Apr  2 18:47:41 2023 with memory = 2273.64 (MB), peak = 2437.47 (MB)
[04/02 18:47:41    119s] ### Time Record (Timing Data Generation) is installed.
[04/02 18:47:41    119s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/02 18:47:41    119s] Type 'man IMPCTE-104' for more detail.
[04/02 18:47:42    120s] ### Time Record (Timing Data Generation) is uninstalled.
[04/02 18:47:42    120s] ### run_free_timing_graph cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.4 GB --0.71 [6]--
[04/02 18:47:42    120s] ### run_build_timing_graph starts on Sun Apr  2 18:47:42 2023 with memory = 2226.78 (MB), peak = 2437.47 (MB)
[04/02 18:47:42    120s] ### Time Record (Timing Data Generation) is installed.
[04/02 18:47:42    120s] Current (total cpu=0:02:01, real=0:04:01, peak res=2437.5M, current mem=2033.0M)
[04/02 18:47:42    120s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2043.8M, current mem=2043.8M)
[04/02 18:47:42    120s] Current (total cpu=0:02:01, real=0:04:01, peak res=2437.5M, current mem=2043.8M)
[04/02 18:47:42    120s] ### Time Record (Timing Data Generation) is uninstalled.
[04/02 18:47:42    120s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.4 GB --0.89 [6]--
[04/02 18:47:42    120s] ### track-assign external-init starts on Sun Apr  2 18:47:42 2023 with memory = 2043.91 (MB), peak = 2437.47 (MB)
[04/02 18:47:42    120s] ### Time Record (Track Assignment) is installed.
[04/02 18:47:42    120s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:47:42    120s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.4 GB --0.49 [6]--
[04/02 18:47:42    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2043.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:42    120s] #* Importing design timing data...
[04/02 18:47:42    120s] #Number of victim nets: 0
[04/02 18:47:42    120s] #Number of aggressor nets: 0
[04/02 18:47:42    120s] #Number of weak nets: 126
[04/02 18:47:42    120s] #Number of critical nets: 248
[04/02 18:47:42    120s] #	level 1 [-344.4,  -50.3]: 232 nets
[04/02 18:47:42    120s] #	level 2 [-312.1, -217.5]: 8 nets
[04/02 18:47:42    120s] #	level 3 [-312.1, -217.5]: 8 nets
[04/02 18:47:42    120s] #Total number of nets: 658
[04/02 18:47:42    120s] ### track-assign engine-init starts on Sun Apr  2 18:47:42 2023 with memory = 2043.96 (MB), peak = 2437.47 (MB)
[04/02 18:47:42    120s] ### Time Record (Track Assignment) is installed.
[04/02 18:47:42    120s] #
[04/02 18:47:42    120s] #timing driven effort level: 3
[04/02 18:47:42    120s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.4 GB --0.12 [6]--
[04/02 18:47:42    120s] ### track-assign core-engine starts on Sun Apr  2 18:47:42 2023 with memory = 2044.00 (MB), peak = 2437.47 (MB)
[04/02 18:47:42    120s] #Start Track Assignment With Timing Driven.
[04/02 18:47:43    120s] #Done with 46 horizontal wires in 1 hboxes and 50 vertical wires in 1 hboxes.
[04/02 18:47:43    120s] #Done with 13 horizontal wires in 1 hboxes and 12 vertical wires in 1 hboxes.
[04/02 18:47:43    120s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/02 18:47:43    120s] #
[04/02 18:47:43    120s] #Track assignment summary:
[04/02 18:47:43    120s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/02 18:47:43    120s] #------------------------------------------------------------------------
[04/02 18:47:43    120s] # M2          5703.43 	  0.04%  	  0.00% 	  0.00%
[04/02 18:47:43    120s] # M3          6430.41 	  0.03%  	  0.00% 	  0.00%
[04/02 18:47:43    120s] # M4           892.31 	  0.00%  	  0.00% 	  0.00%
[04/02 18:47:43    120s] #------------------------------------------------------------------------
[04/02 18:47:43    120s] # All       13026.15  	  0.03% 	  0.00% 	  0.00%
[04/02 18:47:43    120s] #Complete Track Assignment With Timing Driven.
[04/02 18:47:43    120s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:47:43    120s] #Total wire length = 14035 um.
[04/02 18:47:43    120s] #Total half perimeter of net bounding box = 14499 um.
[04/02 18:47:43    120s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:47:43    120s] #Total wire length on LAYER M2 = 5738 um.
[04/02 18:47:43    120s] #Total wire length on LAYER M3 = 7016 um.
[04/02 18:47:43    120s] #Total wire length on LAYER M4 = 1281 um.
[04/02 18:47:43    120s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:47:43    120s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:47:43    120s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:47:43    120s] #Total wire length on LAYER LM = 0 um.
[04/02 18:47:43    120s] #Total number of vias = 3255
[04/02 18:47:43    120s] #Total number of multi-cut vias = 1 (  0.0%)
[04/02 18:47:43    120s] #Total number of single cut vias = 3254 (100.0%)
[04/02 18:47:43    120s] #Up-Via Summary (total 3255):
[04/02 18:47:43    120s] #                   single-cut          multi-cut      Total
[04/02 18:47:43    120s] #-----------------------------------------------------------
[04/02 18:47:43    120s] # M1              1984 ( 99.9%)         1 (  0.1%)       1985
[04/02 18:47:43    120s] # M2              1131 (100.0%)         0 (  0.0%)       1131
[04/02 18:47:43    120s] # M3               139 (100.0%)         0 (  0.0%)        139
[04/02 18:47:43    120s] #-----------------------------------------------------------
[04/02 18:47:43    120s] #                 3254 (100.0%)         1 (  0.0%)       3255 
[04/02 18:47:43    120s] #
[04/02 18:47:43    120s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.4 GB --0.44 [6]--
[04/02 18:47:43    120s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:47:43    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2044.07 (MB), peak = 2437.47 (MB)
[04/02 18:47:43    120s] #
[04/02 18:47:43    120s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/02 18:47:43    120s] #Cpu time = 00:00:07
[04/02 18:47:43    120s] #Elapsed time = 00:00:11
[04/02 18:47:43    120s] #Increased memory = -128.07 (MB)
[04/02 18:47:43    120s] #Total memory = 2044.07 (MB)
[04/02 18:47:43    120s] #Peak memory = 2437.47 (MB)
[04/02 18:47:43    120s] #Using multithreading with 6 threads.
[04/02 18:47:43    120s] ### Time Record (Detail Routing) is installed.
[04/02 18:47:43    120s] #Start reading timing information from file .timing_file_1311766.tif.gz ...
[04/02 18:47:43    120s] #Read in timing information for 55 ports, 656 instances from timing file .timing_file_1311766.tif.gz.
[04/02 18:47:43    120s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:47:43    120s] #
[04/02 18:47:43    120s] #Start Detail Routing..
[04/02 18:47:43    120s] #start initial detail routing ...
[04/02 18:47:43    120s] ### Design has 0 dirty nets, 529 dirty-areas)
[04/02 18:47:44    123s] #   number of violations = 70
[04/02 18:47:44    123s] #
[04/02 18:47:44    123s] #    By Layer and Type :
[04/02 18:47:44    123s] #	          Short   CutSpc ViaInPin   Totals
[04/02 18:47:44    123s] #	M1            0        1       68       69
[04/02 18:47:44    123s] #	M2            1        0        0        1
[04/02 18:47:44    123s] #	Totals        1        1       68       70
[04/02 18:47:44    123s] #252 out of 656 instances (38.4%) need to be verified(marked ipoed), dirty area = 5.2%.
[04/02 18:47:45    123s] ### Routing stats: routing = 85.00% dirty-area = 57.12%
[04/02 18:47:45    123s] #   number of violations = 69
[04/02 18:47:45    123s] #
[04/02 18:47:45    123s] #    By Layer and Type :
[04/02 18:47:45    123s] #	          Short ViaInPin   Totals
[04/02 18:47:45    123s] #	M1            0       68       68
[04/02 18:47:45    123s] #	M2            1        0        1
[04/02 18:47:45    123s] #	Totals        1       68       69
[04/02 18:47:45    123s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2061.90 (MB), peak = 2437.47 (MB)
[04/02 18:47:45    123s] #start 1st optimization iteration ...
[04/02 18:47:46    125s] ### Routing stats: routing = 85.00% dirty-area = 57.12%
[04/02 18:47:46    125s] #   number of violations = 0
[04/02 18:47:46    125s] #    number of process antenna violations = 2
[04/02 18:47:46    125s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2062.11 (MB), peak = 2437.47 (MB)
[04/02 18:47:46    125s] #Complete Detail Routing.
[04/02 18:47:46    125s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:47:46    125s] #Total wire length = 15400 um.
[04/02 18:47:46    125s] #Total half perimeter of net bounding box = 14499 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M2 = 5943 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M3 = 7419 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M4 = 2038 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER LM = 0 um.
[04/02 18:47:46    125s] #Total number of vias = 4453
[04/02 18:47:46    125s] #Total number of multi-cut vias = 2835 ( 63.7%)
[04/02 18:47:46    125s] #Total number of single cut vias = 1618 ( 36.3%)
[04/02 18:47:46    125s] #Up-Via Summary (total 4453):
[04/02 18:47:46    125s] #                   single-cut          multi-cut      Total
[04/02 18:47:46    125s] #-----------------------------------------------------------
[04/02 18:47:46    125s] # M1              1374 ( 63.6%)       786 ( 36.4%)       2160
[04/02 18:47:46    125s] # M2               158 (  8.0%)      1826 ( 92.0%)       1984
[04/02 18:47:46    125s] # M3                86 ( 27.8%)       223 ( 72.2%)        309
[04/02 18:47:46    125s] #-----------------------------------------------------------
[04/02 18:47:46    125s] #                 1618 ( 36.3%)      2835 ( 63.7%)       4453 
[04/02 18:47:46    125s] #
[04/02 18:47:46    125s] #Total number of DRC violations = 0
[04/02 18:47:46    125s] ### Time Record (Detail Routing) is uninstalled.
[04/02 18:47:46    125s] #Cpu time = 00:00:04
[04/02 18:47:46    125s] #Elapsed time = 00:00:03
[04/02 18:47:46    125s] #Increased memory = 18.04 (MB)
[04/02 18:47:46    125s] #Total memory = 2062.11 (MB)
[04/02 18:47:46    125s] #Peak memory = 2437.47 (MB)
[04/02 18:47:46    125s] ### Time Record (Antenna Fixing) is installed.
[04/02 18:47:46    125s] #
[04/02 18:47:46    125s] #start routing for process antenna violation fix ...
[04/02 18:47:46    125s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:47:46    125s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:47:46    125s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.08 (MB), peak = 2437.47 (MB)
[04/02 18:47:46    125s] #
[04/02 18:47:46    125s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:47:46    125s] #Total wire length = 15401 um.
[04/02 18:47:46    125s] #Total half perimeter of net bounding box = 14499 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M2 = 5943 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M3 = 7419 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M4 = 2039 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER LM = 0 um.
[04/02 18:47:46    125s] #Total number of vias = 4457
[04/02 18:47:46    125s] #Total number of multi-cut vias = 2835 ( 63.6%)
[04/02 18:47:46    125s] #Total number of single cut vias = 1622 ( 36.4%)
[04/02 18:47:46    125s] #Up-Via Summary (total 4457):
[04/02 18:47:46    125s] #                   single-cut          multi-cut      Total
[04/02 18:47:46    125s] #-----------------------------------------------------------
[04/02 18:47:46    125s] # M1              1374 ( 63.6%)       786 ( 36.4%)       2160
[04/02 18:47:46    125s] # M2               158 (  8.0%)      1826 ( 92.0%)       1984
[04/02 18:47:46    125s] # M3                90 ( 28.8%)       223 ( 71.2%)        313
[04/02 18:47:46    125s] #-----------------------------------------------------------
[04/02 18:47:46    125s] #                 1622 ( 36.4%)      2835 ( 63.6%)       4457 
[04/02 18:47:46    125s] #
[04/02 18:47:46    125s] #Total number of DRC violations = 0
[04/02 18:47:46    125s] #Total number of process antenna violations = 0
[04/02 18:47:46    125s] #Total number of net violated process antenna rule = 0
[04/02 18:47:46    125s] #
[04/02 18:47:46    125s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:47:46    125s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:47:46    125s] #
[04/02 18:47:46    125s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:47:46    125s] #Total wire length = 15401 um.
[04/02 18:47:46    125s] #Total half perimeter of net bounding box = 14499 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M2 = 5943 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M3 = 7419 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M4 = 2039 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER LM = 0 um.
[04/02 18:47:46    125s] #Total number of vias = 4457
[04/02 18:47:46    125s] #Total number of multi-cut vias = 2835 ( 63.6%)
[04/02 18:47:46    125s] #Total number of single cut vias = 1622 ( 36.4%)
[04/02 18:47:46    125s] #Up-Via Summary (total 4457):
[04/02 18:47:46    125s] #                   single-cut          multi-cut      Total
[04/02 18:47:46    125s] #-----------------------------------------------------------
[04/02 18:47:46    125s] # M1              1374 ( 63.6%)       786 ( 36.4%)       2160
[04/02 18:47:46    125s] # M2               158 (  8.0%)      1826 ( 92.0%)       1984
[04/02 18:47:46    125s] # M3                90 ( 28.8%)       223 ( 71.2%)        313
[04/02 18:47:46    125s] #-----------------------------------------------------------
[04/02 18:47:46    125s] #                 1622 ( 36.4%)      2835 ( 63.6%)       4457 
[04/02 18:47:46    125s] #
[04/02 18:47:46    125s] #Total number of DRC violations = 0
[04/02 18:47:46    125s] #Total number of process antenna violations = 0
[04/02 18:47:46    125s] #Total number of net violated process antenna rule = 0
[04/02 18:47:46    125s] #
[04/02 18:47:46    125s] ### Time Record (Antenna Fixing) is uninstalled.
[04/02 18:47:46    125s] ### Time Record (Post Route Via Swapping) is installed.
[04/02 18:47:46    125s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:47:46    125s] #
[04/02 18:47:46    125s] #Start Post Route via swapping..
[04/02 18:47:46    125s] #84.87% of area are rerouted by ECO routing.
[04/02 18:47:46    125s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:47:46    125s] #   number of violations = 0
[04/02 18:47:46    125s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2060.26 (MB), peak = 2437.47 (MB)
[04/02 18:47:46    125s] #CELL_VIEW Main_controller,init has no DRC violation.
[04/02 18:47:46    125s] #Total number of DRC violations = 0
[04/02 18:47:46    125s] #Total number of process antenna violations = 0
[04/02 18:47:46    125s] #Total number of net violated process antenna rule = 0
[04/02 18:47:46    125s] #Post Route via swapping is done.
[04/02 18:47:46    125s] ### Time Record (Post Route Via Swapping) is uninstalled.
[04/02 18:47:46    125s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:47:46    125s] #Total wire length = 15401 um.
[04/02 18:47:46    125s] #Total half perimeter of net bounding box = 14499 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M2 = 5943 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M3 = 7419 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M4 = 2039 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:47:46    125s] #Total wire length on LAYER LM = 0 um.
[04/02 18:47:46    125s] #Total number of vias = 4457
[04/02 18:47:46    125s] #Total number of multi-cut vias = 2998 ( 67.3%)
[04/02 18:47:46    125s] #Total number of single cut vias = 1459 ( 32.7%)
[04/02 18:47:46    125s] #Up-Via Summary (total 4457):
[04/02 18:47:46    125s] #                   single-cut          multi-cut      Total
[04/02 18:47:46    125s] #-----------------------------------------------------------
[04/02 18:47:46    125s] # M1              1371 ( 63.5%)       789 ( 36.5%)       2160
[04/02 18:47:46    125s] # M2                74 (  3.7%)      1910 ( 96.3%)       1984
[04/02 18:47:46    125s] # M3                14 (  4.5%)       299 ( 95.5%)        313
[04/02 18:47:46    125s] #-----------------------------------------------------------
[04/02 18:47:46    125s] #                 1459 ( 32.7%)      2998 ( 67.3%)       4457 
[04/02 18:47:46    125s] #
[04/02 18:47:46    125s] #detailRoute Statistics:
[04/02 18:47:46    125s] #Cpu time = 00:00:05
[04/02 18:47:46    125s] #Elapsed time = 00:00:04
[04/02 18:47:46    125s] #Increased memory = 16.19 (MB)
[04/02 18:47:46    125s] #Total memory = 2060.26 (MB)
[04/02 18:47:46    125s] #Peak memory = 2437.47 (MB)
[04/02 18:47:46    125s] ### global_detail_route design signature (48): route=769086155 flt_obj=0 vio=1905142130 shield_wire=1
[04/02 18:47:46    125s] ### Time Record (DB Export) is installed.
[04/02 18:47:46    125s] ### export design design signature (49): route=769086155 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=724896361 dirty_area=0 del_dirty_area=0 cell=1803580784 placement=841265047 pin_access=1524648678 inst_pattern=1
[04/02 18:47:47    125s] #	no debugging net set
[04/02 18:47:47    125s] ### Time Record (DB Export) is uninstalled.
[04/02 18:47:47    125s] ### Time Record (Post Callback) is installed.
[04/02 18:47:47    125s] ### Time Record (Post Callback) is uninstalled.
[04/02 18:47:47    125s] #
[04/02 18:47:47    125s] #globalDetailRoute statistics:
[04/02 18:47:47    125s] #Cpu time = 00:00:14
[04/02 18:47:47    125s] #Elapsed time = 00:00:17
[04/02 18:47:47    125s] #Increased memory = -68.51 (MB)
[04/02 18:47:47    125s] #Total memory = 2053.43 (MB)
[04/02 18:47:47    125s] #Peak memory = 2437.47 (MB)
[04/02 18:47:47    125s] #Number of warnings = 6
[04/02 18:47:47    125s] #Total number of warnings = 22
[04/02 18:47:47    125s] #Number of fails = 0
[04/02 18:47:47    125s] #Total number of fails = 0
[04/02 18:47:47    125s] #Complete globalDetailRoute on Sun Apr  2 18:47:47 2023
[04/02 18:47:47    125s] #
[04/02 18:47:47    125s] ### Time Record (globalDetailRoute) is uninstalled.
[04/02 18:47:47    125s] % End globalDetailRoute (date=04/02 18:47:47, total cpu=0:00:14.5, real=0:00:18.0, peak res=2217.1M, current mem=2050.3M)
[04/02 18:47:47    125s] #Default setup view is reset to setupAnalysis.
[04/02 18:47:47    125s] #Default setup view is reset to setupAnalysis.
[04/02 18:47:47    125s] AAE_INFO: Post Route call back at the end of routeDesign
[04/02 18:47:47    126s] #routeDesign: cpu time = 00:00:15, elapsed time = 00:00:18, memory = 2042.21 (MB), peak = 2437.47 (MB)
[04/02 18:47:47    126s] 
[04/02 18:47:47    126s] *** Summary of all messages that are not suppressed in this session:
[04/02 18:47:47    126s] Severity  ID               Count  Summary                                  
[04/02 18:47:47    126s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[04/02 18:47:47    126s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[04/02 18:47:47    126s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[04/02 18:47:47    126s] WARNING   TCLCMD-1403          1  '%s'                                     
[04/02 18:47:47    126s] *** Message Summary: 8 warning(s), 0 error(s)
[04/02 18:47:47    126s] 
[04/02 18:47:47    126s] ### Time Record (routeDesign) is uninstalled.
[04/02 18:47:47    126s] ### 
[04/02 18:47:47    126s] ###   Scalability Statistics
[04/02 18:47:47    126s] ### 
[04/02 18:47:47    126s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:47:47    126s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/02 18:47:47    126s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:47:47    126s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/02 18:47:47    126s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/02 18:47:47    126s] ###   Timing Data Generation        |        00:00:08|        00:00:11|             0.8|
[04/02 18:47:47    126s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:47:47    126s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:47:47    126s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/02 18:47:47    126s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/02 18:47:47    126s] ###   Global Routing                |        00:00:00|        00:00:01|             1.0|
[04/02 18:47:47    126s] ###   Track Assignment              |        00:00:00|        00:00:01|             1.0|
[04/02 18:47:47    126s] ###   Detail Routing                |        00:00:04|        00:00:03|             1.5|
[04/02 18:47:47    126s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[04/02 18:47:47    126s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[04/02 18:47:47    126s] ###   Entire Command                |        00:00:15|        00:00:18|             0.8|
[04/02 18:47:47    126s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:47:47    126s] ### 
[04/02 18:47:47    126s] #% End routeDesign (date=04/02 18:47:47, total cpu=0:00:14.9, real=0:00:18.0, peak res=2217.1M, current mem=2042.2M)
[04/02 18:47:47    126s] <CMD> saveDesign db/Main_controller_routed.enc
[04/02 18:47:47    126s] #% Begin save design ... (date=04/02 18:47:47, mem=2041.3M)
[04/02 18:47:47    126s] % Begin Save ccopt configuration ... (date=04/02 18:47:47, mem=2041.3M)
[04/02 18:47:47    126s] % End Save ccopt configuration ... (date=04/02 18:47:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2041.7M, current mem=2041.7M)
[04/02 18:47:48    126s] % Begin Save netlist data ... (date=04/02 18:47:47, mem=2041.7M)
[04/02 18:47:48    126s] Writing Binary DB to db/Main_controller_routed.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:47:48    126s] % End Save netlist data ... (date=04/02 18:47:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2041.7M, current mem=2041.7M)
[04/02 18:47:48    126s] Saving symbol-table file in separate thread ...
[04/02 18:47:48    126s] Saving congestion map file in separate thread ...
[04/02 18:47:48    126s] Saving congestion map file db/Main_controller_routed.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:47:48    126s] % Begin Save AAE data ... (date=04/02 18:47:48, mem=2041.7M)
[04/02 18:47:48    126s] Saving AAE Data ...
[04/02 18:47:48    126s] AAE DB initialization (MEM=2964.61 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/02 18:47:48    126s] % End Save AAE data ... (date=04/02 18:47:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=2042.4M, current mem=2042.4M)
[04/02 18:47:49    126s] Saving preference file db/Main_controller_routed.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:47:49    126s] Saving mode setting ...
[04/02 18:47:49    126s] Saving global file ...
[04/02 18:47:49    126s] Saving Drc markers ...
[04/02 18:47:49    126s] ... No Drc file written since there is no markers found.
[04/02 18:47:49    126s] % Begin Save routing data ... (date=04/02 18:47:49, mem=2044.5M)
[04/02 18:47:49    126s] Saving route file ...
[04/02 18:47:49    126s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2964.1M) ***
[04/02 18:47:49    126s] % End Save routing data ... (date=04/02 18:47:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2044.7M, current mem=2044.7M)
[04/02 18:47:49    126s] Saving special route data file in separate thread ...
[04/02 18:47:49    126s] Saving PG file in separate thread ...
[04/02 18:47:49    126s] Saving placement file in separate thread ...
[04/02 18:47:49    126s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:47:49    126s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:47:49    126s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:47:49    126s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2978.1M) ***
[04/02 18:47:49    126s] Saving PG file db/Main_controller_routed.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:47:49 2023)
[04/02 18:47:50    126s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2978.1M) ***
[04/02 18:47:50    126s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:47:50    126s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:47:50    126s] Saving property file db/Main_controller_routed.enc.dat.tmp/Main_controller.prop
[04/02 18:47:50    126s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2978.1M) ***
[04/02 18:47:51    126s] #Saving pin access data to file db/Main_controller_routed.enc.dat.tmp/Main_controller.apa ...
[04/02 18:47:51    126s] #
[04/02 18:47:51    126s] Saving preRoute extracted patterns in file 'db/Main_controller_routed.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:47:51    126s] Saving preRoute extraction data in directory 'db/Main_controller_routed.enc.dat.tmp/extraction/' ...
[04/02 18:47:51    126s] Checksum of RCGrid density data::96
[04/02 18:47:51    126s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:47:51    126s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:47:51    126s] % Begin Save power constraints data ... (date=04/02 18:47:51, mem=2044.8M)
[04/02 18:47:51    126s] % End Save power constraints data ... (date=04/02 18:47:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2044.8M, current mem=2044.8M)
[04/02 18:47:52    127s] Generated self-contained design Main_controller_routed.enc.dat.tmp
[04/02 18:47:52    127s] #% End save design ... (date=04/02 18:47:52, total cpu=0:00:01.1, real=0:00:05.0, peak res=2044.8M, current mem=2044.1M)
[04/02 18:47:52    127s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:47:52    127s] 
[04/02 18:47:52    127s] <CMD> setDelayCalMode -engine aae -SIAware true -reportOutBound true
[04/02 18:47:52    127s] AAE_INFO: switching -siAware from false to true ...
[04/02 18:47:52    127s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/02 18:47:52    127s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[04/02 18:47:52    127s] <CMD> setOptMode -addInst true -addInstancePrefix POSTROUTE
[04/02 18:47:52    127s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_0
[04/02 18:47:52    127s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2044.1M, totSessionCpu=0:02:07 **
[04/02 18:47:52    127s] *** optDesign #3 [begin] : totSession cpu/real = 0:02:07.2/0:04:06.6 (0.5), mem = 2937.1M
[04/02 18:47:52    127s] Info: 6 threads available for lower-level modules during optimization.
[04/02 18:47:52    127s] GigaOpt running with 6 threads.
[04/02 18:47:52    127s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:07.2/0:04:06.6 (0.5), mem = 2937.1M
[04/02 18:47:52    127s] **INFO: User settings:
[04/02 18:47:52    127s] setNanoRouteMode -drouteAutoStop                                false
[04/02 18:47:52    127s] setNanoRouteMode -drouteFixAntenna                              true
[04/02 18:47:52    127s] setNanoRouteMode -drouteOnGridOnly                              none
[04/02 18:47:52    127s] setNanoRouteMode -droutePostRouteSwapVia                        false
[04/02 18:47:52    127s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[04/02 18:47:52    127s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[04/02 18:47:52    127s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[04/02 18:47:52    127s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/02 18:47:52    127s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[04/02 18:47:52    127s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/02 18:47:52    127s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[04/02 18:47:52    127s] setNanoRouteMode -routeBottomRoutingLayer                       2
[04/02 18:47:52    127s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[04/02 18:47:52    127s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[04/02 18:47:52    127s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/02 18:47:52    127s] setNanoRouteMode -routeSiEffort                                 max
[04/02 18:47:52    127s] setNanoRouteMode -routeTopRoutingLayer                          4
[04/02 18:47:52    127s] setNanoRouteMode -routeWithSiDriven                             true
[04/02 18:47:52    127s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[04/02 18:47:52    127s] setNanoRouteMode -routeWithTimingDriven                         true
[04/02 18:47:52    127s] setNanoRouteMode -routeWithViaInPin                             true
[04/02 18:47:52    127s] setNanoRouteMode -timingEngine                                  .timing_file_1311766.tif.gz
[04/02 18:47:52    127s] setDesignMode -process                                          130
[04/02 18:47:52    127s] setExtractRCMode -coupling_c_th                                 0.4
[04/02 18:47:52    127s] setExtractRCMode -effortLevel                                   medium
[04/02 18:47:52    127s] setExtractRCMode -engine                                        preRoute
[04/02 18:47:52    127s] setExtractRCMode -relative_c_th                                 1
[04/02 18:47:52    127s] setExtractRCMode -total_c_th                                    0
[04/02 18:47:52    127s] setDelayCalMode -enable_high_fanout                             true
[04/02 18:47:52    127s] setDelayCalMode -engine                                         aae
[04/02 18:47:52    127s] setDelayCalMode -ignoreNetLoad                                  false
[04/02 18:47:52    127s] setDelayCalMode -reportOutBound                                 true
[04/02 18:47:52    127s] setDelayCalMode -SIAware                                        true
[04/02 18:47:52    127s] setDelayCalMode -socv_accuracy_mode                             low
[04/02 18:47:52    127s] setOptMode -activeHoldViews                                     { holdAnalysis }
[04/02 18:47:52    127s] setOptMode -activeSetupViews                                    { setupAnalysis }
[04/02 18:47:52    127s] setOptMode -addInst                                             true
[04/02 18:47:52    127s] setOptMode -addInstancePrefix                                   POSTROUTE
[04/02 18:47:52    127s] setOptMode -allEndPoints                                        true
[04/02 18:47:52    127s] setOptMode -autoHoldViews                                       { holdAnalysis}
[04/02 18:47:52    127s] setOptMode -autoSetupViews                                      { setupAnalysis}
[04/02 18:47:52    127s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[04/02 18:47:52    127s] setOptMode -autoViewHoldTargetSlack                             500
[04/02 18:47:52    127s] setOptMode -drcMargin                                           0.1
[04/02 18:47:52    127s] setOptMode -effort                                              high
[04/02 18:47:52    127s] setOptMode -fixDrc                                              true
[04/02 18:47:52    127s] setOptMode -fixFanoutLoad                                       true
[04/02 18:47:52    127s] setOptMode -holdTargetSlack                                     0.05
[04/02 18:47:52    127s] setOptMode -maxLength                                           1000
[04/02 18:47:52    127s] setOptMode -optimizeFF                                          true
[04/02 18:47:52    127s] setOptMode -preserveAllSequential                               false
[04/02 18:47:52    127s] setOptMode -restruct                                            false
[04/02 18:47:52    127s] setOptMode -setupTargetSlack                                    0.05
[04/02 18:47:52    127s] setOptMode -usefulSkew                                          false
[04/02 18:47:52    127s] setOptMode -usefulSkewCTS                                       true
[04/02 18:47:52    127s] setSIMode -separate_delta_delay_on_data                         true
[04/02 18:47:52    127s] setPlaceMode -place_global_max_density                          0.8
[04/02 18:47:52    127s] setPlaceMode -place_global_uniform_density                      true
[04/02 18:47:52    127s] setPlaceMode -timingDriven                                      true
[04/02 18:47:52    127s] setAnalysisMode -analysisType                                   onChipVariation
[04/02 18:47:52    127s] setAnalysisMode -checkType                                      setup
[04/02 18:47:52    127s] setAnalysisMode -clkSrcPath                                     true
[04/02 18:47:52    127s] setAnalysisMode -clockPropagation                               sdcControl
[04/02 18:47:52    127s] setAnalysisMode -cppr                                           both
[04/02 18:47:52    127s] 
[04/02 18:47:52    127s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/02 18:47:52    127s] Need call spDPlaceInit before registerPrioInstLoc.
[04/02 18:47:52    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:3018.1M, EPOCH TIME: 1680475672.973916
[04/02 18:47:52    127s] Processing tracks to init pin-track alignment.
[04/02 18:47:52    127s] z: 2, totalTracks: 1
[04/02 18:47:52    127s] z: 4, totalTracks: 1
[04/02 18:47:52    127s] z: 6, totalTracks: 1
[04/02 18:47:52    127s] z: 8, totalTracks: 1
[04/02 18:47:52    127s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:47:52    127s] All LLGs are deleted
[04/02 18:47:52    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:52    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:52    127s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3018.1M, EPOCH TIME: 1680475672.982479
[04/02 18:47:52    127s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3018.1M, EPOCH TIME: 1680475672.982866
[04/02 18:47:52    127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3018.1M, EPOCH TIME: 1680475672.983165
[04/02 18:47:52    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:52    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:52    127s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3114.1M, EPOCH TIME: 1680475672.986155
[04/02 18:47:52    127s] Max number of tech site patterns supported in site array is 256.
[04/02 18:47:52    127s] Core basic site is IBM13SITE
[04/02 18:47:52    127s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3114.1M, EPOCH TIME: 1680475672.999189
[04/02 18:47:53    127s] After signature check, allow fast init is false, keep pre-filter is true.
[04/02 18:47:53    127s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/02 18:47:53    127s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.005, MEM:3114.1M, EPOCH TIME: 1680475673.004550
[04/02 18:47:53    127s] SiteArray: non-trimmed site array dimensions = 46 x 565
[04/02 18:47:53    127s] SiteArray: use 180,224 bytes
[04/02 18:47:53    127s] SiteArray: current memory after site array memory allocation 3114.1M
[04/02 18:47:53    127s] SiteArray: FP blocked sites are writable
[04/02 18:47:53    127s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:47:53    127s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3082.1M, EPOCH TIME: 1680475673.008199
[04/02 18:47:53    127s] Process 1090 wires and vias for routing blockage analysis
[04/02 18:47:53    127s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.007, REAL:0.063, MEM:3114.1M, EPOCH TIME: 1680475673.071466
[04/02 18:47:53    127s] SiteArray: number of non floorplan blocked sites for llg default is 25990
[04/02 18:47:53    127s] Atter site array init, number of instance map data is 0.
[04/02 18:47:53    127s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.033, REAL:0.086, MEM:3114.1M, EPOCH TIME: 1680475673.072533
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:53    127s] OPERPROF:     Starting CMU at level 3, MEM:3114.1M, EPOCH TIME: 1680475673.073799
[04/02 18:47:53    127s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:3114.1M, EPOCH TIME: 1680475673.078350
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:47:53    127s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.096, MEM:3018.1M, EPOCH TIME: 1680475673.079286
[04/02 18:47:53    127s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3018.1M, EPOCH TIME: 1680475673.079412
[04/02 18:47:53    127s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3018.1M, EPOCH TIME: 1680475673.083072
[04/02 18:47:53    127s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3018.1MB).
[04/02 18:47:53    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.058, REAL:0.110, MEM:3018.1M, EPOCH TIME: 1680475673.084084
[04/02 18:47:53    127s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3018.1M, EPOCH TIME: 1680475673.084232
[04/02 18:47:53    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:53    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2977.1M, EPOCH TIME: 1680475673.090004
[04/02 18:47:53    127s] Effort level <high> specified for reg2reg path_group
[04/02 18:47:53    127s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2113.8M, totSessionCpu=0:02:08 **
[04/02 18:47:53    127s] Existing Dirty Nets : 0
[04/02 18:47:53    127s] New Signature Flow (optDesignCheckOptions) ....
[04/02 18:47:53    127s] #Taking db snapshot
[04/02 18:47:53    127s] #Taking db snapshot ... done
[04/02 18:47:53    127s] OPERPROF: Starting checkPlace at level 1, MEM:2980.1M, EPOCH TIME: 1680475673.336526
[04/02 18:47:53    127s] Processing tracks to init pin-track alignment.
[04/02 18:47:53    127s] z: 2, totalTracks: 1
[04/02 18:47:53    127s] z: 4, totalTracks: 1
[04/02 18:47:53    127s] z: 6, totalTracks: 1
[04/02 18:47:53    127s] z: 8, totalTracks: 1
[04/02 18:47:53    127s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:47:53    127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2980.1M, EPOCH TIME: 1680475673.343742
[04/02 18:47:53    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:53    127s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.042, MEM:2980.1M, EPOCH TIME: 1680475673.385602
[04/02 18:47:53    127s] Begin checking placement ... (start mem=2980.1M, init mem=2980.1M)
[04/02 18:47:53    127s] Begin checking exclusive groups violation ...
[04/02 18:47:53    127s] There are 0 groups to check, max #box is 0, total #box is 0
[04/02 18:47:53    127s] Finished checking exclusive groups violations. Found 0 Vio.
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s] Running CheckPlace using 6 threads!...
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s] ...checkPlace MT is done!
[04/02 18:47:53    127s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2980.1M, EPOCH TIME: 1680475673.402290
[04/02 18:47:53    127s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2980.1M, EPOCH TIME: 1680475673.402857
[04/02 18:47:53    127s] *info: Placed = 656            (Fixed = 3)
[04/02 18:47:53    127s] *info: Unplaced = 0           
[04/02 18:47:53    127s] Placement Density:17.81%(6664/37426)
[04/02 18:47:53    127s] Placement Density (including fixed std cells):17.81%(6664/37426)
[04/02 18:47:53    127s] All LLGs are deleted
[04/02 18:47:53    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:47:53    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2980.1M, EPOCH TIME: 1680475673.404341
[04/02 18:47:53    127s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2980.1M, EPOCH TIME: 1680475673.404701
[04/02 18:47:53    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2980.1M)
[04/02 18:47:53    127s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.070, MEM:2980.1M, EPOCH TIME: 1680475673.406292
[04/02 18:47:53    127s]  Initial DC engine is -> aae
[04/02 18:47:53    127s]  
[04/02 18:47:53    127s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/02 18:47:53    127s]  
[04/02 18:47:53    127s]  
[04/02 18:47:53    127s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/02 18:47:53    127s]  
[04/02 18:47:53    127s] Reset EOS DB
[04/02 18:47:53    127s] Ignoring AAE DB Resetting ...
[04/02 18:47:53    127s]  Set Options for AAE Based Opt flow 
[04/02 18:47:53    127s] *** optDesign -postRoute ***
[04/02 18:47:53    127s] DRC Margin: user margin 0.1; extra margin 0
[04/02 18:47:53    127s] Setup Target Slack: user slack 0.05
[04/02 18:47:53    127s] Hold Target Slack: user slack 0.05
[04/02 18:47:53    127s] All LLGs are deleted
[04/02 18:47:53    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2980.1M, EPOCH TIME: 1680475673.481469
[04/02 18:47:53    127s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2980.1M, EPOCH TIME: 1680475673.481806
[04/02 18:47:53    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2980.1M, EPOCH TIME: 1680475673.482061
[04/02 18:47:53    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3044.1M, EPOCH TIME: 1680475673.484658
[04/02 18:47:53    127s] Max number of tech site patterns supported in site array is 256.
[04/02 18:47:53    127s] Core basic site is IBM13SITE
[04/02 18:47:53    127s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3044.1M, EPOCH TIME: 1680475673.495842
[04/02 18:47:53    127s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:47:53    127s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:47:53    127s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.005, MEM:3076.1M, EPOCH TIME: 1680475673.500474
[04/02 18:47:53    127s] Fast DP-INIT is on for default
[04/02 18:47:53    127s] Atter site array init, number of instance map data is 0.
[04/02 18:47:53    127s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.017, MEM:3076.1M, EPOCH TIME: 1680475673.501966
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:47:53    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:2980.1M, EPOCH TIME: 1680475673.504120
[04/02 18:47:53    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:47:53    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:47:53    127s] Multi-VT timing optimization disabled based on library information.
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:47:53    127s] Deleting Lib Analyzer.
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s] TimeStamp Deleting Cell Server End ...
[04/02 18:47:53    127s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:47:53    127s] Summary for sequential cells identification: 
[04/02 18:47:53    127s]   Identified SBFF number: 112
[04/02 18:47:53    127s]   Identified MBFF number: 0
[04/02 18:47:53    127s]   Identified SB Latch number: 0
[04/02 18:47:53    127s]   Identified MB Latch number: 0
[04/02 18:47:53    127s]   Not identified SBFF number: 8
[04/02 18:47:53    127s]   Not identified MBFF number: 0
[04/02 18:47:53    127s]   Not identified SB Latch number: 0
[04/02 18:47:53    127s]   Not identified MB Latch number: 0
[04/02 18:47:53    127s]   Number of sequential cells which are not FFs: 34
[04/02 18:47:53    127s]  Visiting view : setupAnalysis
[04/02 18:47:53    127s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:53    127s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:53    127s]  Visiting view : holdAnalysis
[04/02 18:47:53    127s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:47:53    127s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:47:53    127s] TLC MultiMap info (StdDelay):
[04/02 18:47:53    127s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:53    127s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:53    127s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:47:53    127s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:47:53    127s]  Setting StdDelay to: 22.7ps
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s] TimeStamp Deleting Cell Server End ...
[04/02 18:47:53    127s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:01.1 (0.7), totSession cpu/real = 0:02:08.0/0:04:07.7 (0.5), mem = 2980.1M
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s] =============================================================================================
[04/02 18:47:53    127s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.14-s109_1
[04/02 18:47:53    127s] =============================================================================================
[04/02 18:47:53    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:47:53    127s] ---------------------------------------------------------------------------------------------
[04/02 18:47:53    127s] [ CellServerInit         ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.5
[04/02 18:47:53    127s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:53    127s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:47:53    127s] [ CheckPlace             ]      1   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.0    0.6
[04/02 18:47:53    127s] [ MISC                   ]          0:00:01.0  (  91.8 % )     0:00:01.0 /  0:00:00.7    0.7
[04/02 18:47:53    127s] ---------------------------------------------------------------------------------------------
[04/02 18:47:53    127s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.8    0.7
[04/02 18:47:53    127s] ---------------------------------------------------------------------------------------------
[04/02 18:47:53    127s] 
[04/02 18:47:53    127s] ** INFO : this run is activating 'postRoute' automaton
[04/02 18:47:53    127s] **INFO: flowCheckPoint #1 InitialSummary
[04/02 18:47:53    127s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/02 18:47:53    128s] ### Net info: total nets: 660
[04/02 18:47:53    128s] ### Net info: dirty nets: 0
[04/02 18:47:53    128s] ### Net info: marked as disconnected nets: 0
[04/02 18:47:53    128s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/02 18:47:53    128s] #num needed restored net=0
[04/02 18:47:53    128s] #need_extraction net=0 (total=660)
[04/02 18:47:53    128s] ### Net info: fully routed nets: 658
[04/02 18:47:53    128s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:47:53    128s] ### Net info: unrouted nets: 0
[04/02 18:47:53    128s] ### Net info: re-extraction nets: 0
[04/02 18:47:53    128s] ### Net info: ignored nets: 0
[04/02 18:47:53    128s] ### Net info: skip routing nets: 0
[04/02 18:47:53    128s] ### import design signature (50): route=1215133404 fixed_route=1215133404 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1214671248 dirty_area=0 del_dirty_area=0 cell=1803580784 placement=841265047 pin_access=1524648678 inst_pattern=1
[04/02 18:47:53    128s] #Extract in post route mode
[04/02 18:47:53    128s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/02 18:47:53    128s] #Fast data preparation for tQuantus.
[04/02 18:47:53    128s] #Start routing data preparation on Sun Apr  2 18:47:53 2023
[04/02 18:47:53    128s] #
[04/02 18:47:53    128s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:47:53    128s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:47:53    128s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:47:53    128s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:47:53    128s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:47:53    128s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:47:53    128s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:47:53    128s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:47:53    128s] #Regenerating Ggrids automatically.
[04/02 18:47:53    128s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:47:53    128s] #Using automatically generated G-grids.
[04/02 18:47:53    128s] #Done routing data preparation.
[04/02 18:47:53    128s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2113.06 (MB), peak = 2437.47 (MB)
[04/02 18:47:53    128s] #Start routing data preparation on Sun Apr  2 18:47:53 2023
[04/02 18:47:53    128s] #
[04/02 18:47:53    128s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:47:53    128s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:47:53    128s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:47:53    128s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:47:53    128s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:47:53    128s] #Build and mark too close pins for the same net.
[04/02 18:47:53    128s] #Regenerating Ggrids automatically.
[04/02 18:47:53    128s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:47:53    128s] #Using automatically generated G-grids.
[04/02 18:47:53    128s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:47:54    128s] #Done routing data preparation.
[04/02 18:47:54    128s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2118.74 (MB), peak = 2437.47 (MB)
[04/02 18:47:54    128s] #
[04/02 18:47:54    128s] #Start tQuantus RC extraction...
[04/02 18:47:54    128s] #Start building rc corner(s)...
[04/02 18:47:54    128s] #Number of RC Corner = 1
[04/02 18:47:54    128s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:47:54    128s] #M1 -> M1 (1)
[04/02 18:47:54    128s] #M2 -> M2 (2)
[04/02 18:47:54    128s] #M3 -> M3 (3)
[04/02 18:47:54    128s] #M4 -> M4 (4)
[04/02 18:47:54    128s] #M5 -> M5 (5)
[04/02 18:47:54    128s] #M6 -> M6 (6)
[04/02 18:47:54    128s] #MQ -> MQ (7)
[04/02 18:47:54    128s] #LM -> LM (8)
[04/02 18:47:54    128s] #SADV-On
[04/02 18:47:54    128s] # Corner(s) : 
[04/02 18:47:54    128s] #rc-typ [25.00]
[04/02 18:47:54    128s] # Corner id: 0
[04/02 18:47:54    128s] # Layout Scale: 1.000000
[04/02 18:47:54    128s] # Has Metal Fill model: yes
[04/02 18:47:54    128s] # Temperature was set
[04/02 18:47:54    128s] # Temperature : 25.000000
[04/02 18:47:54    128s] # Ref. Temp   : 25.000000
[04/02 18:47:54    128s] #SADV-Off
[04/02 18:47:54    128s] #total pattern=120 [8, 324]
[04/02 18:47:54    128s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:47:54    128s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:47:54    128s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:47:54    128s] #number model r/c [1,1] [8,324] read
[04/02 18:47:55    128s] #0 rcmodel(s) requires rebuild
[04/02 18:47:55    128s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2119.80 (MB), peak = 2437.47 (MB)
[04/02 18:47:55    128s] #Start building rc corner(s)...
[04/02 18:47:55    128s] #Number of RC Corner = 1
[04/02 18:47:55    128s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:47:55    128s] #M1 -> M1 (1)
[04/02 18:47:55    128s] #M2 -> M2 (2)
[04/02 18:47:55    128s] #M3 -> M3 (3)
[04/02 18:47:55    128s] #M4 -> M4 (4)
[04/02 18:47:55    128s] #M5 -> M5 (5)
[04/02 18:47:55    128s] #M6 -> M6 (6)
[04/02 18:47:55    128s] #MQ -> MQ (7)
[04/02 18:47:55    128s] #LM -> LM (8)
[04/02 18:47:55    128s] #SADV-On
[04/02 18:47:55    128s] # Corner(s) : 
[04/02 18:47:55    128s] #rc-typ [25.00]
[04/02 18:47:56    129s] # Corner id: 0
[04/02 18:47:56    129s] # Layout Scale: 1.000000
[04/02 18:47:56    129s] # Has Metal Fill model: yes
[04/02 18:47:56    129s] # Temperature was set
[04/02 18:47:56    129s] # Temperature : 25.000000
[04/02 18:47:56    129s] # Ref. Temp   : 25.000000
[04/02 18:47:56    129s] #SADV-Off
[04/02 18:47:56    129s] #total pattern=120 [8, 324]
[04/02 18:47:56    129s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:47:56    129s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:47:56    129s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:47:56    129s] #number model r/c [1,1] [8,324] read
[04/02 18:47:57    129s] #0 rcmodel(s) requires rebuild
[04/02 18:47:57    129s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2119.95 (MB), peak = 2437.47 (MB)
[04/02 18:47:57    129s] #Finish check_net_pin_list step Enter extract
[04/02 18:47:57    129s] #Start init net ripin tree building
[04/02 18:47:57    129s] #Finish init net ripin tree building
[04/02 18:47:57    129s] #Cpu time = 00:00:00
[04/02 18:47:57    129s] #Elapsed time = 00:00:00
[04/02 18:47:57    129s] #Increased memory = 0.00 (MB)
[04/02 18:47:57    129s] #Total memory = 2119.95 (MB)
[04/02 18:47:57    129s] #Peak memory = 2437.47 (MB)
[04/02 18:47:57    129s] #Using multithreading with 6 threads.
[04/02 18:47:57    129s] #begin processing metal fill model file
[04/02 18:47:57    129s] #end processing metal fill model file
[04/02 18:47:57    129s] #Length limit = 200 pitches
[04/02 18:47:57    129s] #opt mode = 2
[04/02 18:47:57    129s] #Finish check_net_pin_list step Fix net pin list
[04/02 18:47:57    129s] #Start generate extraction boxes.
[04/02 18:47:57    129s] #
[04/02 18:47:57    129s] #Extract using 30 x 30 Hboxes
[04/02 18:47:57    129s] #3x2 initial hboxes
[04/02 18:47:57    129s] #Use area based hbox pruning.
[04/02 18:47:57    129s] #0/0 hboxes pruned.
[04/02 18:47:57    129s] #Complete generating extraction boxes.
[04/02 18:47:57    129s] #Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
[04/02 18:47:57    129s] #Process 0 special clock nets for rc extraction
[04/02 18:47:57    129s] #Total 658 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/02 18:47:57    129s] #Run Statistics for Extraction:
[04/02 18:47:57    129s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:47:57    129s] #   Increased memory =    35.00 (MB), total memory =  2157.52 (MB), peak memory =  2437.47 (MB)
[04/02 18:47:57    130s] #Register nets and terms for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_E8Dr3C.rcdb.d
[04/02 18:47:57    130s] #Finish registering nets and terms for rcdb.
[04/02 18:47:57    130s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2142.74 (MB), peak = 2437.47 (MB)
[04/02 18:47:57    130s] #RC Statistics: 3301 Res, 1748 Ground Cap, 354 XCap (Edge to Edge)
[04/02 18:47:57    130s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 2669.36 (1665), Avg L-Edge Length: 7287.32 (755)
[04/02 18:47:57    130s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_E8Dr3C.rcdb.d.
[04/02 18:47:57    130s] #Start writing RC data.
[04/02 18:47:57    130s] #Finish writing RC data
[04/02 18:47:57    130s] #Finish writing rcdb with 3959 nodes, 3301 edges, and 724 xcaps
[04/02 18:47:57    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2140.08 (MB), peak = 2437.47 (MB)
[04/02 18:47:57    130s] Restoring parasitic data from file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_E8Dr3C.rcdb.d' ...
[04/02 18:47:57    130s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_E8Dr3C.rcdb.d' for reading (mem: 3049.793M)
[04/02 18:47:57    130s] Reading RCDB with compressed RC data.
[04/02 18:47:57    130s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_E8Dr3C.rcdb.d' for content verification (mem: 3049.793M)
[04/02 18:47:57    130s] Reading RCDB with compressed RC data.
[04/02 18:47:57    130s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_E8Dr3C.rcdb.d': 0 access done (mem: 3049.793M)
[04/02 18:47:57    130s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_E8Dr3C.rcdb.d': 0 access done (mem: 3049.793M)
[04/02 18:47:57    130s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3049.793M)
[04/02 18:47:57    130s] Following multi-corner parasitics specified:
[04/02 18:47:57    130s] 	/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_E8Dr3C.rcdb.d (rcdb)
[04/02 18:47:57    130s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_E8Dr3C.rcdb.d' for reading (mem: 3049.793M)
[04/02 18:47:57    130s] Reading RCDB with compressed RC data.
[04/02 18:47:57    130s] 		Cell Main_controller has rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_E8Dr3C.rcdb.d specified
[04/02 18:47:57    130s] Cell Main_controller, hinst 
[04/02 18:47:57    130s] processing rcdb (/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_E8Dr3C.rcdb.d) for hinst (top) of cell (Main_controller);
[04/02 18:47:57    130s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_E8Dr3C.rcdb.d': 0 access done (mem: 3065.793M)
[04/02 18:47:58    130s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3049.793M)
[04/02 18:47:58    130s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_G4SzjK.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3049.793M)
[04/02 18:47:58    130s] Reading RCDB with compressed RC data.
[04/02 18:47:58    130s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_G4SzjK.rcdb.d/Main_controller.rcdb.d': 0 access done (mem: 3049.793M)
[04/02 18:47:58    130s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=3049.793M)
[04/02 18:47:58    130s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 3049.793M)
[04/02 18:47:58    130s] #
[04/02 18:47:58    130s] #Restore RCDB.
[04/02 18:47:58    130s] #
[04/02 18:47:58    130s] #Complete tQuantus RC extraction.
[04/02 18:47:58    130s] #Cpu time = 00:00:03
[04/02 18:47:58    130s] #Elapsed time = 00:00:05
[04/02 18:47:58    130s] #Increased memory = 20.31 (MB)
[04/02 18:47:58    130s] #Total memory = 2139.05 (MB)
[04/02 18:47:58    130s] #Peak memory = 2437.47 (MB)
[04/02 18:47:58    130s] #
[04/02 18:47:58    130s] #1 inserted nodes are removed
[04/02 18:47:58    130s] ### export design design signature (52): route=1565151764 fixed_route=1565151764 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=563108650 dirty_area=0 del_dirty_area=0 cell=1803580784 placement=841265047 pin_access=1524648678 inst_pattern=1
[04/02 18:47:58    130s] #	no debugging net set
[04/02 18:47:58    130s] #Start Inst Signature in MT(0)
[04/02 18:47:58    130s] #Start Net Signature in MT(17380516)
[04/02 18:47:58    130s] #Calculate SNet Signature in MT (34286169)
[04/02 18:47:58    130s] #Run time and memory report for RC extraction:
[04/02 18:47:58    130s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[04/02 18:47:58    130s] #Run Statistics for snet signature:
[04/02 18:47:58    130s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.42/6, scale score = 0.24.
[04/02 18:47:58    130s] #    Increased memory =     0.00 (MB), total memory =  2126.66 (MB), peak memory =  2437.47 (MB)
[04/02 18:47:58    130s] #Run Statistics for Net Final Signature:
[04/02 18:47:58    130s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:47:58    130s] #   Increased memory =     0.00 (MB), total memory =  2126.66 (MB), peak memory =  2437.47 (MB)
[04/02 18:47:58    130s] #Run Statistics for Net launch:
[04/02 18:47:58    130s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.12/6, scale score = 0.19.
[04/02 18:47:58    130s] #    Increased memory =     0.00 (MB), total memory =  2126.66 (MB), peak memory =  2437.47 (MB)
[04/02 18:47:58    130s] #Run Statistics for Net init_dbsNet_slist:
[04/02 18:47:58    130s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:47:58    130s] #   Increased memory =     0.00 (MB), total memory =  2126.66 (MB), peak memory =  2437.47 (MB)
[04/02 18:47:58    130s] #Run Statistics for net signature:
[04/02 18:47:58    130s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.10/6, scale score = 0.18.
[04/02 18:47:58    130s] #    Increased memory =     0.00 (MB), total memory =  2126.66 (MB), peak memory =  2437.47 (MB)
[04/02 18:47:58    130s] #Run Statistics for inst signature:
[04/02 18:47:58    130s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.28/6, scale score = 0.21.
[04/02 18:47:58    130s] #    Increased memory =     0.50 (MB), total memory =  2126.66 (MB), peak memory =  2437.47 (MB)
[04/02 18:47:58    130s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_G4SzjK.rcdb.d/Main_controller.rcdb.d' for reading (mem: 2985.793M)
[04/02 18:47:58    130s] Reading RCDB with compressed RC data.
[04/02 18:47:58    130s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2987.8M)
[04/02 18:47:59    130s] Starting delay calculation for Setup views
[04/02 18:47:59    130s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:47:59    130s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[04/02 18:47:59    131s] AAE DB initialization (MEM=3016.41 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/02 18:47:59    131s] AAE_INFO: resetNetProps viewIdx 0 
[04/02 18:47:59    131s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:47:59    131s] #################################################################################
[04/02 18:47:59    131s] # Design Stage: PostRoute
[04/02 18:47:59    131s] # Design Name: Main_controller
[04/02 18:47:59    131s] # Design Mode: 130nm
[04/02 18:47:59    131s] # Analysis Mode: MMMC OCV 
[04/02 18:47:59    131s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:47:59    131s] # Signoff Settings: SI On 
[04/02 18:47:59    131s] #################################################################################
[04/02 18:47:59    131s] Topological Sorting (REAL = 0:00:00.0, MEM = 3016.4M, InitMEM = 3016.4M)
[04/02 18:47:59    131s] Setting infinite Tws ...
[04/02 18:47:59    131s] First Iteration Infinite Tw... 
[04/02 18:47:59    131s] Calculate early delays in OCV mode...
[04/02 18:47:59    131s] Calculate late delays in OCV mode...
[04/02 18:47:59    131s] Start delay calculation (fullDC) (6 T). (MEM=3016.41)
[04/02 18:47:59    131s] Start AAE Lib Loading. (MEM=3028.02)
[04/02 18:47:59    131s] End AAE Lib Loading. (MEM=3047.1 CPU=0:00:00.0 Real=0:00:00.0)
[04/02 18:47:59    131s] End AAE Lib Interpolated Model. (MEM=3047.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:47:59    131s] **WARN: (IMPESI-3106):	Delay calculation extrapolated slew on multiple instances in the design, which could reduce the accuracy. To know the details of actual and bound values, refer to the outbound reports named: ./Main_controller.dc.outbound.slew.{early|late}.<view-name>.txt.
[04/02 18:47:59    131s] Total number of fetched objects 658
[04/02 18:47:59    131s] AAE_INFO-618: Total number of nets in the design is 660,  100.0 percent of the nets selected for SI analysis
[04/02 18:48:00    131s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:00    131s] End delay calculation. (MEM=3422.5 CPU=0:00:00.2 REAL=0:00:01.0)
[04/02 18:48:00    131s] End delay calculation (fullDC). (MEM=3422.5 CPU=0:00:00.5 REAL=0:00:01.0)
[04/02 18:48:00    131s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3422.5M) ***
[04/02 18:48:00    131s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3430.5M)
[04/02 18:48:00    131s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:48:00    131s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3430.5M)
[04/02 18:48:00    131s] 
[04/02 18:48:00    131s] Executing IPO callback for view pruning ..
[04/02 18:48:00    131s] Starting SI iteration 2
[04/02 18:48:00    132s] Calculate early delays in OCV mode...
[04/02 18:48:00    132s] Calculate late delays in OCV mode...
[04/02 18:48:00    132s] Start delay calculation (fullDC) (6 T). (MEM=3258.66)
[04/02 18:48:00    132s] End AAE Lib Interpolated Model. (MEM=3258.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:00    132s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:48:00    132s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:48:00    132s] Total number of fetched objects 658
[04/02 18:48:00    132s] AAE_INFO-618: Total number of nets in the design is 660,  13.0 percent of the nets selected for SI analysis
[04/02 18:48:00    132s] End delay calculation. (MEM=3535.79 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:48:00    132s] End delay calculation (fullDC). (MEM=3535.79 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:48:00    132s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3535.8M) ***
[04/02 18:48:01    132s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:03.0 totSessionCpu=0:02:13 mem=3605.8M)
[04/02 18:48:01    132s] End AAE Lib Interpolated Model. (MEM=3605.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:01    132s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3605.8M, EPOCH TIME: 1680475681.144585
[04/02 18:48:01    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:01    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:01    132s] 
[04/02 18:48:01    132s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:01    132s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.042, MEM:3637.8M, EPOCH TIME: 1680475681.186628
[04/02 18:48:01    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:01    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:01    132s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3636.3M, EPOCH TIME: 1680475681.280452
[04/02 18:48:01    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:01    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:01    132s] 
[04/02 18:48:01    132s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:01    132s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.021, MEM:3637.8M, EPOCH TIME: 1680475681.301412
[04/02 18:48:01    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:01    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:01    132s] Density: 17.807%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:09, mem = 2317.6M, totSessionCpu=0:02:13 **
[04/02 18:48:01    132s] OPTC: m1 20.0 20.0
[04/02 18:48:01    132s] Setting latch borrow mode to budget during optimization.
[04/02 18:48:01    132s] Info: Done creating the CCOpt slew target map.
[04/02 18:48:01    132s] **INFO: flowCheckPoint #2 OptimizationPass1
[04/02 18:48:01    132s] Glitch fixing enabled
[04/02 18:48:01    132s] *** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:12.9/0:04:15.7 (0.5), mem = 3363.8M
[04/02 18:48:01    132s] Running CCOpt-PRO on entire clock network
[04/02 18:48:01    132s] Net route status summary:
[04/02 18:48:01    132s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:48:01    132s]   Non-clock:   656 (unrouted=2, trialRouted=0, noStatus=0, routed=654, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:48:01    132s] Clock tree cells fixed by user: 0 out of 3 (0%)
[04/02 18:48:01    132s] PRO...
[04/02 18:48:01    132s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[04/02 18:48:01    132s] Initializing clock structures...
[04/02 18:48:01    132s]   Creating own balancer
[04/02 18:48:01    132s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[04/02 18:48:01    132s]   Removing CTS place status from clock tree and sinks.
[04/02 18:48:01    132s]   Removed CTS place status from 3 clock cells (out of 5 ) and 0 clock sinks (out of 0 ).
[04/02 18:48:01    132s]   Initializing legalizer
[04/02 18:48:01    132s]   Using cell based legalization.
[04/02 18:48:01    132s]   Leaving CCOpt scope - Initializing placement interface...
[04/02 18:48:01    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:3363.8M, EPOCH TIME: 1680475681.719693
[04/02 18:48:01    132s] Processing tracks to init pin-track alignment.
[04/02 18:48:01    132s] z: 2, totalTracks: 1
[04/02 18:48:01    132s] z: 4, totalTracks: 1
[04/02 18:48:01    132s] z: 6, totalTracks: 1
[04/02 18:48:01    132s] z: 8, totalTracks: 1
[04/02 18:48:01    132s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:48:01    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3363.8M, EPOCH TIME: 1680475681.723739
[04/02 18:48:01    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:01    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:01    132s] 
[04/02 18:48:01    132s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:01    132s] 
[04/02 18:48:01    132s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:48:01    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.063, MEM:3395.8M, EPOCH TIME: 1680475681.787115
[04/02 18:48:01    132s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3395.8M, EPOCH TIME: 1680475681.787528
[04/02 18:48:01    132s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3395.8M, EPOCH TIME: 1680475681.790579
[04/02 18:48:01    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3395.8MB).
[04/02 18:48:01    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.071, MEM:3395.8M, EPOCH TIME: 1680475681.791042
[04/02 18:48:01    132s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:48:01    132s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:48:01    132s] (I)      Load db... (mem=3395.8M)
[04/02 18:48:01    132s] (I)      Read data from FE... (mem=3395.8M)
[04/02 18:48:01    132s] (I)      Number of ignored instance 0
[04/02 18:48:01    132s] (I)      Number of inbound cells 0
[04/02 18:48:01    132s] (I)      Number of opened ILM blockages 0
[04/02 18:48:01    132s] (I)      Number of instances temporarily fixed by detailed placement 77
[04/02 18:48:01    132s] (I)      numMoveCells=579, numMacros=0  numPads=55  numMultiRowHeightInsts=0
[04/02 18:48:01    132s] (I)      cell height: 3600, count: 656
[04/02 18:48:01    132s] (I)      Read rows... (mem=3395.8M)
[04/02 18:48:01    132s] (I)      rowRegion is not equal to core box, resetting core box
[04/02 18:48:01    132s] (I)      rowRegion : (7000, 7000) - (233000, 172600)
[04/02 18:48:01    132s] (I)      coreBox   : (7000, 7000) - (233000, 173000)
[04/02 18:48:01    132s] (I)      Done Read rows (cpu=0.000s, mem=3395.8M)
[04/02 18:48:01    132s] (I)      Done Read data from FE (cpu=0.002s, mem=3395.8M)
[04/02 18:48:01    132s] (I)      Done Load db (cpu=0.002s, mem=3395.8M)
[04/02 18:48:01    132s] (I)      Constructing placeable region... (mem=3395.8M)
[04/02 18:48:01    132s] (I)      Constructing bin map
[04/02 18:48:01    132s] (I)      Initialize bin information with width=36000 height=36000
[04/02 18:48:01    132s] (I)      Done constructing bin map
[04/02 18:48:01    132s] (I)      Compute region effective width... (mem=3395.8M)
[04/02 18:48:01    132s] (I)      Done Compute region effective width (cpu=0.000s, mem=3395.8M)
[04/02 18:48:01    132s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3395.8M)
[04/02 18:48:01    132s]   Legalizer reserving space for clock trees
[04/02 18:48:01    132s]   Accumulated time to calculate placeable region: 0.0045
[04/02 18:48:01    132s]   Accumulated time to calculate placeable region: 0.00697
[04/02 18:48:01    132s]   Accumulated time to calculate placeable region: 0.00698
[04/02 18:48:01    132s]   Reconstructing clock tree datastructures, skew aware...
[04/02 18:48:01    132s]     Validating CTS configuration...
[04/02 18:48:01    132s]     Checking module port directions...
[04/02 18:48:01    132s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:01    132s]     Non-default CCOpt properties:
[04/02 18:48:01    132s]       Public non-default CCOpt properties:
[04/02 18:48:01    132s]         adjacent_rows_legal: true (default: false)
[04/02 18:48:01    132s]         cell_density is set for at least one object
[04/02 18:48:01    132s]         cell_halo_rows: 0 (default: 1)
[04/02 18:48:01    132s]         cell_halo_sites: 0 (default: 4)
[04/02 18:48:01    132s]         primary_delay_corner: worstDelay (default: )
[04/02 18:48:01    132s]         route_type is set for at least one object
[04/02 18:48:01    132s]         source_driver is set for at least one object
[04/02 18:48:01    132s]         target_insertion_delay is set for at least one object
[04/02 18:48:01    132s]         target_max_trans is set for at least one object
[04/02 18:48:01    132s]         target_max_trans_sdc is set for at least one object
[04/02 18:48:01    132s]         target_skew is set for at least one object
[04/02 18:48:01    132s]         target_skew_wire is set for at least one object
[04/02 18:48:01    132s]         use_inverters is set for at least one object
[04/02 18:48:01    132s]       Private non-default CCOpt properties:
[04/02 18:48:01    132s]         allow_non_fterm_identical_swaps: 0 (default: true)
[04/02 18:48:01    132s]         clock_nets_detailed_routed: 1 (default: false)
[04/02 18:48:01    132s]         cluster_when_starting_skewing: 1 (default: false)
[04/02 18:48:01    132s]         force_design_routing_status: 1 (default: auto)
[04/02 18:48:01    132s]         mini_not_full_band_size_factor: 0 (default: 100)
[04/02 18:48:01    132s]         pro_enable_post_commit_delay_update: 1 (default: false)
[04/02 18:48:01    132s]         r2r_iterations: 5 (default: 1)
[04/02 18:48:01    132s]     Route type trimming info:
[04/02 18:48:01    132s]       No route type modifications were made.
[04/02 18:48:01    132s] End AAE Lib Interpolated Model. (MEM=3398.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:01    132s]     Accumulated time to calculate placeable region: 0.00703
[04/02 18:48:01    132s]     Accumulated time to calculate placeable region: 0.00706
[04/02 18:48:01    132s]     Accumulated time to calculate placeable region: 0.00707
[04/02 18:48:01    132s]     Accumulated time to calculate placeable region: 0.00708
[04/02 18:48:01    132s]     Accumulated time to calculate placeable region: 0.00715
[04/02 18:48:01    132s]     Accumulated time to calculate placeable region: 0.00716
[04/02 18:48:01    132s]     Accumulated time to calculate placeable region: 0.00736
[04/02 18:48:01    133s] Accumulated time to calculate placeable region: 0.0077
[04/02 18:48:01    133s] (I)      Initializing Steiner engine. 
[04/02 18:48:01    133s] (I)      ================== Layers ==================
[04/02 18:48:01    133s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:48:01    133s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:48:01    133s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:48:01    133s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:48:01    133s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:48:01    133s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:48:01    133s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:48:01    133s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:48:01    133s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:48:01    133s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:48:01    133s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:48:01    133s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:48:01    133s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:48:01    133s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:48:01    133s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:48:01    133s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:48:01    133s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:48:01    133s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:48:01    133s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:48:01    133s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:48:01    133s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:48:01    133s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:48:01    133s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[04/02 18:48:01    133s]     Original list had 8 cells:
[04/02 18:48:01    133s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:48:01    133s]     Library trimming was not able to trim any cells:
[04/02 18:48:01    133s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:48:01    133s]     Accumulated time to calculate placeable region: 0.00797
[04/02 18:48:01    133s]     Accumulated time to calculate placeable region: 0.00798
[04/02 18:48:01    133s]     Accumulated time to calculate placeable region: 0.00799
[04/02 18:48:01    133s]     Accumulated time to calculate placeable region: 0.008
[04/02 18:48:01    133s]     Accumulated time to calculate placeable region: 0.00801
[04/02 18:48:01    133s] Accumulated time to calculate placeable region: 0.00797
[04/02 18:48:02    133s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[04/02 18:48:02    133s]     Original list had 9 cells:
[04/02 18:48:02    133s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[04/02 18:48:02    133s]     New trimmed list has 8 cells:
[04/02 18:48:02    133s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[04/02 18:48:02    133s]     Accumulated time to calculate placeable region: 0.00807
[04/02 18:48:02    133s]     Accumulated time to calculate placeable region: 0.00813
[04/02 18:48:02    133s]     Accumulated time to calculate placeable region: 0.00817
[04/02 18:48:02    133s]     Accumulated time to calculate placeable region: 0.0082
[04/02 18:48:02    133s]     Accumulated time to calculate placeable region: 0.00824
[04/02 18:48:02    133s]     Accumulated time to calculate placeable region: 0.00827
[04/02 18:48:02    133s] Accumulated time to calculate placeable region: 0.0151
[04/02 18:48:02    133s] Accumulated time to calculate placeable region: 0.0295
[04/02 18:48:02    133s]     Accumulated time to calculate placeable region: 0.0299
[04/02 18:48:02    133s] Accumulated time to calculate placeable region: 0.0301
[04/02 18:48:02    133s] Accumulated time to calculate placeable region: 0.0302
[04/02 18:48:02    133s]     Accumulated time to calculate placeable region: 0.0303
[04/02 18:48:02    133s] Accumulated time to calculate placeable region: 0.0304
[04/02 18:48:02    133s] Accumulated time to calculate placeable region: 0.0434
[04/02 18:48:02    133s] Accumulated time to calculate placeable region: 0.0733
[04/02 18:48:02    133s] Accumulated time to calculate placeable region: 0.0582
[04/02 18:48:03    134s]     Clock tree balancer configuration for clock_tree clk:
[04/02 18:48:03    134s]     Non-default CCOpt properties:
[04/02 18:48:03    134s]       Public non-default CCOpt properties:
[04/02 18:48:03    134s]         cell_density: 1 (default: 0.75)
[04/02 18:48:03    134s]         route_type (leaf): default_route_type_leaf (default: default)
[04/02 18:48:03    134s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[04/02 18:48:03    134s]         route_type (trunk): default_route_type_nonleaf (default: default)
[04/02 18:48:03    134s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[04/02 18:48:03    134s]         use_inverters: true (default: auto)
[04/02 18:48:03    134s]       No private non-default CCOpt properties
[04/02 18:48:03    134s]     For power domain auto-default:
[04/02 18:48:03    134s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:48:03    134s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[04/02 18:48:03    134s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[04/02 18:48:03    134s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[04/02 18:48:03    134s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 37425.600um^2
[04/02 18:48:03    134s]     Top Routing info:
[04/02 18:48:03    134s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[04/02 18:48:03    134s]       Unshielded; Mask Constraint: 0; Source: route_type.
[04/02 18:48:03    134s]     Trunk Routing info:
[04/02 18:48:03    134s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:48:03    134s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:48:03    134s]     Leaf Routing info:
[04/02 18:48:03    134s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:48:03    134s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:48:03    134s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[04/02 18:48:03    134s]       Slew time target (leaf):    0.100ns
[04/02 18:48:03    134s]       Slew time target (trunk):   0.100ns
[04/02 18:48:03    134s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[04/02 18:48:03    134s]       Buffer unit delay: 0.084ns
[04/02 18:48:03    134s]       Buffer max distance: 540.378um
[04/02 18:48:03    134s]     Fastest wire driving cells and distances:
[04/02 18:48:03    134s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[04/02 18:48:03    134s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[04/02 18:48:03    134s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[04/02 18:48:03    134s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Logic Sizing Table:
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     ----------------------------------------------------------
[04/02 18:48:03    134s]     Cell    Instance count    Source    Eligible library cells
[04/02 18:48:03    134s]     ----------------------------------------------------------
[04/02 18:48:03    134s]       (empty table)
[04/02 18:48:03    134s]     ----------------------------------------------------------
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:48:03    134s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:03    134s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[04/02 18:48:03    134s]       Sources:                     pin clk
[04/02 18:48:03    134s]       Total number of sinks:       77
[04/02 18:48:03    134s]       Delay constrained sinks:     77
[04/02 18:48:03    134s]       Constrains:                  default
[04/02 18:48:03    134s]       Non-leaf sinks:              0
[04/02 18:48:03    134s]       Ignore pins:                 0
[04/02 18:48:03    134s]      Timing corner worstDelay:setup.late:
[04/02 18:48:03    134s]       Skew target:                 0.100ns
[04/02 18:48:03    134s]       Insertion delay target:      0.100ns
[04/02 18:48:03    134s]     Primary reporting skew groups are:
[04/02 18:48:03    134s]     skew_group clk/typConstraintMode with 77 clock sinks
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Clock DAG stats initial state:
[04/02 18:48:03    134s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:48:03    134s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:48:03    134s]       misc counts      : r=1, pp=0
[04/02 18:48:03    134s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:48:03    134s]       hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:48:03    134s]     Clock DAG library cell distribution initial state {count}:
[04/02 18:48:03    134s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:48:03    134s]     Clock DAG hash initial state: 2255879938282443215 12091333164342951444
[04/02 18:48:03    134s]     CTS services accumulated run-time stats initial state:
[04/02 18:48:03    134s]       delay calculator: calls=15379, total_wall_time=0.483s, mean_wall_time=0.031ms
[04/02 18:48:03    134s]       legalizer: calls=430, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:48:03    134s]       steiner router: calls=14936, total_wall_time=0.526s, mean_wall_time=0.035ms
[04/02 18:48:03    134s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[04/02 18:48:03    134s]     Unshielded; Mask Constraint: 0; Source: route_type.
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     --------------------------------------------------------------------
[04/02 18:48:03    134s]     Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:48:03    134s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:48:03    134s]     --------------------------------------------------------------------
[04/02 18:48:03    134s]     M1       N            H          0.317         0.288         0.091
[04/02 18:48:03    134s]     M2       Y            V          0.186         0.327         0.061
[04/02 18:48:03    134s]     M3       Y            H          0.186         0.328         0.061
[04/02 18:48:03    134s]     M4       Y            V          0.186         0.327         0.061
[04/02 18:48:03    134s]     M5       N            H          0.186         0.328         0.061
[04/02 18:48:03    134s]     M6       N            V          0.181         0.323         0.058
[04/02 18:48:03    134s]     MQ       N            H          0.075         0.283         0.021
[04/02 18:48:03    134s]     LM       N            V          0.068         0.289         0.020
[04/02 18:48:03    134s]     --------------------------------------------------------------------
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:48:03    134s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Layer information for route type default_route_type_leaf:
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     --------------------------------------------------------------------
[04/02 18:48:03    134s]     Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:48:03    134s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:48:03    134s]     --------------------------------------------------------------------
[04/02 18:48:03    134s]     M1       N            H          0.317         0.213         0.068
[04/02 18:48:03    134s]     M2       N            V          0.186         0.267         0.050
[04/02 18:48:03    134s]     M3       Y            H          0.186         0.265         0.049
[04/02 18:48:03    134s]     M4       Y            V          0.186         0.265         0.049
[04/02 18:48:03    134s]     M5       N            H          0.186         0.263         0.049
[04/02 18:48:03    134s]     M6       N            V          0.181         0.254         0.046
[04/02 18:48:03    134s]     MQ       N            H          0.075         0.240         0.018
[04/02 18:48:03    134s]     LM       N            V          0.068         0.231         0.016
[04/02 18:48:03    134s]     --------------------------------------------------------------------
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:48:03    134s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Layer information for route type default_route_type_nonleaf:
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     --------------------------------------------------------------------
[04/02 18:48:03    134s]     Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:48:03    134s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:48:03    134s]     --------------------------------------------------------------------
[04/02 18:48:03    134s]     M1       N            H          0.317         0.213         0.068
[04/02 18:48:03    134s]     M2       N            V          0.186         0.267         0.050
[04/02 18:48:03    134s]     M3       Y            H          0.186         0.265         0.049
[04/02 18:48:03    134s]     M4       Y            V          0.186         0.265         0.049
[04/02 18:48:03    134s]     M5       N            H          0.186         0.263         0.049
[04/02 18:48:03    134s]     M6       N            V          0.181         0.254         0.046
[04/02 18:48:03    134s]     MQ       N            H          0.075         0.240         0.018
[04/02 18:48:03    134s]     LM       N            V          0.068         0.231         0.016
[04/02 18:48:03    134s]     --------------------------------------------------------------------
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Via selection for estimated routes (rule default):
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     ------------------------------------------------------------
[04/02 18:48:03    134s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[04/02 18:48:03    134s]     Range                (Ohm)    (fF)     (fs)     Only
[04/02 18:48:03    134s]     ------------------------------------------------------------
[04/02 18:48:03    134s]     M1-M2    V1_H        6.000    0.030    0.180    false
[04/02 18:48:03    134s]     M2-M3    V2_H        6.000    0.020    0.122    false
[04/02 18:48:03    134s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[04/02 18:48:03    134s]     M3-M4    V3_H        6.000    0.020    0.121    false
[04/02 18:48:03    134s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[04/02 18:48:03    134s]     M4-M5    V4_H        6.000    0.020    0.120    false
[04/02 18:48:03    134s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[04/02 18:48:03    134s]     M5-M6    V5_H        6.000    0.019    0.115    false
[04/02 18:48:03    134s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[04/02 18:48:03    134s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[04/02 18:48:03    134s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[04/02 18:48:03    134s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[04/02 18:48:03    134s]     ------------------------------------------------------------
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[04/02 18:48:03    134s]     No ideal or dont_touch nets found in the clock tree
[04/02 18:48:03    134s]     No dont_touch hnets found in the clock tree
[04/02 18:48:03    134s]     No dont_touch hpins found in the clock network.
[04/02 18:48:03    134s]     Checking for illegal sizes of clock logic instances...
[04/02 18:48:03    134s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Filtering reasons for cell type: buffer
[04/02 18:48:03    134s]     =======================================
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:48:03    134s]     Clock trees    Power domain    Reason                         Library cells
[04/02 18:48:03    134s]     ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:48:03    134s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[04/02 18:48:03    134s]     ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Filtering reasons for cell type: inverter
[04/02 18:48:03    134s]     =========================================
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:48:03    134s]     Clock trees    Power domain    Reason                         Library cells
[04/02 18:48:03    134s]     ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:48:03    134s]     all            auto-default    Library trimming               { CLKINVX3TR }
[04/02 18:48:03    134s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[04/02 18:48:03    134s]                                                                     INVXLTR }
[04/02 18:48:03    134s]     ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.5)
[04/02 18:48:03    134s]     CCOpt configuration status: all checks passed.
[04/02 18:48:03    134s]   Reconstructing clock tree datastructures, skew aware done.
[04/02 18:48:03    134s] Initializing clock structures done.
[04/02 18:48:03    134s] PRO...
[04/02 18:48:03    134s]   PRO active optimizations:
[04/02 18:48:03    134s]    - DRV fixing with sizing
[04/02 18:48:03    134s]   
[04/02 18:48:03    134s]   Detected clock skew data from CTS
[04/02 18:48:03    134s]   Clock DAG stats PRO initial state:
[04/02 18:48:03    134s]     cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:48:03    134s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:48:03    134s]     misc counts      : r=1, pp=0
[04/02 18:48:03    134s]     cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:48:03    134s]     cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:48:03    134s]     sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:48:03    134s]     wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.155pF, total=0.174pF
[04/02 18:48:03    134s]     wire lengths     : top=0.000um, trunk=151.600um, leaf=949.500um, total=1101.100um
[04/02 18:48:03    134s]     hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:48:03    134s]   Clock DAG net violations PRO initial state: none
[04/02 18:48:03    134s]   Clock DAG primary half-corner transition distribution PRO initial state:
[04/02 18:48:03    134s]     Trunk : target=0.100ns count=2 avg=0.093ns sd=0.005ns min=0.090ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:48:03    134s]     Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.005ns min=0.085ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:48:03    134s]   Clock DAG library cell distribution PRO initial state {count}:
[04/02 18:48:03    134s]      Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:48:03    134s]   Clock DAG hash PRO initial state: 2255879938282443215 12091333164342951444
[04/02 18:48:03    134s]   CTS services accumulated run-time stats PRO initial state:
[04/02 18:48:03    134s]     delay calculator: calls=15379, total_wall_time=0.483s, mean_wall_time=0.031ms
[04/02 18:48:03    134s]     legalizer: calls=430, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:48:03    134s]     steiner router: calls=14936, total_wall_time=0.526s, mean_wall_time=0.035ms
[04/02 18:48:03    134s]   Primary reporting skew groups PRO initial state:
[04/02 18:48:03    134s]     skew_group default.clk/typConstraintMode: unconstrained
[04/02 18:48:03    134s]         min path sink: clk_r_REG25_S1/CK
[04/02 18:48:03    134s]         max path sink: clk_r_REG52_S5/CK
[04/02 18:48:03    134s]   Skew group summary PRO initial state:
[04/02 18:48:03    134s]     skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.153, avg=0.149, sd=0.002], skew [0.006 vs 0.100], 100% {0.146, 0.153} (wid=0.008 ws=0.004) (gid=0.145 gs=0.003)
[04/02 18:48:03    134s]   Recomputing CTS skew targets...
[04/02 18:48:03    134s]   Resolving skew group constraints...
[04/02 18:48:03    134s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/02 18:48:03    134s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.152ns.
[04/02 18:48:03    134s] Type 'man IMPCCOPT-1059' for more detail.
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Slackened skew group targets:
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     ---------------------------------------------------------------------
[04/02 18:48:03    134s]     Skew group               Desired    Slackened    Desired    Slackened
[04/02 18:48:03    134s]                              Target     Target       Target     Target
[04/02 18:48:03    134s]                              Max ID     Max ID       Skew       Skew
[04/02 18:48:03    134s]     ---------------------------------------------------------------------
[04/02 18:48:03    134s]     clk/typConstraintMode     0.150       0.152         -           -
[04/02 18:48:03    134s]     ---------------------------------------------------------------------
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]   Resolving skew group constraints done.
[04/02 18:48:03    134s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:03    134s]   PRO Fixing DRVs...
[04/02 18:48:03    134s]     Clock DAG hash before 'PRO Fixing DRVs': 2255879938282443215 12091333164342951444
[04/02 18:48:03    134s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[04/02 18:48:03    134s]       delay calculator: calls=15419, total_wall_time=0.484s, mean_wall_time=0.031ms
[04/02 18:48:03    134s]       legalizer: calls=430, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:48:03    134s]       steiner router: calls=14976, total_wall_time=0.526s, mean_wall_time=0.035ms
[04/02 18:48:03    134s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:48:03    134s]     CCOpt-PRO: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     PRO Statistics: Fix DRVs (cell sizing):
[04/02 18:48:03    134s]     =======================================
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Cell changes by Net Type:
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     -------------------------------------------------------------------------------------------------
[04/02 18:48:03    134s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/02 18:48:03    134s]     -------------------------------------------------------------------------------------------------
[04/02 18:48:03    134s]     top                0            0           0            0                    0                0
[04/02 18:48:03    134s]     trunk              0            0           0            0                    0                0
[04/02 18:48:03    134s]     leaf               0            0           0            0                    0                0
[04/02 18:48:03    134s]     -------------------------------------------------------------------------------------------------
[04/02 18:48:03    134s]     Total              0            0           0            0                    0                0
[04/02 18:48:03    134s]     -------------------------------------------------------------------------------------------------
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/02 18:48:03    134s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/02 18:48:03    134s]     
[04/02 18:48:03    134s]     Clock DAG stats after 'PRO Fixing DRVs':
[04/02 18:48:03    134s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:48:03    134s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:48:03    134s]       misc counts      : r=1, pp=0
[04/02 18:48:03    134s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:48:03    134s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:48:03    134s]       sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:48:03    134s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.155pF, total=0.174pF
[04/02 18:48:03    134s]       wire lengths     : top=0.000um, trunk=151.600um, leaf=949.500um, total=1101.100um
[04/02 18:48:03    134s]       hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:48:03    134s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[04/02 18:48:03    134s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[04/02 18:48:03    134s]       Trunk : target=0.100ns count=2 avg=0.093ns sd=0.005ns min=0.090ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:48:03    134s]       Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.005ns min=0.085ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:48:03    134s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[04/02 18:48:03    134s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:48:03    134s]     Clock DAG hash after 'PRO Fixing DRVs': 2255879938282443215 12091333164342951444
[04/02 18:48:03    134s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[04/02 18:48:03    134s]       delay calculator: calls=15419, total_wall_time=0.484s, mean_wall_time=0.031ms
[04/02 18:48:03    134s]       legalizer: calls=430, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:48:03    134s]       steiner router: calls=14976, total_wall_time=0.526s, mean_wall_time=0.035ms
[04/02 18:48:03    134s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[04/02 18:48:03    134s]       skew_group default.clk/typConstraintMode: unconstrained
[04/02 18:48:03    134s]           min path sink: clk_r_REG25_S1/CK
[04/02 18:48:03    134s]           max path sink: clk_r_REG52_S5/CK
[04/02 18:48:03    134s]     Skew group summary after 'PRO Fixing DRVs':
[04/02 18:48:03    134s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.153], skew [0.006 vs 0.100]
[04/02 18:48:03    134s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:48:03    134s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:03    134s]   
[04/02 18:48:03    134s]   Slew Diagnostics: After DRV fixing
[04/02 18:48:03    134s]   ==================================
[04/02 18:48:03    134s]   
[04/02 18:48:03    134s]   Global Causes:
[04/02 18:48:03    134s]   
[04/02 18:48:03    134s]   -------------------------------------
[04/02 18:48:03    134s]   Cause
[04/02 18:48:03    134s]   -------------------------------------
[04/02 18:48:03    134s]   DRV fixing with buffering is disabled
[04/02 18:48:03    134s]   -------------------------------------
[04/02 18:48:03    134s]   
[04/02 18:48:03    134s]   Top 5 overslews:
[04/02 18:48:03    134s]   
[04/02 18:48:03    134s]   ---------------------------------
[04/02 18:48:03    134s]   Overslew    Causes    Driving Pin
[04/02 18:48:03    134s]   ---------------------------------
[04/02 18:48:03    134s]     (empty table)
[04/02 18:48:03    134s]   ---------------------------------
[04/02 18:48:03    134s]   
[04/02 18:48:03    134s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/02 18:48:03    134s]   
[04/02 18:48:03    134s]   -------------------
[04/02 18:48:03    134s]   Cause    Occurences
[04/02 18:48:03    134s]   -------------------
[04/02 18:48:03    134s]     (empty table)
[04/02 18:48:03    134s]   -------------------
[04/02 18:48:03    134s]   
[04/02 18:48:03    134s]   Violation diagnostics counts from the 0 nodes that have violations:
[04/02 18:48:03    134s]   
[04/02 18:48:03    134s]   -------------------
[04/02 18:48:03    134s]   Cause    Occurences
[04/02 18:48:03    134s]   -------------------
[04/02 18:48:03    134s]     (empty table)
[04/02 18:48:03    134s]   -------------------
[04/02 18:48:03    134s]   
[04/02 18:48:03    134s]   Reconnecting optimized routes...
[04/02 18:48:03    134s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:03    134s]   Set dirty flag on 0 instances, 0 nets
[04/02 18:48:03    134s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:48:03    134s] End AAE Lib Interpolated Model. (MEM=3514.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:03    134s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:03    134s]   Clock DAG stats PRO final:
[04/02 18:48:03    134s]     cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:48:03    134s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:48:03    134s]     misc counts      : r=1, pp=0
[04/02 18:48:03    134s]     cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:48:03    134s]     cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:48:03    134s]     sink capacitance : total=0.129pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:48:03    134s]     wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.155pF, total=0.174pF
[04/02 18:48:03    134s]     wire lengths     : top=0.000um, trunk=151.600um, leaf=949.500um, total=1101.100um
[04/02 18:48:03    134s]     hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:48:03    134s]   Clock DAG net violations PRO final: none
[04/02 18:48:03    134s]   Clock DAG primary half-corner transition distribution PRO final:
[04/02 18:48:03    134s]     Trunk : target=0.100ns count=2 avg=0.093ns sd=0.005ns min=0.090ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:48:03    134s]     Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.005ns min=0.085ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:48:03    134s]   Clock DAG library cell distribution PRO final {count}:
[04/02 18:48:03    134s]      Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:48:03    134s]   Clock DAG hash PRO final: 2255879938282443215 12091333164342951444
[04/02 18:48:03    134s]   CTS services accumulated run-time stats PRO final:
[04/02 18:48:03    134s]     delay calculator: calls=15423, total_wall_time=0.485s, mean_wall_time=0.031ms
[04/02 18:48:03    134s]     legalizer: calls=430, total_wall_time=0.016s, mean_wall_time=0.038ms
[04/02 18:48:03    134s]     steiner router: calls=14976, total_wall_time=0.526s, mean_wall_time=0.035ms
[04/02 18:48:03    134s]   Primary reporting skew groups PRO final:
[04/02 18:48:03    134s]     skew_group default.clk/typConstraintMode: unconstrained
[04/02 18:48:03    134s]         min path sink: clk_r_REG25_S1/CK
[04/02 18:48:03    134s]         max path sink: clk_r_REG52_S5/CK
[04/02 18:48:03    134s]   Skew group summary PRO final:
[04/02 18:48:03    134s]     skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.153, avg=0.149, sd=0.002], skew [0.006 vs 0.100], 100% {0.146, 0.153} (wid=0.008 ws=0.004) (gid=0.145 gs=0.003)
[04/02 18:48:03    134s] PRO done.
[04/02 18:48:03    134s] Restoring CTS place status for unmodified clock tree cells and sinks.
[04/02 18:48:03    134s] numClockCells = 5, numClockCellsFixed = 0, numClockCellsRestored = 3, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/02 18:48:03    134s] Net route status summary:
[04/02 18:48:03    134s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:48:03    134s]   Non-clock:   656 (unrouted=2, trialRouted=0, noStatus=0, routed=654, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:48:03    134s] Updating delays...
[04/02 18:48:03    134s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:03    134s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:03    134s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:03    134s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:03    134s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:03    134s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:03    134s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:03    134s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:03    134s] Dumping Information for Job ...
[04/02 18:48:03    134s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[04/02 18:48:03    134s] Updating delays done.
[04/02 18:48:03    134s] PRO done. (took cpu=0:00:01.5 real=0:00:01.8)
[04/02 18:48:03    134s] Leaving CCOpt scope - Cleaning up placement interface...
[04/02 18:48:03    134s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3911.9M, EPOCH TIME: 1680475683.480084
[04/02 18:48:03    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[04/02 18:48:03    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:03    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:03    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:03    134s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.008, MEM:3621.9M, EPOCH TIME: 1680475683.488314
[04/02 18:48:03    134s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:03    134s] *** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:01.5/0:00:01.8 (0.9), totSession cpu/real = 0:02:14.5/0:04:17.5 (0.5), mem = 3462.3M
[04/02 18:48:03    134s] 
[04/02 18:48:03    134s] =============================================================================================
[04/02 18:48:03    134s]  Step TAT Report : ClockDrv #1 / optDesign #3                                   21.14-s109_1
[04/02 18:48:03    134s] =============================================================================================
[04/02 18:48:03    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:03    134s] ---------------------------------------------------------------------------------------------
[04/02 18:48:03    134s] [ OptimizationStep       ]      1   0:00:01.8  (  99.5 % )     0:00:01.8 /  0:00:01.5    0.9
[04/02 18:48:03    134s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:03    134s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:03    134s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:03    134s] ---------------------------------------------------------------------------------------------
[04/02 18:48:03    134s]  ClockDrv #1 TOTAL                  0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.5    0.9
[04/02 18:48:03    134s] ---------------------------------------------------------------------------------------------
[04/02 18:48:03    134s] 
[04/02 18:48:03    134s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:48:03    134s] **INFO: Start fixing DRV (Mem = 3414.35M) ...
[04/02 18:48:03    134s] Begin: GigaOpt DRV Optimization
[04/02 18:48:03    134s] Glitch fixing enabled
[04/02 18:48:03    134s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[04/02 18:48:03    134s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:14.6/0:04:17.6 (0.5), mem = 3414.3M
[04/02 18:48:03    134s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:48:03    134s] End AAE Lib Interpolated Model. (MEM=3414.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:03    134s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.20
[04/02 18:48:03    134s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:48:03    134s] ### Creating PhyDesignMc. totSessionCpu=0:02:15 mem=3414.3M
[04/02 18:48:03    134s] OPERPROF: Starting DPlace-Init at level 1, MEM:3414.3M, EPOCH TIME: 1680475683.621874
[04/02 18:48:03    134s] Processing tracks to init pin-track alignment.
[04/02 18:48:03    134s] z: 2, totalTracks: 1
[04/02 18:48:03    134s] z: 4, totalTracks: 1
[04/02 18:48:03    134s] z: 6, totalTracks: 1
[04/02 18:48:03    134s] z: 8, totalTracks: 1
[04/02 18:48:03    134s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:48:03    134s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3414.3M, EPOCH TIME: 1680475683.673091
[04/02 18:48:03    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:03    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:03    134s] 
[04/02 18:48:03    134s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:03    134s] 
[04/02 18:48:03    134s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:48:03    134s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3403.3M, EPOCH TIME: 1680475683.691603
[04/02 18:48:03    134s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3403.3M, EPOCH TIME: 1680475683.691767
[04/02 18:48:03    134s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3403.3M, EPOCH TIME: 1680475683.694057
[04/02 18:48:03    134s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3403.3MB).
[04/02 18:48:03    134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.073, MEM:3403.3M, EPOCH TIME: 1680475683.694429
[04/02 18:48:03    134s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:48:03    134s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:15 mem=3403.3M
[04/02 18:48:03    134s] #optDebug: Start CG creation (mem=3403.3M)
[04/02 18:48:03    134s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[04/02 18:48:03    134s] (cpu=0:00:00.1, mem=3479.9M)
[04/02 18:48:03    134s]  ...processing cgPrt (cpu=0:00:00.1, mem=3479.9M)
[04/02 18:48:03    134s]  ...processing cgEgp (cpu=0:00:00.1, mem=3479.9M)
[04/02 18:48:03    134s]  ...processing cgPbk (cpu=0:00:00.1, mem=3479.9M)
[04/02 18:48:03    134s]  ...processing cgNrb(cpu=0:00:00.1, mem=3479.9M)
[04/02 18:48:03    134s]  ...processing cgObs (cpu=0:00:00.1, mem=3479.9M)
[04/02 18:48:03    134s]  ...processing cgCon (cpu=0:00:00.1, mem=3479.9M)
[04/02 18:48:03    134s]  ...processing cgPdm (cpu=0:00:00.1, mem=3479.9M)
[04/02 18:48:03    134s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3479.9M)
[04/02 18:48:03    134s] ### Creating RouteCongInterface, started
[04/02 18:48:03    134s] {MMLU 0 4 658}
[04/02 18:48:03    134s] ### Creating LA Mngr. totSessionCpu=0:02:15 mem=3479.9M
[04/02 18:48:03    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:15 mem=3479.9M
[04/02 18:48:03    134s] ### Creating RouteCongInterface, finished
[04/02 18:48:03    134s] 
[04/02 18:48:03    134s] Creating Lib Analyzer ...
[04/02 18:48:03    134s] 
[04/02 18:48:03    134s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:48:03    134s] Summary for sequential cells identification: 
[04/02 18:48:03    134s]   Identified SBFF number: 112
[04/02 18:48:03    134s]   Identified MBFF number: 0
[04/02 18:48:03    134s]   Identified SB Latch number: 0
[04/02 18:48:03    134s]   Identified MB Latch number: 0
[04/02 18:48:03    134s]   Not identified SBFF number: 8
[04/02 18:48:03    134s]   Not identified MBFF number: 0
[04/02 18:48:03    134s]   Not identified SB Latch number: 0
[04/02 18:48:03    134s]   Not identified MB Latch number: 0
[04/02 18:48:03    134s]   Number of sequential cells which are not FFs: 34
[04/02 18:48:03    134s]  Visiting view : setupAnalysis
[04/02 18:48:03    134s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:03    134s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:03    134s]  Visiting view : holdAnalysis
[04/02 18:48:03    134s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:03    134s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:03    134s] TLC MultiMap info (StdDelay):
[04/02 18:48:03    134s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:03    134s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:03    134s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:03    134s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:03    134s]  Setting StdDelay to: 22.7ps
[04/02 18:48:03    134s] 
[04/02 18:48:03    134s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:48:03    134s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:48:03    134s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:48:03    134s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:48:03    134s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:48:03    134s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:48:03    134s] 
[04/02 18:48:03    134s] {RT rc-typ 0 4 4 0}
[04/02 18:48:04    135s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:16 mem=3479.9M
[04/02 18:48:04    135s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:16 mem=3479.9M
[04/02 18:48:04    135s] Creating Lib Analyzer, finished. 
[04/02 18:48:05    135s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[04/02 18:48:05    135s] **INFO: Disabling fanout fix in postRoute stage.
[04/02 18:48:05    135s] [GPS-DRV] Optimizer parameters ============================= 
[04/02 18:48:05    135s] [GPS-DRV] maxDensity (design): 0.95
[04/02 18:48:05    135s] [GPS-DRV] maxLocalDensity: 0.96
[04/02 18:48:05    135s] [GPS-DRV] MaintainWNS: 1
[04/02 18:48:05    135s] [GPS-DRV] All active and enabled setup views
[04/02 18:48:05    135s] [GPS-DRV]     setupAnalysis
[04/02 18:48:05    135s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:48:05    135s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:48:05    135s] [GPS-DRV] maxLength on: Threshold = 1000um
[04/02 18:48:05    135s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/02 18:48:05    135s] [GPS-DRV] timing-driven DRV settings
[04/02 18:48:05    135s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/02 18:48:05    135s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3722.2M, EPOCH TIME: 1680475685.118107
[04/02 18:48:05    135s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3722.2M, EPOCH TIME: 1680475685.118369
[04/02 18:48:05    135s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:48:05    135s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:48:05    135s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:48:05    135s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/02 18:48:05    135s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:48:05    135s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/02 18:48:05    135s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:48:05    135s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:48:05    135s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:48:05    135s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:48:05    135s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 17.81%|          |         |
[04/02 18:48:05    135s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:48:05    135s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:48:05    135s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:48:05    135s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 17.81%| 0:00:00.0|  3754.2M|
[04/02 18:48:05    135s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:48:05    135s] 
[04/02 18:48:05    135s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3754.2M) ***
[04/02 18:48:05    135s] 
[04/02 18:48:05    135s] Begin: glitch net info
[04/02 18:48:05    135s] glitch slack range: number of glitch nets
[04/02 18:48:05    135s] glitch slack < -0.32 : 0
[04/02 18:48:05    135s] -0.32 < glitch slack < -0.28 : 0
[04/02 18:48:05    135s] -0.28 < glitch slack < -0.24 : 0
[04/02 18:48:05    135s] -0.24 < glitch slack < -0.2 : 0
[04/02 18:48:05    135s] -0.2 < glitch slack < -0.16 : 0
[04/02 18:48:05    135s] -0.16 < glitch slack < -0.12 : 0
[04/02 18:48:05    135s] -0.12 < glitch slack < -0.08 : 0
[04/02 18:48:05    136s] -0.08 < glitch slack < -0.04 : 0
[04/02 18:48:05    136s] -0.04 < glitch slack : 0
[04/02 18:48:05    136s] End: glitch net info
[04/02 18:48:05    136s] Total-nets :: 658, Stn-nets :: 0, ratio :: 0 %, Total-len 15400.7, Stn-len 0
[04/02 18:48:05    136s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3592.9M, EPOCH TIME: 1680475685.179544
[04/02 18:48:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:48:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:05    136s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:3447.9M, EPOCH TIME: 1680475685.187687
[04/02 18:48:05    136s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:48:05    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.20
[04/02 18:48:05    136s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.5/0:00:01.6 (0.9), totSession cpu/real = 0:02:16.0/0:04:19.2 (0.5), mem = 3447.9M
[04/02 18:48:05    136s] 
[04/02 18:48:05    136s] =============================================================================================
[04/02 18:48:05    136s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     21.14-s109_1
[04/02 18:48:05    136s] =============================================================================================
[04/02 18:48:05    136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:05    136s] ---------------------------------------------------------------------------------------------
[04/02 18:48:05    136s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.5
[04/02 18:48:05    136s] [ CellServerInit         ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.6
[04/02 18:48:05    136s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  57.8 % )     0:00:00.9 /  0:00:00.9    1.0
[04/02 18:48:05    136s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:05    136s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.0    0.5
[04/02 18:48:05    136s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:05    136s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:05    136s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    0.7
[04/02 18:48:05    136s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[04/02 18:48:05    136s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:05    136s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.3
[04/02 18:48:05    136s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:05    136s] [ MISC                   ]          0:00:00.4  (  22.5 % )     0:00:00.4 /  0:00:00.3    1.0
[04/02 18:48:05    136s] ---------------------------------------------------------------------------------------------
[04/02 18:48:05    136s]  DrvOpt #1 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    0.9
[04/02 18:48:05    136s] ---------------------------------------------------------------------------------------------
[04/02 18:48:05    136s] 
[04/02 18:48:05    136s] drv optimizer changes nothing and skips refinePlace
[04/02 18:48:05    136s] End: GigaOpt DRV Optimization
[04/02 18:48:05    136s] **optDesign ... cpu = 0:00:09, real = 0:00:13, mem = 2364.2M, totSessionCpu=0:02:16 **
[04/02 18:48:05    136s] *info:
[04/02 18:48:05    136s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3447.90M).
[04/02 18:48:05    136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3447.9M, EPOCH TIME: 1680475685.197397
[04/02 18:48:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:05    136s] 
[04/02 18:48:05    136s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:05    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.081, MEM:3449.4M, EPOCH TIME: 1680475685.278224
[04/02 18:48:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:05    136s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.03min mem=3447.9M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3637.8M, EPOCH TIME: 1680475685.379753
[04/02 18:48:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:05    136s] 
[04/02 18:48:05    136s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:05    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:3639.3M, EPOCH TIME: 1680475685.398807
[04/02 18:48:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:05    136s] Density: 17.807%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:13, mem = 2364.2M, totSessionCpu=0:02:16 **
[04/02 18:48:05    136s]   DRV Snapshot: (REF)
[04/02 18:48:05    136s]          Tran DRV: 0 (0)
[04/02 18:48:05    136s]           Cap DRV: 0 (0)
[04/02 18:48:05    136s]        Fanout DRV: 0 (0)
[04/02 18:48:05    136s]            Glitch: 0 (0)
[04/02 18:48:05    136s] *** Timing NOT met, worst failing slack is 0.008
[04/02 18:48:05    136s] *** Check timing (0:00:00.0)
[04/02 18:48:05    136s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:48:05    136s] Deleting Lib Analyzer.
[04/02 18:48:05    136s] Begin: GigaOpt Optimization in WNS mode
[04/02 18:48:05    136s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[04/02 18:48:05    136s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:48:05    136s] End AAE Lib Interpolated Model. (MEM=3583.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:05    136s] *** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:16.2/0:04:19.5 (0.5), mem = 3583.3M
[04/02 18:48:05    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.21
[04/02 18:48:05    136s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:48:05    136s] ### Creating PhyDesignMc. totSessionCpu=0:02:16 mem=3583.3M
[04/02 18:48:05    136s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:48:05    136s] OPERPROF: Starting DPlace-Init at level 1, MEM:3583.3M, EPOCH TIME: 1680475685.499951
[04/02 18:48:05    136s] Processing tracks to init pin-track alignment.
[04/02 18:48:05    136s] z: 2, totalTracks: 1
[04/02 18:48:05    136s] z: 4, totalTracks: 1
[04/02 18:48:05    136s] z: 6, totalTracks: 1
[04/02 18:48:05    136s] z: 8, totalTracks: 1
[04/02 18:48:05    136s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:48:05    136s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3583.3M, EPOCH TIME: 1680475685.504423
[04/02 18:48:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:05    136s] 
[04/02 18:48:05    136s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:05    136s] 
[04/02 18:48:05    136s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:48:05    136s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.082, MEM:3584.8M, EPOCH TIME: 1680475685.586341
[04/02 18:48:05    136s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3584.8M, EPOCH TIME: 1680475685.586530
[04/02 18:48:05    136s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3584.8M, EPOCH TIME: 1680475685.588880
[04/02 18:48:05    136s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3584.8MB).
[04/02 18:48:05    136s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.089, MEM:3584.8M, EPOCH TIME: 1680475685.589285
[04/02 18:48:05    136s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:48:05    136s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:16 mem=3584.8M
[04/02 18:48:05    136s] ### Creating RouteCongInterface, started
[04/02 18:48:05    136s] ### Creating RouteCongInterface, finished
[04/02 18:48:05    136s] 
[04/02 18:48:05    136s] Creating Lib Analyzer ...
[04/02 18:48:05    136s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:48:05    136s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:48:05    136s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:48:05    136s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:48:05    136s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:48:05    136s] 
[04/02 18:48:05    136s] {RT rc-typ 0 4 4 0}
[04/02 18:48:06    137s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:17 mem=3584.8M
[04/02 18:48:06    137s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:17 mem=3584.8M
[04/02 18:48:06    137s] Creating Lib Analyzer, finished. 
[04/02 18:48:07    137s] *info: 4 clock nets excluded
[04/02 18:48:07    137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1311766.1
[04/02 18:48:07    137s] PathGroup :  reg2reg  TargetSlack : 0.05 
[04/02 18:48:07    137s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:48:07    137s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:48:07    137s] ** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 17.81
[04/02 18:48:07    137s] Optimizer WNS Pass 0
[04/02 18:48:07    137s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.053|0.000|
|reg2reg   |0.008|0.000|
|HEPG      |0.008|0.000|
|All Paths |0.008|0.000|
+----------+-----+-----+

[04/02 18:48:07    137s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3782.8M, EPOCH TIME: 1680475687.230811
[04/02 18:48:07    137s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3782.8M, EPOCH TIME: 1680475687.230985
[04/02 18:48:07    137s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[04/02 18:48:07    137s] Info: End MT loop @oiCellDelayCachingJob.
[04/02 18:48:07    137s] Active Path Group: reg2reg  
[04/02 18:48:07    137s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+-------------------+
[04/02 18:48:07    137s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|     End Point     |
[04/02 18:48:07    137s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+-------------------+
[04/02 18:48:07    137s] |   0.008|    0.008|   0.000|    0.000|   17.81%|   0:00:00.0| 3782.8M|setupAnalysis|  reg2reg| clk_r_REG16_S2/D  |
[04/02 18:48:07    138s] |   0.031|    0.031|   0.000|    0.000|   17.83%|   0:00:00.0| 3976.3M|setupAnalysis|  reg2reg| clk_r_REG63_S1/D  |
[04/02 18:48:07    138s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[04/02 18:48:07    138s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[04/02 18:48:07    138s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:07    138s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:07    138s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:07    138s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:07    138s] Dumping Information for Job ...
[04/02 18:48:07    138s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[04/02 18:48:07    138s] |   0.038|    0.038|   0.000|    0.000|   17.85%|   0:00:00.0| 3988.7M|setupAnalysis|  reg2reg| clk_r_REG63_S1/D  |
[04/02 18:48:07    138s] |   0.049|    0.049|   0.000|    0.000|   17.87%|   0:00:00.0| 3988.7M|setupAnalysis|  reg2reg| clk_r_REG63_S1/D  |
[04/02 18:48:08    138s] |   0.050|    0.052|   0.000|    0.000|   17.90%|   0:00:01.0| 3997.8M|           NA|       NA| NA                |
[04/02 18:48:08    138s] |   0.050|    0.052|   0.000|    0.000|   17.90%|   0:00:00.0| 3997.8M|setupAnalysis|       NA| NA                |
[04/02 18:48:08    138s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+-------------------+
[04/02 18:48:08    138s] 
[04/02 18:48:08    138s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=3997.8M) ***
[04/02 18:48:08    138s] 
[04/02 18:48:08    138s] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=3997.8M) ***
[04/02 18:48:08    138s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.053|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

[04/02 18:48:08    138s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 17.90
[04/02 18:48:08    138s] Update Timing Windows (Threshold 0.023) ...
[04/02 18:48:08    138s] Re Calculate Delays on 7 Nets
[04/02 18:48:08    138s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.053|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

[04/02 18:48:08    138s] 
[04/02 18:48:08    138s] *** Finish Post Route Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=3997.8M) ***
[04/02 18:48:08    138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1311766.1
[04/02 18:48:08    138s] Total-nets :: 658, Stn-nets :: 0, ratio :: 0 %, Total-len 15400.7, Stn-len 0
[04/02 18:48:08    138s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3836.6M, EPOCH TIME: 1680475688.205984
[04/02 18:48:08    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:48:08    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:08    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:08    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:08    138s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.064, MEM:3533.6M, EPOCH TIME: 1680475688.269720
[04/02 18:48:08    138s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:48:08    138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.21
[04/02 18:48:08    138s] *** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:02.5/0:00:02.8 (0.9), totSession cpu/real = 0:02:18.7/0:04:22.3 (0.5), mem = 3533.6M
[04/02 18:48:08    138s] 
[04/02 18:48:08    138s] =============================================================================================
[04/02 18:48:08    138s]  Step TAT Report : WnsOpt #1 / optDesign #3                                     21.14-s109_1
[04/02 18:48:08    138s] =============================================================================================
[04/02 18:48:08    138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:08    138s] ---------------------------------------------------------------------------------------------
[04/02 18:48:08    138s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:08    138s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  36.1 % )     0:00:01.0 /  0:00:00.9    0.9
[04/02 18:48:08    138s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:08    138s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:48:08    138s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:08    138s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:08    138s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:08    138s] [ TransformInit          ]      1   0:00:00.6  (  20.6 % )     0:00:01.6 /  0:00:01.5    0.9
[04/02 18:48:08    138s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:08    138s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/02 18:48:08    138s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/02 18:48:08    138s] [ OptGetWeight           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:08    138s] [ OptEval                ]      4   0:00:00.3  (   9.7 % )     0:00:00.3 /  0:00:00.4    1.5
[04/02 18:48:08    138s] [ OptCommit              ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[04/02 18:48:08    138s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.1    0.7
[04/02 18:48:08    138s] [ IncrDelayCalc          ]     25   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    0.6
[04/02 18:48:08    138s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:48:08    138s] [ SetupOptGetWorkingSet  ]     12   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    0.6
[04/02 18:48:08    138s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:08    138s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:08    138s] [ IncrTimingUpdate       ]      9   0:00:00.2  (   8.4 % )     0:00:00.2 /  0:00:00.1    0.5
[04/02 18:48:08    138s] [ MISC                   ]          0:00:00.3  (   9.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/02 18:48:08    138s] ---------------------------------------------------------------------------------------------
[04/02 18:48:08    138s]  WnsOpt #1 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.5    0.9
[04/02 18:48:08    138s] ---------------------------------------------------------------------------------------------
[04/02 18:48:08    138s] 
[04/02 18:48:08    138s] **INFO: Skipping refine place as no non-legal commits were detected
[04/02 18:48:08    138s] End: GigaOpt Optimization in WNS mode
[04/02 18:48:08    138s] Skipping post route harden opt
[04/02 18:48:08    138s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:48:08    138s] Deleting Lib Analyzer.
[04/02 18:48:08    138s] GigaOpt: target slack met, skip TNS optimization
[04/02 18:48:08    138s]   Timing Snapshot: (REF)
[04/02 18:48:08    138s]      Weighted WNS: 0.000
[04/02 18:48:08    138s]       All  PG WNS: 0.000
[04/02 18:48:08    138s]       High PG WNS: 0.000
[04/02 18:48:08    138s]       All  PG TNS: 0.000
[04/02 18:48:08    138s]       High PG TNS: 0.000
[04/02 18:48:08    138s]       Low  PG TNS: 0.000
[04/02 18:48:08    138s]    Category Slack: { [L, 0.002] [H, 0.002] }
[04/02 18:48:08    138s] 
[04/02 18:48:08    138s] 
[04/02 18:48:08    138s] Creating Lib Analyzer ...
[04/02 18:48:08    138s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:48:08    138s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:48:08    138s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:48:08    138s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:48:08    138s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:48:08    138s] 
[04/02 18:48:08    138s] {RT rc-typ 0 4 4 0}
[04/02 18:48:09    139s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:20 mem=3480.0M
[04/02 18:48:09    139s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:20 mem=3480.0M
[04/02 18:48:09    139s] Creating Lib Analyzer, finished. 
[04/02 18:48:09    139s] **INFO: flowCheckPoint #3 OptimizationPreEco
[04/02 18:48:09    139s] Running postRoute recovery in preEcoRoute mode
[04/02 18:48:09    139s] **optDesign ... cpu = 0:00:12, real = 0:00:17, mem = 2395.0M, totSessionCpu=0:02:20 **
[04/02 18:48:09    139s]   DRV Snapshot: (TGT)
[04/02 18:48:09    139s]          Tran DRV: 0 (0)
[04/02 18:48:09    139s]           Cap DRV: 0 (0)
[04/02 18:48:09    139s]        Fanout DRV: 0 (0)
[04/02 18:48:09    139s]            Glitch: 0 (0)
[04/02 18:48:09    139s] Checking DRV degradation...
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s] Recovery Manager:
[04/02 18:48:09    139s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:48:09    139s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:48:09    139s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:48:09    139s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/02 18:48:09    139s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3479.11M, totSessionCpu=0:02:20).
[04/02 18:48:09    139s] **optDesign ... cpu = 0:00:12, real = 0:00:17, mem = 2395.0M, totSessionCpu=0:02:20 **
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s]   DRV Snapshot: (REF)
[04/02 18:48:09    139s]          Tran DRV: 0 (0)
[04/02 18:48:09    139s]           Cap DRV: 0 (0)
[04/02 18:48:09    139s]        Fanout DRV: 0 (0)
[04/02 18:48:09    139s]            Glitch: 0 (0)
[04/02 18:48:09    139s] Skipping post route harden opt
[04/02 18:48:09    139s] Running refinePlace -preserveRouting true -hardFence false
[04/02 18:48:09    139s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3612.7M, EPOCH TIME: 1680475689.406998
[04/02 18:48:09    139s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3612.7M, EPOCH TIME: 1680475689.407131
[04/02 18:48:09    139s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3612.7M, EPOCH TIME: 1680475689.407240
[04/02 18:48:09    139s] Processing tracks to init pin-track alignment.
[04/02 18:48:09    139s] z: 2, totalTracks: 1
[04/02 18:48:09    139s] z: 4, totalTracks: 1
[04/02 18:48:09    139s] z: 6, totalTracks: 1
[04/02 18:48:09    139s] z: 8, totalTracks: 1
[04/02 18:48:09    139s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:48:09    139s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3612.7M, EPOCH TIME: 1680475689.469249
[04/02 18:48:09    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:09    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:48:09    139s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.023, REAL:0.022, MEM:3614.1M, EPOCH TIME: 1680475689.491270
[04/02 18:48:09    139s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3614.1M, EPOCH TIME: 1680475689.491482
[04/02 18:48:09    139s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:3614.1M, EPOCH TIME: 1680475689.494084
[04/02 18:48:09    139s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3614.1MB).
[04/02 18:48:09    139s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.033, REAL:0.087, MEM:3614.1M, EPOCH TIME: 1680475689.494550
[04/02 18:48:09    139s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.033, REAL:0.088, MEM:3614.1M, EPOCH TIME: 1680475689.494668
[04/02 18:48:09    139s] TDRefine: refinePlace mode is spiral
[04/02 18:48:09    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1311766.12
[04/02 18:48:09    139s] OPERPROF:   Starting RefinePlace at level 2, MEM:3614.1M, EPOCH TIME: 1680475689.494914
[04/02 18:48:09    139s] *** Starting refinePlace (0:02:20 mem=3614.1M) ***
[04/02 18:48:09    139s] Total net bbox length = 1.321e+04 (6.374e+03 6.834e+03) (ext = 1.882e+03)
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:09    139s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:48:09    139s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:48:09    139s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3614.1M, EPOCH TIME: 1680475689.500303
[04/02 18:48:09    139s] Starting refinePlace ...
[04/02 18:48:09    139s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:48:09    139s] One DDP V2 for no tweak run.
[04/02 18:48:09    139s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:48:09    139s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3678.1M, EPOCH TIME: 1680475689.571558
[04/02 18:48:09    139s] DDP initSite1 nrRow 46 nrJob 46
[04/02 18:48:09    139s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3678.1M, EPOCH TIME: 1680475689.571817
[04/02 18:48:09    139s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3678.1M, EPOCH TIME: 1680475689.572034
[04/02 18:48:09    139s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3678.1M, EPOCH TIME: 1680475689.572113
[04/02 18:48:09    139s] DDP markSite nrRow 46 nrJob 46
[04/02 18:48:09    139s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3678.1M, EPOCH TIME: 1680475689.572317
[04/02 18:48:09    139s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3678.1M, EPOCH TIME: 1680475689.572389
[04/02 18:48:09    139s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3678.1M, EPOCH TIME: 1680475689.572931
[04/02 18:48:09    139s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3678.1M, EPOCH TIME: 1680475689.573052
[04/02 18:48:09    139s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:3678.1M, EPOCH TIME: 1680475689.573832
[04/02 18:48:09    139s] ** Cut row section cpu time 0:00:00.0.
[04/02 18:48:09    139s]  ** Cut row section real time 0:00:00.0.
[04/02 18:48:09    139s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:3678.1M, EPOCH TIME: 1680475689.573974
[04/02 18:48:09    139s]   Spread Effort: high, post-route mode, useDDP on.
[04/02 18:48:09    139s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3614.1MB) @(0:02:20 - 0:02:20).
[04/02 18:48:09    139s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:48:09    139s] wireLenOptFixPriorityInst 77 inst fixed
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s] Running Spiral MT with 6 threads  fetchWidth=8 
[04/02 18:48:09    139s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/02 18:48:09    139s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:48:09    139s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/02 18:48:09    139s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3614.1MB) @(0:02:20 - 0:02:20).
[04/02 18:48:09    139s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/02 18:48:09    139s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/02 18:48:09    139s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3614.1MB
[04/02 18:48:09    139s] Statistics of distance of Instance movement in refine placement:
[04/02 18:48:09    139s]   maximum (X+Y) =         0.00 um
[04/02 18:48:09    139s]   mean    (X+Y) =         0.00 um
[04/02 18:48:09    139s] Summary Report:
[04/02 18:48:09    139s] Instances move: 0 (out of 653 movable)
[04/02 18:48:09    139s] Instances flipped: 0
[04/02 18:48:09    139s] Mean displacement: 0.00 um
[04/02 18:48:09    139s] Max displacement: 0.00 um 
[04/02 18:48:09    139s] Total instances moved : 0
[04/02 18:48:09    139s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.055, REAL:0.179, MEM:3614.1M, EPOCH TIME: 1680475689.679596
[04/02 18:48:09    139s] Total net bbox length = 1.321e+04 (6.374e+03 6.834e+03) (ext = 1.882e+03)
[04/02 18:48:09    139s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3614.1MB
[04/02 18:48:09    139s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3614.1MB) @(0:02:20 - 0:02:20).
[04/02 18:48:09    139s] *** Finished refinePlace (0:02:20 mem=3614.1M) ***
[04/02 18:48:09    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1311766.12
[04/02 18:48:09    139s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.061, REAL:0.185, MEM:3614.1M, EPOCH TIME: 1680475689.680353
[04/02 18:48:09    139s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3614.1M, EPOCH TIME: 1680475689.680428
[04/02 18:48:09    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:48:09    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:09    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:09    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:09    139s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.004, REAL:0.004, MEM:3481.1M, EPOCH TIME: 1680475689.683995
[04/02 18:48:09    139s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.098, REAL:0.277, MEM:3481.1M, EPOCH TIME: 1680475689.684148
[04/02 18:48:09    139s] {MMLU 0 4 658}
[04/02 18:48:09    139s] ### Creating LA Mngr. totSessionCpu=0:02:20 mem=3481.1M
[04/02 18:48:09    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:20 mem=3481.1M
[04/02 18:48:09    139s] Default Rule : ""
[04/02 18:48:09    139s] Non Default Rules :
[04/02 18:48:09    139s] Worst Slack : 0.002 ns
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s] Start Layer Assignment ...
[04/02 18:48:09    139s] WNS(0.002ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s] Select 12 cadidates out of 660.
[04/02 18:48:09    139s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[04/02 18:48:09    139s] GigaOpt: setting up router preferences
[04/02 18:48:09    139s] GigaOpt: 0 nets assigned router directives
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s] Start Assign Priority Nets ...
[04/02 18:48:09    139s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[04/02 18:48:09    139s] Existing Priority Nets 0 (0.0%)
[04/02 18:48:09    139s] Total Assign Priority Nets 19 (2.9%)
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s] Set Prefer Layer Routing Effort ...
[04/02 18:48:09    139s] Total Net(658) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s] {MMLU 0 4 658}
[04/02 18:48:09    139s] ### Creating LA Mngr. totSessionCpu=0:02:20 mem=3500.2M
[04/02 18:48:09    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:20 mem=3500.2M
[04/02 18:48:09    139s] #optDebug: Start CG creation (mem=3500.2M)
[04/02 18:48:09    139s]  ...initializing CG  maxDriveDist 1649.643000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 164.964000 
[04/02 18:48:09    139s] (cpu=0:00:00.1, mem=3531.5M)
[04/02 18:48:09    139s]  ...processing cgPrt (cpu=0:00:00.1, mem=3531.5M)
[04/02 18:48:09    139s]  ...processing cgEgp (cpu=0:00:00.1, mem=3531.5M)
[04/02 18:48:09    139s]  ...processing cgPbk (cpu=0:00:00.1, mem=3531.5M)
[04/02 18:48:09    139s]  ...processing cgNrb(cpu=0:00:00.1, mem=3531.5M)
[04/02 18:48:09    139s]  ...processing cgObs (cpu=0:00:00.1, mem=3531.5M)
[04/02 18:48:09    139s]  ...processing cgCon (cpu=0:00:00.1, mem=3531.5M)
[04/02 18:48:09    139s]  ...processing cgPdm (cpu=0:00:00.1, mem=3531.5M)
[04/02 18:48:09    139s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3531.5M)
[04/02 18:48:09    139s] Default Rule : ""
[04/02 18:48:09    139s] Non Default Rules :
[04/02 18:48:09    139s] Worst Slack : 0.002 ns
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s] Start Layer Assignment ...
[04/02 18:48:09    139s] WNS(0.002ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s] Select 14 cadidates out of 660.
[04/02 18:48:09    139s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[04/02 18:48:09    139s] GigaOpt: setting up router preferences
[04/02 18:48:09    139s] GigaOpt: 0 nets assigned router directives
[04/02 18:48:09    139s] 
[04/02 18:48:09    139s] Start Assign Priority Nets ...
[04/02 18:48:09    139s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[04/02 18:48:09    139s] Existing Priority Nets 0 (0.0%)
[04/02 18:48:09    139s] Total Assign Priority Nets 19 (2.9%)
[04/02 18:48:09    139s] {MMLU 0 4 658}
[04/02 18:48:09    139s] ### Creating LA Mngr. totSessionCpu=0:02:20 mem=3531.5M
[04/02 18:48:09    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:20 mem=3531.5M
[04/02 18:48:09    139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3531.5M, EPOCH TIME: 1680475689.986515
[04/02 18:48:09    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:09    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:10    140s] 
[04/02 18:48:10    140s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:10    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.020, MEM:3531.5M, EPOCH TIME: 1680475690.006517
[04/02 18:48:10    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:10    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:10    140s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3636.8M, EPOCH TIME: 1680475690.269399
[04/02 18:48:10    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:10    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:10    140s] 
[04/02 18:48:10    140s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:10    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:3638.3M, EPOCH TIME: 1680475690.287190
[04/02 18:48:10    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:10    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:10    140s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:18, mem = 2358.3M, totSessionCpu=0:02:20 **
[04/02 18:48:10    140s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[04/02 18:48:10    140s] -routeWithEco false                       # bool, default=false
[04/02 18:48:10    140s] -routeSelectedNetOnly false               # bool, default=false
[04/02 18:48:10    140s] -routeWithTimingDriven true               # bool, default=false, user setting
[04/02 18:48:10    140s] -routeWithSiDriven true                   # bool, default=false, user setting
[04/02 18:48:10    140s] Existing Dirty Nets : 0
[04/02 18:48:10    140s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/02 18:48:10    140s] Reset Dirty Nets : 0
[04/02 18:48:10    140s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:20.1/0:04:24.4 (0.5), mem = 3435.8M
[04/02 18:48:10    140s] 
[04/02 18:48:10    140s] globalDetailRoute
[04/02 18:48:10    140s] 
[04/02 18:48:10    140s] #Start globalDetailRoute on Sun Apr  2 18:48:10 2023
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] ### Time Record (globalDetailRoute) is installed.
[04/02 18:48:10    140s] ### Time Record (Pre Callback) is installed.
[04/02 18:48:10    140s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_G4SzjK.rcdb.d/Main_controller.rcdb.d': 1312 access done (mem: 3435.762M)
[04/02 18:48:10    140s] ### Time Record (Pre Callback) is uninstalled.
[04/02 18:48:10    140s] ### Time Record (DB Import) is installed.
[04/02 18:48:10    140s] ### Time Record (Timing Data Generation) is installed.
[04/02 18:48:10    140s] ### Time Record (Timing Data Generation) is uninstalled.
[04/02 18:48:10    140s] ### Net info: total nets: 660
[04/02 18:48:10    140s] ### Net info: dirty nets: 0
[04/02 18:48:10    140s] ### Net info: marked as disconnected nets: 0
[04/02 18:48:10    140s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/02 18:48:10    140s] #num needed restored net=0
[04/02 18:48:10    140s] #need_extraction net=0 (total=660)
[04/02 18:48:10    140s] ### Net info: fully routed nets: 658
[04/02 18:48:10    140s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:48:10    140s] ### Net info: unrouted nets: 0
[04/02 18:48:10    140s] ### Net info: re-extraction nets: 0
[04/02 18:48:10    140s] ### Net info: ignored nets: 0
[04/02 18:48:10    140s] ### Net info: skip routing nets: 0
[04/02 18:48:10    140s] ### import design signature (53): route=679271201 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1212606063 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=1524648678 inst_pattern=1
[04/02 18:48:10    140s] ### Time Record (DB Import) is uninstalled.
[04/02 18:48:10    140s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/02 18:48:10    140s] #RTESIG:78da95944d6b834010867beeaf1836395868eccea8fb714c21575b42daab98b806c10fd0
[04/02 18:48:10    140s] #       15dafefa6e5a28a424aef1b8f3f8cef8ecae8be5fb660b8c30c4783520d71942ba25e282
[04/02 18:48:10    140s] #       d40a05e927c2cc95de9ed9fd62f9f2bac318a1ccebc140b0efbafa11c6c1f430186babf6
[04/02 18:48:10    140s] #       f8f0cb9016e74cf1d9e64d7580c294f958db7fb88824d87e9c4a142a06d676ad61100cb6
[04/02 18:48:10    140s] #       77858b98e408eca7b3878b225f47e986628d29aab199ce5252439ca824913c86a06aad39
[04/02 18:48:10    140s] #       9afe22a96502ac3f644d57983adc57ed74b0d6da6b1a91cedd4d9bc6d3eedd84df949ec8
[04/02 18:48:10    140s] #       088842c94f0f0465dde5f6f2d8c2d5bddf2650cc80e40c4b5211b075badba4e97ab79dd6
[04/02 18:48:10    140s] #       8e5223d0f44e3a46cc3b1da8d07bb851299736d8bc2df2be7079a61d9b6ba4fcbb071394
[04/02 18:48:10    140s] #       e6de9e5a281f431cd1cfa8c4cb2071672bff9856452862f05c214239a39dd3e9659c2276
[04/02 18:48:10    140s] #       823c3311b93f4a68abc6ad6565559b0c234429845b2bc3e3d7d5d7efbe015680a684
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #Skip comparing routing design signature in db-snapshot flow
[04/02 18:48:10    140s] ### Time Record (Data Preparation) is installed.
[04/02 18:48:10    140s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba7041207
[04/02 18:48:10    140s] #       1207b6fdfab91b0c3ada38f5d17afc4a7e6579b17cdf6c81118698ac068c548e906d8922
[04/02 18:48:10    140s] #       4e72859cd41361ee426fcfec7eb17c79dd61825015cda021d8775df308e3a07b18b4b5b5
[04/02 18:48:10    140s] #       393efc32a4f839537e9aa2ad0f50eaaa181bfb0fe7b100db8f538a5c26c04c67348360b0
[04/02 18:48:10    140s] #       bd0b5cc44484c07e327bb838f66514ae28d6eab21edb692d291424a94c53112510d4c6ea
[04/02 18:48:10    140s] #       a3ee2f924aa4c0fa43de76a56ec27d6da68595525ea711e9dcbb69a7f1d4bd9bf09bd453
[04/02 18:48:10    140s] #       11035128a2d382a06abac25e2e9bbbb8f76e1cf90c48cc70494802b6ce769b2c5befb6d3
[04/02 18:48:10    140s] #       b6a3500834dd49c7f079af03257a1f374ae9d4065b98b2e84ba7a7cdd85e23c5df1c4c50
[04/02 18:48:10    140s] #       2af2e65424678d0a2a2e7d621421fa19997a19a4c8d95a7c4c9744c813f0cc1aa19891ce
[04/02 18:48:10    140s] #       f9ee659c97ec04796a22725f4f68ebd6ede555dde81c6344c1b9dbabc2e3d7d5e377df0c
[04/02 18:48:10    140s] #       b7b33c
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:48:10    140s] ### Time Record (Global Routing) is installed.
[04/02 18:48:10    140s] ### Time Record (Global Routing) is uninstalled.
[04/02 18:48:10    140s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/02 18:48:10    140s] #Total number of routable nets = 658.
[04/02 18:48:10    140s] #Total number of nets in the design = 660.
[04/02 18:48:10    140s] #14 routable nets do not have any wires.
[04/02 18:48:10    140s] #644 routable nets have routed wires.
[04/02 18:48:10    140s] #14 nets will be global routed.
[04/02 18:48:10    140s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/02 18:48:10    140s] #4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/02 18:48:10    140s] #Using multithreading with 6 threads.
[04/02 18:48:10    140s] ### Time Record (Data Preparation) is installed.
[04/02 18:48:10    140s] #Start routing data preparation on Sun Apr  2 18:48:10 2023
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:48:10    140s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:48:10    140s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:48:10    140s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:48:10    140s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:48:10    140s] #Build and mark too close pins for the same net.
[04/02 18:48:10    140s] ### Time Record (Cell Pin Access) is installed.
[04/02 18:48:10    140s] #Initial pin access analysis.
[04/02 18:48:10    140s] #Detail pin access analysis.
[04/02 18:48:10    140s] ### Time Record (Cell Pin Access) is uninstalled.
[04/02 18:48:10    140s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:48:10    140s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:10    140s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:10    140s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:10    140s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:10    140s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:10    140s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:48:10    140s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:48:10    140s] #Processed 7/0 dirty instances, 0/26 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(7 insts marked dirty, reset pre-exisiting dirty flag on 7 insts, 0 nets marked need extraction)
[04/02 18:48:10    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2365.51 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] #Regenerating Ggrids automatically.
[04/02 18:48:10    140s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:48:10    140s] #Using automatically generated G-grids.
[04/02 18:48:10    140s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:48:10    140s] #Done routing data preparation.
[04/02 18:48:10    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2367.27 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] #Found 0 nets for post-route si or timing fixing.
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #Finished routing data preparation on Sun Apr  2 18:48:10 2023
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #Cpu time = 00:00:00
[04/02 18:48:10    140s] #Elapsed time = 00:00:00
[04/02 18:48:10    140s] #Increased memory = 5.70 (MB)
[04/02 18:48:10    140s] #Total memory = 2367.27 (MB)
[04/02 18:48:10    140s] #Peak memory = 2468.52 (MB)
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:48:10    140s] ### Time Record (Global Routing) is installed.
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #Start global routing on Sun Apr  2 18:48:10 2023
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #Start global routing initialization on Sun Apr  2 18:48:10 2023
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #Number of eco nets is 14
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #Start global routing data preparation on Sun Apr  2 18:48:10 2023
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] ### build_merged_routing_blockage_rect_list starts on Sun Apr  2 18:48:10 2023 with memory = 2367.27 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.02 [6]--
[04/02 18:48:10    140s] #Start routing resource analysis on Sun Apr  2 18:48:10 2023
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] ### init_is_bin_blocked starts on Sun Apr  2 18:48:10 2023 with memory = 2367.27 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:48:10    140s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Apr  2 18:48:10 2023 with memory = 2367.27 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --2.29 [6]--
[04/02 18:48:10    140s] ### adjust_flow_cap starts on Sun Apr  2 18:48:10 2023 with memory = 2368.69 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.07 [6]--
[04/02 18:48:10    140s] ### adjust_flow_per_partial_route_obs starts on Sun Apr  2 18:48:10 2023 with memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:48:10    140s] ### set_via_blocked starts on Sun Apr  2 18:48:10 2023 with memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.27 [6]--
[04/02 18:48:10    140s] ### copy_flow starts on Sun Apr  2 18:48:10 2023 with memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.02 [6]--
[04/02 18:48:10    140s] #Routing resource analysis is done on Sun Apr  2 18:48:10 2023
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] ### report_flow_cap starts on Sun Apr  2 18:48:10 2023 with memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] #  Resource Analysis:
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/02 18:48:10    140s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/02 18:48:10    140s] #  --------------------------------------------------------------
[04/02 18:48:10    140s] #  M2             V         393         206         660     0.00%
[04/02 18:48:10    140s] #  M3             H         316         133         660     0.00%
[04/02 18:48:10    140s] #  M4             V         475         124         660     0.00%
[04/02 18:48:10    140s] #  --------------------------------------------------------------
[04/02 18:48:10    140s] #  Total                   1185      28.17%        1980     0.00%
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #  5 nets (0.76%) with 1 preferred extra spacing.
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.05 [6]--
[04/02 18:48:10    140s] ### analyze_m2_tracks starts on Sun Apr  2 18:48:10 2023 with memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:48:10    140s] ### report_initial_resource starts on Sun Apr  2 18:48:10 2023 with memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:48:10    140s] ### mark_pg_pins_accessibility starts on Sun Apr  2 18:48:10 2023 with memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:48:10    140s] ### set_net_region starts on Sun Apr  2 18:48:10 2023 with memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.91 [6]--
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #Global routing data preparation is done on Sun Apr  2 18:48:10 2023
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] ### prepare_level starts on Sun Apr  2 18:48:10 2023 with memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### init level 1 starts on Sun Apr  2 18:48:10 2023 with memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:48:10    140s] ### Level 1 hgrid = 30 X 22
[04/02 18:48:10    140s] ### prepare_level_flow starts on Sun Apr  2 18:48:10 2023 with memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:48:10    140s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.99 [6]--
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #Global routing initialization is done on Sun Apr  2 18:48:10 2023
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #start global routing iteration 1...
[04/02 18:48:10    140s] ### init_flow_edge starts on Sun Apr  2 18:48:10 2023 with memory = 2369.31 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.06 [6]--
[04/02 18:48:10    140s] ### routing at level 1 (topmost level) iter 0
[04/02 18:48:10    140s] ### measure_qor starts on Sun Apr  2 18:48:10 2023 with memory = 2369.55 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### measure_congestion starts on Sun Apr  2 18:48:10 2023 with memory = 2369.55 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:48:10    140s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.87 [6]--
[04/02 18:48:10    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2369.55 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] ### route_end starts on Sun Apr  2 18:48:10 2023 with memory = 2369.55 (MB), peak = 2468.52 (MB)
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/02 18:48:10    140s] #Total number of routable nets = 658.
[04/02 18:48:10    140s] #Total number of nets in the design = 660.
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #658 routable nets have routed wires.
[04/02 18:48:10    140s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/02 18:48:10    140s] #4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/02 18:48:10    140s] #
[04/02 18:48:10    140s] #Routed nets constraints summary:
[04/02 18:48:10    140s] #------------------------------------------------
[04/02 18:48:10    140s] #        Rules   Pref Extra Space   Unconstrained  
[04/02 18:48:10    140s] #------------------------------------------------
[04/02 18:48:11    140s] #      Default                  2              12  
[04/02 18:48:11    140s] #------------------------------------------------
[04/02 18:48:11    140s] #        Total                  2              12  
[04/02 18:48:11    140s] #------------------------------------------------
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] #Routing constraints summary of the whole design:
[04/02 18:48:11    140s] #---------------------------------------------------------------
[04/02 18:48:11    140s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[04/02 18:48:11    140s] #---------------------------------------------------------------
[04/02 18:48:11    140s] #      Default                  5              1             652  
[04/02 18:48:11    140s] #---------------------------------------------------------------
[04/02 18:48:11    140s] #        Total                  5              1             652  
[04/02 18:48:11    140s] #---------------------------------------------------------------
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] ### adjust_flow_per_partial_route_obs starts on Sun Apr  2 18:48:11 2023 with memory = 2369.55 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.03 [6]--
[04/02 18:48:11    140s] ### cal_base_flow starts on Sun Apr  2 18:48:11 2023 with memory = 2369.55 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] ### init_flow_edge starts on Sun Apr  2 18:48:11 2023 with memory = 2369.55 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.95 [6]--
[04/02 18:48:11    140s] ### cal_flow starts on Sun Apr  2 18:48:11 2023 with memory = 2369.57 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.94 [6]--
[04/02 18:48:11    140s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.96 [6]--
[04/02 18:48:11    140s] ### report_overcon starts on Sun Apr  2 18:48:11 2023 with memory = 2369.57 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] #                 OverCon          
[04/02 18:48:11    140s] #                  #Gcell    %Gcell
[04/02 18:48:11    140s] #     Layer           (1)   OverCon  Flow/Cap
[04/02 18:48:11    140s] #  ----------------------------------------------
[04/02 18:48:11    140s] #  M2            0(0.00%)   (0.00%)     0.31  
[04/02 18:48:11    140s] #  M3            0(0.00%)   (0.00%)     0.25  
[04/02 18:48:11    140s] #  M4            0(0.00%)   (0.00%)     0.03  
[04/02 18:48:11    140s] #  ----------------------------------------------
[04/02 18:48:11    140s] #     Total      0(0.00%)   (0.00%)
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/02 18:48:11    140s] #  Overflow after GR: 0.00% H + 0.00% V
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.99 [6]--
[04/02 18:48:11    140s] ### cal_base_flow starts on Sun Apr  2 18:48:11 2023 with memory = 2369.57 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] ### init_flow_edge starts on Sun Apr  2 18:48:11 2023 with memory = 2369.57 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.06 [6]--
[04/02 18:48:11    140s] ### cal_flow starts on Sun Apr  2 18:48:11 2023 with memory = 2369.57 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.98 [6]--
[04/02 18:48:11    140s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.04 [6]--
[04/02 18:48:11    140s] ### generate_cong_map_content starts on Sun Apr  2 18:48:11 2023 with memory = 2369.57 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.13 [6]--
[04/02 18:48:11    140s] ### update starts on Sun Apr  2 18:48:11 2023 with memory = 2369.57 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] #Complete Global Routing.
[04/02 18:48:11    140s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:48:11    140s] #Total wire length = 15404 um.
[04/02 18:48:11    140s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:48:11    140s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:48:11    140s] #Total wire length on LAYER M2 = 5946 um.
[04/02 18:48:11    140s] #Total wire length on LAYER M3 = 7419 um.
[04/02 18:48:11    140s] #Total wire length on LAYER M4 = 2039 um.
[04/02 18:48:11    140s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:48:11    140s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:48:11    140s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:48:11    140s] #Total wire length on LAYER LM = 0 um.
[04/02 18:48:11    140s] #Total number of vias = 4449
[04/02 18:48:11    140s] #Total number of multi-cut vias = 2988 ( 67.2%)
[04/02 18:48:11    140s] #Total number of single cut vias = 1461 ( 32.8%)
[04/02 18:48:11    140s] #Up-Via Summary (total 4449):
[04/02 18:48:11    140s] #                   single-cut          multi-cut      Total
[04/02 18:48:11    140s] #-----------------------------------------------------------
[04/02 18:48:11    140s] # M1              1370 ( 63.5%)       786 ( 36.5%)       2156
[04/02 18:48:11    140s] # M2                77 (  3.9%)      1905 ( 96.1%)       1982
[04/02 18:48:11    140s] # M3                14 (  4.5%)       297 ( 95.5%)        311
[04/02 18:48:11    140s] #-----------------------------------------------------------
[04/02 18:48:11    140s] #                 1461 ( 32.8%)      2988 ( 67.2%)       4449 
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] #Total number of involved priority nets 2
[04/02 18:48:11    140s] #Maximum src to sink distance for priority net 192.8
[04/02 18:48:11    140s] #Average of max src_to_sink distance for priority net 182.8
[04/02 18:48:11    140s] #Average of ave src_to_sink distance for priority net 104.0
[04/02 18:48:11    140s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.73 [6]--
[04/02 18:48:11    140s] ### report_overcon starts on Sun Apr  2 18:48:11 2023 with memory = 2372.40 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.95 [6]--
[04/02 18:48:11    140s] ### report_overcon starts on Sun Apr  2 18:48:11 2023 with memory = 2372.40 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] #Max overcon = 0 track.
[04/02 18:48:11    140s] #Total overcon = 0.00%.
[04/02 18:48:11    140s] #Worst layer Gcell overcon rate = 0.00%.
[04/02 18:48:11    140s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [6]--
[04/02 18:48:11    140s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.41 [6]--
[04/02 18:48:11    140s] ### global_route design signature (56): route=160047145 net_attr=1555207446
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] #Global routing statistics:
[04/02 18:48:11    140s] #Cpu time = 00:00:00
[04/02 18:48:11    140s] #Elapsed time = 00:00:00
[04/02 18:48:11    140s] #Increased memory = 2.30 (MB)
[04/02 18:48:11    140s] #Total memory = 2369.57 (MB)
[04/02 18:48:11    140s] #Peak memory = 2468.52 (MB)
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] #Finished global routing on Sun Apr  2 18:48:11 2023
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] ### Time Record (Global Routing) is uninstalled.
[04/02 18:48:11    140s] ### Time Record (Data Preparation) is installed.
[04/02 18:48:11    140s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:48:11    140s] ### track-assign external-init starts on Sun Apr  2 18:48:11 2023 with memory = 2369.57 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] ### Time Record (Track Assignment) is installed.
[04/02 18:48:11    140s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:48:11    140s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.99 [6]--
[04/02 18:48:11    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2369.57 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] ### track-assign engine-init starts on Sun Apr  2 18:48:11 2023 with memory = 2369.57 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] ### Time Record (Track Assignment) is installed.
[04/02 18:48:11    140s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.99 [6]--
[04/02 18:48:11    140s] ### track-assign core-engine starts on Sun Apr  2 18:48:11 2023 with memory = 2369.57 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] #Start Track Assignment.
[04/02 18:48:11    140s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[04/02 18:48:11    140s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/02 18:48:11    140s] #Complete Track Assignment.
[04/02 18:48:11    140s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:48:11    140s] #Total wire length = 15404 um.
[04/02 18:48:11    140s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:48:11    140s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:48:11    140s] #Total wire length on LAYER M2 = 5946 um.
[04/02 18:48:11    140s] #Total wire length on LAYER M3 = 7419 um.
[04/02 18:48:11    140s] #Total wire length on LAYER M4 = 2039 um.
[04/02 18:48:11    140s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:48:11    140s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:48:11    140s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:48:11    140s] #Total wire length on LAYER LM = 0 um.
[04/02 18:48:11    140s] #Total number of vias = 4449
[04/02 18:48:11    140s] #Total number of multi-cut vias = 2988 ( 67.2%)
[04/02 18:48:11    140s] #Total number of single cut vias = 1461 ( 32.8%)
[04/02 18:48:11    140s] #Up-Via Summary (total 4449):
[04/02 18:48:11    140s] #                   single-cut          multi-cut      Total
[04/02 18:48:11    140s] #-----------------------------------------------------------
[04/02 18:48:11    140s] # M1              1370 ( 63.5%)       786 ( 36.5%)       2156
[04/02 18:48:11    140s] # M2                77 (  3.9%)      1905 ( 96.1%)       1982
[04/02 18:48:11    140s] # M3                14 (  4.5%)       297 ( 95.5%)        311
[04/02 18:48:11    140s] #-----------------------------------------------------------
[04/02 18:48:11    140s] #                 1461 ( 32.8%)      2988 ( 67.2%)       4449 
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] ### track_assign design signature (59): route=1882393132
[04/02 18:48:11    140s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.41 [6]--
[04/02 18:48:11    140s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:48:11    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2369.00 (MB), peak = 2468.52 (MB)
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/02 18:48:11    140s] #Cpu time = 00:00:00
[04/02 18:48:11    140s] #Elapsed time = 00:00:01
[04/02 18:48:11    140s] #Increased memory = 7.47 (MB)
[04/02 18:48:11    140s] #Total memory = 2369.00 (MB)
[04/02 18:48:11    140s] #Peak memory = 2468.52 (MB)
[04/02 18:48:11    140s] #Using multithreading with 6 threads.
[04/02 18:48:11    140s] ### Time Record (Detail Routing) is installed.
[04/02 18:48:11    140s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:48:11    140s] #
[04/02 18:48:11    140s] #Start Detail Routing..
[04/02 18:48:11    140s] #start initial detail routing ...
[04/02 18:48:11    140s] ### Design has 0 dirty nets, 51 dirty-areas)
[04/02 18:48:11    141s] # ECO: 5.0% of the total area was rechecked for DRC, and 25.0% required routing.
[04/02 18:48:11    141s] #   number of violations = 0
[04/02 18:48:11    141s] #7 out of 656 instances (1.1%) need to be verified(marked ipoed), dirty area = 0.4%.
[04/02 18:48:11    141s] #0.0% of the total area is being checked for drcs
[04/02 18:48:11    141s] #0.0% of the total area was checked
[04/02 18:48:11    141s] ### Routing stats: routing = 32.88% drc-check-only = 3.18% dirty-area = 3.03%
[04/02 18:48:11    141s] #   number of violations = 0
[04/02 18:48:11    141s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2370.81 (MB), peak = 2469.00 (MB)
[04/02 18:48:12    141s] #Complete Detail Routing.
[04/02 18:48:12    141s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:48:12    141s] #Total wire length = 15399 um.
[04/02 18:48:12    141s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER LM = 0 um.
[04/02 18:48:12    141s] #Total number of vias = 4450
[04/02 18:48:12    141s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:48:12    141s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:48:12    141s] #Up-Via Summary (total 4450):
[04/02 18:48:12    141s] #                   single-cut          multi-cut      Total
[04/02 18:48:12    141s] #-----------------------------------------------------------
[04/02 18:48:12    141s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:48:12    141s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:48:12    141s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:48:12    141s] #-----------------------------------------------------------
[04/02 18:48:12    141s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:48:12    141s] #
[04/02 18:48:12    141s] #Total number of DRC violations = 0
[04/02 18:48:12    141s] ### Time Record (Detail Routing) is uninstalled.
[04/02 18:48:12    141s] #Cpu time = 00:00:01
[04/02 18:48:12    141s] #Elapsed time = 00:00:01
[04/02 18:48:12    141s] #Increased memory = 1.81 (MB)
[04/02 18:48:12    141s] #Total memory = 2370.81 (MB)
[04/02 18:48:12    141s] #Peak memory = 2469.00 (MB)
[04/02 18:48:12    141s] ### Time Record (Antenna Fixing) is installed.
[04/02 18:48:12    141s] #
[04/02 18:48:12    141s] #start routing for process antenna violation fix ...
[04/02 18:48:12    141s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:48:12    141s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:48:12    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2369.39 (MB), peak = 2469.00 (MB)
[04/02 18:48:12    141s] #
[04/02 18:48:12    141s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:48:12    141s] #Total wire length = 15399 um.
[04/02 18:48:12    141s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER LM = 0 um.
[04/02 18:48:12    141s] #Total number of vias = 4450
[04/02 18:48:12    141s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:48:12    141s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:48:12    141s] #Up-Via Summary (total 4450):
[04/02 18:48:12    141s] #                   single-cut          multi-cut      Total
[04/02 18:48:12    141s] #-----------------------------------------------------------
[04/02 18:48:12    141s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:48:12    141s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:48:12    141s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:48:12    141s] #-----------------------------------------------------------
[04/02 18:48:12    141s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:48:12    141s] #
[04/02 18:48:12    141s] #Total number of DRC violations = 0
[04/02 18:48:12    141s] #Total number of process antenna violations = 0
[04/02 18:48:12    141s] #Total number of net violated process antenna rule = 0
[04/02 18:48:12    141s] #
[04/02 18:48:12    141s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:48:12    141s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:48:12    141s] #
[04/02 18:48:12    141s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:48:12    141s] #Total wire length = 15399 um.
[04/02 18:48:12    141s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER LM = 0 um.
[04/02 18:48:12    141s] #Total number of vias = 4450
[04/02 18:48:12    141s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:48:12    141s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:48:12    141s] #Up-Via Summary (total 4450):
[04/02 18:48:12    141s] #                   single-cut          multi-cut      Total
[04/02 18:48:12    141s] #-----------------------------------------------------------
[04/02 18:48:12    141s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:48:12    141s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:48:12    141s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:48:12    141s] #-----------------------------------------------------------
[04/02 18:48:12    141s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:48:12    141s] #
[04/02 18:48:12    141s] #Total number of DRC violations = 0
[04/02 18:48:12    141s] #Total number of process antenna violations = 0
[04/02 18:48:12    141s] #Total number of net violated process antenna rule = 0
[04/02 18:48:12    141s] #
[04/02 18:48:12    141s] ### Time Record (Antenna Fixing) is uninstalled.
[04/02 18:48:12    141s] ### Time Record (Post Route Via Swapping) is installed.
[04/02 18:48:12    141s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:48:12    141s] #
[04/02 18:48:12    141s] #Start Post Route via swapping..
[04/02 18:48:12    141s] #32.83% of area are rerouted by ECO routing.
[04/02 18:48:12    141s] #   number of violations = 0
[04/02 18:48:12    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2369.02 (MB), peak = 2469.00 (MB)
[04/02 18:48:12    141s] #CELL_VIEW Main_controller,init has no DRC violation.
[04/02 18:48:12    141s] #Total number of DRC violations = 0
[04/02 18:48:12    141s] #Total number of process antenna violations = 0
[04/02 18:48:12    141s] #Total number of net violated process antenna rule = 0
[04/02 18:48:12    141s] #No via is swapped.
[04/02 18:48:12    141s] #Post Route via swapping is done.
[04/02 18:48:12    141s] ### Time Record (Post Route Via Swapping) is uninstalled.
[04/02 18:48:12    141s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:48:12    141s] #Total wire length = 15399 um.
[04/02 18:48:12    141s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:48:12    141s] #Total wire length on LAYER LM = 0 um.
[04/02 18:48:12    141s] #Total number of vias = 4450
[04/02 18:48:12    141s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:48:12    141s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:48:12    141s] #Up-Via Summary (total 4450):
[04/02 18:48:12    141s] #                   single-cut          multi-cut      Total
[04/02 18:48:12    141s] #-----------------------------------------------------------
[04/02 18:48:12    141s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:48:12    141s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:48:12    141s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:48:12    141s] #-----------------------------------------------------------
[04/02 18:48:12    141s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:48:12    141s] #
[04/02 18:48:12    141s] #detailRoute Statistics:
[04/02 18:48:12    141s] #Cpu time = 00:00:01
[04/02 18:48:12    141s] #Elapsed time = 00:00:01
[04/02 18:48:12    141s] #Increased memory = 0.12 (MB)
[04/02 18:48:12    141s] #Total memory = 2369.11 (MB)
[04/02 18:48:12    141s] #Peak memory = 2469.00 (MB)
[04/02 18:48:12    141s] #Skip updating routing design signature in db-snapshot flow
[04/02 18:48:12    141s] ### global_detail_route design signature (72): route=1332685489 flt_obj=0 vio=1905142130 shield_wire=1
[04/02 18:48:12    141s] ### Time Record (DB Export) is installed.
[04/02 18:48:12    141s] ### export design design signature (73): route=1332685489 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1729188901 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:48:12    141s] #	no debugging net set
[04/02 18:48:12    141s] ### Time Record (DB Export) is uninstalled.
[04/02 18:48:12    141s] ### Time Record (Post Callback) is installed.
[04/02 18:48:13    141s] ### Time Record (Post Callback) is uninstalled.
[04/02 18:48:13    141s] #
[04/02 18:48:13    141s] #globalDetailRoute statistics:
[04/02 18:48:13    141s] #Cpu time = 00:00:02
[04/02 18:48:13    141s] #Elapsed time = 00:00:03
[04/02 18:48:13    141s] #Increased memory = -193.18 (MB)
[04/02 18:48:13    141s] #Total memory = 2165.16 (MB)
[04/02 18:48:13    141s] #Peak memory = 2469.00 (MB)
[04/02 18:48:13    141s] #Number of warnings = 3
[04/02 18:48:13    141s] #Total number of warnings = 25
[04/02 18:48:13    141s] #Number of fails = 0
[04/02 18:48:13    141s] #Total number of fails = 0
[04/02 18:48:13    141s] #Complete globalDetailRoute on Sun Apr  2 18:48:13 2023
[04/02 18:48:13    141s] #
[04/02 18:48:13    141s] ### Time Record (globalDetailRoute) is uninstalled.
[04/02 18:48:13    141s] ### 
[04/02 18:48:13    141s] ###   Scalability Statistics
[04/02 18:48:13    141s] ### 
[04/02 18:48:13    141s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:48:13    141s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/02 18:48:13    141s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:48:13    141s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:13    141s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:13    141s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:13    141s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:13    141s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:13    141s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:13    141s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:13    141s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:13    141s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:13    141s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[04/02 18:48:13    141s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:13    141s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:13    141s] ###   Entire Command                |        00:00:02|        00:00:03|             0.7|
[04/02 18:48:13    141s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:48:13    141s] ### 
[04/02 18:48:13    141s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:01.8/0:00:02.7 (0.7), totSession cpu/real = 0:02:21.9/0:04:27.1 (0.5), mem = 3259.8M
[04/02 18:48:13    141s] 
[04/02 18:48:13    141s] =============================================================================================
[04/02 18:48:13    141s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   21.14-s109_1
[04/02 18:48:13    141s] =============================================================================================
[04/02 18:48:13    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:13    141s] ---------------------------------------------------------------------------------------------
[04/02 18:48:13    141s] [ GlobalRoute            ]      1   0:00:00.3  (  10.4 % )     0:00:00.3 /  0:00:00.1    0.4
[04/02 18:48:13    141s] [ DetailRoute            ]      1   0:00:00.7  (  26.3 % )     0:00:00.7 /  0:00:00.6    0.9
[04/02 18:48:13    141s] [ MISC                   ]          0:00:01.7  (  63.3 % )     0:00:01.7 /  0:00:01.0    0.6
[04/02 18:48:13    141s] ---------------------------------------------------------------------------------------------
[04/02 18:48:13    141s]  EcoRoute #1 TOTAL                  0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:01.8    0.7
[04/02 18:48:13    141s] ---------------------------------------------------------------------------------------------
[04/02 18:48:13    141s] 
[04/02 18:48:13    141s] **optDesign ... cpu = 0:00:15, real = 0:00:21, mem = 2161.4M, totSessionCpu=0:02:22 **
[04/02 18:48:13    141s] New Signature Flow (restoreNanoRouteOptions) ....
[04/02 18:48:13    141s] **INFO: flowCheckPoint #5 PostEcoSummary
[04/02 18:48:13    141s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/02 18:48:13    141s] 
[04/02 18:48:13    141s] Trim Metal Layers:
[04/02 18:48:13    141s] LayerId::1 widthSet size::1
[04/02 18:48:13    141s] LayerId::2 widthSet size::1
[04/02 18:48:13    141s] LayerId::3 widthSet size::1
[04/02 18:48:13    141s] LayerId::4 widthSet size::1
[04/02 18:48:13    141s] LayerId::5 widthSet size::1
[04/02 18:48:13    141s] LayerId::6 widthSet size::1
[04/02 18:48:13    141s] LayerId::7 widthSet size::1
[04/02 18:48:13    141s] LayerId::8 widthSet size::1
[04/02 18:48:13    141s] eee: pegSigSF::1.070000
[04/02 18:48:13    141s] Initializing multi-corner resistance tables ...
[04/02 18:48:13    141s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:48:13    141s] eee: l::2 avDens::0.070128 usedTrk::189.346387 availTrk::2700.000000 sigTrk::189.346387
[04/02 18:48:13    141s] eee: l::3 avDens::0.076246 usedTrk::233.313889 availTrk::3060.000000 sigTrk::233.313889
[04/02 18:48:13    141s] eee: l::4 avDens::0.048221 usedTrk::151.897224 availTrk::3150.000000 sigTrk::151.897224
[04/02 18:48:13    141s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:48:13    141s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:48:13    141s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:48:13    141s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:48:13    141s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.110158 aWlH=0.000000 lMod=0 pMax=0.835500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[04/02 18:48:13    141s] ### Net info: total nets: 660
[04/02 18:48:13    141s] ### Net info: dirty nets: 0
[04/02 18:48:13    141s] ### Net info: marked as disconnected nets: 0
[04/02 18:48:13    141s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/02 18:48:13    141s] #num needed restored net=0
[04/02 18:48:13    141s] #need_extraction net=0 (total=660)
[04/02 18:48:13    141s] ### Net info: fully routed nets: 658
[04/02 18:48:13    141s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:48:13    141s] ### Net info: unrouted nets: 0
[04/02 18:48:13    141s] ### Net info: re-extraction nets: 0
[04/02 18:48:13    141s] ### Net info: ignored nets: 0
[04/02 18:48:13    141s] ### Net info: skip routing nets: 0
[04/02 18:48:13    142s] ### import design signature (74): route=2121000868 fixed_route=2121000868 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1253154911 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:48:13    142s] #Extract in post route mode
[04/02 18:48:13    142s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/02 18:48:13    142s] #Fast data preparation for tQuantus.
[04/02 18:48:13    142s] #Start routing data preparation on Sun Apr  2 18:48:13 2023
[04/02 18:48:13    142s] #
[04/02 18:48:13    142s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:48:13    142s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:13    142s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:13    142s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:13    142s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:13    142s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:13    142s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:48:13    142s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:48:13    142s] #Regenerating Ggrids automatically.
[04/02 18:48:13    142s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:48:13    142s] #Using automatically generated G-grids.
[04/02 18:48:13    142s] #Done routing data preparation.
[04/02 18:48:13    142s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2163.74 (MB), peak = 2469.00 (MB)
[04/02 18:48:13    142s] #Start routing data preparation on Sun Apr  2 18:48:13 2023
[04/02 18:48:13    142s] #
[04/02 18:48:13    142s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:48:13    142s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:48:13    142s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:48:13    142s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:48:13    142s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:48:13    142s] #Build and mark too close pins for the same net.
[04/02 18:48:13    142s] #Regenerating Ggrids automatically.
[04/02 18:48:13    142s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:48:13    142s] #Using automatically generated G-grids.
[04/02 18:48:13    142s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:48:13    142s] #Done routing data preparation.
[04/02 18:48:13    142s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2169.41 (MB), peak = 2469.00 (MB)
[04/02 18:48:13    142s] #
[04/02 18:48:13    142s] #Start tQuantus RC extraction...
[04/02 18:48:13    142s] #Start building rc corner(s)...
[04/02 18:48:13    142s] #Number of RC Corner = 1
[04/02 18:48:13    142s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:48:13    142s] #M1 -> M1 (1)
[04/02 18:48:13    142s] #M2 -> M2 (2)
[04/02 18:48:13    142s] #M3 -> M3 (3)
[04/02 18:48:13    142s] #M4 -> M4 (4)
[04/02 18:48:13    142s] #M5 -> M5 (5)
[04/02 18:48:13    142s] #M6 -> M6 (6)
[04/02 18:48:13    142s] #MQ -> MQ (7)
[04/02 18:48:13    142s] #LM -> LM (8)
[04/02 18:48:13    142s] #SADV-On
[04/02 18:48:13    142s] # Corner(s) : 
[04/02 18:48:13    142s] #rc-typ [25.00]
[04/02 18:48:14    142s] # Corner id: 0
[04/02 18:48:14    142s] # Layout Scale: 1.000000
[04/02 18:48:14    142s] # Has Metal Fill model: yes
[04/02 18:48:14    142s] # Temperature was set
[04/02 18:48:14    142s] # Temperature : 25.000000
[04/02 18:48:14    142s] # Ref. Temp   : 25.000000
[04/02 18:48:14    142s] #SADV-Off
[04/02 18:48:14    142s] #total pattern=120 [8, 324]
[04/02 18:48:14    142s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:48:14    142s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:48:14    142s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:48:14    142s] #number model r/c [1,1] [8,324] read
[04/02 18:48:14    142s] #0 rcmodel(s) requires rebuild
[04/02 18:48:14    142s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2168.71 (MB), peak = 2469.00 (MB)
[04/02 18:48:14    142s] #Start building rc corner(s)...
[04/02 18:48:14    142s] #Number of RC Corner = 1
[04/02 18:48:14    142s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:48:14    142s] #M1 -> M1 (1)
[04/02 18:48:14    142s] #M2 -> M2 (2)
[04/02 18:48:14    142s] #M3 -> M3 (3)
[04/02 18:48:14    142s] #M4 -> M4 (4)
[04/02 18:48:14    142s] #M5 -> M5 (5)
[04/02 18:48:14    142s] #M6 -> M6 (6)
[04/02 18:48:14    142s] #MQ -> MQ (7)
[04/02 18:48:14    142s] #LM -> LM (8)
[04/02 18:48:14    142s] #SADV-On
[04/02 18:48:14    142s] # Corner(s) : 
[04/02 18:48:14    142s] #rc-typ [25.00]
[04/02 18:48:15    143s] # Corner id: 0
[04/02 18:48:15    143s] # Layout Scale: 1.000000
[04/02 18:48:15    143s] # Has Metal Fill model: yes
[04/02 18:48:15    143s] # Temperature was set
[04/02 18:48:15    143s] # Temperature : 25.000000
[04/02 18:48:15    143s] # Ref. Temp   : 25.000000
[04/02 18:48:15    143s] #SADV-Off
[04/02 18:48:15    143s] #total pattern=120 [8, 324]
[04/02 18:48:15    143s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:48:15    143s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:48:15    143s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:48:15    143s] #number model r/c [1,1] [8,324] read
[04/02 18:48:15    143s] #0 rcmodel(s) requires rebuild
[04/02 18:48:15    143s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2168.56 (MB), peak = 2469.00 (MB)
[04/02 18:48:15    143s] #Finish check_net_pin_list step Enter extract
[04/02 18:48:15    143s] #Start init net ripin tree building
[04/02 18:48:15    143s] #Finish init net ripin tree building
[04/02 18:48:15    143s] #Cpu time = 00:00:00
[04/02 18:48:15    143s] #Elapsed time = 00:00:00
[04/02 18:48:15    143s] #Increased memory = 0.00 (MB)
[04/02 18:48:15    143s] #Total memory = 2168.56 (MB)
[04/02 18:48:15    143s] #Peak memory = 2469.00 (MB)
[04/02 18:48:15    143s] #Using multithreading with 6 threads.
[04/02 18:48:15    143s] #begin processing metal fill model file
[04/02 18:48:15    143s] #end processing metal fill model file
[04/02 18:48:15    143s] #Length limit = 200 pitches
[04/02 18:48:15    143s] #opt mode = 2
[04/02 18:48:16    143s] #Finish check_net_pin_list step Fix net pin list
[04/02 18:48:16    143s] #Start generate extraction boxes.
[04/02 18:48:16    143s] #
[04/02 18:48:16    143s] #Extract using 30 x 30 Hboxes
[04/02 18:48:16    143s] #3x2 initial hboxes
[04/02 18:48:16    143s] #Use area based hbox pruning.
[04/02 18:48:16    143s] #0/0 hboxes pruned.
[04/02 18:48:16    143s] #Complete generating extraction boxes.
[04/02 18:48:16    143s] #Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
[04/02 18:48:16    143s] #Process 0 special clock nets for rc extraction
[04/02 18:48:16    143s] #Total 658 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/02 18:48:16    143s] #Run Statistics for Extraction:
[04/02 18:48:16    143s] #   Cpu time = 00:00:00, elapsed time = 00:00:01 .
[04/02 18:48:16    143s] #   Increased memory =    21.28 (MB), total memory =  2192.39 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:16    143s] #Register nets and terms for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_s4oBsS.rcdb.d
[04/02 18:48:16    144s] #Finish registering nets and terms for rcdb.
[04/02 18:48:16    144s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2177.54 (MB), peak = 2469.00 (MB)
[04/02 18:48:16    144s] #RC Statistics: 3307 Res, 1754 Ground Cap, 367 XCap (Edge to Edge)
[04/02 18:48:16    144s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 2677.38 (1663), Avg L-Edge Length: 7316.08 (754)
[04/02 18:48:16    144s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_s4oBsS.rcdb.d.
[04/02 18:48:16    144s] #Start writing RC data.
[04/02 18:48:16    144s] #Finish writing RC data
[04/02 18:48:17    144s] #Finish writing rcdb with 3965 nodes, 3307 edges, and 754 xcaps
[04/02 18:48:17    144s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2173.58 (MB), peak = 2469.00 (MB)
[04/02 18:48:17    144s] Restoring parasitic data from file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_s4oBsS.rcdb.d' ...
[04/02 18:48:17    144s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_s4oBsS.rcdb.d' for reading (mem: 3310.582M)
[04/02 18:48:17    144s] Reading RCDB with compressed RC data.
[04/02 18:48:17    144s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_s4oBsS.rcdb.d' for content verification (mem: 3310.582M)
[04/02 18:48:17    144s] Reading RCDB with compressed RC data.
[04/02 18:48:17    144s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_s4oBsS.rcdb.d': 0 access done (mem: 3310.582M)
[04/02 18:48:17    144s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_s4oBsS.rcdb.d': 0 access done (mem: 3310.582M)
[04/02 18:48:17    144s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3310.582M)
[04/02 18:48:17    144s] Following multi-corner parasitics specified:
[04/02 18:48:17    144s] 	/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_s4oBsS.rcdb.d (rcdb)
[04/02 18:48:17    144s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_s4oBsS.rcdb.d' for reading (mem: 3310.582M)
[04/02 18:48:17    144s] Reading RCDB with compressed RC data.
[04/02 18:48:17    144s] 		Cell Main_controller has rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_s4oBsS.rcdb.d specified
[04/02 18:48:17    144s] Cell Main_controller, hinst 
[04/02 18:48:17    144s] processing rcdb (/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_s4oBsS.rcdb.d) for hinst (top) of cell (Main_controller);
[04/02 18:48:17    144s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_s4oBsS.rcdb.d': 0 access done (mem: 3326.582M)
[04/02 18:48:17    144s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3310.582M)
[04/02 18:48:17    144s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_BYYRry.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3310.582M)
[04/02 18:48:17    144s] Reading RCDB with compressed RC data.
[04/02 18:48:19    145s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_BYYRry.rcdb.d/Main_controller.rcdb.d': 0 access done (mem: 3310.582M)
[04/02 18:48:19    145s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:02.0, current mem=3310.582M)
[04/02 18:48:19    145s] Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:02.0 mem: 3310.582M)
[04/02 18:48:19    145s] #
[04/02 18:48:19    145s] #Restore RCDB.
[04/02 18:48:19    145s] #
[04/02 18:48:19    145s] #Complete tQuantus RC extraction.
[04/02 18:48:19    145s] #Cpu time = 00:00:03
[04/02 18:48:19    145s] #Elapsed time = 00:00:06
[04/02 18:48:19    145s] #Increased memory = 4.17 (MB)
[04/02 18:48:19    145s] #Total memory = 2173.58 (MB)
[04/02 18:48:19    145s] #Peak memory = 2469.00 (MB)
[04/02 18:48:19    145s] #
[04/02 18:48:19    145s] #1 inserted nodes are removed
[04/02 18:48:19    145s] ### export design design signature (76): route=730136189 fixed_route=730136189 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=923790661 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:48:19    145s] #	no debugging net set
[04/02 18:48:19    145s] #Start Inst Signature in MT(0)
[04/02 18:48:19    145s] #Start Net Signature in MT(63341986)
[04/02 18:48:19    145s] #Calculate SNet Signature in MT (92137828)
[04/02 18:48:19    145s] #Run time and memory report for RC extraction:
[04/02 18:48:19    145s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[04/02 18:48:19    145s] #Run Statistics for snet signature:
[04/02 18:48:19    145s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.32/6, scale score = 0.22.
[04/02 18:48:19    145s] #    Increased memory =     0.00 (MB), total memory =  2165.55 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:19    145s] #Run Statistics for Net Final Signature:
[04/02 18:48:19    145s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:48:19    145s] #   Increased memory =     0.00 (MB), total memory =  2165.55 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:19    145s] #Run Statistics for Net launch:
[04/02 18:48:19    145s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.03/6, scale score = 0.50.
[04/02 18:48:19    145s] #    Increased memory =     0.00 (MB), total memory =  2165.55 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:19    145s] #Run Statistics for Net init_dbsNet_slist:
[04/02 18:48:19    145s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:48:19    145s] #   Increased memory =     0.00 (MB), total memory =  2165.55 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:19    145s] #Run Statistics for net signature:
[04/02 18:48:19    145s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.08/6, scale score = 0.35.
[04/02 18:48:19    145s] #    Increased memory =     0.00 (MB), total memory =  2165.55 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:19    145s] #Run Statistics for inst signature:
[04/02 18:48:19    145s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.15/6, scale score = 0.19.
[04/02 18:48:19    145s] #    Increased memory =    -0.12 (MB), total memory =  2165.55 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:19    145s] **optDesign ... cpu = 0:00:18, real = 0:00:27, mem = 2165.6M, totSessionCpu=0:02:25 **
[04/02 18:48:19    145s] Starting delay calculation for Setup views
[04/02 18:48:19    145s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:48:19    145s] AAE_INFO: resetNetProps viewIdx 0 
[04/02 18:48:19    145s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:48:19    145s] #################################################################################
[04/02 18:48:19    145s] # Design Stage: PostRoute
[04/02 18:48:19    145s] # Design Name: Main_controller
[04/02 18:48:19    145s] # Design Mode: 130nm
[04/02 18:48:19    145s] # Analysis Mode: MMMC OCV 
[04/02 18:48:19    145s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:48:19    145s] # Signoff Settings: SI On 
[04/02 18:48:19    145s] #################################################################################
[04/02 18:48:20    145s] Topological Sorting (REAL = 0:00:00.0, MEM = 3233.2M, InitMEM = 3233.2M)
[04/02 18:48:20    145s] Setting infinite Tws ...
[04/02 18:48:20    145s] First Iteration Infinite Tw... 
[04/02 18:48:20    145s] Calculate early delays in OCV mode...
[04/02 18:48:20    145s] Calculate late delays in OCV mode...
[04/02 18:48:20    145s] Start delay calculation (fullDC) (6 T). (MEM=3233.16)
[04/02 18:48:20    145s] End AAE Lib Interpolated Model. (MEM=3244.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:20    145s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_BYYRry.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3244.770M)
[04/02 18:48:20    145s] Reading RCDB with compressed RC data.
[04/02 18:48:20    145s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3244.8M)
[04/02 18:48:20    145s] AAE_INFO: 6 threads acquired from CTE.
[04/02 18:48:20    145s] Total number of fetched objects 658
[04/02 18:48:20    145s] AAE_INFO-618: Total number of nets in the design is 660,  100.0 percent of the nets selected for SI analysis
[04/02 18:48:20    146s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/02 18:48:20    146s] End delay calculation. (MEM=3494.88 CPU=0:00:00.3 REAL=0:00:00.0)
[04/02 18:48:20    146s] End delay calculation (fullDC). (MEM=3494.88 CPU=0:00:00.3 REAL=0:00:00.0)
[04/02 18:48:20    146s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3494.9M) ***
[04/02 18:48:20    146s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3558.9M)
[04/02 18:48:20    146s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:48:20    146s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3558.9M)
[04/02 18:48:20    146s] Starting SI iteration 2
[04/02 18:48:20    146s] Calculate early delays in OCV mode...
[04/02 18:48:20    146s] Calculate late delays in OCV mode...
[04/02 18:48:20    146s] Start delay calculation (fullDC) (6 T). (MEM=3332.04)
[04/02 18:48:20    146s] End AAE Lib Interpolated Model. (MEM=3332.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:20    146s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:48:20    146s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:48:20    146s] Total number of fetched objects 658
[04/02 18:48:20    146s] AAE_INFO-618: Total number of nets in the design is 660,  7.7 percent of the nets selected for SI analysis
[04/02 18:48:20    146s] End delay calculation. (MEM=3598.14 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:48:20    146s] End delay calculation (fullDC). (MEM=3598.14 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:48:20    146s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3598.1M) ***
[04/02 18:48:21    146s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:02:27 mem=3676.1M)
[04/02 18:48:21    146s] End AAE Lib Interpolated Model. (MEM=3676.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:21    146s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3676.1M, EPOCH TIME: 1680475701.330094
[04/02 18:48:21    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:21    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:21    146s] 
[04/02 18:48:21    146s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:21    146s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.057, MEM:3708.1M, EPOCH TIME: 1680475701.387281
[04/02 18:48:21    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:21    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:21    146s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3706.7M, EPOCH TIME: 1680475701.507435
[04/02 18:48:21    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:21    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:21    147s] 
[04/02 18:48:21    147s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:21    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.066, MEM:3708.1M, EPOCH TIME: 1680475701.573416
[04/02 18:48:21    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:21    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:21    147s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:29, mem = 2362.6M, totSessionCpu=0:02:27 **
[04/02 18:48:21    147s] Executing marking Critical Nets1
[04/02 18:48:21    147s] **INFO: flowCheckPoint #6 OptimizationRecovery
[04/02 18:48:21    147s] *** Timing Is met
[04/02 18:48:21    147s] *** Check timing (0:00:00.0)
[04/02 18:48:21    147s] Running postRoute recovery in postEcoRoute mode
[04/02 18:48:21    147s] **optDesign ... cpu = 0:00:20, real = 0:00:29, mem = 2362.6M, totSessionCpu=0:02:27 **
[04/02 18:48:21    147s]   Timing/DRV Snapshot: (TGT)
[04/02 18:48:21    147s]      Weighted WNS: 0.000
[04/02 18:48:21    147s]       All  PG WNS: 0.000
[04/02 18:48:21    147s]       High PG WNS: 0.000
[04/02 18:48:21    147s]       All  PG TNS: 0.000
[04/02 18:48:21    147s]       High PG TNS: 0.000
[04/02 18:48:21    147s]       Low  PG TNS: 0.000
[04/02 18:48:21    147s]          Tran DRV: 0 (0)
[04/02 18:48:21    147s]           Cap DRV: 0 (0)
[04/02 18:48:21    147s]        Fanout DRV: 0 (0)
[04/02 18:48:21    147s]            Glitch: 0 (0)
[04/02 18:48:21    147s]    Category Slack: { [L, 0.000] [H, 0.000] }
[04/02 18:48:21    147s] 
[04/02 18:48:21    147s] Checking setup slack degradation ...
[04/02 18:48:21    147s] 
[04/02 18:48:21    147s] Recovery Manager:
[04/02 18:48:21    147s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[04/02 18:48:21    147s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[04/02 18:48:21    147s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[04/02 18:48:21    147s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/02 18:48:21    147s] 
[04/02 18:48:21    147s] Checking DRV degradation...
[04/02 18:48:21    147s] 
[04/02 18:48:21    147s] Recovery Manager:
[04/02 18:48:21    147s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:48:21    147s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:48:21    147s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:48:21    147s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:48:21    147s] 
[04/02 18:48:21    147s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/02 18:48:21    147s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3452.29M, totSessionCpu=0:02:27).
[04/02 18:48:21    147s] **optDesign ... cpu = 0:00:20, real = 0:00:29, mem = 2362.6M, totSessionCpu=0:02:27 **
[04/02 18:48:21    147s] 
[04/02 18:48:21    147s] Latch borrow mode reset to max_borrow
[04/02 18:48:22    147s] **INFO: flowCheckPoint #7 FinalSummary
[04/02 18:48:22    147s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_0
[04/02 18:48:22    147s] **optDesign ... cpu = 0:00:20, real = 0:00:30, mem = 2361.1M, totSessionCpu=0:02:27 **
[04/02 18:48:22    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3342.8M, EPOCH TIME: 1680475702.184989
[04/02 18:48:22    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:22    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:22    147s] 
[04/02 18:48:22    147s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:22    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:3374.8M, EPOCH TIME: 1680475702.206861
[04/02 18:48:22    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:22    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:25    147s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3447.4M, EPOCH TIME: 1680475705.719334
[04/02 18:48:25    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:25    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:25    147s] 
[04/02 18:48:25    147s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:25    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.057, MEM:3448.9M, EPOCH TIME: 1680475705.776076
[04/02 18:48:25    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:25    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:25    147s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3448.9M, EPOCH TIME: 1680475705.786534
[04/02 18:48:25    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:25    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:25    147s] 
[04/02 18:48:25    147s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:25    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:3448.9M, EPOCH TIME: 1680475705.805279
[04/02 18:48:25    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:25    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:25    147s] **optDesign ... cpu = 0:00:21, real = 0:00:33, mem = 2367.5M, totSessionCpu=0:02:28 **
[04/02 18:48:25    147s]  ReSet Options after AAE Based Opt flow 
[04/02 18:48:25    147s] 
[04/02 18:48:25    147s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:48:25    147s] Deleting Lib Analyzer.
[04/02 18:48:25    147s] 
[04/02 18:48:25    147s] TimeStamp Deleting Cell Server End ...
[04/02 18:48:25    147s] *** Finished optDesign ***
[04/02 18:48:25    147s] 
[04/02 18:48:25    147s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:20.8 real=0:00:33.5)
[04/02 18:48:25    147s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:25    147s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.1 real=0:00:11.5)
[04/02 18:48:25    147s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.1 real=0:00:02.7)
[04/02 18:48:25    147s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:25    147s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.6 real=0:00:01.9)
[04/02 18:48:25    147s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.6 real=0:00:01.9)
[04/02 18:48:25    147s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:03.7 real=0:00:04.2)
[04/02 18:48:25    147s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.3 real=0:00:00.6)
[04/02 18:48:25    147s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.8 real=0:00:02.8)
[04/02 18:48:25    147s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.9 real=0:00:02.3)
[04/02 18:48:25    147s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:25    147s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.4)
[04/02 18:48:25    147s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:25    147s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:48:25    147s] Info: Destroy the CCOpt slew target map.
[04/02 18:48:25    147s] clean pInstBBox. size 0
[04/02 18:48:26    148s] All LLGs are deleted
[04/02 18:48:26    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:26    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:26    148s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3376.9M, EPOCH TIME: 1680475706.132281
[04/02 18:48:26    148s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3376.9M, EPOCH TIME: 1680475706.132506
[04/02 18:48:26    148s] Info: pop threads available for lower-level modules during optimization.
[04/02 18:48:26    148s] *** optDesign #3 [finish] : cpu/real = 0:00:20.8/0:00:33.5 (0.6), totSession cpu/real = 0:02:28.1/0:04:40.1 (0.5), mem = 3376.9M
[04/02 18:48:26    148s] 
[04/02 18:48:26    148s] =============================================================================================
[04/02 18:48:26    148s]  Final TAT Report : optDesign #3                                                21.14-s109_1
[04/02 18:48:26    148s] =============================================================================================
[04/02 18:48:26    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:26    148s] ---------------------------------------------------------------------------------------------
[04/02 18:48:26    148s] [ InitOpt                ]      1   0:00:01.1  (   3.1 % )     0:00:01.1 /  0:00:00.8    0.7
[04/02 18:48:26    148s] [ WnsOpt                 ]      1   0:00:02.8  (   8.3 % )     0:00:02.8 /  0:00:02.5    0.9
[04/02 18:48:26    148s] [ DrvOpt                 ]      1   0:00:01.6  (   4.7 % )     0:00:01.6 /  0:00:01.5    0.9
[04/02 18:48:26    148s] [ ViewPruning            ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:26    148s] [ LayerAssignment        ]      2   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.1    0.4
[04/02 18:48:26    148s] [ OptSummaryReport       ]      5   0:00:00.7  (   2.1 % )     0:00:04.6 /  0:00:01.0    0.2
[04/02 18:48:26    148s] [ DrvReport              ]      9   0:00:03.2  (   9.6 % )     0:00:03.2 /  0:00:00.2    0.1
[04/02 18:48:26    148s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:26    148s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   2.9 % )     0:00:01.0 /  0:00:00.9    0.9
[04/02 18:48:26    148s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.6
[04/02 18:48:26    148s] [ RefinePlace            ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.1    0.4
[04/02 18:48:26    148s] [ ClockDrv               ]      1   0:00:01.8  (   5.3 % )     0:00:01.8 /  0:00:01.5    0.9
[04/02 18:48:26    148s] [ EcoRoute               ]      1   0:00:02.7  (   8.1 % )     0:00:02.7 /  0:00:01.8    0.7
[04/02 18:48:26    148s] [ ExtractRC              ]      2   0:00:11.5  (  34.2 % )     0:00:11.5 /  0:00:06.1    0.5
[04/02 18:48:26    148s] [ TimingUpdate           ]     19   0:00:03.4  (  10.3 % )     0:00:04.9 /  0:00:03.9    0.8
[04/02 18:48:26    148s] [ FullDelayCalc          ]      4   0:00:01.4  (   4.2 % )     0:00:01.4 /  0:00:01.3    0.9
[04/02 18:48:26    148s] [ TimingReport           ]      5   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.2    0.5
[04/02 18:48:26    148s] [ GenerateReports        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.8
[04/02 18:48:26    148s] [ MISC                   ]          0:00:01.2  (   3.5 % )     0:00:01.2 /  0:00:00.7    0.6
[04/02 18:48:26    148s] ---------------------------------------------------------------------------------------------
[04/02 18:48:26    148s]  optDesign #3 TOTAL                 0:00:33.5  ( 100.0 % )     0:00:33.5 /  0:00:20.8    0.6
[04/02 18:48:26    148s] ---------------------------------------------------------------------------------------------
[04/02 18:48:26    148s] 
[04/02 18:48:26    148s] <CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_0_hold
[04/02 18:48:26    148s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2356.8M, totSessionCpu=0:02:28 **
[04/02 18:48:26    148s] *** optDesign #4 [begin] : totSession cpu/real = 0:02:28.1/0:04:40.2 (0.5), mem = 3370.9M
[04/02 18:48:26    148s] Info: 6 threads available for lower-level modules during optimization.
[04/02 18:48:26    148s] GigaOpt running with 6 threads.
[04/02 18:48:26    148s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:02:28.1/0:04:40.2 (0.5), mem = 3370.9M
[04/02 18:48:26    148s] **INFO: User settings:
[04/02 18:48:26    148s] setNanoRouteMode -drouteAntennaFactor                           1
[04/02 18:48:26    148s] setNanoRouteMode -drouteAutoStop                                false
[04/02 18:48:26    148s] setNanoRouteMode -drouteFixAntenna                              true
[04/02 18:48:26    148s] setNanoRouteMode -drouteOnGridOnly                              none
[04/02 18:48:26    148s] setNanoRouteMode -droutePostRouteSwapVia                        false
[04/02 18:48:26    148s] setNanoRouteMode -drouteStartIteration                          0
[04/02 18:48:26    148s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[04/02 18:48:26    148s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[04/02 18:48:26    148s] setNanoRouteMode -extractDesignSignature                        103707363
[04/02 18:48:26    148s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[04/02 18:48:26    148s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/02 18:48:26    148s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[04/02 18:48:26    148s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/02 18:48:26    148s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[04/02 18:48:26    148s] setNanoRouteMode -routeBottomRoutingLayer                       2
[04/02 18:48:26    148s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[04/02 18:48:26    148s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[04/02 18:48:26    148s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/02 18:48:26    148s] setNanoRouteMode -routeSiEffort                                 max
[04/02 18:48:26    148s] setNanoRouteMode -routeTopRoutingLayer                          4
[04/02 18:48:26    148s] setNanoRouteMode -routeWithSiDriven                             true
[04/02 18:48:26    148s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[04/02 18:48:26    148s] setNanoRouteMode -routeWithTimingDriven                         true
[04/02 18:48:26    148s] setNanoRouteMode -routeWithViaInPin                             true
[04/02 18:48:26    148s] setNanoRouteMode -timingEngine                                  .timing_file_1311766.tif.gz
[04/02 18:48:26    148s] setDesignMode -process                                          130
[04/02 18:48:26    148s] setExtractRCMode -coupled                                       true
[04/02 18:48:26    148s] setExtractRCMode -coupling_c_th                                 0.4
[04/02 18:48:26    148s] setExtractRCMode -effortLevel                                   medium
[04/02 18:48:26    148s] setExtractRCMode -engine                                        postRoute
[04/02 18:48:26    148s] setExtractRCMode -noCleanRCDB                                   true
[04/02 18:48:26    148s] setExtractRCMode -nrNetInMemory                                 100000
[04/02 18:48:26    148s] setExtractRCMode -relative_c_th                                 1
[04/02 18:48:26    148s] setExtractRCMode -total_c_th                                    0
[04/02 18:48:26    148s] setDelayCalMode -enable_high_fanout                             true
[04/02 18:48:26    148s] setDelayCalMode -engine                                         aae
[04/02 18:48:26    148s] setDelayCalMode -ignoreNetLoad                                  false
[04/02 18:48:26    148s] setDelayCalMode -reportOutBound                                 true
[04/02 18:48:26    148s] setDelayCalMode -SIAware                                        true
[04/02 18:48:26    148s] setDelayCalMode -socv_accuracy_mode                             low
[04/02 18:48:26    148s] setOptMode -activeSetupViews                                    { setupAnalysis }
[04/02 18:48:26    148s] setOptMode -addInst                                             true
[04/02 18:48:26    148s] setOptMode -addInstancePrefix                                   POSTROUTE
[04/02 18:48:26    148s] setOptMode -allEndPoints                                        true
[04/02 18:48:26    148s] setOptMode -autoSetupViews                                      { setupAnalysis}
[04/02 18:48:26    148s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[04/02 18:48:26    148s] setOptMode -deleteInst                                          true
[04/02 18:48:26    148s] setOptMode -drcMargin                                           0.1
[04/02 18:48:26    148s] setOptMode -effort                                              high
[04/02 18:48:26    148s] setOptMode -fixDrc                                              true
[04/02 18:48:26    148s] setOptMode -fixFanoutLoad                                       true
[04/02 18:48:26    148s] setOptMode -holdTargetSlack                                     0.05
[04/02 18:48:26    148s] setOptMode -maxLength                                           1000
[04/02 18:48:26    148s] setOptMode -optimizeFF                                          true
[04/02 18:48:26    148s] setOptMode -preserveAllSequential                               false
[04/02 18:48:26    148s] setOptMode -restruct                                            false
[04/02 18:48:26    148s] setOptMode -setupTargetSlack                                    0.05
[04/02 18:48:26    148s] setOptMode -usefulSkew                                          false
[04/02 18:48:26    148s] setOptMode -usefulSkewCTS                                       true
[04/02 18:48:26    148s] setSIMode -separate_delta_delay_on_data                         true
[04/02 18:48:26    148s] setPlaceMode -place_global_max_density                          0.8
[04/02 18:48:26    148s] setPlaceMode -place_global_uniform_density                      true
[04/02 18:48:26    148s] setPlaceMode -timingDriven                                      true
[04/02 18:48:26    148s] setAnalysisMode -analysisType                                   onChipVariation
[04/02 18:48:26    148s] setAnalysisMode -checkType                                      setup
[04/02 18:48:26    148s] setAnalysisMode -clkSrcPath                                     true
[04/02 18:48:26    148s] setAnalysisMode -clockPropagation                               sdcControl
[04/02 18:48:26    148s] setAnalysisMode -cppr                                           both
[04/02 18:48:26    148s] 
[04/02 18:48:26    148s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/02 18:48:26    148s] 
[04/02 18:48:26    148s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:48:26    148s] Summary for sequential cells identification: 
[04/02 18:48:26    148s]   Identified SBFF number: 112
[04/02 18:48:26    148s]   Identified MBFF number: 0
[04/02 18:48:26    148s]   Identified SB Latch number: 0
[04/02 18:48:26    148s]   Identified MB Latch number: 0
[04/02 18:48:26    148s]   Not identified SBFF number: 8
[04/02 18:48:26    148s]   Not identified MBFF number: 0
[04/02 18:48:26    148s]   Not identified SB Latch number: 0
[04/02 18:48:26    148s]   Not identified MB Latch number: 0
[04/02 18:48:26    148s]   Number of sequential cells which are not FFs: 34
[04/02 18:48:26    148s]  Visiting view : setupAnalysis
[04/02 18:48:26    148s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:26    148s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:26    148s]  Visiting view : holdAnalysis
[04/02 18:48:26    148s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:26    148s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:26    148s] TLC MultiMap info (StdDelay):
[04/02 18:48:26    148s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:26    148s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:26    148s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:26    148s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:26    148s]  Setting StdDelay to: 22.7ps
[04/02 18:48:26    148s] 
[04/02 18:48:26    148s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:48:26    148s] Need call spDPlaceInit before registerPrioInstLoc.
[04/02 18:48:26    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:3374.9M, EPOCH TIME: 1680475706.405223
[04/02 18:48:26    148s] Processing tracks to init pin-track alignment.
[04/02 18:48:26    148s] z: 2, totalTracks: 1
[04/02 18:48:26    148s] z: 4, totalTracks: 1
[04/02 18:48:26    148s] z: 6, totalTracks: 1
[04/02 18:48:26    148s] z: 8, totalTracks: 1
[04/02 18:48:26    148s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:48:26    148s] All LLGs are deleted
[04/02 18:48:26    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:26    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:26    148s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3374.9M, EPOCH TIME: 1680475706.412372
[04/02 18:48:26    148s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3374.9M, EPOCH TIME: 1680475706.412686
[04/02 18:48:26    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3374.9M, EPOCH TIME: 1680475706.412972
[04/02 18:48:26    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:26    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:26    148s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3438.9M, EPOCH TIME: 1680475706.416419
[04/02 18:48:26    148s] Max number of tech site patterns supported in site array is 256.
[04/02 18:48:26    148s] Core basic site is IBM13SITE
[04/02 18:48:26    148s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3438.9M, EPOCH TIME: 1680475706.474477
[04/02 18:48:26    148s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:48:26    148s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:48:26    148s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:3470.9M, EPOCH TIME: 1680475706.479650
[04/02 18:48:26    148s] Fast DP-INIT is on for default
[04/02 18:48:26    148s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:48:26    148s] Atter site array init, number of instance map data is 0.
[04/02 18:48:26    148s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.065, MEM:3470.9M, EPOCH TIME: 1680475706.481442
[04/02 18:48:26    148s] 
[04/02 18:48:26    148s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:26    148s] OPERPROF:     Starting CMU at level 3, MEM:3470.9M, EPOCH TIME: 1680475706.482815
[04/02 18:48:26    148s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3470.9M, EPOCH TIME: 1680475706.486550
[04/02 18:48:26    148s] 
[04/02 18:48:26    148s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:48:26    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.075, MEM:3374.9M, EPOCH TIME: 1680475706.487545
[04/02 18:48:26    148s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3374.9M, EPOCH TIME: 1680475706.487686
[04/02 18:48:26    148s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3374.9M, EPOCH TIME: 1680475706.491909
[04/02 18:48:26    148s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3374.9MB).
[04/02 18:48:26    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.088, MEM:3374.9M, EPOCH TIME: 1680475706.493156
[04/02 18:48:26    148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3374.9M, EPOCH TIME: 1680475706.493324
[04/02 18:48:26    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:26    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:26    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:26    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:26    148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3370.9M, EPOCH TIME: 1680475706.497793
[04/02 18:48:26    148s] 
[04/02 18:48:26    148s] Creating Lib Analyzer ...
[04/02 18:48:26    148s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:48:26    148s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:48:26    148s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:48:26    148s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:48:26    148s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:48:26    148s] 
[04/02 18:48:26    148s] {RT rc-typ 0 4 4 0}
[04/02 18:48:27    149s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:29 mem=3376.9M
[04/02 18:48:27    149s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:29 mem=3376.9M
[04/02 18:48:27    149s] Creating Lib Analyzer, finished. 
[04/02 18:48:27    149s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2364.3M, totSessionCpu=0:02:29 **
[04/02 18:48:27    149s] Existing Dirty Nets : 0
[04/02 18:48:27    149s] New Signature Flow (optDesignCheckOptions) ....
[04/02 18:48:27    149s] #Taking db snapshot
[04/02 18:48:27    149s] #Taking db snapshot ... done
[04/02 18:48:27    149s] OPERPROF: Starting checkPlace at level 1, MEM:3376.9M, EPOCH TIME: 1680475707.487194
[04/02 18:48:27    149s] Processing tracks to init pin-track alignment.
[04/02 18:48:27    149s] z: 2, totalTracks: 1
[04/02 18:48:27    149s] z: 4, totalTracks: 1
[04/02 18:48:27    149s] z: 6, totalTracks: 1
[04/02 18:48:27    149s] z: 8, totalTracks: 1
[04/02 18:48:27    149s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:48:27    149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3376.9M, EPOCH TIME: 1680475707.493963
[04/02 18:48:27    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:27    149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:3376.9M, EPOCH TIME: 1680475707.512918
[04/02 18:48:27    149s] Begin checking placement ... (start mem=3376.9M, init mem=3376.9M)
[04/02 18:48:27    149s] Begin checking exclusive groups violation ...
[04/02 18:48:27    149s] There are 0 groups to check, max #box is 0, total #box is 0
[04/02 18:48:27    149s] Finished checking exclusive groups violations. Found 0 Vio.
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s] Running CheckPlace using 6 threads!...
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s] ...checkPlace MT is done!
[04/02 18:48:27    149s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3376.9M, EPOCH TIME: 1680475707.570858
[04/02 18:48:27    149s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3376.9M, EPOCH TIME: 1680475707.571409
[04/02 18:48:27    149s] *info: Placed = 656            (Fixed = 3)
[04/02 18:48:27    149s] *info: Unplaced = 0           
[04/02 18:48:27    149s] Placement Density:17.90%(6697/37426)
[04/02 18:48:27    149s] Placement Density (including fixed std cells):17.90%(6697/37426)
[04/02 18:48:27    149s] All LLGs are deleted
[04/02 18:48:27    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:48:27    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3376.9M, EPOCH TIME: 1680475707.573095
[04/02 18:48:27    149s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3376.9M, EPOCH TIME: 1680475707.573562
[04/02 18:48:27    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3376.9M)
[04/02 18:48:27    149s] OPERPROF: Finished checkPlace at level 1, CPU:0.047, REAL:0.088, MEM:3376.9M, EPOCH TIME: 1680475707.575365
[04/02 18:48:27    149s]  Initial DC engine is -> aae
[04/02 18:48:27    149s]  
[04/02 18:48:27    149s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/02 18:48:27    149s]  
[04/02 18:48:27    149s]  
[04/02 18:48:27    149s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/02 18:48:27    149s]  
[04/02 18:48:27    149s] Reset EOS DB
[04/02 18:48:27    149s] Ignoring AAE DB Resetting ...
[04/02 18:48:27    149s]  Set Options for AAE Based Opt flow 
[04/02 18:48:27    149s] *** optDesign -postRoute ***
[04/02 18:48:27    149s] DRC Margin: user margin 0.1; extra margin 0
[04/02 18:48:27    149s] Setup Target Slack: user slack 0.05
[04/02 18:48:27    149s] Hold Target Slack: user slack 0.05
[04/02 18:48:27    149s] All LLGs are deleted
[04/02 18:48:27    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3376.9M, EPOCH TIME: 1680475707.586251
[04/02 18:48:27    149s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3376.9M, EPOCH TIME: 1680475707.586546
[04/02 18:48:27    149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3376.9M, EPOCH TIME: 1680475707.586794
[04/02 18:48:27    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3440.9M, EPOCH TIME: 1680475707.590554
[04/02 18:48:27    149s] Max number of tech site patterns supported in site array is 256.
[04/02 18:48:27    149s] Core basic site is IBM13SITE
[04/02 18:48:27    149s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3440.9M, EPOCH TIME: 1680475707.602938
[04/02 18:48:27    149s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:48:27    149s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:48:27    149s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3472.9M, EPOCH TIME: 1680475707.608454
[04/02 18:48:27    149s] Fast DP-INIT is on for default
[04/02 18:48:27    149s] Atter site array init, number of instance map data is 0.
[04/02 18:48:27    149s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.080, MEM:3472.9M, EPOCH TIME: 1680475707.670210
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:27    149s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.087, MEM:3376.9M, EPOCH TIME: 1680475707.673581
[04/02 18:48:27    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:27    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:48:27    149s] Deleting Lib Analyzer.
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s] TimeStamp Deleting Cell Server End ...
[04/02 18:48:27    149s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:48:27    149s] Summary for sequential cells identification: 
[04/02 18:48:27    149s]   Identified SBFF number: 112
[04/02 18:48:27    149s]   Identified MBFF number: 0
[04/02 18:48:27    149s]   Identified SB Latch number: 0
[04/02 18:48:27    149s]   Identified MB Latch number: 0
[04/02 18:48:27    149s]   Not identified SBFF number: 8
[04/02 18:48:27    149s]   Not identified MBFF number: 0
[04/02 18:48:27    149s]   Not identified SB Latch number: 0
[04/02 18:48:27    149s]   Not identified MB Latch number: 0
[04/02 18:48:27    149s]   Number of sequential cells which are not FFs: 34
[04/02 18:48:27    149s]  Visiting view : setupAnalysis
[04/02 18:48:27    149s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:27    149s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:27    149s]  Visiting view : holdAnalysis
[04/02 18:48:27    149s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:27    149s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:27    149s] TLC MultiMap info (StdDelay):
[04/02 18:48:27    149s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:27    149s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:27    149s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:27    149s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:27    149s]  Setting StdDelay to: 22.7ps
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s] TimeStamp Deleting Cell Server End ...
[04/02 18:48:27    149s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.2/0:00:01.5 (0.8), totSession cpu/real = 0:02:29.3/0:04:41.7 (0.5), mem = 3376.9M
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s] =============================================================================================
[04/02 18:48:27    149s]  Step TAT Report : InitOpt #1 / optDesign #4                                    21.14-s109_1
[04/02 18:48:27    149s] =============================================================================================
[04/02 18:48:27    149s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:27    149s] ---------------------------------------------------------------------------------------------
[04/02 18:48:27    149s] [ CellServerInit         ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/02 18:48:27    149s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  62.8 % )     0:00:01.0 /  0:00:00.9    1.0
[04/02 18:48:27    149s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:27    149s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:27    149s] [ CheckPlace             ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.6
[04/02 18:48:27    149s] [ MISC                   ]          0:00:00.4  (  29.1 % )     0:00:00.4 /  0:00:00.2    0.5
[04/02 18:48:27    149s] ---------------------------------------------------------------------------------------------
[04/02 18:48:27    149s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.2    0.8
[04/02 18:48:27    149s] ---------------------------------------------------------------------------------------------
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s] ** INFO : this run is activating 'postRoute' automaton
[04/02 18:48:27    149s] **INFO: flowCheckPoint #8 InitialSummary
[04/02 18:48:27    149s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_BYYRry.rcdb.d/Main_controller.rcdb.d': 658 access done (mem: 3376.934M)
[04/02 18:48:27    149s] tQuantus: Use design signature to decide re-extraction is ON
[04/02 18:48:27    149s] #Start Inst Signature in MT(0)
[04/02 18:48:27    149s] #Start Net Signature in MT(63341986)
[04/02 18:48:27    149s] #Calculate SNet Signature in MT (92137828)
[04/02 18:48:27    149s] #Run time and memory report for RC extraction:
[04/02 18:48:27    149s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[04/02 18:48:27    149s] #Run Statistics for snet signature:
[04/02 18:48:27    149s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.50/6, scale score = 0.08.
[04/02 18:48:27    149s] #    Increased memory =     0.00 (MB), total memory =  2359.45 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:27    149s] #Run Statistics for Net Final Signature:
[04/02 18:48:27    149s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:48:27    149s] #   Increased memory =     0.00 (MB), total memory =  2359.45 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:27    149s] #Run Statistics for Net launch:
[04/02 18:48:27    149s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.30/6, scale score = 0.38.
[04/02 18:48:27    149s] #    Increased memory =     0.00 (MB), total memory =  2359.45 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:27    149s] #Run Statistics for Net init_dbsNet_slist:
[04/02 18:48:27    149s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:48:27    149s] #   Increased memory =     0.00 (MB), total memory =  2359.45 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:27    149s] #Run Statistics for net signature:
[04/02 18:48:27    149s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.80/6, scale score = 0.30.
[04/02 18:48:27    149s] #    Increased memory =     0.00 (MB), total memory =  2359.45 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:27    149s] #Run Statistics for inst signature:
[04/02 18:48:27    149s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.75/6, scale score = 0.12.
[04/02 18:48:27    149s] #    Increased memory =    -4.83 (MB), total memory =  2359.45 (MB), peak memory =  2469.00 (MB)
[04/02 18:48:27    149s] tQuantus: Original signature = 103707363, new signature = 103707363
[04/02 18:48:27    149s] tQuantus: Design is clean by design signature
[04/02 18:48:27    149s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_BYYRry.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3368.934M)
[04/02 18:48:27    149s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_BYYRry.rcdb.d/Main_controller.rcdb.d': 0 access done (mem: 3368.934M)
[04/02 18:48:27    149s] The design is extracted. Skipping TQuantus.
[04/02 18:48:27    149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3368.9M, EPOCH TIME: 1680475707.804396
[04/02 18:48:27    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:27    149s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.089, MEM:3368.9M, EPOCH TIME: 1680475707.893318
[04/02 18:48:27    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:27    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] **INFO: flowCheckPoint #9 OptimizationHold
[04/02 18:48:27    149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3397.6M, EPOCH TIME: 1680475707.906206
[04/02 18:48:27    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:27    149s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.072, MEM:3397.6M, EPOCH TIME: 1680475707.978666
[04/02 18:48:27    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:27    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:27    149s] GigaOpt Hold Optimizer is used
[04/02 18:48:27    149s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_BYYRry.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3397.551M)
[04/02 18:48:27    149s] Reading RCDB with compressed RC data.
[04/02 18:48:27    149s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3399.6M)
[04/02 18:48:27    149s] End AAE Lib Interpolated Model. (MEM=3399.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s] Creating Lib Analyzer ...
[04/02 18:48:27    149s] 
[04/02 18:48:27    149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:48:28    149s] Summary for sequential cells identification: 
[04/02 18:48:28    149s]   Identified SBFF number: 112
[04/02 18:48:28    149s]   Identified MBFF number: 0
[04/02 18:48:28    149s]   Identified SB Latch number: 0
[04/02 18:48:28    149s]   Identified MB Latch number: 0
[04/02 18:48:28    149s]   Not identified SBFF number: 8
[04/02 18:48:28    149s]   Not identified MBFF number: 0
[04/02 18:48:28    149s]   Not identified SB Latch number: 0
[04/02 18:48:28    149s]   Not identified MB Latch number: 0
[04/02 18:48:28    149s]   Number of sequential cells which are not FFs: 34
[04/02 18:48:28    149s]  Visiting view : setupAnalysis
[04/02 18:48:28    149s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:28    149s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:28    149s]  Visiting view : holdAnalysis
[04/02 18:48:28    149s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:28    149s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:28    149s] TLC MultiMap info (StdDelay):
[04/02 18:48:28    149s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:28    149s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:28    149s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:28    149s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:28    149s]  Setting StdDelay to: 22.7ps
[04/02 18:48:28    149s] 
[04/02 18:48:28    149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:48:28    149s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:48:28    149s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:48:28    149s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:48:28    149s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:48:28    149s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:48:28    149s] 
[04/02 18:48:28    149s] {RT rc-typ 0 4 4 0}
[04/02 18:48:29    150s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:30 mem=3407.6M
[04/02 18:48:29    150s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:30 mem=3407.6M
[04/02 18:48:29    150s] Creating Lib Analyzer, finished. 
[04/02 18:48:29    150s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:30 mem=3407.6M ***
[04/02 18:48:29    150s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:02:30.3/0:04:43.1 (0.5), mem = 3407.6M
[04/02 18:48:29    150s] Effort level <high> specified for reg2reg path_group
[04/02 18:48:29    150s] Saving timing graph ...
[04/02 18:48:29    151s] Done save timing graph
[04/02 18:48:29    151s] 
[04/02 18:48:29    151s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:48:29    151s] Deleting Lib Analyzer.
[04/02 18:48:29    151s] 
[04/02 18:48:29    151s] TimeStamp Deleting Cell Server End ...
[04/02 18:48:30    151s] Starting delay calculation for Hold views
[04/02 18:48:30    151s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:48:30    151s] AAE_INFO: resetNetProps viewIdx 1 
[04/02 18:48:30    151s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:48:30    151s] #################################################################################
[04/02 18:48:30    151s] # Design Stage: PostRoute
[04/02 18:48:30    151s] # Design Name: Main_controller
[04/02 18:48:30    151s] # Design Mode: 130nm
[04/02 18:48:30    151s] # Analysis Mode: MMMC OCV 
[04/02 18:48:30    151s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:48:30    151s] # Signoff Settings: SI On 
[04/02 18:48:30    151s] #################################################################################
[04/02 18:48:30    151s] Topological Sorting (REAL = 0:00:00.0, MEM = 3487.5M, InitMEM = 3487.5M)
[04/02 18:48:30    151s] Setting infinite Tws ...
[04/02 18:48:30    151s] First Iteration Infinite Tw... 
[04/02 18:48:30    151s] Calculate late delays in OCV mode...
[04/02 18:48:30    151s] Calculate early delays in OCV mode...
[04/02 18:48:30    151s] Start delay calculation (fullDC) (6 T). (MEM=3487.46)
[04/02 18:48:30    151s] End AAE Lib Interpolated Model. (MEM=3499.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:30    152s] Total number of fetched objects 658
[04/02 18:48:30    152s] AAE_INFO-618: Total number of nets in the design is 660,  100.0 percent of the nets selected for SI analysis
[04/02 18:48:30    152s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:30    152s] End delay calculation. (MEM=3583.39 CPU=0:00:00.3 REAL=0:00:00.0)
[04/02 18:48:30    152s] End delay calculation (fullDC). (MEM=3583.39 CPU=0:00:00.3 REAL=0:00:00.0)
[04/02 18:48:30    152s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3583.4M) ***
[04/02 18:48:31    152s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3663.4M)
[04/02 18:48:31    152s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:48:31    152s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3663.4M)
[04/02 18:48:31    152s] 
[04/02 18:48:31    152s] Executing IPO callback for view pruning ..
[04/02 18:48:31    152s] Starting SI iteration 2
[04/02 18:48:31    152s] Calculate late delays in OCV mode...
[04/02 18:48:31    152s] Calculate early delays in OCV mode...
[04/02 18:48:31    152s] Start delay calculation (fullDC) (6 T). (MEM=3374.54)
[04/02 18:48:31    152s] End AAE Lib Interpolated Model. (MEM=3374.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:31    152s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:48:31    152s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:48:31    152s] Total number of fetched objects 658
[04/02 18:48:31    152s] AAE_INFO-618: Total number of nets in the design is 660,  0.0 percent of the nets selected for SI analysis
[04/02 18:48:31    152s] End delay calculation. (MEM=3606.5 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:48:31    152s] End delay calculation (fullDC). (MEM=3606.5 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:48:31    152s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3606.5M) ***
[04/02 18:48:31    152s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:02:33 mem=3684.5M)
[04/02 18:48:31    152s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:48:31    152s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:48:31    152s] 
[04/02 18:48:31    152s] Active hold views:
[04/02 18:48:31    152s]  holdAnalysis
[04/02 18:48:31    152s]   Dominating endpoints: 0
[04/02 18:48:31    152s]   Dominating TNS: -0.000
[04/02 18:48:31    152s] 
[04/02 18:48:31    152s] Done building cte hold timing graph (fixHold) cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:02:33 mem=3731.0M ***
[04/02 18:48:31    153s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:02:33 mem=3731.0M ***
[04/02 18:48:32    153s] Restoring timing graph ...
[04/02 18:48:33    154s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/02 18:48:33    154s] Done restore timing graph
[04/02 18:48:33    154s] Done building cte setup timing graph (fixHold) cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:02:34 mem=3777.6M ***
[04/02 18:48:33    154s] *info: category slack lower bound [L 0.0] default
[04/02 18:48:33    154s] *info: category slack lower bound [H 0.0] reg2reg 
[04/02 18:48:33    154s] --------------------------------------------------- 
[04/02 18:48:33    154s]    Setup Violation Summary with Target Slack (0.050 ns)
[04/02 18:48:33    154s] --------------------------------------------------- 
[04/02 18:48:33    154s]          WNS    reg2regWNS
[04/02 18:48:33    154s]     0.000 ns      0.000 ns
[04/02 18:48:33    154s] --------------------------------------------------- 
[04/02 18:48:33    154s]   Timing/DRV Snapshot: (REF)
[04/02 18:48:33    154s]      Weighted WNS: 0.000
[04/02 18:48:33    154s]       All  PG WNS: 0.000
[04/02 18:48:33    154s]       High PG WNS: 0.000
[04/02 18:48:33    154s]       All  PG TNS: 0.000
[04/02 18:48:33    154s]       High PG TNS: 0.000
[04/02 18:48:33    154s]       Low  PG TNS: 0.000
[04/02 18:48:33    154s]          Tran DRV: 0 (0)
[04/02 18:48:33    154s]           Cap DRV: 0 (0)
[04/02 18:48:33    154s]        Fanout DRV: 0 (0)
[04/02 18:48:33    154s]            Glitch: 0 (0)
[04/02 18:48:33    154s]    Category Slack: { [L, 0.000] [H, 0.000] }
[04/02 18:48:33    154s] 
[04/02 18:48:33    154s] 
[04/02 18:48:33    154s] Creating Lib Analyzer ...
[04/02 18:48:33    154s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:48:33    154s] 
[04/02 18:48:33    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:48:33    154s] Summary for sequential cells identification: 
[04/02 18:48:33    154s]   Identified SBFF number: 112
[04/02 18:48:33    154s]   Identified MBFF number: 0
[04/02 18:48:33    154s]   Identified SB Latch number: 0
[04/02 18:48:33    154s]   Identified MB Latch number: 0
[04/02 18:48:33    154s]   Not identified SBFF number: 8
[04/02 18:48:33    154s]   Not identified MBFF number: 0
[04/02 18:48:33    154s]   Not identified SB Latch number: 0
[04/02 18:48:33    154s]   Not identified MB Latch number: 0
[04/02 18:48:33    154s]   Number of sequential cells which are not FFs: 34
[04/02 18:48:33    154s]  Visiting view : setupAnalysis
[04/02 18:48:33    154s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:33    154s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:33    154s]  Visiting view : holdAnalysis
[04/02 18:48:33    154s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:33    154s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:33    154s] TLC MultiMap info (StdDelay):
[04/02 18:48:33    154s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:33    154s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:33    154s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:33    154s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:33    154s]  Setting StdDelay to: 22.7ps
[04/02 18:48:33    154s] 
[04/02 18:48:33    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:48:33    154s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:48:33    154s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:48:33    154s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:48:33    154s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:48:33    154s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:48:33    154s] 
[04/02 18:48:33    154s] {RT rc-typ 0 4 4 0}
[04/02 18:48:34    155s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:35 mem=3835.1M
[04/02 18:48:34    155s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:35 mem=3835.1M
[04/02 18:48:34    155s] Creating Lib Analyzer, finished. 
[04/02 18:48:34    155s] OPTC: m1 20.0 20.0
[04/02 18:48:34    155s] Setting latch borrow mode to budget during optimization.
[04/02 18:48:34    155s] 
[04/02 18:48:34    155s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:48:34    155s] Deleting Lib Analyzer.
[04/02 18:48:34    155s] 
[04/02 18:48:34    155s] TimeStamp Deleting Cell Server End ...
[04/02 18:48:34    155s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:48:34    155s] 
[04/02 18:48:34    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:48:34    155s] Summary for sequential cells identification: 
[04/02 18:48:34    155s]   Identified SBFF number: 112
[04/02 18:48:34    155s]   Identified MBFF number: 0
[04/02 18:48:34    155s]   Identified SB Latch number: 0
[04/02 18:48:34    155s]   Identified MB Latch number: 0
[04/02 18:48:34    155s]   Not identified SBFF number: 8
[04/02 18:48:34    155s]   Not identified MBFF number: 0
[04/02 18:48:34    155s]   Not identified SB Latch number: 0
[04/02 18:48:34    155s]   Not identified MB Latch number: 0
[04/02 18:48:34    155s]   Number of sequential cells which are not FFs: 34
[04/02 18:48:34    155s]  Visiting view : setupAnalysis
[04/02 18:48:34    155s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:34    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:34    155s]  Visiting view : holdAnalysis
[04/02 18:48:34    155s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:34    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:34    155s] TLC MultiMap info (StdDelay):
[04/02 18:48:34    155s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:34    155s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:34    155s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:34    155s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:34    155s]  Setting StdDelay to: 22.7ps
[04/02 18:48:34    155s] 
[04/02 18:48:34    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:48:34    155s] 
[04/02 18:48:34    155s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:48:34    155s] 
[04/02 18:48:34    155s] TimeStamp Deleting Cell Server End ...
[04/02 18:48:34    155s] 
[04/02 18:48:34    155s] Creating Lib Analyzer ...
[04/02 18:48:34    155s] 
[04/02 18:48:34    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:48:34    155s] Summary for sequential cells identification: 
[04/02 18:48:34    155s]   Identified SBFF number: 112
[04/02 18:48:34    155s]   Identified MBFF number: 0
[04/02 18:48:34    155s]   Identified SB Latch number: 0
[04/02 18:48:34    155s]   Identified MB Latch number: 0
[04/02 18:48:34    155s]   Not identified SBFF number: 8
[04/02 18:48:34    155s]   Not identified MBFF number: 0
[04/02 18:48:34    155s]   Not identified SB Latch number: 0
[04/02 18:48:34    155s]   Not identified MB Latch number: 0
[04/02 18:48:34    155s]   Number of sequential cells which are not FFs: 34
[04/02 18:48:34    155s]  Visiting view : setupAnalysis
[04/02 18:48:34    155s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:34    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:34    155s]  Visiting view : holdAnalysis
[04/02 18:48:34    155s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:34    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:34    155s] TLC MultiMap info (StdDelay):
[04/02 18:48:34    155s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:34    155s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:34    155s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:34    155s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:34    155s]  Setting StdDelay to: 22.7ps
[04/02 18:48:34    155s] 
[04/02 18:48:34    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:48:34    155s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:48:34    155s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:48:34    155s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:48:34    155s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:48:34    155s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:48:34    155s] 
[04/02 18:48:34    155s] {RT rc-typ 0 4 4 0}
[04/02 18:48:35    156s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:36 mem=3883.1M
[04/02 18:48:35    156s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:36 mem=3883.1M
[04/02 18:48:35    156s] Creating Lib Analyzer, finished. 
[04/02 18:48:35    156s] 
[04/02 18:48:35    156s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[04/02 18:48:35    156s] *Info: worst delay setup view: setupAnalysis
[04/02 18:48:35    156s] Footprint list for hold buffering (delay unit: ps)
[04/02 18:48:35    156s] =================================================================
[04/02 18:48:35    156s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[04/02 18:48:35    156s] ------------------------------------------------------------------
[04/02 18:48:35    156s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[04/02 18:48:35    156s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[04/02 18:48:35    156s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[04/02 18:48:35    156s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[04/02 18:48:35    156s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[04/02 18:48:35    156s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[04/02 18:48:35    156s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[04/02 18:48:35    156s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[04/02 18:48:35    156s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[04/02 18:48:35    156s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[04/02 18:48:35    156s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[04/02 18:48:35    156s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[04/02 18:48:35    156s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[04/02 18:48:35    156s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[04/02 18:48:35    156s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[04/02 18:48:35    156s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[04/02 18:48:35    156s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[04/02 18:48:35    156s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[04/02 18:48:35    156s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[04/02 18:48:35    156s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[04/02 18:48:35    156s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[04/02 18:48:35    156s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[04/02 18:48:35    156s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[04/02 18:48:35    156s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[04/02 18:48:35    156s] =================================================================
[04/02 18:48:35    156s] Hold Timer stdDelay = 22.7ps
[04/02 18:48:35    156s]  Visiting view : holdAnalysis
[04/02 18:48:35    156s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:35    156s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:35    156s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[04/02 18:48:35    156s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3883.1M, EPOCH TIME: 1680475715.422461
[04/02 18:48:35    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:35    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:35    156s] 
[04/02 18:48:35    156s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:35    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.048, MEM:3883.1M, EPOCH TIME: 1680475715.470892
[04/02 18:48:35    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:35    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:35    156s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.177  |  0.177  |  0.185  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3881.6M, EPOCH TIME: 1680475715.574478
[04/02 18:48:35    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:35    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:35    156s] 
[04/02 18:48:35    156s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:35    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:3883.1M, EPOCH TIME: 1680475715.596179
[04/02 18:48:35    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:35    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:35    156s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2425.1M, totSessionCpu=0:02:37 **
[04/02 18:48:35    156s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:06.2/0:00:06.5 (1.0), totSession cpu/real = 0:02:36.5/0:04:49.6 (0.5), mem = 3560.1M
[04/02 18:48:35    156s] 
[04/02 18:48:35    156s] =============================================================================================
[04/02 18:48:35    156s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              21.14-s109_1
[04/02 18:48:35    156s] =============================================================================================
[04/02 18:48:35    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:35    156s] ---------------------------------------------------------------------------------------------
[04/02 18:48:35    156s] [ ViewPruning            ]      6   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.7
[04/02 18:48:35    156s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.1    0.6
[04/02 18:48:35    156s] [ DrvReport              ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[04/02 18:48:35    156s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[04/02 18:48:35    156s] [ CellServerInit         ]      3   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:48:35    156s] [ LibAnalyzerInit        ]      2   0:00:01.9  (  29.0 % )     0:00:01.9 /  0:00:01.9    1.0
[04/02 18:48:35    156s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:35    156s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:35    156s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:35    156s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:35    156s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:35    156s] [ TimingUpdate           ]      8   0:00:01.3  (  20.7 % )     0:00:01.7 /  0:00:01.6    1.0
[04/02 18:48:35    156s] [ FullDelayCalc          ]      3   0:00:00.4  (   5.8 % )     0:00:00.4 /  0:00:00.4    1.0
[04/02 18:48:35    156s] [ TimingReport           ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/02 18:48:35    156s] [ SaveTimingGraph        ]      1   0:00:00.4  (   6.6 % )     0:00:00.4 /  0:00:00.5    1.2
[04/02 18:48:35    156s] [ RestoreTimingGraph     ]      1   0:00:00.6  (   9.4 % )     0:00:00.6 /  0:00:00.6    1.0
[04/02 18:48:35    156s] [ MISC                   ]          0:00:01.4  (  21.4 % )     0:00:01.4 /  0:00:01.2    0.9
[04/02 18:48:35    156s] ---------------------------------------------------------------------------------------------
[04/02 18:48:35    156s]  BuildHoldData #1 TOTAL             0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.2    1.0
[04/02 18:48:35    156s] ---------------------------------------------------------------------------------------------
[04/02 18:48:35    156s] 
[04/02 18:48:35    156s] *** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:02:36.5/0:04:49.6 (0.5), mem = 3560.1M
[04/02 18:48:35    156s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.22
[04/02 18:48:35    156s] #optDebug: Start CG creation (mem=3560.1M)
[04/02 18:48:35    156s]  ...initializing CG  maxDriveDist 1665.751000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 166.575000 
[04/02 18:48:35    156s] (cpu=0:00:00.1, mem=3635.1M)
[04/02 18:48:35    156s]  ...processing cgPrt (cpu=0:00:00.1, mem=3635.1M)
[04/02 18:48:35    156s]  ...processing cgEgp (cpu=0:00:00.1, mem=3635.1M)
[04/02 18:48:35    156s]  ...processing cgPbk (cpu=0:00:00.1, mem=3635.1M)
[04/02 18:48:35    156s]  ...processing cgNrb(cpu=0:00:00.1, mem=3635.1M)
[04/02 18:48:35    156s]  ...processing cgObs (cpu=0:00:00.1, mem=3635.1M)
[04/02 18:48:35    156s]  ...processing cgCon (cpu=0:00:00.1, mem=3635.1M)
[04/02 18:48:35    156s]  ...processing cgPdm (cpu=0:00:00.1, mem=3635.1M)
[04/02 18:48:35    156s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3635.1M)
[04/02 18:48:35    156s] HoldSingleBuffer minRootGain=0.000
[04/02 18:48:35    156s] HoldSingleBuffer minRootGain=0.000
[04/02 18:48:35    156s] HoldSingleBuffer minRootGain=0.000
[04/02 18:48:35    156s] HoldSingleBuffer minRootGain=0.000
[04/02 18:48:35    156s] *info: Run optDesign holdfix with 6 threads.
[04/02 18:48:35    156s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:48:35    156s] --------------------------------------------------- 
[04/02 18:48:35    156s]    Hold Timing Summary  - Initial 
[04/02 18:48:35    156s] --------------------------------------------------- 
[04/02 18:48:35    156s]  Target slack:       0.0500 ns
[04/02 18:48:35    156s]  View: holdAnalysis 
[04/02 18:48:35    156s]    WNS:       0.1773  >>>  WNS:       0.1273 with TargetSlack
[04/02 18:48:35    156s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[04/02 18:48:35    156s]    VP :            0  >>>  VP:            0  with TargetSlack
[04/02 18:48:35    156s]    Worst hold path end point: clk_r_REG26_S1/D
[04/02 18:48:35    156s] --------------------------------------------------- 
[04/02 18:48:35    156s] *** Hold timing is met. Hold fixing is not needed 
[04/02 18:48:35    156s] **INFO: total 0 insts, 0 nets marked don't touch
[04/02 18:48:35    156s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[04/02 18:48:35    156s] **INFO: total 0 insts, 0 nets unmarked don't touch

[04/02 18:48:35    156s] 
[04/02 18:48:35    156s] Capturing REF for hold ...
[04/02 18:48:35    156s]    Hold Timing Snapshot: (REF)
[04/02 18:48:35    156s]              All PG WNS: 0.000
[04/02 18:48:35    156s]              All PG TNS: 0.000
[04/02 18:48:35    156s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.22
[04/02 18:48:35    156s] *** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.1/0:00:00.3 (0.4), totSession cpu/real = 0:02:36.6/0:04:49.9 (0.5), mem = 3748.1M
[04/02 18:48:35    156s] 
[04/02 18:48:35    156s] =============================================================================================
[04/02 18:48:35    156s]  Step TAT Report : HoldOpt #1 / optDesign #4                                    21.14-s109_1
[04/02 18:48:35    156s] =============================================================================================
[04/02 18:48:35    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:35    156s] ---------------------------------------------------------------------------------------------
[04/02 18:48:35    156s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:35    156s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  71.8 % )     0:00:00.2 /  0:00:00.1    0.4
[04/02 18:48:35    156s] [ MISC                   ]          0:00:00.1  (  27.9 % )     0:00:00.1 /  0:00:00.0    0.3
[04/02 18:48:35    156s] ---------------------------------------------------------------------------------------------
[04/02 18:48:35    156s]  HoldOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.4
[04/02 18:48:35    156s] ---------------------------------------------------------------------------------------------
[04/02 18:48:35    156s] 
[04/02 18:48:35    156s] Running postRoute recovery in preEcoRoute mode
[04/02 18:48:35    156s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2462.7M, totSessionCpu=0:02:37 **
[04/02 18:48:35    156s]   DRV Snapshot: (TGT)
[04/02 18:48:35    156s]          Tran DRV: 0 (0)
[04/02 18:48:35    156s]           Cap DRV: 0 (0)
[04/02 18:48:35    156s]        Fanout DRV: 0 (0)
[04/02 18:48:35    156s]            Glitch: 0 (0)
[04/02 18:48:35    156s] Checking DRV degradation...
[04/02 18:48:35    156s] 
[04/02 18:48:35    156s] Recovery Manager:
[04/02 18:48:35    156s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:48:35    156s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:48:35    156s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:48:35    156s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:48:35    156s] 
[04/02 18:48:35    156s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/02 18:48:35    156s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3596.66M, totSessionCpu=0:02:37).
[04/02 18:48:35    156s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2462.7M, totSessionCpu=0:02:37 **
[04/02 18:48:35    156s] 
[04/02 18:48:35    156s]   DRV Snapshot: (REF)
[04/02 18:48:35    156s]          Tran DRV: 0 (0)
[04/02 18:48:35    156s]           Cap DRV: 0 (0)
[04/02 18:48:35    156s]        Fanout DRV: 0 (0)
[04/02 18:48:35    156s]            Glitch: 0 (0)
[04/02 18:48:35    156s] **INFO: Skipping refine place as no legal commits were detected
[04/02 18:48:36    156s] Latch borrow mode reset to max_borrow
[04/02 18:48:36    156s] **INFO: flowCheckPoint #10 FinalSummary
[04/02 18:48:36    156s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_0_hold
[04/02 18:48:36    156s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 2460.8M, totSessionCpu=0:02:37 **
[04/02 18:48:36    157s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3462.7M, EPOCH TIME: 1680475716.417938
[04/02 18:48:36    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:36    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:36    157s] 
[04/02 18:48:36    157s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:36    157s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.069, MEM:3494.7M, EPOCH TIME: 1680475716.487076
[04/02 18:48:36    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:36    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:36    157s] Saving timing graph ...
[04/02 18:48:37    157s] Done save timing graph
[04/02 18:48:37    157s] 
[04/02 18:48:37    157s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:48:37    157s] 
[04/02 18:48:37    157s] TimeStamp Deleting Cell Server End ...
[04/02 18:48:37    158s] Starting delay calculation for Hold views
[04/02 18:48:37    158s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:48:37    158s] AAE_INFO: resetNetProps viewIdx 1 
[04/02 18:48:37    158s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:48:37    158s] #################################################################################
[04/02 18:48:37    158s] # Design Stage: PostRoute
[04/02 18:48:37    158s] # Design Name: Main_controller
[04/02 18:48:37    158s] # Design Mode: 130nm
[04/02 18:48:37    158s] # Analysis Mode: MMMC OCV 
[04/02 18:48:37    158s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:48:37    158s] # Signoff Settings: SI On 
[04/02 18:48:37    158s] #################################################################################
[04/02 18:48:37    158s] Topological Sorting (REAL = 0:00:00.0, MEM = 3587.6M, InitMEM = 3587.6M)
[04/02 18:48:37    158s] Setting infinite Tws ...
[04/02 18:48:37    158s] First Iteration Infinite Tw... 
[04/02 18:48:37    158s] Calculate late delays in OCV mode...
[04/02 18:48:37    158s] Calculate early delays in OCV mode...
[04/02 18:48:37    158s] Start delay calculation (fullDC) (6 T). (MEM=3587.59)
[04/02 18:48:37    158s] End AAE Lib Interpolated Model. (MEM=3599.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:38    158s] Total number of fetched objects 658
[04/02 18:48:38    158s] AAE_INFO-618: Total number of nets in the design is 660,  100.0 percent of the nets selected for SI analysis
[04/02 18:48:38    158s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:38    158s] End delay calculation. (MEM=3664.43 CPU=0:00:00.2 REAL=0:00:01.0)
[04/02 18:48:38    158s] End delay calculation (fullDC). (MEM=3664.43 CPU=0:00:00.3 REAL=0:00:01.0)
[04/02 18:48:38    158s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 3664.4M) ***
[04/02 18:48:38    158s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3720.4M)
[04/02 18:48:38    158s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:48:38    158s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3720.4M)
[04/02 18:48:38    158s] Starting SI iteration 2
[04/02 18:48:38    159s] Calculate late delays in OCV mode...
[04/02 18:48:38    159s] Calculate early delays in OCV mode...
[04/02 18:48:38    159s] Start delay calculation (fullDC) (6 T). (MEM=3446.59)
[04/02 18:48:38    159s] End AAE Lib Interpolated Model. (MEM=3446.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:38    159s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:48:38    159s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:48:38    159s] Total number of fetched objects 658
[04/02 18:48:38    159s] AAE_INFO-618: Total number of nets in the design is 660,  0.0 percent of the nets selected for SI analysis
[04/02 18:48:38    159s] End delay calculation. (MEM=3680.64 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:48:38    159s] End delay calculation (fullDC). (MEM=3680.64 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:48:38    159s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3680.6M) ***
[04/02 18:48:38    159s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:02:39 mem=3758.6M)
[04/02 18:48:39    159s] Restoring timing graph ...
[04/02 18:48:40    160s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/02 18:48:40    160s] Done restore timing graph
[04/02 18:48:43    161s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.177  |  0.177  |  0.185  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:48:43    161s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3509.4M, EPOCH TIME: 1680475723.675476
[04/02 18:48:43    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:43    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:43    161s] 
[04/02 18:48:43    161s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:43    161s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.022, MEM:3510.9M, EPOCH TIME: 1680475723.697478
[04/02 18:48:43    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:43    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:43    161s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3510.9M, EPOCH TIME: 1680475723.705926
[04/02 18:48:43    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:43    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:43    161s] 
[04/02 18:48:43    161s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:43    161s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.080, MEM:3510.9M, EPOCH TIME: 1680475723.786406
[04/02 18:48:43    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:43    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:43    161s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3510.9M, EPOCH TIME: 1680475723.792512
[04/02 18:48:43    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:43    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:43    161s] 
[04/02 18:48:43    161s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:43    161s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.077, MEM:3510.9M, EPOCH TIME: 1680475723.869407
[04/02 18:48:43    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:43    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:43    161s] *** Final Summary (holdfix) CPU=0:00:04.2, REAL=0:00:07.0, MEM=3510.9M
[04/02 18:48:43    161s] **optDesign ... cpu = 0:00:13, real = 0:00:17, mem = 2431.1M, totSessionCpu=0:02:41 **
[04/02 18:48:43    161s]  ReSet Options after AAE Based Opt flow 
[04/02 18:48:43    161s] *** Finished optDesign ***
[04/02 18:48:43    161s] 
[04/02 18:48:43    161s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.2 real=0:00:17.7)
[04/02 18:48:43    161s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:43    161s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[04/02 18:48:43    161s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:43    161s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:07.5 real=0:00:08.3)
[04/02 18:48:43    161s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:43    161s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3510.9M)
[04/02 18:48:43    161s] Info: Destroy the CCOpt slew target map.
[04/02 18:48:43    161s] clean pInstBBox. size 0
[04/02 18:48:44    161s] All LLGs are deleted
[04/02 18:48:44    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:44    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:44    161s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3470.9M, EPOCH TIME: 1680475724.194418
[04/02 18:48:44    161s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3470.9M, EPOCH TIME: 1680475724.194630
[04/02 18:48:44    161s] Info: pop threads available for lower-level modules during optimization.
[04/02 18:48:44    161s] *** optDesign #4 [finish] : cpu/real = 0:00:13.3/0:00:18.0 (0.7), totSession cpu/real = 0:02:41.4/0:04:58.2 (0.5), mem = 3470.9M
[04/02 18:48:44    161s] 
[04/02 18:48:44    161s] =============================================================================================
[04/02 18:48:44    161s]  Final TAT Report : optDesign #4                                                21.14-s109_1
[04/02 18:48:44    161s] =============================================================================================
[04/02 18:48:44    161s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:44    161s] ---------------------------------------------------------------------------------------------
[04/02 18:48:44    161s] [ InitOpt                ]      1   0:00:01.4  (   7.9 % )     0:00:01.5 /  0:00:01.2    0.8
[04/02 18:48:44    161s] [ HoldOpt                ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.1    0.4
[04/02 18:48:44    161s] [ ViewPruning            ]     10   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.7
[04/02 18:48:44    161s] [ BuildHoldData          ]      1   0:00:04.5  (  25.0 % )     0:00:06.5 /  0:00:06.2    1.0
[04/02 18:48:44    161s] [ OptSummaryReport       ]      2   0:00:02.7  (  14.7 % )     0:00:07.6 /  0:00:04.3    0.6
[04/02 18:48:44    161s] [ DrvReport              ]      5   0:00:03.1  (  17.0 % )     0:00:03.1 /  0:00:00.2    0.1
[04/02 18:48:44    161s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[04/02 18:48:44    161s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   6.1 % )     0:00:01.1 /  0:00:00.9    0.8
[04/02 18:48:44    161s] [ CheckPlace             ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.6
[04/02 18:48:44    161s] [ ExtractRC              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/02 18:48:44    161s] [ TimingUpdate           ]     12   0:00:02.6  (  14.7 % )     0:00:03.4 /  0:00:03.1    0.9
[04/02 18:48:44    161s] [ FullDelayCalc          ]      6   0:00:00.8  (   4.2 % )     0:00:00.8 /  0:00:00.7    1.0
[04/02 18:48:44    161s] [ TimingReport           ]      4   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/02 18:48:44    161s] [ GenerateReports        ]      2   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    0.8
[04/02 18:48:44    161s] [ MISC                   ]          0:00:01.0  (   5.5 % )     0:00:01.0 /  0:00:00.5    0.5
[04/02 18:48:44    161s] ---------------------------------------------------------------------------------------------
[04/02 18:48:44    161s]  optDesign #4 TOTAL                 0:00:18.0  ( 100.0 % )     0:00:18.0 /  0:00:13.3    0.7
[04/02 18:48:44    161s] ---------------------------------------------------------------------------------------------
[04/02 18:48:44    161s] 
[04/02 18:48:44    161s] <CMD> saveDesign db/Main_controller_postroute_0.enc
[04/02 18:48:44    161s] The in-memory database contained RC information but was not saved. To save 
[04/02 18:48:44    161s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/02 18:48:44    161s] so it should only be saved when it is really desired.
[04/02 18:48:44    161s] #% Begin save design ... (date=04/02 18:48:44, mem=2392.6M)
[04/02 18:48:44    161s] % Begin Save ccopt configuration ... (date=04/02 18:48:44, mem=2392.6M)
[04/02 18:48:44    161s] % End Save ccopt configuration ... (date=04/02 18:48:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2392.8M, current mem=2392.8M)
[04/02 18:48:44    161s] % Begin Save netlist data ... (date=04/02 18:48:44, mem=2392.8M)
[04/02 18:48:44    161s] Writing Binary DB to db/Main_controller_postroute_0.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:48:44    161s] % End Save netlist data ... (date=04/02 18:48:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2394.1M, current mem=2394.1M)
[04/02 18:48:44    161s] Saving symbol-table file in separate thread ...
[04/02 18:48:44    161s] Saving congestion map file in separate thread ...
[04/02 18:48:44    161s] Saving congestion map file db/Main_controller_postroute_0.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:48:44    161s] % Begin Save AAE data ... (date=04/02 18:48:44, mem=2394.3M)
[04/02 18:48:44    161s] Saving AAE Data ...
[04/02 18:48:44    161s] % End Save AAE data ... (date=04/02 18:48:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2394.3M, current mem=2394.3M)
[04/02 18:48:45    161s] Saving preference file db/Main_controller_postroute_0.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:48:45    161s] Saving mode setting ...
[04/02 18:48:45    161s] Saving global file ...
[04/02 18:48:46    161s] Saving Drc markers ...
[04/02 18:48:46    161s] ... No Drc file written since there is no markers found.
[04/02 18:48:46    161s] % Begin Save routing data ... (date=04/02 18:48:46, mem=2394.5M)
[04/02 18:48:46    161s] Saving route file ...
[04/02 18:48:46    161s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3447.4M) ***
[04/02 18:48:46    161s] % End Save routing data ... (date=04/02 18:48:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2394.6M, current mem=2394.6M)
[04/02 18:48:46    161s] Saving special route data file in separate thread ...
[04/02 18:48:46    161s] Saving PG file in separate thread ...
[04/02 18:48:46    161s] Saving placement file in separate thread ...
[04/02 18:48:46    161s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:48:46    161s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:48:46    161s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:48:46    161s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3461.4M) ***
[04/02 18:48:46    161s] Saving PG file db/Main_controller_postroute_0.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:48:46 2023)
[04/02 18:48:46    161s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3461.4M) ***
[04/02 18:48:46    161s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:48:46    161s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:48:47    161s] Saving property file db/Main_controller_postroute_0.enc.dat.tmp/Main_controller.prop
[04/02 18:48:47    161s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3461.4M) ***
[04/02 18:48:47    162s] #Saving pin access data to file db/Main_controller_postroute_0.enc.dat.tmp/Main_controller.apa ...
[04/02 18:48:47    162s] #
[04/02 18:48:47    162s] Saving preRoute extracted patterns in file 'db/Main_controller_postroute_0.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:48:47    162s] Saving preRoute extraction data in directory 'db/Main_controller_postroute_0.enc.dat.tmp/extraction/' ...
[04/02 18:48:47    162s] Checksum of RCGrid density data::96
[04/02 18:48:48    162s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:48:48    162s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:48:48    162s] % Begin Save power constraints data ... (date=04/02 18:48:48, mem=2395.1M)
[04/02 18:48:48    162s] % End Save power constraints data ... (date=04/02 18:48:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2395.1M, current mem=2395.1M)
[04/02 18:48:48    162s] Generated self-contained design Main_controller_postroute_0.enc.dat.tmp
[04/02 18:48:49    162s] #% End save design ... (date=04/02 18:48:49, total cpu=0:00:01.1, real=0:00:05.0, peak res=2395.5M, current mem=2395.5M)
[04/02 18:48:49    162s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:48:49    162s] 
[04/02 18:48:49    162s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_1
[04/02 18:48:49    162s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2395.5M, totSessionCpu=0:02:43 **
[04/02 18:48:49    162s] *** optDesign #5 [begin] : totSession cpu/real = 0:02:42.6/0:05:03.1 (0.5), mem = 3457.5M
[04/02 18:48:49    162s] Info: 6 threads available for lower-level modules during optimization.
[04/02 18:48:49    162s] GigaOpt running with 6 threads.
[04/02 18:48:49    162s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:02:42.6/0:05:03.1 (0.5), mem = 3457.5M
[04/02 18:48:49    162s] **INFO: User settings:
[04/02 18:48:49    162s] setNanoRouteMode -drouteAntennaFactor                           1
[04/02 18:48:49    162s] setNanoRouteMode -drouteAutoStop                                false
[04/02 18:48:49    162s] setNanoRouteMode -drouteFixAntenna                              true
[04/02 18:48:49    162s] setNanoRouteMode -drouteOnGridOnly                              none
[04/02 18:48:49    162s] setNanoRouteMode -droutePostRouteSwapVia                        false
[04/02 18:48:49    162s] setNanoRouteMode -drouteStartIteration                          0
[04/02 18:48:49    162s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[04/02 18:48:49    162s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[04/02 18:48:49    162s] setNanoRouteMode -extractDesignSignature                        103707363
[04/02 18:48:49    162s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[04/02 18:48:49    162s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/02 18:48:49    162s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[04/02 18:48:49    162s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/02 18:48:49    162s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[04/02 18:48:49    162s] setNanoRouteMode -routeBottomRoutingLayer                       2
[04/02 18:48:49    162s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[04/02 18:48:49    162s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[04/02 18:48:49    162s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/02 18:48:49    162s] setNanoRouteMode -routeSiEffort                                 max
[04/02 18:48:49    162s] setNanoRouteMode -routeTopRoutingLayer                          4
[04/02 18:48:49    162s] setNanoRouteMode -routeWithSiDriven                             true
[04/02 18:48:49    162s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[04/02 18:48:49    162s] setNanoRouteMode -routeWithTimingDriven                         true
[04/02 18:48:49    162s] setNanoRouteMode -routeWithViaInPin                             true
[04/02 18:48:49    162s] setNanoRouteMode -timingEngine                                  .timing_file_1311766.tif.gz
[04/02 18:48:49    162s] setDesignMode -process                                          130
[04/02 18:48:49    162s] setExtractRCMode -coupled                                       true
[04/02 18:48:49    162s] setExtractRCMode -coupling_c_th                                 0.4
[04/02 18:48:49    162s] setExtractRCMode -effortLevel                                   medium
[04/02 18:48:49    162s] setExtractRCMode -engine                                        postRoute
[04/02 18:48:49    162s] setExtractRCMode -noCleanRCDB                                   true
[04/02 18:48:49    162s] setExtractRCMode -nrNetInMemory                                 100000
[04/02 18:48:49    162s] setExtractRCMode -relative_c_th                                 1
[04/02 18:48:49    162s] setExtractRCMode -total_c_th                                    0
[04/02 18:48:49    162s] setDelayCalMode -enable_high_fanout                             true
[04/02 18:48:49    162s] setDelayCalMode -engine                                         aae
[04/02 18:48:49    162s] setDelayCalMode -ignoreNetLoad                                  false
[04/02 18:48:49    162s] setDelayCalMode -reportOutBound                                 true
[04/02 18:48:49    162s] setDelayCalMode -SIAware                                        true
[04/02 18:48:49    162s] setDelayCalMode -socv_accuracy_mode                             low
[04/02 18:48:49    162s] setOptMode -activeHoldViews                                     { holdAnalysis }
[04/02 18:48:49    162s] setOptMode -activeSetupViews                                    { setupAnalysis }
[04/02 18:48:49    162s] setOptMode -addInst                                             true
[04/02 18:48:49    162s] setOptMode -addInstancePrefix                                   POSTROUTE
[04/02 18:48:49    162s] setOptMode -allEndPoints                                        true
[04/02 18:48:49    162s] setOptMode -autoHoldViews                                       { holdAnalysis}
[04/02 18:48:49    162s] setOptMode -autoSetupViews                                      { setupAnalysis}
[04/02 18:48:49    162s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[04/02 18:48:49    162s] setOptMode -autoViewHoldTargetSlack                             500
[04/02 18:48:49    162s] setOptMode -deleteInst                                          true
[04/02 18:48:49    162s] setOptMode -drcMargin                                           0.1
[04/02 18:48:49    162s] setOptMode -effort                                              high
[04/02 18:48:49    162s] setOptMode -fixDrc                                              true
[04/02 18:48:49    162s] setOptMode -fixFanoutLoad                                       true
[04/02 18:48:49    162s] setOptMode -holdTargetSlack                                     0.05
[04/02 18:48:49    162s] setOptMode -maxLength                                           1000
[04/02 18:48:49    162s] setOptMode -optimizeFF                                          true
[04/02 18:48:49    162s] setOptMode -preserveAllSequential                               false
[04/02 18:48:49    162s] setOptMode -restruct                                            false
[04/02 18:48:49    162s] setOptMode -setupTargetSlack                                    0.05
[04/02 18:48:49    162s] setOptMode -usefulSkew                                          false
[04/02 18:48:49    162s] setOptMode -usefulSkewCTS                                       true
[04/02 18:48:49    162s] setSIMode -separate_delta_delay_on_data                         true
[04/02 18:48:49    162s] setPlaceMode -place_global_max_density                          0.8
[04/02 18:48:49    162s] setPlaceMode -place_global_uniform_density                      true
[04/02 18:48:49    162s] setPlaceMode -timingDriven                                      true
[04/02 18:48:49    162s] setAnalysisMode -analysisType                                   onChipVariation
[04/02 18:48:49    162s] setAnalysisMode -checkType                                      setup
[04/02 18:48:49    162s] setAnalysisMode -clkSrcPath                                     true
[04/02 18:48:49    162s] setAnalysisMode -clockPropagation                               sdcControl
[04/02 18:48:49    162s] setAnalysisMode -cppr                                           both
[04/02 18:48:49    162s] 
[04/02 18:48:49    162s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/02 18:48:49    162s] 
[04/02 18:48:49    162s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:48:49    162s] Summary for sequential cells identification: 
[04/02 18:48:49    162s]   Identified SBFF number: 112
[04/02 18:48:49    162s]   Identified MBFF number: 0
[04/02 18:48:49    162s]   Identified SB Latch number: 0
[04/02 18:48:49    162s]   Identified MB Latch number: 0
[04/02 18:48:49    162s]   Not identified SBFF number: 8
[04/02 18:48:49    162s]   Not identified MBFF number: 0
[04/02 18:48:49    162s]   Not identified SB Latch number: 0
[04/02 18:48:49    162s]   Not identified MB Latch number: 0
[04/02 18:48:49    162s]   Number of sequential cells which are not FFs: 34
[04/02 18:48:49    162s]  Visiting view : setupAnalysis
[04/02 18:48:49    162s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:49    162s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:49    162s]  Visiting view : holdAnalysis
[04/02 18:48:49    162s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:49    162s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:49    162s] TLC MultiMap info (StdDelay):
[04/02 18:48:49    162s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:49    162s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:49    162s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:49    162s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:49    162s]  Setting StdDelay to: 22.7ps
[04/02 18:48:49    162s] 
[04/02 18:48:49    162s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:48:49    162s] Need call spDPlaceInit before registerPrioInstLoc.
[04/02 18:48:49    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:3457.5M, EPOCH TIME: 1680475729.394033
[04/02 18:48:49    162s] Processing tracks to init pin-track alignment.
[04/02 18:48:49    162s] z: 2, totalTracks: 1
[04/02 18:48:49    162s] z: 4, totalTracks: 1
[04/02 18:48:49    162s] z: 6, totalTracks: 1
[04/02 18:48:49    162s] z: 8, totalTracks: 1
[04/02 18:48:49    162s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:48:49    162s] All LLGs are deleted
[04/02 18:48:49    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:49    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:49    162s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3457.5M, EPOCH TIME: 1680475729.402513
[04/02 18:48:49    162s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3457.5M, EPOCH TIME: 1680475729.402888
[04/02 18:48:49    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3457.5M, EPOCH TIME: 1680475729.403192
[04/02 18:48:49    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:49    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:49    162s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3553.5M, EPOCH TIME: 1680475729.406493
[04/02 18:48:49    162s] Max number of tech site patterns supported in site array is 256.
[04/02 18:48:49    162s] Core basic site is IBM13SITE
[04/02 18:48:49    162s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3553.5M, EPOCH TIME: 1680475729.419958
[04/02 18:48:49    162s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:48:49    162s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:48:49    162s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.050, MEM:3553.5M, EPOCH TIME: 1680475729.470240
[04/02 18:48:49    162s] Fast DP-INIT is on for default
[04/02 18:48:49    162s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:48:49    162s] Atter site array init, number of instance map data is 0.
[04/02 18:48:49    162s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.023, REAL:0.066, MEM:3553.5M, EPOCH TIME: 1680475729.472086
[04/02 18:48:49    162s] 
[04/02 18:48:49    162s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:49    162s] OPERPROF:     Starting CMU at level 3, MEM:3553.5M, EPOCH TIME: 1680475729.473042
[04/02 18:48:49    162s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:3553.5M, EPOCH TIME: 1680475729.477330
[04/02 18:48:49    162s] 
[04/02 18:48:49    162s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:48:49    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.075, MEM:3457.5M, EPOCH TIME: 1680475729.478223
[04/02 18:48:49    162s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3457.5M, EPOCH TIME: 1680475729.478355
[04/02 18:48:49    162s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3457.5M, EPOCH TIME: 1680475729.481625
[04/02 18:48:49    162s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3457.5MB).
[04/02 18:48:49    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.088, MEM:3457.5M, EPOCH TIME: 1680475729.482383
[04/02 18:48:49    162s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3457.5M, EPOCH TIME: 1680475729.482560
[04/02 18:48:49    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:49    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:49    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:49    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:49    162s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:3412.5M, EPOCH TIME: 1680475729.488358
[04/02 18:48:49    162s] 
[04/02 18:48:49    162s] Creating Lib Analyzer ...
[04/02 18:48:49    162s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:48:49    162s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:48:49    162s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:48:49    162s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:48:49    162s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:48:49    162s] 
[04/02 18:48:49    162s] {RT rc-typ 0 4 4 0}
[04/02 18:48:50    163s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:44 mem=3418.5M
[04/02 18:48:50    163s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:44 mem=3418.5M
[04/02 18:48:50    163s] Creating Lib Analyzer, finished. 
[04/02 18:48:50    163s] Effort level <high> specified for reg2reg path_group
[04/02 18:48:50    164s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2416.4M, totSessionCpu=0:02:44 **
[04/02 18:48:50    164s] Existing Dirty Nets : 0
[04/02 18:48:50    164s] New Signature Flow (optDesignCheckOptions) ....
[04/02 18:48:50    164s] #Taking db snapshot
[04/02 18:48:50    164s] #Taking db snapshot ... done
[04/02 18:48:50    164s] OPERPROF: Starting checkPlace at level 1, MEM:3509.6M, EPOCH TIME: 1680475730.708204
[04/02 18:48:50    164s] Processing tracks to init pin-track alignment.
[04/02 18:48:50    164s] z: 2, totalTracks: 1
[04/02 18:48:50    164s] z: 4, totalTracks: 1
[04/02 18:48:50    164s] z: 6, totalTracks: 1
[04/02 18:48:50    164s] z: 8, totalTracks: 1
[04/02 18:48:50    164s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:48:50    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3509.6M, EPOCH TIME: 1680475730.714733
[04/02 18:48:50    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:50    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:50    164s] 
[04/02 18:48:50    164s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:50    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.068, MEM:3541.6M, EPOCH TIME: 1680475730.782551
[04/02 18:48:50    164s] Begin checking placement ... (start mem=3509.6M, init mem=3541.6M)
[04/02 18:48:50    164s] Begin checking exclusive groups violation ...
[04/02 18:48:50    164s] There are 0 groups to check, max #box is 0, total #box is 0
[04/02 18:48:50    164s] Finished checking exclusive groups violations. Found 0 Vio.
[04/02 18:48:50    164s] 
[04/02 18:48:50    164s] Running CheckPlace using 6 threads!...
[04/02 18:48:50    164s] 
[04/02 18:48:50    164s] ...checkPlace MT is done!
[04/02 18:48:50    164s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3541.6M, EPOCH TIME: 1680475730.789238
[04/02 18:48:50    164s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3541.6M, EPOCH TIME: 1680475730.789715
[04/02 18:48:50    164s] *info: Placed = 656            (Fixed = 3)
[04/02 18:48:50    164s] *info: Unplaced = 0           
[04/02 18:48:50    164s] Placement Density:17.90%(6697/37426)
[04/02 18:48:50    164s] Placement Density (including fixed std cells):17.90%(6697/37426)
[04/02 18:48:50    164s] All LLGs are deleted
[04/02 18:48:50    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:48:50    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:50    164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3541.6M, EPOCH TIME: 1680475730.791066
[04/02 18:48:50    164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3541.6M, EPOCH TIME: 1680475730.791385
[04/02 18:48:50    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:50    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:50    164s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3541.6M)
[04/02 18:48:50    164s] OPERPROF: Finished checkPlace at level 1, CPU:0.041, REAL:0.085, MEM:3541.6M, EPOCH TIME: 1680475730.792805
[04/02 18:48:50    164s]  Initial DC engine is -> aae
[04/02 18:48:50    164s]  
[04/02 18:48:50    164s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/02 18:48:50    164s]  
[04/02 18:48:50    164s]  
[04/02 18:48:50    164s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/02 18:48:50    164s]  
[04/02 18:48:50    164s] Reset EOS DB
[04/02 18:48:50    164s] Ignoring AAE DB Resetting ...
[04/02 18:48:50    164s]  Set Options for AAE Based Opt flow 
[04/02 18:48:50    164s] *** optDesign -postRoute ***
[04/02 18:48:50    164s] DRC Margin: user margin 0.1; extra margin 0
[04/02 18:48:50    164s] Setup Target Slack: user slack 0.05
[04/02 18:48:50    164s] Hold Target Slack: user slack 0.05
[04/02 18:48:50    164s] All LLGs are deleted
[04/02 18:48:50    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:50    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:50    164s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3541.6M, EPOCH TIME: 1680475730.804836
[04/02 18:48:50    164s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3541.6M, EPOCH TIME: 1680475730.805189
[04/02 18:48:50    164s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3541.6M, EPOCH TIME: 1680475730.805463
[04/02 18:48:50    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:50    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:50    164s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3605.6M, EPOCH TIME: 1680475730.808835
[04/02 18:48:50    164s] Max number of tech site patterns supported in site array is 256.
[04/02 18:48:50    164s] Core basic site is IBM13SITE
[04/02 18:48:50    164s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3605.6M, EPOCH TIME: 1680475730.877692
[04/02 18:48:50    164s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:48:50    164s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:48:50    164s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:3637.6M, EPOCH TIME: 1680475730.886985
[04/02 18:48:50    164s] Fast DP-INIT is on for default
[04/02 18:48:50    164s] Atter site array init, number of instance map data is 0.
[04/02 18:48:50    164s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.080, MEM:3637.6M, EPOCH TIME: 1680475730.888773
[04/02 18:48:50    164s] 
[04/02 18:48:50    164s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:50    164s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.085, MEM:3541.6M, EPOCH TIME: 1680475730.890217
[04/02 18:48:50    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:50    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:50    164s] Multi-VT timing optimization disabled based on library information.
[04/02 18:48:50    164s] 
[04/02 18:48:50    164s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:48:50    164s] Deleting Lib Analyzer.
[04/02 18:48:50    164s] 
[04/02 18:48:50    164s] TimeStamp Deleting Cell Server End ...
[04/02 18:48:50    164s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:48:50    164s] 
[04/02 18:48:50    164s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:48:50    164s] Summary for sequential cells identification: 
[04/02 18:48:50    164s]   Identified SBFF number: 112
[04/02 18:48:50    164s]   Identified MBFF number: 0
[04/02 18:48:50    164s]   Identified SB Latch number: 0
[04/02 18:48:50    164s]   Identified MB Latch number: 0
[04/02 18:48:50    164s]   Not identified SBFF number: 8
[04/02 18:48:50    164s]   Not identified MBFF number: 0
[04/02 18:48:50    164s]   Not identified SB Latch number: 0
[04/02 18:48:50    164s]   Not identified MB Latch number: 0
[04/02 18:48:50    164s]   Number of sequential cells which are not FFs: 34
[04/02 18:48:50    164s]  Visiting view : setupAnalysis
[04/02 18:48:50    164s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:50    164s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:50    164s]  Visiting view : holdAnalysis
[04/02 18:48:50    164s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:50    164s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:50    164s] TLC MultiMap info (StdDelay):
[04/02 18:48:50    164s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:50    164s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:50    164s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:50    164s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:50    164s]  Setting StdDelay to: 22.7ps
[04/02 18:48:50    164s] 
[04/02 18:48:50    164s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:48:51    164s] 
[04/02 18:48:51    164s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:48:51    164s] 
[04/02 18:48:51    164s] TimeStamp Deleting Cell Server End ...
[04/02 18:48:51    164s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.6/0:00:01.9 (0.8), totSession cpu/real = 0:02:44.2/0:05:05.0 (0.5), mem = 3541.6M
[04/02 18:48:51    164s] 
[04/02 18:48:51    164s] =============================================================================================
[04/02 18:48:51    164s]  Step TAT Report : InitOpt #1 / optDesign #5                                    21.14-s109_1
[04/02 18:48:51    164s] =============================================================================================
[04/02 18:48:51    164s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:51    164s] ---------------------------------------------------------------------------------------------
[04/02 18:48:51    164s] [ CellServerInit         ]      2   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:48:51    164s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  48.5 % )     0:00:00.9 /  0:00:00.9    1.0
[04/02 18:48:51    164s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:51    164s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:51    164s] [ CheckPlace             ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.0    0.5
[04/02 18:48:51    164s] [ TimingUpdate           ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    2.8
[04/02 18:48:51    164s] [ MISC                   ]          0:00:00.8  (  40.1 % )     0:00:00.8 /  0:00:00.5    0.7
[04/02 18:48:51    164s] ---------------------------------------------------------------------------------------------
[04/02 18:48:51    164s]  InitOpt #1 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.6    0.8
[04/02 18:48:51    164s] ---------------------------------------------------------------------------------------------
[04/02 18:48:51    164s] 
[04/02 18:48:51    164s] ** INFO : this run is activating 'postRoute' automaton
[04/02 18:48:51    164s] **INFO: flowCheckPoint #11 InitialSummary
[04/02 18:48:51    164s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_BYYRry.rcdb.d/Main_controller.rcdb.d': 658 access done (mem: 3541.590M)
[04/02 18:48:51    164s] tQuantus: Use design signature to decide re-extraction is ON
[04/02 18:48:51    164s] #Start Inst Signature in MT(0)
[04/02 18:48:51    164s] #Start Net Signature in MT(63341986)
[04/02 18:48:51    164s] #Calculate SNet Signature in MT (92137828)
[04/02 18:48:51    164s] #Run time and memory report for RC extraction:
[04/02 18:48:51    164s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[04/02 18:48:51    164s] #Run Statistics for snet signature:
[04/02 18:48:51    164s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.30/6, scale score = 0.22.
[04/02 18:48:51    164s] #    Increased memory =     0.00 (MB), total memory =  2417.10 (MB), peak memory =  2727.47 (MB)
[04/02 18:48:51    164s] #Run Statistics for Net Final Signature:
[04/02 18:48:51    164s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:48:51    164s] #   Increased memory =     0.00 (MB), total memory =  2417.10 (MB), peak memory =  2727.47 (MB)
[04/02 18:48:51    164s] #Run Statistics for Net launch:
[04/02 18:48:51    164s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.14/6, scale score = 0.52.
[04/02 18:48:51    164s] #    Increased memory =     0.00 (MB), total memory =  2417.10 (MB), peak memory =  2727.47 (MB)
[04/02 18:48:51    164s] #Run Statistics for Net init_dbsNet_slist:
[04/02 18:48:51    164s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:48:51    164s] #   Increased memory =     0.00 (MB), total memory =  2417.10 (MB), peak memory =  2727.47 (MB)
[04/02 18:48:51    164s] #Run Statistics for net signature:
[04/02 18:48:51    164s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.11/6, scale score = 0.35.
[04/02 18:48:51    164s] #    Increased memory =     0.00 (MB), total memory =  2417.10 (MB), peak memory =  2727.47 (MB)
[04/02 18:48:51    164s] #Run Statistics for inst signature:
[04/02 18:48:51    164s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.24/6, scale score = 0.21.
[04/02 18:48:51    164s] #    Increased memory =    -3.61 (MB), total memory =  2417.10 (MB), peak memory =  2727.47 (MB)
[04/02 18:48:51    164s] tQuantus: Original signature = 103707363, new signature = 103707363
[04/02 18:48:51    164s] tQuantus: Design is clean by design signature
[04/02 18:48:51    164s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_BYYRry.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3532.590M)
[04/02 18:48:51    164s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_BYYRry.rcdb.d/Main_controller.rcdb.d': 0 access done (mem: 3532.590M)
[04/02 18:48:51    164s] The design is extracted. Skipping TQuantus.
[04/02 18:48:51    164s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_BYYRry.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3532.590M)
[04/02 18:48:51    164s] Reading RCDB with compressed RC data.
[04/02 18:48:51    164s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3534.6M)
[04/02 18:48:51    164s] End AAE Lib Interpolated Model. (MEM=3534.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:51    164s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3534.6M, EPOCH TIME: 1680475731.178647
[04/02 18:48:51    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:51    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:51    164s] 
[04/02 18:48:51    164s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:51    164s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:3534.6M, EPOCH TIME: 1680475731.199109
[04/02 18:48:51    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:51    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:51    164s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3721.0M, EPOCH TIME: 1680475731.373632
[04/02 18:48:51    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:51    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:51    164s] 
[04/02 18:48:51    164s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:51    164s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.029, MEM:3722.5M, EPOCH TIME: 1680475731.402346
[04/02 18:48:51    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:51    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:51    164s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2416.5M, totSessionCpu=0:02:44 **
[04/02 18:48:51    164s] OPTC: m1 20.0 20.0
[04/02 18:48:51    164s] Setting latch borrow mode to budget during optimization.
[04/02 18:48:51    164s] Info: Done creating the CCOpt slew target map.
[04/02 18:48:51    164s] **INFO: flowCheckPoint #12 OptimizationPass1
[04/02 18:48:51    164s] Glitch fixing enabled
[04/02 18:48:51    164s] *** ClockDrv #1 [begin] (optDesign #5) : totSession cpu/real = 0:02:44.6/0:05:05.8 (0.5), mem = 3518.5M
[04/02 18:48:51    164s] Running CCOpt-PRO on entire clock network
[04/02 18:48:51    164s] Net route status summary:
[04/02 18:48:51    164s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:48:51    164s]   Non-clock:   656 (unrouted=2, trialRouted=0, noStatus=0, routed=654, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:48:51    164s] Clock tree cells fixed by user: 0 out of 3 (0%)
[04/02 18:48:51    164s] PRO...
[04/02 18:48:51    164s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[04/02 18:48:51    164s] Initializing clock structures...
[04/02 18:48:51    164s]   Creating own balancer
[04/02 18:48:51    164s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[04/02 18:48:51    164s]   Removing CTS place status from clock tree and sinks.
[04/02 18:48:51    164s]   Removed CTS place status from 3 clock cells (out of 5 ) and 0 clock sinks (out of 0 ).
[04/02 18:48:51    164s]   Initializing legalizer
[04/02 18:48:51    164s]   Using cell based legalization.
[04/02 18:48:51    164s]   Leaving CCOpt scope - Initializing placement interface...
[04/02 18:48:51    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:3518.5M, EPOCH TIME: 1680475731.792512
[04/02 18:48:51    164s] Processing tracks to init pin-track alignment.
[04/02 18:48:51    164s] z: 2, totalTracks: 1
[04/02 18:48:51    164s] z: 4, totalTracks: 1
[04/02 18:48:51    164s] z: 6, totalTracks: 1
[04/02 18:48:51    164s] z: 8, totalTracks: 1
[04/02 18:48:51    164s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:48:51    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3518.5M, EPOCH TIME: 1680475731.796757
[04/02 18:48:51    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:51    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:51    164s] 
[04/02 18:48:51    164s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:51    164s] 
[04/02 18:48:51    164s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:48:51    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.026, MEM:3550.5M, EPOCH TIME: 1680475731.822341
[04/02 18:48:51    164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3550.5M, EPOCH TIME: 1680475731.822504
[04/02 18:48:51    164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.048, MEM:3550.5M, EPOCH TIME: 1680475731.870297
[04/02 18:48:51    164s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3550.5MB).
[04/02 18:48:51    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.078, MEM:3550.5M, EPOCH TIME: 1680475731.870892
[04/02 18:48:51    164s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:48:51    164s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:48:51    164s] (I)      Load db... (mem=3550.5M)
[04/02 18:48:51    164s] (I)      Read data from FE... (mem=3550.5M)
[04/02 18:48:51    164s] (I)      Number of ignored instance 0
[04/02 18:48:51    164s] (I)      Number of inbound cells 0
[04/02 18:48:51    164s] (I)      Number of opened ILM blockages 0
[04/02 18:48:51    164s] (I)      Number of instances temporarily fixed by detailed placement 77
[04/02 18:48:51    164s] (I)      numMoveCells=579, numMacros=0  numPads=55  numMultiRowHeightInsts=0
[04/02 18:48:51    164s] (I)      cell height: 3600, count: 656
[04/02 18:48:51    164s] (I)      Read rows... (mem=3550.5M)
[04/02 18:48:51    164s] (I)      rowRegion is not equal to core box, resetting core box
[04/02 18:48:51    164s] (I)      rowRegion : (7000, 7000) - (233000, 172600)
[04/02 18:48:51    164s] (I)      coreBox   : (7000, 7000) - (233000, 173000)
[04/02 18:48:51    164s] (I)      Done Read rows (cpu=0.000s, mem=3550.5M)
[04/02 18:48:51    164s] (I)      Done Read data from FE (cpu=0.003s, mem=3550.5M)
[04/02 18:48:51    164s] (I)      Done Load db (cpu=0.003s, mem=3550.5M)
[04/02 18:48:51    164s] (I)      Constructing placeable region... (mem=3550.5M)
[04/02 18:48:51    164s] (I)      Constructing bin map
[04/02 18:48:51    164s] (I)      Initialize bin information with width=36000 height=36000
[04/02 18:48:51    164s] (I)      Done constructing bin map
[04/02 18:48:51    164s] (I)      Compute region effective width... (mem=3550.5M)
[04/02 18:48:51    164s] (I)      Done Compute region effective width (cpu=0.000s, mem=3550.5M)
[04/02 18:48:51    164s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3550.5M)
[04/02 18:48:51    164s]   Legalizer reserving space for clock trees
[04/02 18:48:51    164s]   Accumulated time to calculate placeable region: 0.0734
[04/02 18:48:51    164s]   Accumulated time to calculate placeable region: 0.0759
[04/02 18:48:51    164s]   Accumulated time to calculate placeable region: 0.0759
[04/02 18:48:51    164s]   Reconstructing clock tree datastructures, skew aware...
[04/02 18:48:51    164s]     Validating CTS configuration...
[04/02 18:48:51    164s]     Checking module port directions...
[04/02 18:48:51    164s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:51    164s]     Non-default CCOpt properties:
[04/02 18:48:51    164s]       Public non-default CCOpt properties:
[04/02 18:48:51    164s]         adjacent_rows_legal: true (default: false)
[04/02 18:48:51    164s]         cell_density is set for at least one object
[04/02 18:48:51    164s]         cell_halo_rows: 0 (default: 1)
[04/02 18:48:51    164s]         cell_halo_sites: 0 (default: 4)
[04/02 18:48:51    164s]         primary_delay_corner: worstDelay (default: )
[04/02 18:48:51    164s]         route_type is set for at least one object
[04/02 18:48:51    164s]         source_driver is set for at least one object
[04/02 18:48:51    164s]         target_insertion_delay is set for at least one object
[04/02 18:48:51    164s]         target_max_trans is set for at least one object
[04/02 18:48:51    164s]         target_max_trans_sdc is set for at least one object
[04/02 18:48:51    164s]         target_skew is set for at least one object
[04/02 18:48:51    164s]         target_skew_wire is set for at least one object
[04/02 18:48:51    164s]         use_inverters is set for at least one object
[04/02 18:48:51    164s]       Private non-default CCOpt properties:
[04/02 18:48:51    164s]         allow_non_fterm_identical_swaps: 0 (default: true)
[04/02 18:48:51    164s]         clock_nets_detailed_routed: 1 (default: false)
[04/02 18:48:51    164s]         cluster_when_starting_skewing: 1 (default: false)
[04/02 18:48:51    164s]         force_design_routing_status: 1 (default: auto)
[04/02 18:48:51    164s]         mini_not_full_band_size_factor: 0 (default: 100)
[04/02 18:48:51    164s]         pro_enable_post_commit_delay_update: 1 (default: false)
[04/02 18:48:51    164s]         r2r_iterations: 5 (default: 1)
[04/02 18:48:51    164s]     Route type trimming info:
[04/02 18:48:51    164s]       No route type modifications were made.
[04/02 18:48:51    164s] End AAE Lib Interpolated Model. (MEM=3553.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:51    164s]     Accumulated time to calculate placeable region: 0.076
[04/02 18:48:51    164s]     Accumulated time to calculate placeable region: 0.076
[04/02 18:48:51    164s]     Accumulated time to calculate placeable region: 0.0761
[04/02 18:48:51    164s]     Accumulated time to calculate placeable region: 0.0761
[04/02 18:48:51    164s]     Accumulated time to calculate placeable region: 0.0761
[04/02 18:48:51    164s]     Accumulated time to calculate placeable region: 0.0761
[04/02 18:48:51    164s]     Accumulated time to calculate placeable region: 0.0762
[04/02 18:48:51    164s] Accumulated time to calculate placeable region: 0.0765
[04/02 18:48:51    164s] (I)      Initializing Steiner engine. 
[04/02 18:48:51    164s] (I)      ================== Layers ==================
[04/02 18:48:51    164s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:48:51    164s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:48:51    164s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:48:51    164s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:48:51    164s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:48:51    164s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:48:51    164s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:48:51    164s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:48:51    164s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:48:51    164s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:48:51    164s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:48:51    164s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:48:51    164s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:48:51    164s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:48:51    164s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:48:51    164s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:48:51    164s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:48:51    164s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:48:51    164s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:48:51    164s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:48:51    164s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:48:51    164s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.0771
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.0772
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.0772
[04/02 18:48:52    164s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[04/02 18:48:52    164s]     Original list had 8 cells:
[04/02 18:48:52    164s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:48:52    164s]     Library trimming was not able to trim any cells:
[04/02 18:48:52    164s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:48:52    164s]     Accumulated time to calculate placeable region: 0.0771
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.0773
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.0775
[04/02 18:48:52    164s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[04/02 18:48:52    164s]     Original list had 9 cells:
[04/02 18:48:52    164s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[04/02 18:48:52    164s]     New trimmed list has 8 cells:
[04/02 18:48:52    164s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[04/02 18:48:52    164s]     Accumulated time to calculate placeable region: 0.0777
[04/02 18:48:52    164s]     Accumulated time to calculate placeable region: 0.0778
[04/02 18:48:52    164s]     Accumulated time to calculate placeable region: 0.0778
[04/02 18:48:52    164s]     Accumulated time to calculate placeable region: 0.0778
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.0874
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.0977
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.109
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.125
[04/02 18:48:52    164s]     Accumulated time to calculate placeable region: 0.125
[04/02 18:48:52    164s]     Accumulated time to calculate placeable region: 0.125
[04/02 18:48:52    164s]     Accumulated time to calculate placeable region: 0.125
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.125
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.125
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.125
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.125
[04/02 18:48:52    164s] Accumulated time to calculate placeable region: 0.13
[04/02 18:48:53    165s]     Clock tree balancer configuration for clock_tree clk:
[04/02 18:48:53    165s]     Non-default CCOpt properties:
[04/02 18:48:53    165s]       Public non-default CCOpt properties:
[04/02 18:48:53    165s]         cell_density: 1 (default: 0.75)
[04/02 18:48:53    165s]         route_type (leaf): default_route_type_leaf (default: default)
[04/02 18:48:53    165s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[04/02 18:48:53    165s]         route_type (trunk): default_route_type_nonleaf (default: default)
[04/02 18:48:53    165s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[04/02 18:48:53    165s]         use_inverters: true (default: auto)
[04/02 18:48:53    165s]       No private non-default CCOpt properties
[04/02 18:48:53    165s]     For power domain auto-default:
[04/02 18:48:53    165s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:48:53    165s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[04/02 18:48:53    165s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[04/02 18:48:53    165s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[04/02 18:48:53    165s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 37425.600um^2
[04/02 18:48:53    165s]     Top Routing info:
[04/02 18:48:53    165s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[04/02 18:48:53    165s]       Unshielded; Mask Constraint: 0; Source: route_type.
[04/02 18:48:53    165s]     Trunk Routing info:
[04/02 18:48:53    165s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:48:53    165s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:48:53    165s]     Leaf Routing info:
[04/02 18:48:53    165s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:48:53    165s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:48:53    165s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[04/02 18:48:53    165s]       Slew time target (leaf):    0.100ns
[04/02 18:48:53    165s]       Slew time target (trunk):   0.100ns
[04/02 18:48:53    165s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[04/02 18:48:53    165s]       Buffer unit delay: 0.084ns
[04/02 18:48:53    165s]       Buffer max distance: 540.378um
[04/02 18:48:53    165s]     Fastest wire driving cells and distances:
[04/02 18:48:53    165s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[04/02 18:48:53    165s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[04/02 18:48:53    165s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[04/02 18:48:53    165s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Logic Sizing Table:
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     ----------------------------------------------------------
[04/02 18:48:53    165s]     Cell    Instance count    Source    Eligible library cells
[04/02 18:48:53    165s]     ----------------------------------------------------------
[04/02 18:48:53    165s]       (empty table)
[04/02 18:48:53    165s]     ----------------------------------------------------------
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:48:53    165s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:53    165s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[04/02 18:48:53    165s]       Sources:                     pin clk
[04/02 18:48:53    165s]       Total number of sinks:       77
[04/02 18:48:53    165s]       Delay constrained sinks:     77
[04/02 18:48:53    165s]       Constrains:                  default
[04/02 18:48:53    165s]       Non-leaf sinks:              0
[04/02 18:48:53    165s]       Ignore pins:                 0
[04/02 18:48:53    165s]      Timing corner worstDelay:setup.late:
[04/02 18:48:53    165s]       Skew target:                 0.100ns
[04/02 18:48:53    165s]       Insertion delay target:      0.100ns
[04/02 18:48:53    165s]     Primary reporting skew groups are:
[04/02 18:48:53    165s]     skew_group clk/typConstraintMode with 77 clock sinks
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Clock DAG stats initial state:
[04/02 18:48:53    165s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:48:53    165s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:48:53    165s]       misc counts      : r=1, pp=0
[04/02 18:48:53    165s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:48:53    165s]       hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:48:53    165s]     Clock DAG library cell distribution initial state {count}:
[04/02 18:48:53    165s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:48:53    165s]     Clock DAG hash initial state: 14400227141945331562 6208452947572924041
[04/02 18:48:53    165s]     CTS services accumulated run-time stats initial state:
[04/02 18:48:53    165s]       delay calculator: calls=22466, total_wall_time=0.648s, mean_wall_time=0.029ms
[04/02 18:48:53    165s]       legalizer: calls=433, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:48:53    165s]       steiner router: calls=22016, total_wall_time=0.586s, mean_wall_time=0.027ms
[04/02 18:48:53    165s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[04/02 18:48:53    165s]     Unshielded; Mask Constraint: 0; Source: route_type.
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     --------------------------------------------------------------------
[04/02 18:48:53    165s]     Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:48:53    165s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:48:53    165s]     --------------------------------------------------------------------
[04/02 18:48:53    165s]     M1       N            H          0.317         0.288         0.091
[04/02 18:48:53    165s]     M2       Y            V          0.186         0.327         0.061
[04/02 18:48:53    165s]     M3       Y            H          0.186         0.328         0.061
[04/02 18:48:53    165s]     M4       Y            V          0.186         0.327         0.061
[04/02 18:48:53    165s]     M5       N            H          0.186         0.328         0.061
[04/02 18:48:53    165s]     M6       N            V          0.181         0.323         0.058
[04/02 18:48:53    165s]     MQ       N            H          0.075         0.283         0.021
[04/02 18:48:53    165s]     LM       N            V          0.068         0.289         0.020
[04/02 18:48:53    165s]     --------------------------------------------------------------------
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:48:53    165s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Layer information for route type default_route_type_leaf:
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     --------------------------------------------------------------------
[04/02 18:48:53    165s]     Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:48:53    165s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:48:53    165s]     --------------------------------------------------------------------
[04/02 18:48:53    165s]     M1       N            H          0.317         0.213         0.068
[04/02 18:48:53    165s]     M2       N            V          0.186         0.267         0.050
[04/02 18:48:53    165s]     M3       Y            H          0.186         0.265         0.049
[04/02 18:48:53    165s]     M4       Y            V          0.186         0.265         0.049
[04/02 18:48:53    165s]     M5       N            H          0.186         0.263         0.049
[04/02 18:48:53    165s]     M6       N            V          0.181         0.254         0.046
[04/02 18:48:53    165s]     MQ       N            H          0.075         0.240         0.018
[04/02 18:48:53    165s]     LM       N            V          0.068         0.231         0.016
[04/02 18:48:53    165s]     --------------------------------------------------------------------
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:48:53    165s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Layer information for route type default_route_type_nonleaf:
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     --------------------------------------------------------------------
[04/02 18:48:53    165s]     Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:48:53    165s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:48:53    165s]     --------------------------------------------------------------------
[04/02 18:48:53    165s]     M1       N            H          0.317         0.213         0.068
[04/02 18:48:53    165s]     M2       N            V          0.186         0.267         0.050
[04/02 18:48:53    165s]     M3       Y            H          0.186         0.265         0.049
[04/02 18:48:53    165s]     M4       Y            V          0.186         0.265         0.049
[04/02 18:48:53    165s]     M5       N            H          0.186         0.263         0.049
[04/02 18:48:53    165s]     M6       N            V          0.181         0.254         0.046
[04/02 18:48:53    165s]     MQ       N            H          0.075         0.240         0.018
[04/02 18:48:53    165s]     LM       N            V          0.068         0.231         0.016
[04/02 18:48:53    165s]     --------------------------------------------------------------------
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Via selection for estimated routes (rule default):
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     ------------------------------------------------------------
[04/02 18:48:53    165s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[04/02 18:48:53    165s]     Range                (Ohm)    (fF)     (fs)     Only
[04/02 18:48:53    165s]     ------------------------------------------------------------
[04/02 18:48:53    165s]     M1-M2    V1_H        6.000    0.030    0.180    false
[04/02 18:48:53    165s]     M2-M3    V2_H        6.000    0.020    0.122    false
[04/02 18:48:53    165s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[04/02 18:48:53    165s]     M3-M4    V3_H        6.000    0.020    0.121    false
[04/02 18:48:53    165s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[04/02 18:48:53    165s]     M4-M5    V4_H        6.000    0.020    0.120    false
[04/02 18:48:53    165s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[04/02 18:48:53    165s]     M5-M6    V5_H        6.000    0.019    0.115    false
[04/02 18:48:53    165s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[04/02 18:48:53    165s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[04/02 18:48:53    165s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[04/02 18:48:53    165s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[04/02 18:48:53    165s]     ------------------------------------------------------------
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[04/02 18:48:53    165s]     No ideal or dont_touch nets found in the clock tree
[04/02 18:48:53    165s]     No dont_touch hnets found in the clock tree
[04/02 18:48:53    165s]     No dont_touch hpins found in the clock network.
[04/02 18:48:53    165s]     Checking for illegal sizes of clock logic instances...
[04/02 18:48:53    165s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Filtering reasons for cell type: buffer
[04/02 18:48:53    165s]     =======================================
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:48:53    165s]     Clock trees    Power domain    Reason                         Library cells
[04/02 18:48:53    165s]     ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:48:53    165s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[04/02 18:48:53    165s]     ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Filtering reasons for cell type: inverter
[04/02 18:48:53    165s]     =========================================
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:48:53    165s]     Clock trees    Power domain    Reason                         Library cells
[04/02 18:48:53    165s]     ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:48:53    165s]     all            auto-default    Library trimming               { CLKINVX3TR }
[04/02 18:48:53    165s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[04/02 18:48:53    165s]                                                                     INVXLTR }
[04/02 18:48:53    165s]     ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     
[04/02 18:48:53    165s]     Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.5)
[04/02 18:48:53    165s]     CCOpt configuration status: all checks passed.
[04/02 18:48:53    165s]   Reconstructing clock tree datastructures, skew aware done.
[04/02 18:48:53    165s] Initializing clock structures done.
[04/02 18:48:53    165s] PRO...
[04/02 18:48:53    165s]   PRO active optimizations:
[04/02 18:48:53    165s]    - DRV fixing with sizing
[04/02 18:48:53    165s]   
[04/02 18:48:53    165s]   Detected clock skew data from CTS
[04/02 18:48:53    165s]   Clock DAG stats PRO initial state:
[04/02 18:48:53    165s]     cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:48:53    165s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:48:53    165s]     misc counts      : r=1, pp=0
[04/02 18:48:53    165s]     cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:48:53    165s]     cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:48:53    165s]     sink capacitance : total=0.132pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:48:53    165s]     wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.156pF, total=0.174pF
[04/02 18:48:53    165s]     wire lengths     : top=0.000um, trunk=151.600um, leaf=950.700um, total=1102.300um
[04/02 18:48:53    165s]     hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:48:53    165s]   Clock DAG net violations PRO initial state: none
[04/02 18:48:53    165s]   Clock DAG primary half-corner transition distribution PRO initial state:
[04/02 18:48:53    165s]     Trunk : target=0.100ns count=2 avg=0.093ns sd=0.005ns min=0.090ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:48:53    165s]     Leaf  : target=0.100ns count=2 avg=0.089ns sd=0.006ns min=0.085ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:48:53    165s]   Clock DAG library cell distribution PRO initial state {count}:
[04/02 18:48:53    165s]      Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:48:53    165s]   Clock DAG hash PRO initial state: 14400227141945331562 6208452947572924041
[04/02 18:48:53    165s]   CTS services accumulated run-time stats PRO initial state:
[04/02 18:48:53    165s]     delay calculator: calls=22466, total_wall_time=0.648s, mean_wall_time=0.029ms
[04/02 18:48:53    165s]     legalizer: calls=433, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:48:53    165s]     steiner router: calls=22016, total_wall_time=0.586s, mean_wall_time=0.027ms
[04/02 18:48:53    165s]   Primary reporting skew groups PRO initial state:
[04/02 18:48:53    165s]     skew_group default.clk/typConstraintMode: unconstrained
[04/02 18:48:53    165s]         min path sink: clk_r_REG68_S1/CK
[04/02 18:48:53    165s]         max path sink: clk_r_REG54_S5/CK
[04/02 18:48:53    165s]   Skew group summary PRO initial state:
[04/02 18:48:53    165s]     skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.150, sd=0.003], skew [0.007 vs 0.100], 100% {0.146, 0.154} (wid=0.008 ws=0.004) (gid=0.146 gs=0.004)
[04/02 18:48:53    165s]   Recomputing CTS skew targets...
[04/02 18:48:53    165s]   Resolving skew group constraints...
[04/02 18:48:53    166s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/02 18:48:53    166s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.153ns.
[04/02 18:48:53    166s] Type 'man IMPCCOPT-1059' for more detail.
[04/02 18:48:53    166s]     
[04/02 18:48:53    166s]     Slackened skew group targets:
[04/02 18:48:53    166s]     
[04/02 18:48:53    166s]     ---------------------------------------------------------------------
[04/02 18:48:53    166s]     Skew group               Desired    Slackened    Desired    Slackened
[04/02 18:48:53    166s]                              Target     Target       Target     Target
[04/02 18:48:53    166s]                              Max ID     Max ID       Skew       Skew
[04/02 18:48:53    166s]     ---------------------------------------------------------------------
[04/02 18:48:53    166s]     clk/typConstraintMode     0.150       0.153         -           -
[04/02 18:48:53    166s]     ---------------------------------------------------------------------
[04/02 18:48:53    166s]     
[04/02 18:48:53    166s]     
[04/02 18:48:53    166s]   Resolving skew group constraints done.
[04/02 18:48:53    166s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:53    166s]   PRO Fixing DRVs...
[04/02 18:48:53    166s]     Clock DAG hash before 'PRO Fixing DRVs': 14400227141945331562 6208452947572924041
[04/02 18:48:53    166s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[04/02 18:48:53    166s]       delay calculator: calls=22506, total_wall_time=0.649s, mean_wall_time=0.029ms
[04/02 18:48:53    166s]       legalizer: calls=433, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:48:53    166s]       steiner router: calls=22056, total_wall_time=0.587s, mean_wall_time=0.027ms
[04/02 18:48:53    166s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:48:53    166s]     CCOpt-PRO: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/02 18:48:53    166s]     
[04/02 18:48:53    166s]     PRO Statistics: Fix DRVs (cell sizing):
[04/02 18:48:53    166s]     =======================================
[04/02 18:48:53    166s]     
[04/02 18:48:53    166s]     Cell changes by Net Type:
[04/02 18:48:53    166s]     
[04/02 18:48:53    166s]     -------------------------------------------------------------------------------------------------
[04/02 18:48:53    166s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/02 18:48:53    166s]     -------------------------------------------------------------------------------------------------
[04/02 18:48:53    166s]     top                0            0           0            0                    0                0
[04/02 18:48:53    166s]     trunk              0            0           0            0                    0                0
[04/02 18:48:53    166s]     leaf               0            0           0            0                    0                0
[04/02 18:48:53    166s]     -------------------------------------------------------------------------------------------------
[04/02 18:48:53    166s]     Total              0            0           0            0                    0                0
[04/02 18:48:53    166s]     -------------------------------------------------------------------------------------------------
[04/02 18:48:53    166s]     
[04/02 18:48:53    166s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/02 18:48:53    166s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/02 18:48:53    166s]     
[04/02 18:48:53    166s]     Clock DAG stats after 'PRO Fixing DRVs':
[04/02 18:48:53    166s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:48:53    166s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:48:53    166s]       misc counts      : r=1, pp=0
[04/02 18:48:53    166s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:48:53    166s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:48:53    166s]       sink capacitance : total=0.132pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:48:53    166s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.156pF, total=0.174pF
[04/02 18:48:53    166s]       wire lengths     : top=0.000um, trunk=151.600um, leaf=950.700um, total=1102.300um
[04/02 18:48:53    166s]       hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:48:53    166s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[04/02 18:48:53    166s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[04/02 18:48:53    166s]       Trunk : target=0.100ns count=2 avg=0.093ns sd=0.005ns min=0.090ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:48:53    166s]       Leaf  : target=0.100ns count=2 avg=0.089ns sd=0.006ns min=0.085ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:48:53    166s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[04/02 18:48:53    166s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:48:53    166s]     Clock DAG hash after 'PRO Fixing DRVs': 14400227141945331562 6208452947572924041
[04/02 18:48:53    166s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[04/02 18:48:53    166s]       delay calculator: calls=22506, total_wall_time=0.649s, mean_wall_time=0.029ms
[04/02 18:48:53    166s]       legalizer: calls=433, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:48:53    166s]       steiner router: calls=22056, total_wall_time=0.587s, mean_wall_time=0.027ms
[04/02 18:48:53    166s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[04/02 18:48:53    166s]       skew_group default.clk/typConstraintMode: unconstrained
[04/02 18:48:53    166s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:48:53    166s]           max path sink: clk_r_REG54_S5/CK
[04/02 18:48:53    166s]     Skew group summary after 'PRO Fixing DRVs':
[04/02 18:48:53    166s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.007 vs 0.100]
[04/02 18:48:53    166s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:48:53    166s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:53    166s]   
[04/02 18:48:53    166s]   Slew Diagnostics: After DRV fixing
[04/02 18:48:53    166s]   ==================================
[04/02 18:48:53    166s]   
[04/02 18:48:53    166s]   Global Causes:
[04/02 18:48:53    166s]   
[04/02 18:48:53    166s]   -------------------------------------
[04/02 18:48:53    166s]   Cause
[04/02 18:48:53    166s]   -------------------------------------
[04/02 18:48:53    166s]   DRV fixing with buffering is disabled
[04/02 18:48:53    166s]   -------------------------------------
[04/02 18:48:53    166s]   
[04/02 18:48:53    166s]   Top 5 overslews:
[04/02 18:48:53    166s]   
[04/02 18:48:53    166s]   ---------------------------------
[04/02 18:48:53    166s]   Overslew    Causes    Driving Pin
[04/02 18:48:53    166s]   ---------------------------------
[04/02 18:48:53    166s]     (empty table)
[04/02 18:48:53    166s]   ---------------------------------
[04/02 18:48:53    166s]   
[04/02 18:48:53    166s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/02 18:48:53    166s]   
[04/02 18:48:53    166s]   -------------------
[04/02 18:48:53    166s]   Cause    Occurences
[04/02 18:48:53    166s]   -------------------
[04/02 18:48:53    166s]     (empty table)
[04/02 18:48:53    166s]   -------------------
[04/02 18:48:53    166s]   
[04/02 18:48:53    166s]   Violation diagnostics counts from the 0 nodes that have violations:
[04/02 18:48:53    166s]   
[04/02 18:48:53    166s]   -------------------
[04/02 18:48:53    166s]   Cause    Occurences
[04/02 18:48:53    166s]   -------------------
[04/02 18:48:53    166s]     (empty table)
[04/02 18:48:53    166s]   -------------------
[04/02 18:48:53    166s]   
[04/02 18:48:53    166s]   Reconnecting optimized routes...
[04/02 18:48:53    166s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:53    166s]   Set dirty flag on 0 instances, 0 nets
[04/02 18:48:53    166s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:48:53    166s] End AAE Lib Interpolated Model. (MEM=3660.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:53    166s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:53    166s]   Clock DAG stats PRO final:
[04/02 18:48:53    166s]     cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:48:53    166s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:48:53    166s]     misc counts      : r=1, pp=0
[04/02 18:48:53    166s]     cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:48:53    166s]     cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:48:53    166s]     sink capacitance : total=0.132pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:48:53    166s]     wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.156pF, total=0.174pF
[04/02 18:48:53    166s]     wire lengths     : top=0.000um, trunk=151.600um, leaf=950.700um, total=1102.300um
[04/02 18:48:53    166s]     hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:48:53    166s]   Clock DAG net violations PRO final: none
[04/02 18:48:53    166s]   Clock DAG primary half-corner transition distribution PRO final:
[04/02 18:48:53    166s]     Trunk : target=0.100ns count=2 avg=0.093ns sd=0.005ns min=0.090ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:48:53    166s]     Leaf  : target=0.100ns count=2 avg=0.089ns sd=0.006ns min=0.085ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:48:53    166s]   Clock DAG library cell distribution PRO final {count}:
[04/02 18:48:53    166s]      Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:48:53    166s]   Clock DAG hash PRO final: 14400227141945331562 6208452947572924041
[04/02 18:48:53    166s]   CTS services accumulated run-time stats PRO final:
[04/02 18:48:53    166s]     delay calculator: calls=22510, total_wall_time=0.650s, mean_wall_time=0.029ms
[04/02 18:48:53    166s]     legalizer: calls=433, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:48:53    166s]     steiner router: calls=22056, total_wall_time=0.587s, mean_wall_time=0.027ms
[04/02 18:48:53    166s]   Primary reporting skew groups PRO final:
[04/02 18:48:53    166s]     skew_group default.clk/typConstraintMode: unconstrained
[04/02 18:48:53    166s]         min path sink: clk_r_REG68_S1/CK
[04/02 18:48:53    166s]         max path sink: clk_r_REG54_S5/CK
[04/02 18:48:53    166s]   Skew group summary PRO final:
[04/02 18:48:53    166s]     skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.150, sd=0.003], skew [0.007 vs 0.100], 100% {0.146, 0.154} (wid=0.008 ws=0.004) (gid=0.146 gs=0.004)
[04/02 18:48:53    166s] PRO done.
[04/02 18:48:53    166s] Restoring CTS place status for unmodified clock tree cells and sinks.
[04/02 18:48:53    166s] numClockCells = 5, numClockCellsFixed = 0, numClockCellsRestored = 3, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/02 18:48:53    166s] Net route status summary:
[04/02 18:48:53    166s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:48:53    166s]   Non-clock:   656 (unrouted=2, trialRouted=0, noStatus=0, routed=654, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:48:53    166s] Updating delays...
[04/02 18:48:53    166s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:53    166s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:53    166s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:53    166s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:53    166s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:53    166s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:53    166s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:53    166s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:48:53    166s] Dumping Information for Job ...
[04/02 18:48:53    166s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[04/02 18:48:53    166s] Updating delays done.
[04/02 18:48:53    166s] PRO done. (took cpu=0:00:01.5 real=0:00:01.7)
[04/02 18:48:53    166s] Leaving CCOpt scope - Cleaning up placement interface...
[04/02 18:48:53    166s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4063.0M, EPOCH TIME: 1680475733.487555
[04/02 18:48:53    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[04/02 18:48:53    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:53    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:53    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:53    166s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.007, MEM:3769.0M, EPOCH TIME: 1680475733.494715
[04/02 18:48:53    166s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:48:53    166s] *** ClockDrv #1 [finish] (optDesign #5) : cpu/real = 0:00:01.5/0:00:01.7 (0.9), totSession cpu/real = 0:02:46.1/0:05:07.5 (0.5), mem = 3769.0M
[04/02 18:48:53    166s] 
[04/02 18:48:53    166s] =============================================================================================
[04/02 18:48:53    166s]  Step TAT Report : ClockDrv #1 / optDesign #5                                   21.14-s109_1
[04/02 18:48:53    166s] =============================================================================================
[04/02 18:48:53    166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:53    166s] ---------------------------------------------------------------------------------------------
[04/02 18:48:53    166s] [ OptimizationStep       ]      1   0:00:01.7  (  99.6 % )     0:00:01.7 /  0:00:01.5    0.9
[04/02 18:48:53    166s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:53    166s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:53    166s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:53    166s] ---------------------------------------------------------------------------------------------
[04/02 18:48:53    166s]  ClockDrv #1 TOTAL                  0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.5    0.9
[04/02 18:48:53    166s] ---------------------------------------------------------------------------------------------
[04/02 18:48:53    166s] 
[04/02 18:48:53    166s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:48:53    166s] **INFO: Start fixing DRV (Mem = 3562.49M) ...
[04/02 18:48:53    166s] Begin: GigaOpt DRV Optimization
[04/02 18:48:53    166s] Glitch fixing enabled
[04/02 18:48:53    166s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[04/02 18:48:53    166s] *** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:02:46.2/0:05:07.7 (0.5), mem = 3562.5M
[04/02 18:48:53    166s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:48:53    166s] End AAE Lib Interpolated Model. (MEM=3562.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:48:53    166s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.23
[04/02 18:48:53    166s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:48:53    166s] ### Creating PhyDesignMc. totSessionCpu=0:02:46 mem=3562.5M
[04/02 18:48:53    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:3562.5M, EPOCH TIME: 1680475733.674401
[04/02 18:48:53    166s] Processing tracks to init pin-track alignment.
[04/02 18:48:53    166s] z: 2, totalTracks: 1
[04/02 18:48:53    166s] z: 4, totalTracks: 1
[04/02 18:48:53    166s] z: 6, totalTracks: 1
[04/02 18:48:53    166s] z: 8, totalTracks: 1
[04/02 18:48:53    166s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:48:53    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3562.5M, EPOCH TIME: 1680475733.678585
[04/02 18:48:53    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:53    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:53    166s] 
[04/02 18:48:53    166s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:53    166s] 
[04/02 18:48:53    166s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:48:53    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3551.5M, EPOCH TIME: 1680475733.697326
[04/02 18:48:53    166s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3551.5M, EPOCH TIME: 1680475733.697615
[04/02 18:48:53    166s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3551.5M, EPOCH TIME: 1680475733.699717
[04/02 18:48:53    166s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3551.5MB).
[04/02 18:48:53    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.026, MEM:3551.5M, EPOCH TIME: 1680475733.700207
[04/02 18:48:53    166s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:48:53    166s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:46 mem=3551.5M
[04/02 18:48:53    166s] #optDebug: Start CG creation (mem=3551.5M)
[04/02 18:48:53    166s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[04/02 18:48:53    166s] (cpu=0:00:00.1, mem=3628.1M)
[04/02 18:48:53    166s]  ...processing cgPrt (cpu=0:00:00.1, mem=3628.1M)
[04/02 18:48:53    166s]  ...processing cgEgp (cpu=0:00:00.1, mem=3628.1M)
[04/02 18:48:53    166s]  ...processing cgPbk (cpu=0:00:00.1, mem=3628.1M)
[04/02 18:48:53    166s]  ...processing cgNrb(cpu=0:00:00.1, mem=3628.1M)
[04/02 18:48:53    166s]  ...processing cgObs (cpu=0:00:00.1, mem=3628.1M)
[04/02 18:48:53    166s]  ...processing cgCon (cpu=0:00:00.1, mem=3628.1M)
[04/02 18:48:53    166s]  ...processing cgPdm (cpu=0:00:00.1, mem=3628.1M)
[04/02 18:48:53    166s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3628.1M)
[04/02 18:48:53    166s] ### Creating RouteCongInterface, started
[04/02 18:48:53    166s] {MMLU 0 4 658}
[04/02 18:48:53    166s] ### Creating LA Mngr. totSessionCpu=0:02:46 mem=3628.1M
[04/02 18:48:53    166s] ### Creating LA Mngr, finished. totSessionCpu=0:02:46 mem=3628.1M
[04/02 18:48:53    166s] ### Creating RouteCongInterface, finished
[04/02 18:48:53    166s] 
[04/02 18:48:53    166s] Creating Lib Analyzer ...
[04/02 18:48:53    166s] 
[04/02 18:48:53    166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:48:53    166s] Summary for sequential cells identification: 
[04/02 18:48:53    166s]   Identified SBFF number: 112
[04/02 18:48:53    166s]   Identified MBFF number: 0
[04/02 18:48:53    166s]   Identified SB Latch number: 0
[04/02 18:48:53    166s]   Identified MB Latch number: 0
[04/02 18:48:53    166s]   Not identified SBFF number: 8
[04/02 18:48:53    166s]   Not identified MBFF number: 0
[04/02 18:48:53    166s]   Not identified SB Latch number: 0
[04/02 18:48:53    166s]   Not identified MB Latch number: 0
[04/02 18:48:53    166s]   Number of sequential cells which are not FFs: 34
[04/02 18:48:53    166s]  Visiting view : setupAnalysis
[04/02 18:48:53    166s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:53    166s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:53    166s]  Visiting view : holdAnalysis
[04/02 18:48:53    166s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:48:53    166s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:48:53    166s] TLC MultiMap info (StdDelay):
[04/02 18:48:53    166s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:53    166s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:53    166s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:48:53    166s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:48:53    166s]  Setting StdDelay to: 22.7ps
[04/02 18:48:53    166s] 
[04/02 18:48:53    166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:48:53    166s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:48:53    166s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:48:53    166s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:48:53    166s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:48:53    166s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:48:53    166s] 
[04/02 18:48:53    166s] {RT rc-typ 0 4 4 0}
[04/02 18:48:54    167s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:47 mem=3628.1M
[04/02 18:48:54    167s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:47 mem=3628.1M
[04/02 18:48:54    167s] Creating Lib Analyzer, finished. 
[04/02 18:48:55    167s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[04/02 18:48:55    167s] **INFO: Disabling fanout fix in postRoute stage.
[04/02 18:48:55    167s] [GPS-DRV] Optimizer parameters ============================= 
[04/02 18:48:55    167s] [GPS-DRV] maxDensity (design): 0.95
[04/02 18:48:55    167s] [GPS-DRV] maxLocalDensity: 0.96
[04/02 18:48:55    167s] [GPS-DRV] MaintainWNS: 1
[04/02 18:48:55    167s] [GPS-DRV] All active and enabled setup views
[04/02 18:48:55    167s] [GPS-DRV]     setupAnalysis
[04/02 18:48:55    167s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:48:55    167s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:48:55    167s] [GPS-DRV] maxLength on: Threshold = 1000um
[04/02 18:48:55    167s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/02 18:48:55    167s] [GPS-DRV] timing-driven DRV settings
[04/02 18:48:55    167s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/02 18:48:55    167s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3870.3M, EPOCH TIME: 1680475735.130966
[04/02 18:48:55    167s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3870.3M, EPOCH TIME: 1680475735.131195
[04/02 18:48:55    167s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:48:55    167s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:48:55    167s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:48:55    167s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/02 18:48:55    167s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:48:55    167s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/02 18:48:55    167s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:48:55    167s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:48:55    167s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:48:55    167s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:48:55    167s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 17.90%|          |         |
[04/02 18:48:55    167s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:48:55    167s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:48:55    167s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:48:55    167s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 17.90%| 0:00:00.0|  3902.3M|
[04/02 18:48:55    167s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3902.3M) ***
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] Begin: glitch net info
[04/02 18:48:55    167s] glitch slack range: number of glitch nets
[04/02 18:48:55    167s] glitch slack < -0.32 : 0
[04/02 18:48:55    167s] -0.32 < glitch slack < -0.28 : 0
[04/02 18:48:55    167s] -0.28 < glitch slack < -0.24 : 0
[04/02 18:48:55    167s] -0.24 < glitch slack < -0.2 : 0
[04/02 18:48:55    167s] -0.2 < glitch slack < -0.16 : 0
[04/02 18:48:55    167s] -0.16 < glitch slack < -0.12 : 0
[04/02 18:48:55    167s] -0.12 < glitch slack < -0.08 : 0
[04/02 18:48:55    167s] -0.08 < glitch slack < -0.04 : 0
[04/02 18:48:55    167s] -0.04 < glitch slack : 0
[04/02 18:48:55    167s] End: glitch net info
[04/02 18:48:55    167s] Total-nets :: 658, Stn-nets :: 0, ratio :: 0 %, Total-len 15398.8, Stn-len 0
[04/02 18:48:55    167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3741.0M, EPOCH TIME: 1680475735.185537
[04/02 18:48:55    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:48:55    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:55    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:55    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:55    167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:3596.0M, EPOCH TIME: 1680475735.193774
[04/02 18:48:55    167s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:48:55    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.23
[04/02 18:48:55    167s] *** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.5/0:00:01.6 (0.9), totSession cpu/real = 0:02:47.6/0:05:09.2 (0.5), mem = 3596.0M
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] =============================================================================================
[04/02 18:48:55    167s]  Step TAT Report : DrvOpt #1 / optDesign #5                                     21.14-s109_1
[04/02 18:48:55    167s] =============================================================================================
[04/02 18:48:55    167s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:55    167s] ---------------------------------------------------------------------------------------------
[04/02 18:48:55    167s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[04/02 18:48:55    167s] [ CellServerInit         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[04/02 18:48:55    167s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  58.1 % )     0:00:00.9 /  0:00:00.9    1.0
[04/02 18:48:55    167s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:55    167s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/02 18:48:55    167s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:55    167s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:55    167s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    0.6
[04/02 18:48:55    167s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[04/02 18:48:55    167s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:55    167s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.4
[04/02 18:48:55    167s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:55    167s] [ MISC                   ]          0:00:00.4  (  25.4 % )     0:00:00.4 /  0:00:00.4    0.9
[04/02 18:48:55    167s] ---------------------------------------------------------------------------------------------
[04/02 18:48:55    167s]  DrvOpt #1 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    0.9
[04/02 18:48:55    167s] ---------------------------------------------------------------------------------------------
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] drv optimizer changes nothing and skips refinePlace
[04/02 18:48:55    167s] End: GigaOpt DRV Optimization
[04/02 18:48:55    167s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2464.4M, totSessionCpu=0:02:48 **
[04/02 18:48:55    167s] *info:
[04/02 18:48:55    167s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3596.04M).
[04/02 18:48:55    167s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3596.0M, EPOCH TIME: 1680475735.204098
[04/02 18:48:55    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:55    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:55    167s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.082, MEM:3597.5M, EPOCH TIME: 1680475735.286565
[04/02 18:48:55    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:55    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:55    167s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.03min mem=3596.0M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3797.4M, EPOCH TIME: 1680475735.403431
[04/02 18:48:55    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:55    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:55    167s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.075, MEM:3798.9M, EPOCH TIME: 1680475735.478236
[04/02 18:48:55    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:55    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:55    167s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2464.4M, totSessionCpu=0:02:48 **
[04/02 18:48:55    167s]   DRV Snapshot: (REF)
[04/02 18:48:55    167s]          Tran DRV: 0 (0)
[04/02 18:48:55    167s]           Cap DRV: 0 (0)
[04/02 18:48:55    167s]        Fanout DRV: 0 (0)
[04/02 18:48:55    167s]            Glitch: 0 (0)
[04/02 18:48:55    167s] *** Timing Is met
[04/02 18:48:55    167s] *** Check timing (0:00:00.0)
[04/02 18:48:55    167s] *** Setup timing is met (target slack 0.05ns)
[04/02 18:48:55    167s]   Timing Snapshot: (REF)
[04/02 18:48:55    167s]      Weighted WNS: 0.000
[04/02 18:48:55    167s]       All  PG WNS: 0.000
[04/02 18:48:55    167s]       High PG WNS: 0.000
[04/02 18:48:55    167s]       All  PG TNS: 0.000
[04/02 18:48:55    167s]       High PG TNS: 0.000
[04/02 18:48:55    167s]       Low  PG TNS: 0.000
[04/02 18:48:55    167s]    Category Slack: { [L, 0.000] [H, 0.000] }
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] **INFO: flowCheckPoint #13 OptimizationPreEco
[04/02 18:48:55    167s] Running postRoute recovery in preEcoRoute mode
[04/02 18:48:55    167s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2466.2M, totSessionCpu=0:02:48 **
[04/02 18:48:55    167s]   DRV Snapshot: (TGT)
[04/02 18:48:55    167s]          Tran DRV: 0 (0)
[04/02 18:48:55    167s]           Cap DRV: 0 (0)
[04/02 18:48:55    167s]        Fanout DRV: 0 (0)
[04/02 18:48:55    167s]            Glitch: 0 (0)
[04/02 18:48:55    167s] Checking DRV degradation...
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] Recovery Manager:
[04/02 18:48:55    167s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:48:55    167s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:48:55    167s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:48:55    167s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/02 18:48:55    167s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3598.48M, totSessionCpu=0:02:48).
[04/02 18:48:55    167s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2466.2M, totSessionCpu=0:02:48 **
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s]   DRV Snapshot: (REF)
[04/02 18:48:55    167s]          Tran DRV: 0 (0)
[04/02 18:48:55    167s]           Cap DRV: 0 (0)
[04/02 18:48:55    167s]        Fanout DRV: 0 (0)
[04/02 18:48:55    167s]            Glitch: 0 (0)
[04/02 18:48:55    167s] Skipping post route harden opt
[04/02 18:48:55    167s] **INFO: Skipping refine place as no legal commits were detected
[04/02 18:48:55    167s] {MMLU 0 4 658}
[04/02 18:48:55    167s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=3732.0M
[04/02 18:48:55    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=3732.0M
[04/02 18:48:55    167s] Default Rule : ""
[04/02 18:48:55    167s] Non Default Rules :
[04/02 18:48:55    167s] Worst Slack : 0.000 ns
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] Start Layer Assignment ...
[04/02 18:48:55    167s] WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] Select 12 cadidates out of 660.
[04/02 18:48:55    167s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[04/02 18:48:55    167s] GigaOpt: setting up router preferences
[04/02 18:48:55    167s] GigaOpt: 0 nets assigned router directives
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] Start Assign Priority Nets ...
[04/02 18:48:55    167s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[04/02 18:48:55    167s] Existing Priority Nets 0 (0.0%)
[04/02 18:48:55    167s] Total Assign Priority Nets 19 (2.9%)
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] Set Prefer Layer Routing Effort ...
[04/02 18:48:55    167s] Total Net(658) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] {MMLU 0 4 658}
[04/02 18:48:55    167s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=3732.0M
[04/02 18:48:55    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=3732.0M
[04/02 18:48:55    167s] #optDebug: Start CG creation (mem=3732.0M)
[04/02 18:48:55    167s]  ...initializing CG  maxDriveDist 1665.751000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 166.575000 
[04/02 18:48:55    167s] (cpu=0:00:00.1, mem=3763.3M)
[04/02 18:48:55    167s]  ...processing cgPrt (cpu=0:00:00.1, mem=3763.3M)
[04/02 18:48:55    167s]  ...processing cgEgp (cpu=0:00:00.1, mem=3763.3M)
[04/02 18:48:55    167s]  ...processing cgPbk (cpu=0:00:00.1, mem=3763.3M)
[04/02 18:48:55    167s]  ...processing cgNrb(cpu=0:00:00.1, mem=3763.3M)
[04/02 18:48:55    167s]  ...processing cgObs (cpu=0:00:00.1, mem=3763.3M)
[04/02 18:48:55    167s]  ...processing cgCon (cpu=0:00:00.1, mem=3763.3M)
[04/02 18:48:55    167s]  ...processing cgPdm (cpu=0:00:00.1, mem=3763.3M)
[04/02 18:48:55    167s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3763.3M)
[04/02 18:48:55    167s] Default Rule : ""
[04/02 18:48:55    167s] Non Default Rules :
[04/02 18:48:55    167s] Worst Slack : 0.000 ns
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] Start Layer Assignment ...
[04/02 18:48:55    167s] WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] Select 14 cadidates out of 660.
[04/02 18:48:55    167s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[04/02 18:48:55    167s] GigaOpt: setting up router preferences
[04/02 18:48:55    167s] GigaOpt: 0 nets assigned router directives
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s] Start Assign Priority Nets ...
[04/02 18:48:55    167s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[04/02 18:48:55    167s] Existing Priority Nets 0 (0.0%)
[04/02 18:48:55    167s] Total Assign Priority Nets 19 (2.9%)
[04/02 18:48:55    167s] {MMLU 0 4 658}
[04/02 18:48:55    167s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=3763.3M
[04/02 18:48:55    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=3763.3M
[04/02 18:48:55    167s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3763.3M, EPOCH TIME: 1680475735.878269
[04/02 18:48:55    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:55    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:55    167s] 
[04/02 18:48:55    167s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:55    167s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.021, MEM:3764.8M, EPOCH TIME: 1680475735.898965
[04/02 18:48:55    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:55    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:55    168s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:48:56    168s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3763.3M, EPOCH TIME: 1680475736.001992
[04/02 18:48:56    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:56    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:56    168s] 
[04/02 18:48:56    168s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:48:56    168s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:3764.8M, EPOCH TIME: 1680475736.019689
[04/02 18:48:56    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:48:56    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:48:56    168s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 2428.9M, totSessionCpu=0:02:48 **
[04/02 18:48:56    168s] **INFO: flowCheckPoint #14 GlobalDetailRoute
[04/02 18:48:56    168s] -routeWithEco false                       # bool, default=false
[04/02 18:48:56    168s] -routeSelectedNetOnly false               # bool, default=false
[04/02 18:48:56    168s] -routeWithTimingDriven true               # bool, default=false, user setting
[04/02 18:48:56    168s] -routeWithSiDriven true                   # bool, default=false, user setting
[04/02 18:48:56    168s] Existing Dirty Nets : 0
[04/02 18:48:56    168s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/02 18:48:56    168s] Reset Dirty Nets : 0
[04/02 18:48:56    168s] *** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:02:48.1/0:05:10.1 (0.5), mem = 3570.8M
[04/02 18:48:56    168s] 
[04/02 18:48:56    168s] globalDetailRoute
[04/02 18:48:56    168s] 
[04/02 18:48:56    168s] #Start globalDetailRoute on Sun Apr  2 18:48:56 2023
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] ### Time Record (globalDetailRoute) is installed.
[04/02 18:48:56    168s] ### Time Record (Pre Callback) is installed.
[04/02 18:48:56    168s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_BYYRry.rcdb.d/Main_controller.rcdb.d': 47 access done (mem: 3570.754M)
[04/02 18:48:56    168s] ### Time Record (Pre Callback) is uninstalled.
[04/02 18:48:56    168s] ### Time Record (DB Import) is installed.
[04/02 18:48:56    168s] ### Time Record (Timing Data Generation) is installed.
[04/02 18:48:56    168s] ### Time Record (Timing Data Generation) is uninstalled.
[04/02 18:48:56    168s] ### Net info: total nets: 660
[04/02 18:48:56    168s] ### Net info: dirty nets: 0
[04/02 18:48:56    168s] ### Net info: marked as disconnected nets: 0
[04/02 18:48:56    168s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/02 18:48:56    168s] #num needed restored net=0
[04/02 18:48:56    168s] #need_extraction net=0 (total=660)
[04/02 18:48:56    168s] ### Net info: fully routed nets: 658
[04/02 18:48:56    168s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:48:56    168s] ### Net info: unrouted nets: 0
[04/02 18:48:56    168s] ### Net info: re-extraction nets: 0
[04/02 18:48:56    168s] ### Net info: ignored nets: 0
[04/02 18:48:56    168s] ### Net info: skip routing nets: 0
[04/02 18:48:56    168s] ### import design signature (77): route=379005114 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1114667847 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:48:56    168s] ### Time Record (DB Import) is uninstalled.
[04/02 18:48:56    168s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/02 18:48:56    168s] #RTESIG:78da9594cb6ac3301045bbee570c4a162934ae66e4e8b14c21dbb484b45be3c47230f801
[04/02 18:48:56    168s] #       b60c6dbfbe4a288594544abcd41cdf918ec69e4cdf571b608409a6f301b9c910d61b222e
[04/02 18:48:56    168s] #       49cf51927922cc7ce9ed99dd4fa62faf5b140bc0849f1e98957597bb471807dbc3609dab
[04/02 18:48:56    168s] #       dac3c30f972294793d5898edbaaebec89091e74cf1d9e64db587c296f958bb3fb8140a5c
[04/02 18:48:56    168s] #       3f8612a54e81b55d6b19cc06d7fbc2454c710476ea1ce1848875547e53acb1453536e12c
[04/02 18:48:56    168s] #       ad0c20178a2b2105ccaad6d983ed2fa2462d80f5fbace90a5b27bbaa0d271b63a2aa11e9
[04/02 18:48:56    168s] #       5c5e58351eafef26fca6f485124094a8f814495f8f9e4da2bc02525758529a802dd7dbd5
[04/02 18:48:56    168s] #       7abddc6ec2da5119040adfa467e475e3811aa3d38d5afbb4c1e56d91f785cfb3edd8fc47
[04/02 18:48:56    168s] #       aadf0f2140191eed69a48e31c411e38c5e441924ee6de51f6155843285342c9e505dd1ce
[04/02 18:48:56    168s] #       eb8c325e113b42913d11f95f4ae2aac6af656555db0c05a292d2af95c9e1ebdfd7efbe01
[04/02 18:48:56    168s] #       8d77b1d8
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] #Skip comparing routing design signature in db-snapshot flow
[04/02 18:48:56    168s] ### Time Record (Data Preparation) is installed.
[04/02 18:48:56    168s] #RTESIG:78da95944d4bc43010863dfb2b86e8a1825b33936e3e8e2b78adb2ac5e4b779b2e857e40
[04/02 18:48:56    168s] #       9b82faeb8d2282b226dd1c334fde99bc33c9d5f5cbc31618618ad96a426e0a847c4bc425
[04/02 18:48:56    168s] #       e9154a327784850f3ddfb3cbabebc7a71d8a3560cabf1624753b94ee16e6c98e3059e79a
[04/02 18:48:56    168s] #       fe78f3cd650875d94e1692fd30b4271932f23753bdf565d71ca0b27539b7ee0f2e850237
[04/02 18:48:56    168s] #       ce2145a93360fdd05b06c9e4461f3889298ec0be324738216219952f8a75b66ae62eaca5
[04/02 18:48:56    168s] #       9501e4427125a480a4e99d3ddaf1246ad41ad87828baa1b26dba6ffab0b231266a3522fd
[04/02 18:48:56    168s] #       362f6c357eb6ef2cfc2cf5b5124094aaf814491f8fde4da25c00a9052e294dc036f9ee21
[04/02 18:48:56    168s] #       cf37bb6dd876540681c29df48c5c361ea8313adda8b5579b5cd957e558793ddbcfdd7fa4
[04/02 18:48:56    168s] #       fa790801caf0684e437ad15b4123754c8c38629cd1eb2883c4bdade56bb82442994116ee
[04/02 18:48:56    168s] #       10a15a90cefb1e65bc97ec138ad444e4ff9ed4359ddf2beaa6b5050a4425a5dfabd3e3fb
[04/02 18:48:56    168s] #       bfc72f3e001440be90
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:48:56    168s] ### Time Record (Global Routing) is installed.
[04/02 18:48:56    168s] ### Time Record (Global Routing) is uninstalled.
[04/02 18:48:56    168s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/02 18:48:56    168s] #Total number of routable nets = 658.
[04/02 18:48:56    168s] #Total number of nets in the design = 660.
[04/02 18:48:56    168s] #658 routable nets have routed wires.
[04/02 18:48:56    168s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/02 18:48:56    168s] #No nets have been global routed.
[04/02 18:48:56    168s] #Using multithreading with 6 threads.
[04/02 18:48:56    168s] ### Time Record (Data Preparation) is installed.
[04/02 18:48:56    168s] #Start routing data preparation on Sun Apr  2 18:48:56 2023
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:48:56    168s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:48:56    168s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:48:56    168s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:48:56    168s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:48:56    168s] #Build and mark too close pins for the same net.
[04/02 18:48:56    168s] ### Time Record (Cell Pin Access) is installed.
[04/02 18:48:56    168s] #Initial pin access analysis.
[04/02 18:48:56    168s] #Detail pin access analysis.
[04/02 18:48:56    168s] ### Time Record (Cell Pin Access) is uninstalled.
[04/02 18:48:56    168s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:48:56    168s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:56    168s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:56    168s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:56    168s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:56    168s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:56    168s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:48:56    168s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:48:56    168s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[04/02 18:48:56    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2436.05 (MB), peak = 2727.47 (MB)
[04/02 18:48:56    168s] #Regenerating Ggrids automatically.
[04/02 18:48:56    168s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:48:56    168s] #Using automatically generated G-grids.
[04/02 18:48:56    168s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:48:56    168s] #Done routing data preparation.
[04/02 18:48:56    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2438.00 (MB), peak = 2727.47 (MB)
[04/02 18:48:56    168s] #Found 0 nets for post-route si or timing fixing.
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] #Finished routing data preparation on Sun Apr  2 18:48:56 2023
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] #Cpu time = 00:00:00
[04/02 18:48:56    168s] #Elapsed time = 00:00:00
[04/02 18:48:56    168s] #Increased memory = 5.76 (MB)
[04/02 18:48:56    168s] #Total memory = 2438.00 (MB)
[04/02 18:48:56    168s] #Peak memory = 2727.47 (MB)
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:48:56    168s] ### Time Record (Global Routing) is installed.
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] #Start global routing on Sun Apr  2 18:48:56 2023
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] #Start global routing initialization on Sun Apr  2 18:48:56 2023
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] #WARNING (NRGR-22) Design is already detail routed.
[04/02 18:48:56    168s] ### Time Record (Global Routing) is uninstalled.
[04/02 18:48:56    168s] ### Time Record (Data Preparation) is installed.
[04/02 18:48:56    168s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:48:56    168s] ### track-assign external-init starts on Sun Apr  2 18:48:56 2023 with memory = 2438.00 (MB), peak = 2727.47 (MB)
[04/02 18:48:56    168s] ### Time Record (Track Assignment) is installed.
[04/02 18:48:56    168s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:48:56    168s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.7 GB --0.24 [6]--
[04/02 18:48:56    168s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/02 18:48:56    168s] #Cpu time = 00:00:00
[04/02 18:48:56    168s] #Elapsed time = 00:00:00
[04/02 18:48:56    168s] #Increased memory = 5.76 (MB)
[04/02 18:48:56    168s] #Total memory = 2438.00 (MB)
[04/02 18:48:56    168s] #Peak memory = 2727.47 (MB)
[04/02 18:48:56    168s] #Using multithreading with 6 threads.
[04/02 18:48:56    168s] ### Time Record (Detail Routing) is installed.
[04/02 18:48:56    168s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] #Start Detail Routing..
[04/02 18:48:56    168s] #start initial detail routing ...
[04/02 18:48:56    168s] ### Design has 0 dirty nets, has valid drcs
[04/02 18:48:56    168s] ### Routing stats:
[04/02 18:48:56    168s] #   number of violations = 0
[04/02 18:48:56    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2438.10 (MB), peak = 2727.47 (MB)
[04/02 18:48:56    168s] #Complete Detail Routing.
[04/02 18:48:56    168s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:48:56    168s] #Total wire length = 15399 um.
[04/02 18:48:56    168s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:48:56    168s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:48:56    168s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:48:56    168s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:48:56    168s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:48:56    168s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:48:56    168s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:48:56    168s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:48:56    168s] #Total wire length on LAYER LM = 0 um.
[04/02 18:48:56    168s] #Total number of vias = 4450
[04/02 18:48:56    168s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:48:56    168s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:48:56    168s] #Up-Via Summary (total 4450):
[04/02 18:48:56    168s] #                   single-cut          multi-cut      Total
[04/02 18:48:56    168s] #-----------------------------------------------------------
[04/02 18:48:56    168s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:48:56    168s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:48:56    168s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:48:56    168s] #-----------------------------------------------------------
[04/02 18:48:56    168s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] #Total number of DRC violations = 0
[04/02 18:48:56    168s] ### Time Record (Detail Routing) is uninstalled.
[04/02 18:48:56    168s] #Cpu time = 00:00:00
[04/02 18:48:56    168s] #Elapsed time = 00:00:00
[04/02 18:48:56    168s] #Increased memory = 0.11 (MB)
[04/02 18:48:56    168s] #Total memory = 2438.10 (MB)
[04/02 18:48:56    168s] #Peak memory = 2727.47 (MB)
[04/02 18:48:56    168s] ### Time Record (Antenna Fixing) is installed.
[04/02 18:48:56    168s] #
[04/02 18:48:56    168s] #start routing for process antenna violation fix ...
[04/02 18:48:56    168s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:48:56    168s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:48:56    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2450.59 (MB), peak = 2727.47 (MB)
[04/02 18:48:56    168s] #
[04/02 18:48:57    168s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:48:57    168s] #Total wire length = 15399 um.
[04/02 18:48:57    168s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:48:57    168s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:48:57    168s] #Total wire length on LAYER LM = 0 um.
[04/02 18:48:57    168s] #Total number of vias = 4450
[04/02 18:48:57    168s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:48:57    168s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:48:57    168s] #Up-Via Summary (total 4450):
[04/02 18:48:57    168s] #                   single-cut          multi-cut      Total
[04/02 18:48:57    168s] #-----------------------------------------------------------
[04/02 18:48:57    168s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:48:57    168s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:48:57    168s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:48:57    168s] #-----------------------------------------------------------
[04/02 18:48:57    168s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:48:57    168s] #
[04/02 18:48:57    168s] #Total number of DRC violations = 0
[04/02 18:48:57    168s] #Total number of process antenna violations = 0
[04/02 18:48:57    168s] #Total number of net violated process antenna rule = 0
[04/02 18:48:57    168s] #
[04/02 18:48:57    168s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:48:57    168s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:48:57    168s] #
[04/02 18:48:57    168s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:48:57    168s] #Total wire length = 15399 um.
[04/02 18:48:57    168s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:48:57    168s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:48:57    168s] #Total wire length on LAYER LM = 0 um.
[04/02 18:48:57    168s] #Total number of vias = 4450
[04/02 18:48:57    168s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:48:57    168s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:48:57    168s] #Up-Via Summary (total 4450):
[04/02 18:48:57    168s] #                   single-cut          multi-cut      Total
[04/02 18:48:57    168s] #-----------------------------------------------------------
[04/02 18:48:57    168s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:48:57    168s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:48:57    168s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:48:57    168s] #-----------------------------------------------------------
[04/02 18:48:57    168s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:48:57    168s] #
[04/02 18:48:57    168s] #Total number of DRC violations = 0
[04/02 18:48:57    168s] #Total number of process antenna violations = 0
[04/02 18:48:57    168s] #Total number of net violated process antenna rule = 0
[04/02 18:48:57    168s] #
[04/02 18:48:57    168s] ### Time Record (Antenna Fixing) is uninstalled.
[04/02 18:48:57    168s] ### Time Record (Post Route Via Swapping) is installed.
[04/02 18:48:57    168s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:48:57    168s] #
[04/02 18:48:57    168s] #Start Post Route via swapping..
[04/02 18:48:57    168s] #No area is rerouted by ECO routing. Post route via swapping is skipped.
[04/02 18:48:57    168s] #   number of violations = 0
[04/02 18:48:57    168s] #cpu time = 00:02:49, elapsed time = 466798:48:57, memory = 2450.58 (MB), peak = 2727.47 (MB)
[04/02 18:48:57    168s] #CELL_VIEW Main_controller,init has no DRC violation.
[04/02 18:48:57    168s] #Total number of DRC violations = 0
[04/02 18:48:57    168s] #Total number of process antenna violations = 0
[04/02 18:48:57    168s] #Total number of net violated process antenna rule = 0
[04/02 18:48:57    168s] #No via is swapped.
[04/02 18:48:57    168s] #Post Route via swapping is done.
[04/02 18:48:57    168s] ### Time Record (Post Route Via Swapping) is uninstalled.
[04/02 18:48:57    168s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:48:57    168s] #Total wire length = 15399 um.
[04/02 18:48:57    168s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:48:57    168s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:48:57    168s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:48:57    168s] #Total wire length on LAYER LM = 0 um.
[04/02 18:48:57    168s] #Total number of vias = 4450
[04/02 18:48:57    168s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:48:57    168s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:48:57    168s] #Up-Via Summary (total 4450):
[04/02 18:48:57    168s] #                   single-cut          multi-cut      Total
[04/02 18:48:57    168s] #-----------------------------------------------------------
[04/02 18:48:57    168s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:48:57    168s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:48:57    168s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:48:57    168s] #-----------------------------------------------------------
[04/02 18:48:57    168s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:48:57    168s] #
[04/02 18:48:57    168s] #detailRoute Statistics:
[04/02 18:48:57    168s] #Cpu time = 00:00:00
[04/02 18:48:57    168s] #Elapsed time = 00:00:01
[04/02 18:48:57    168s] #Increased memory = 12.58 (MB)
[04/02 18:48:57    168s] #Total memory = 2450.58 (MB)
[04/02 18:48:57    168s] #Peak memory = 2727.47 (MB)
[04/02 18:48:57    168s] #Skip updating routing design signature in db-snapshot flow
[04/02 18:48:57    168s] ### global_detail_route design signature (91): route=235109638 flt_obj=0 vio=1905142130 shield_wire=1
[04/02 18:48:57    168s] ### Time Record (DB Export) is installed.
[04/02 18:48:57    168s] ### export design design signature (92): route=235109638 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1677477777 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:48:57    168s] #	no debugging net set
[04/02 18:48:57    168s] ### Time Record (DB Export) is uninstalled.
[04/02 18:48:57    168s] ### Time Record (Post Callback) is installed.
[04/02 18:48:57    168s] ### Time Record (Post Callback) is uninstalled.
[04/02 18:48:57    168s] #
[04/02 18:48:57    168s] #globalDetailRoute statistics:
[04/02 18:48:57    168s] #Cpu time = 00:00:01
[04/02 18:48:57    168s] #Elapsed time = 00:00:01
[04/02 18:48:57    168s] #Increased memory = 19.30 (MB)
[04/02 18:48:57    168s] #Total memory = 2448.18 (MB)
[04/02 18:48:57    168s] #Peak memory = 2727.47 (MB)
[04/02 18:48:57    168s] #Number of warnings = 4
[04/02 18:48:57    168s] #Total number of warnings = 29
[04/02 18:48:57    168s] #Number of fails = 0
[04/02 18:48:57    168s] #Total number of fails = 0
[04/02 18:48:57    168s] #Complete globalDetailRoute on Sun Apr  2 18:48:57 2023
[04/02 18:48:57    168s] #
[04/02 18:48:57    168s] ### Time Record (globalDetailRoute) is uninstalled.
[04/02 18:48:57    168s] ### 
[04/02 18:48:57    168s] ###   Scalability Statistics
[04/02 18:48:57    168s] ### 
[04/02 18:48:57    168s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:48:57    168s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/02 18:48:57    168s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:48:57    168s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:57    168s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:57    168s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:57    168s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:57    168s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:57    168s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:57    168s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:57    168s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:57    168s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:57    168s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:57    168s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:57    168s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[04/02 18:48:57    168s] ###   Entire Command                |        00:00:01|        00:00:01|             0.4|
[04/02 18:48:57    168s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:48:57    168s] ### 
[04/02 18:48:57    168s] *** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:00.6/0:00:01.4 (0.4), totSession cpu/real = 0:02:48.7/0:05:11.5 (0.5), mem = 3574.4M
[04/02 18:48:57    168s] 
[04/02 18:48:57    168s] =============================================================================================
[04/02 18:48:57    168s]  Step TAT Report : EcoRoute #1 / optDesign #5                                   21.14-s109_1
[04/02 18:48:57    168s] =============================================================================================
[04/02 18:48:57    168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:48:57    168s] ---------------------------------------------------------------------------------------------
[04/02 18:48:57    168s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:48:57    168s] [ DetailRoute            ]      1   0:00:00.2  (  14.2 % )     0:00:00.2 /  0:00:00.1    0.3
[04/02 18:48:57    168s] [ MISC                   ]          0:00:01.2  (  85.8 % )     0:00:01.2 /  0:00:00.6    0.5
[04/02 18:48:57    168s] ---------------------------------------------------------------------------------------------
[04/02 18:48:57    168s]  EcoRoute #1 TOTAL                  0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:00.6    0.4
[04/02 18:48:57    168s] ---------------------------------------------------------------------------------------------
[04/02 18:48:57    168s] 
[04/02 18:48:57    168s] **optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 2446.5M, totSessionCpu=0:02:49 **
[04/02 18:48:57    168s] New Signature Flow (restoreNanoRouteOptions) ....
[04/02 18:48:57    168s] **INFO: flowCheckPoint #15 PostEcoSummary
[04/02 18:48:57    168s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/02 18:48:57    168s] 
[04/02 18:48:57    168s] Trim Metal Layers:
[04/02 18:48:57    168s] LayerId::1 widthSet size::1
[04/02 18:48:57    168s] LayerId::2 widthSet size::1
[04/02 18:48:57    168s] LayerId::3 widthSet size::1
[04/02 18:48:57    168s] LayerId::4 widthSet size::1
[04/02 18:48:57    168s] LayerId::5 widthSet size::1
[04/02 18:48:57    168s] LayerId::6 widthSet size::1
[04/02 18:48:57    168s] LayerId::7 widthSet size::1
[04/02 18:48:57    168s] LayerId::8 widthSet size::1
[04/02 18:48:57    168s] eee: pegSigSF::1.070000
[04/02 18:48:57    168s] Initializing multi-corner resistance tables ...
[04/02 18:48:57    168s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:48:57    168s] eee: l::2 avDens::0.070128 usedTrk::189.346387 availTrk::2700.000000 sigTrk::189.346387
[04/02 18:48:57    168s] eee: l::3 avDens::0.076246 usedTrk::233.313889 availTrk::3060.000000 sigTrk::233.313889
[04/02 18:48:57    168s] eee: l::4 avDens::0.048221 usedTrk::151.897224 availTrk::3150.000000 sigTrk::151.897224
[04/02 18:48:57    168s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:48:57    168s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:48:57    168s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:48:57    168s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:48:57    168s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.110158 aWlH=0.000000 lMod=0 pMax=0.835500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[04/02 18:48:57    168s] ### Net info: total nets: 660
[04/02 18:48:57    168s] ### Net info: dirty nets: 0
[04/02 18:48:57    168s] ### Net info: marked as disconnected nets: 0
[04/02 18:48:57    168s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/02 18:48:57    168s] #num needed restored net=0
[04/02 18:48:57    168s] #need_extraction net=0 (total=660)
[04/02 18:48:57    168s] ### Net info: fully routed nets: 658
[04/02 18:48:57    168s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:48:57    168s] ### Net info: unrouted nets: 0
[04/02 18:48:57    168s] ### Net info: re-extraction nets: 0
[04/02 18:48:57    168s] ### Net info: ignored nets: 0
[04/02 18:48:57    168s] ### Net info: skip routing nets: 0
[04/02 18:48:57    168s] ### import design signature (93): route=2121000868 fixed_route=2121000868 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1114667847 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:48:57    168s] #Extract in post route mode
[04/02 18:48:57    168s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/02 18:48:57    168s] #Fast data preparation for tQuantus.
[04/02 18:48:57    168s] #Start routing data preparation on Sun Apr  2 18:48:57 2023
[04/02 18:48:57    168s] #
[04/02 18:48:57    168s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:48:57    168s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:57    168s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:57    168s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:57    168s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:57    168s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:48:57    168s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:48:57    168s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:48:57    168s] #Regenerating Ggrids automatically.
[04/02 18:48:57    168s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:48:57    168s] #Using automatically generated G-grids.
[04/02 18:48:57    168s] #Done routing data preparation.
[04/02 18:48:57    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2448.93 (MB), peak = 2727.47 (MB)
[04/02 18:48:57    168s] #Start routing data preparation on Sun Apr  2 18:48:57 2023
[04/02 18:48:57    168s] #
[04/02 18:48:57    168s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:48:57    168s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:48:57    168s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:48:57    168s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:48:57    168s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:48:57    168s] #Build and mark too close pins for the same net.
[04/02 18:48:57    168s] #Regenerating Ggrids automatically.
[04/02 18:48:57    168s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:48:57    168s] #Using automatically generated G-grids.
[04/02 18:48:57    168s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:48:57    168s] #Done routing data preparation.
[04/02 18:48:57    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2454.63 (MB), peak = 2727.47 (MB)
[04/02 18:48:57    168s] #
[04/02 18:48:57    168s] #Start tQuantus RC extraction...
[04/02 18:48:57    168s] #Start building rc corner(s)...
[04/02 18:48:57    168s] #Number of RC Corner = 1
[04/02 18:48:57    168s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:48:57    168s] #M1 -> M1 (1)
[04/02 18:48:57    168s] #M2 -> M2 (2)
[04/02 18:48:57    168s] #M3 -> M3 (3)
[04/02 18:48:57    168s] #M4 -> M4 (4)
[04/02 18:48:57    168s] #M5 -> M5 (5)
[04/02 18:48:57    168s] #M6 -> M6 (6)
[04/02 18:48:57    168s] #MQ -> MQ (7)
[04/02 18:48:57    168s] #LM -> LM (8)
[04/02 18:48:58    168s] #SADV-On
[04/02 18:48:58    168s] # Corner(s) : 
[04/02 18:48:58    168s] #rc-typ [25.00]
[04/02 18:48:58    169s] # Corner id: 0
[04/02 18:48:58    169s] # Layout Scale: 1.000000
[04/02 18:48:58    169s] # Has Metal Fill model: yes
[04/02 18:48:58    169s] # Temperature was set
[04/02 18:48:58    169s] # Temperature : 25.000000
[04/02 18:48:58    169s] # Ref. Temp   : 25.000000
[04/02 18:48:58    169s] #SADV-Off
[04/02 18:48:58    169s] #total pattern=120 [8, 324]
[04/02 18:48:58    169s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:48:58    169s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:48:58    169s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:48:58    169s] #number model r/c [1,1] [8,324] read
[04/02 18:48:59    169s] #0 rcmodel(s) requires rebuild
[04/02 18:48:59    169s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2455.85 (MB), peak = 2727.47 (MB)
[04/02 18:48:59    169s] #Start building rc corner(s)...
[04/02 18:48:59    169s] #Number of RC Corner = 1
[04/02 18:48:59    169s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:48:59    169s] #M1 -> M1 (1)
[04/02 18:48:59    169s] #M2 -> M2 (2)
[04/02 18:48:59    169s] #M3 -> M3 (3)
[04/02 18:48:59    169s] #M4 -> M4 (4)
[04/02 18:48:59    169s] #M5 -> M5 (5)
[04/02 18:48:59    169s] #M6 -> M6 (6)
[04/02 18:48:59    169s] #MQ -> MQ (7)
[04/02 18:48:59    169s] #LM -> LM (8)
[04/02 18:48:59    169s] #SADV-On
[04/02 18:48:59    169s] # Corner(s) : 
[04/02 18:48:59    169s] #rc-typ [25.00]
[04/02 18:49:00    170s] # Corner id: 0
[04/02 18:49:00    170s] # Layout Scale: 1.000000
[04/02 18:49:00    170s] # Has Metal Fill model: yes
[04/02 18:49:00    170s] # Temperature was set
[04/02 18:49:00    170s] # Temperature : 25.000000
[04/02 18:49:00    170s] # Ref. Temp   : 25.000000
[04/02 18:49:00    170s] #SADV-Off
[04/02 18:49:00    170s] #total pattern=120 [8, 324]
[04/02 18:49:00    170s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:49:00    170s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:49:00    170s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:49:00    170s] #number model r/c [1,1] [8,324] read
[04/02 18:49:00    170s] #0 rcmodel(s) requires rebuild
[04/02 18:49:00    170s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2456.39 (MB), peak = 2727.47 (MB)
[04/02 18:49:00    170s] #Finish check_net_pin_list step Enter extract
[04/02 18:49:00    170s] #Start init net ripin tree building
[04/02 18:49:00    170s] #Finish init net ripin tree building
[04/02 18:49:00    170s] #Cpu time = 00:00:00
[04/02 18:49:00    170s] #Elapsed time = 00:00:00
[04/02 18:49:00    170s] #Increased memory = 0.00 (MB)
[04/02 18:49:00    170s] #Total memory = 2456.39 (MB)
[04/02 18:49:00    170s] #Peak memory = 2727.47 (MB)
[04/02 18:49:00    170s] #Using multithreading with 6 threads.
[04/02 18:49:00    170s] #begin processing metal fill model file
[04/02 18:49:00    170s] #end processing metal fill model file
[04/02 18:49:00    170s] #Length limit = 200 pitches
[04/02 18:49:00    170s] #opt mode = 2
[04/02 18:49:00    170s] #Finish check_net_pin_list step Fix net pin list
[04/02 18:49:00    170s] #Start generate extraction boxes.
[04/02 18:49:00    170s] #
[04/02 18:49:00    170s] #Extract using 30 x 30 Hboxes
[04/02 18:49:00    170s] #3x2 initial hboxes
[04/02 18:49:00    170s] #Use area based hbox pruning.
[04/02 18:49:00    170s] #0/0 hboxes pruned.
[04/02 18:49:00    170s] #Complete generating extraction boxes.
[04/02 18:49:00    170s] #Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
[04/02 18:49:00    170s] #Process 0 special clock nets for rc extraction
[04/02 18:49:00    170s] #Total 658 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/02 18:49:01    170s] #Run Statistics for Extraction:
[04/02 18:49:01    170s] #   Cpu time = 00:00:00, elapsed time = 00:00:01 .
[04/02 18:49:01    170s] #   Increased memory =    42.16 (MB), total memory =  2501.18 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:01    170s] #Register nets and terms for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_7B0P4W.rcdb.d
[04/02 18:49:01    170s] #Finish registering nets and terms for rcdb.
[04/02 18:49:01    170s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2488.43 (MB), peak = 2727.47 (MB)
[04/02 18:49:01    170s] #RC Statistics: 3307 Res, 1754 Ground Cap, 367 XCap (Edge to Edge)
[04/02 18:49:01    170s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 2677.38 (1663), Avg L-Edge Length: 7316.08 (754)
[04/02 18:49:01    170s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_7B0P4W.rcdb.d.
[04/02 18:49:01    170s] #Start writing RC data.
[04/02 18:49:01    170s] #Finish writing RC data
[04/02 18:49:01    170s] #Finish writing rcdb with 3965 nodes, 3307 edges, and 754 xcaps
[04/02 18:49:01    170s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2483.38 (MB), peak = 2727.47 (MB)
[04/02 18:49:01    170s] Restoring parasitic data from file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_7B0P4W.rcdb.d' ...
[04/02 18:49:01    170s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_7B0P4W.rcdb.d' for reading (mem: 3654.191M)
[04/02 18:49:01    170s] Reading RCDB with compressed RC data.
[04/02 18:49:01    170s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_7B0P4W.rcdb.d' for content verification (mem: 3654.191M)
[04/02 18:49:01    170s] Reading RCDB with compressed RC data.
[04/02 18:49:01    170s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_7B0P4W.rcdb.d': 0 access done (mem: 3654.191M)
[04/02 18:49:01    170s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_7B0P4W.rcdb.d': 0 access done (mem: 3654.191M)
[04/02 18:49:01    170s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3654.191M)
[04/02 18:49:01    170s] Following multi-corner parasitics specified:
[04/02 18:49:01    170s] 	/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_7B0P4W.rcdb.d (rcdb)
[04/02 18:49:01    170s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_7B0P4W.rcdb.d' for reading (mem: 3654.191M)
[04/02 18:49:01    170s] Reading RCDB with compressed RC data.
[04/02 18:49:01    170s] 		Cell Main_controller has rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_7B0P4W.rcdb.d specified
[04/02 18:49:01    170s] Cell Main_controller, hinst 
[04/02 18:49:01    170s] processing rcdb (/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_7B0P4W.rcdb.d) for hinst (top) of cell (Main_controller);
[04/02 18:49:01    170s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_7B0P4W.rcdb.d': 0 access done (mem: 3670.191M)
[04/02 18:49:01    170s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3654.191M)
[04/02 18:49:01    170s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_JiYTay.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3654.191M)
[04/02 18:49:01    170s] Reading RCDB with compressed RC data.
[04/02 18:49:02    171s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_JiYTay.rcdb.d/Main_controller.rcdb.d': 0 access done (mem: 3654.191M)
[04/02 18:49:02    171s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=3654.191M)
[04/02 18:49:02    171s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3654.191M)
[04/02 18:49:02    171s] #
[04/02 18:49:02    171s] #Restore RCDB.
[04/02 18:49:02    171s] #
[04/02 18:49:02    171s] #Complete tQuantus RC extraction.
[04/02 18:49:02    171s] #Cpu time = 00:00:03
[04/02 18:49:02    171s] #Elapsed time = 00:00:05
[04/02 18:49:02    171s] #Increased memory = 28.74 (MB)
[04/02 18:49:02    171s] #Total memory = 2483.37 (MB)
[04/02 18:49:02    171s] #Peak memory = 2727.47 (MB)
[04/02 18:49:02    171s] #
[04/02 18:49:02    171s] #1 inserted nodes are removed
[04/02 18:49:03    171s] ### export design design signature (95): route=730136189 fixed_route=730136189 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1383485606 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:49:03    171s] #	no debugging net set
[04/02 18:49:03    171s] #Start Inst Signature in MT(0)
[04/02 18:49:03    171s] #Start Net Signature in MT(63341986)
[04/02 18:49:03    171s] #Calculate SNet Signature in MT (92137828)
[04/02 18:49:03    171s] #Run time and memory report for RC extraction:
[04/02 18:49:03    171s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[04/02 18:49:03    171s] #Run Statistics for snet signature:
[04/02 18:49:03    171s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.20/6, scale score = 0.20.
[04/02 18:49:03    171s] #    Increased memory =     0.00 (MB), total memory =  2269.32 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:03    171s] #Run Statistics for Net Final Signature:
[04/02 18:49:03    171s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:49:03    171s] #   Increased memory =     0.00 (MB), total memory =  2269.32 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:03    171s] #Run Statistics for Net launch:
[04/02 18:49:03    171s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.83/6, scale score = 0.30.
[04/02 18:49:03    171s] #    Increased memory =     0.00 (MB), total memory =  2269.32 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:03    171s] #Run Statistics for Net init_dbsNet_slist:
[04/02 18:49:03    171s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:49:03    171s] #   Increased memory =     0.00 (MB), total memory =  2269.32 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:03    171s] #Run Statistics for net signature:
[04/02 18:49:03    171s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.54/6, scale score = 0.26.
[04/02 18:49:03    171s] #    Increased memory =     0.00 (MB), total memory =  2269.32 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:03    171s] #Run Statistics for inst signature:
[04/02 18:49:03    171s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.23/6, scale score = 0.20.
[04/02 18:49:03    171s] #    Increased memory =   -97.90 (MB), total memory =  2269.32 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:03    171s] **optDesign ... cpu = 0:00:09, real = 0:00:14, mem = 2269.3M, totSessionCpu=0:02:52 **
[04/02 18:49:03    171s] Starting delay calculation for Setup views
[04/02 18:49:03    172s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:49:03    172s] AAE_INFO: resetNetProps viewIdx 0 
[04/02 18:49:03    172s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:49:03    172s] #################################################################################
[04/02 18:49:03    172s] # Design Stage: PostRoute
[04/02 18:49:03    172s] # Design Name: Main_controller
[04/02 18:49:03    172s] # Design Mode: 130nm
[04/02 18:49:03    172s] # Analysis Mode: MMMC OCV 
[04/02 18:49:03    172s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:49:03    172s] # Signoff Settings: SI On 
[04/02 18:49:03    172s] #################################################################################
[04/02 18:49:03    172s] Topological Sorting (REAL = 0:00:00.0, MEM = 3401.0M, InitMEM = 3401.0M)
[04/02 18:49:03    172s] Setting infinite Tws ...
[04/02 18:49:03    172s] First Iteration Infinite Tw... 
[04/02 18:49:03    172s] Calculate early delays in OCV mode...
[04/02 18:49:03    172s] Calculate late delays in OCV mode...
[04/02 18:49:03    172s] Start delay calculation (fullDC) (6 T). (MEM=3401.02)
[04/02 18:49:03    172s] End AAE Lib Interpolated Model. (MEM=3412.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:03    172s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_JiYTay.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3412.629M)
[04/02 18:49:03    172s] Reading RCDB with compressed RC data.
[04/02 18:49:03    172s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3412.6M)
[04/02 18:49:03    172s] AAE_INFO: 6 threads acquired from CTE.
[04/02 18:49:04    172s] Total number of fetched objects 658
[04/02 18:49:04    172s] AAE_INFO-618: Total number of nets in the design is 660,  100.0 percent of the nets selected for SI analysis
[04/02 18:49:04    172s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:04    172s] End delay calculation. (MEM=3678.8 CPU=0:00:00.2 REAL=0:00:01.0)
[04/02 18:49:04    172s] End delay calculation (fullDC). (MEM=3678.8 CPU=0:00:00.3 REAL=0:00:01.0)
[04/02 18:49:04    172s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3678.8M) ***
[04/02 18:49:04    172s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3750.8M)
[04/02 18:49:04    172s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:49:04    172s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3750.8M)
[04/02 18:49:04    172s] Starting SI iteration 2
[04/02 18:49:04    173s] Calculate early delays in OCV mode...
[04/02 18:49:04    173s] Calculate late delays in OCV mode...
[04/02 18:49:04    173s] Start delay calculation (fullDC) (6 T). (MEM=3510.96)
[04/02 18:49:04    173s] End AAE Lib Interpolated Model. (MEM=3510.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:04    173s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:49:04    173s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:49:04    173s] Total number of fetched objects 658
[04/02 18:49:04    173s] AAE_INFO-618: Total number of nets in the design is 660,  7.7 percent of the nets selected for SI analysis
[04/02 18:49:04    173s] End delay calculation. (MEM=3780.09 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:49:04    173s] End delay calculation (fullDC). (MEM=3780.09 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:49:04    173s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3780.1M) ***
[04/02 18:49:05    173s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:02:53 mem=3874.1M)
[04/02 18:49:05    173s] End AAE Lib Interpolated Model. (MEM=3874.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:05    173s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3874.1M, EPOCH TIME: 1680475745.094041
[04/02 18:49:05    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:05    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:05    173s] 
[04/02 18:49:05    173s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:05    173s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:3906.1M, EPOCH TIME: 1680475745.116174
[04/02 18:49:05    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:05    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:05    173s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3904.6M, EPOCH TIME: 1680475745.270326
[04/02 18:49:05    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:05    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:05    173s] 
[04/02 18:49:05    173s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:05    173s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:3906.1M, EPOCH TIME: 1680475745.292679
[04/02 18:49:05    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:05    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:05    173s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 2475.0M, totSessionCpu=0:02:54 **
[04/02 18:49:05    173s] Executing marking Critical Nets1
[04/02 18:49:05    173s] **INFO: flowCheckPoint #16 OptimizationRecovery
[04/02 18:49:05    173s] *** Timing Is met
[04/02 18:49:05    173s] *** Check timing (0:00:00.0)
[04/02 18:49:05    173s] Running postRoute recovery in postEcoRoute mode
[04/02 18:49:05    173s] **optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 2475.0M, totSessionCpu=0:02:54 **
[04/02 18:49:05    173s]   Timing/DRV Snapshot: (TGT)
[04/02 18:49:05    173s]      Weighted WNS: 0.000
[04/02 18:49:05    173s]       All  PG WNS: 0.000
[04/02 18:49:05    173s]       High PG WNS: 0.000
[04/02 18:49:05    173s]       All  PG TNS: 0.000
[04/02 18:49:05    173s]       High PG TNS: 0.000
[04/02 18:49:05    173s]       Low  PG TNS: 0.000
[04/02 18:49:05    173s]          Tran DRV: 0 (0)
[04/02 18:49:05    173s]           Cap DRV: 0 (0)
[04/02 18:49:05    173s]        Fanout DRV: 0 (0)
[04/02 18:49:05    173s]            Glitch: 0 (0)
[04/02 18:49:05    173s]    Category Slack: { [L, 0.000] [H, 0.000] }
[04/02 18:49:05    173s] 
[04/02 18:49:05    173s] Checking setup slack degradation ...
[04/02 18:49:05    173s] 
[04/02 18:49:05    173s] Recovery Manager:
[04/02 18:49:05    173s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[04/02 18:49:05    173s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[04/02 18:49:05    173s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[04/02 18:49:05    173s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/02 18:49:05    173s] 
[04/02 18:49:05    173s] Checking DRV degradation...
[04/02 18:49:05    173s] 
[04/02 18:49:05    173s] Recovery Manager:
[04/02 18:49:05    173s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:49:05    173s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:49:05    173s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:49:05    173s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:49:05    173s] 
[04/02 18:49:05    173s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/02 18:49:05    173s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3651.16M, totSessionCpu=0:02:54).
[04/02 18:49:05    173s] **optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 2475.0M, totSessionCpu=0:02:54 **
[04/02 18:49:05    173s] 
[04/02 18:49:05    173s] Latch borrow mode reset to max_borrow
[04/02 18:49:05    173s] **INFO: flowCheckPoint #17 FinalSummary
[04/02 18:49:05    174s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_1
[04/02 18:49:05    174s] **optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 2473.3M, totSessionCpu=0:02:54 **
[04/02 18:49:05    174s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3525.6M, EPOCH TIME: 1680475745.884714
[04/02 18:49:05    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:05    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:05    174s] 
[04/02 18:49:05    174s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:05    174s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:3557.6M, EPOCH TIME: 1680475745.907006
[04/02 18:49:05    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:05    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3622.2M, EPOCH TIME: 1680475749.237090
[04/02 18:49:09    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:09    174s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.037, MEM:3623.6M, EPOCH TIME: 1680475749.274243
[04/02 18:49:09    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:09    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3623.6M, EPOCH TIME: 1680475749.282485
[04/02 18:49:09    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:09    174s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.022, MEM:3623.6M, EPOCH TIME: 1680475749.304820
[04/02 18:49:09    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:09    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] **optDesign ... cpu = 0:00:12, real = 0:00:20, mem = 2480.4M, totSessionCpu=0:02:55 **
[04/02 18:49:09    174s]  ReSet Options after AAE Based Opt flow 
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:49:09    174s] Deleting Lib Analyzer.
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s] TimeStamp Deleting Cell Server End ...
[04/02 18:49:09    174s] *** Finished optDesign ***
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.2 real=0:00:20.5)
[04/02 18:49:09    174s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:09    174s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.3 real=0:00:05.8)
[04/02 18:49:09    174s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.4 real=0:00:00.7)
[04/02 18:49:09    174s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:09    174s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.6 real=0:00:01.8)
[04/02 18:49:09    174s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.6 real=0:00:01.9)
[04/02 18:49:09    174s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:49:09    174s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.2 real=0:00:00.5)
[04/02 18:49:09    174s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.6 real=0:00:01.4)
[04/02 18:49:09    174s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.7 real=0:00:02.0)
[04/02 18:49:09    174s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:09    174s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.4)
[04/02 18:49:09    174s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:09    174s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:49:09    174s] Info: Destroy the CCOpt slew target map.
[04/02 18:49:09    174s] clean pInstBBox. size 0
[04/02 18:49:09    174s] All LLGs are deleted
[04/02 18:49:09    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3559.6M, EPOCH TIME: 1680475749.581010
[04/02 18:49:09    174s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3559.6M, EPOCH TIME: 1680475749.581237
[04/02 18:49:09    174s] Info: pop threads available for lower-level modules during optimization.
[04/02 18:49:09    174s] *** optDesign #5 [finish] : cpu/real = 0:00:12.1/0:00:20.5 (0.6), totSession cpu/real = 0:02:54.7/0:05:23.6 (0.5), mem = 3559.6M
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s] =============================================================================================
[04/02 18:49:09    174s]  Final TAT Report : optDesign #5                                                21.14-s109_1
[04/02 18:49:09    174s] =============================================================================================
[04/02 18:49:09    174s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:49:09    174s] ---------------------------------------------------------------------------------------------
[04/02 18:49:09    174s] [ InitOpt                ]      1   0:00:01.8  (   8.8 % )     0:00:01.9 /  0:00:01.6    0.8
[04/02 18:49:09    174s] [ DrvOpt                 ]      1   0:00:01.6  (   7.7 % )     0:00:01.6 /  0:00:01.5    0.9
[04/02 18:49:09    174s] [ ViewPruning            ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:09    174s] [ LayerAssignment        ]      2   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.1    0.5
[04/02 18:49:09    174s] [ OptSummaryReport       ]      5   0:00:00.7  (   3.2 % )     0:00:04.3 /  0:00:01.0    0.2
[04/02 18:49:09    174s] [ DrvReport              ]      9   0:00:03.1  (  15.0 % )     0:00:03.1 /  0:00:00.2    0.1
[04/02 18:49:09    174s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:09    174s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.5
[04/02 18:49:09    174s] [ ClockDrv               ]      1   0:00:01.7  (   8.4 % )     0:00:01.7 /  0:00:01.5    0.9
[04/02 18:49:09    174s] [ EcoRoute               ]      1   0:00:01.4  (   6.9 % )     0:00:01.4 /  0:00:00.6    0.4
[04/02 18:49:09    174s] [ ExtractRC              ]      2   0:00:05.8  (  28.3 % )     0:00:05.8 /  0:00:03.2    0.6
[04/02 18:49:09    174s] [ TimingUpdate           ]     19   0:00:01.8  (   8.9 % )     0:00:02.4 /  0:00:02.1    0.9
[04/02 18:49:09    174s] [ FullDelayCalc          ]      2   0:00:00.6  (   2.8 % )     0:00:00.6 /  0:00:00.6    1.0
[04/02 18:49:09    174s] [ TimingReport           ]      5   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.2    0.6
[04/02 18:49:09    174s] [ GenerateReports        ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    0.7
[04/02 18:49:09    174s] [ MISC                   ]          0:00:01.1  (   5.6 % )     0:00:01.1 /  0:00:00.5    0.5
[04/02 18:49:09    174s] ---------------------------------------------------------------------------------------------
[04/02 18:49:09    174s]  optDesign #5 TOTAL                 0:00:20.5  ( 100.0 % )     0:00:20.5 /  0:00:12.1    0.6
[04/02 18:49:09    174s] ---------------------------------------------------------------------------------------------
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s] <CMD> optDesign -postRoute -setup -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_1
[04/02 18:49:09    174s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2468.2M, totSessionCpu=0:02:55 **
[04/02 18:49:09    174s] *** optDesign #6 [begin] : totSession cpu/real = 0:02:54.7/0:05:23.6 (0.5), mem = 3553.6M
[04/02 18:49:09    174s] Info: 6 threads available for lower-level modules during optimization.
[04/02 18:49:09    174s] GigaOpt running with 6 threads.
[04/02 18:49:09    174s] *** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:02:54.7/0:05:23.6 (0.5), mem = 3553.6M
[04/02 18:49:09    174s] **INFO: User settings:
[04/02 18:49:09    174s] setNanoRouteMode -drouteAntennaFactor                           1
[04/02 18:49:09    174s] setNanoRouteMode -drouteAutoStop                                false
[04/02 18:49:09    174s] setNanoRouteMode -drouteFixAntenna                              true
[04/02 18:49:09    174s] setNanoRouteMode -drouteOnGridOnly                              none
[04/02 18:49:09    174s] setNanoRouteMode -droutePostRouteSwapVia                        false
[04/02 18:49:09    174s] setNanoRouteMode -drouteStartIteration                          0
[04/02 18:49:09    174s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[04/02 18:49:09    174s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[04/02 18:49:09    174s] setNanoRouteMode -extractDesignSignature                        103707363
[04/02 18:49:09    174s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[04/02 18:49:09    174s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/02 18:49:09    174s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[04/02 18:49:09    174s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/02 18:49:09    174s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[04/02 18:49:09    174s] setNanoRouteMode -routeBottomRoutingLayer                       2
[04/02 18:49:09    174s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[04/02 18:49:09    174s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[04/02 18:49:09    174s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/02 18:49:09    174s] setNanoRouteMode -routeSiEffort                                 max
[04/02 18:49:09    174s] setNanoRouteMode -routeTopRoutingLayer                          4
[04/02 18:49:09    174s] setNanoRouteMode -routeWithSiDriven                             true
[04/02 18:49:09    174s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[04/02 18:49:09    174s] setNanoRouteMode -routeWithTimingDriven                         true
[04/02 18:49:09    174s] setNanoRouteMode -routeWithViaInPin                             true
[04/02 18:49:09    174s] setNanoRouteMode -timingEngine                                  .timing_file_1311766.tif.gz
[04/02 18:49:09    174s] setDesignMode -process                                          130
[04/02 18:49:09    174s] setExtractRCMode -coupled                                       true
[04/02 18:49:09    174s] setExtractRCMode -coupling_c_th                                 0.4
[04/02 18:49:09    174s] setExtractRCMode -effortLevel                                   medium
[04/02 18:49:09    174s] setExtractRCMode -engine                                        postRoute
[04/02 18:49:09    174s] setExtractRCMode -noCleanRCDB                                   true
[04/02 18:49:09    174s] setExtractRCMode -nrNetInMemory                                 100000
[04/02 18:49:09    174s] setExtractRCMode -relative_c_th                                 1
[04/02 18:49:09    174s] setExtractRCMode -total_c_th                                    0
[04/02 18:49:09    174s] setDelayCalMode -enable_high_fanout                             true
[04/02 18:49:09    174s] setDelayCalMode -engine                                         aae
[04/02 18:49:09    174s] setDelayCalMode -ignoreNetLoad                                  false
[04/02 18:49:09    174s] setDelayCalMode -reportOutBound                                 true
[04/02 18:49:09    174s] setDelayCalMode -SIAware                                        true
[04/02 18:49:09    174s] setDelayCalMode -socv_accuracy_mode                             low
[04/02 18:49:09    174s] setOptMode -activeSetupViews                                    { setupAnalysis }
[04/02 18:49:09    174s] setOptMode -addInst                                             true
[04/02 18:49:09    174s] setOptMode -addInstancePrefix                                   POSTROUTE
[04/02 18:49:09    174s] setOptMode -allEndPoints                                        true
[04/02 18:49:09    174s] setOptMode -autoSetupViews                                      { setupAnalysis}
[04/02 18:49:09    174s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[04/02 18:49:09    174s] setOptMode -deleteInst                                          true
[04/02 18:49:09    174s] setOptMode -drcMargin                                           0.1
[04/02 18:49:09    174s] setOptMode -effort                                              high
[04/02 18:49:09    174s] setOptMode -fixDrc                                              true
[04/02 18:49:09    174s] setOptMode -fixFanoutLoad                                       true
[04/02 18:49:09    174s] setOptMode -holdTargetSlack                                     0.05
[04/02 18:49:09    174s] setOptMode -maxLength                                           1000
[04/02 18:49:09    174s] setOptMode -optimizeFF                                          true
[04/02 18:49:09    174s] setOptMode -preserveAllSequential                               false
[04/02 18:49:09    174s] setOptMode -restruct                                            false
[04/02 18:49:09    174s] setOptMode -setupTargetSlack                                    0.05
[04/02 18:49:09    174s] setOptMode -usefulSkew                                          false
[04/02 18:49:09    174s] setOptMode -usefulSkewCTS                                       true
[04/02 18:49:09    174s] setSIMode -separate_delta_delay_on_data                         true
[04/02 18:49:09    174s] setPlaceMode -place_global_max_density                          0.8
[04/02 18:49:09    174s] setPlaceMode -place_global_uniform_density                      true
[04/02 18:49:09    174s] setPlaceMode -timingDriven                                      true
[04/02 18:49:09    174s] setAnalysisMode -analysisType                                   onChipVariation
[04/02 18:49:09    174s] setAnalysisMode -checkType                                      setup
[04/02 18:49:09    174s] setAnalysisMode -clkSrcPath                                     true
[04/02 18:49:09    174s] setAnalysisMode -clockPropagation                               sdcControl
[04/02 18:49:09    174s] setAnalysisMode -cppr                                           both
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:49:09    174s] Summary for sequential cells identification: 
[04/02 18:49:09    174s]   Identified SBFF number: 112
[04/02 18:49:09    174s]   Identified MBFF number: 0
[04/02 18:49:09    174s]   Identified SB Latch number: 0
[04/02 18:49:09    174s]   Identified MB Latch number: 0
[04/02 18:49:09    174s]   Not identified SBFF number: 8
[04/02 18:49:09    174s]   Not identified MBFF number: 0
[04/02 18:49:09    174s]   Not identified SB Latch number: 0
[04/02 18:49:09    174s]   Not identified MB Latch number: 0
[04/02 18:49:09    174s]   Number of sequential cells which are not FFs: 34
[04/02 18:49:09    174s]  Visiting view : setupAnalysis
[04/02 18:49:09    174s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:09    174s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:09    174s]  Visiting view : holdAnalysis
[04/02 18:49:09    174s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:09    174s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:09    174s] TLC MultiMap info (StdDelay):
[04/02 18:49:09    174s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:09    174s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:09    174s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:09    174s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:09    174s]  Setting StdDelay to: 22.7ps
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:49:09    174s] Need call spDPlaceInit before registerPrioInstLoc.
[04/02 18:49:09    174s] OPERPROF: Starting DPlace-Init at level 1, MEM:3557.6M, EPOCH TIME: 1680475749.909687
[04/02 18:49:09    174s] Processing tracks to init pin-track alignment.
[04/02 18:49:09    174s] z: 2, totalTracks: 1
[04/02 18:49:09    174s] z: 4, totalTracks: 1
[04/02 18:49:09    174s] z: 6, totalTracks: 1
[04/02 18:49:09    174s] z: 8, totalTracks: 1
[04/02 18:49:09    174s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:49:09    174s] All LLGs are deleted
[04/02 18:49:09    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3557.6M, EPOCH TIME: 1680475749.917102
[04/02 18:49:09    174s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3557.6M, EPOCH TIME: 1680475749.917464
[04/02 18:49:09    174s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3557.6M, EPOCH TIME: 1680475749.917759
[04/02 18:49:09    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3621.6M, EPOCH TIME: 1680475749.921156
[04/02 18:49:09    174s] Max number of tech site patterns supported in site array is 256.
[04/02 18:49:09    174s] Core basic site is IBM13SITE
[04/02 18:49:09    174s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3621.6M, EPOCH TIME: 1680475749.934609
[04/02 18:49:09    174s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:49:09    174s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:49:09    174s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.038, MEM:3653.6M, EPOCH TIME: 1680475749.972551
[04/02 18:49:09    174s] Fast DP-INIT is on for default
[04/02 18:49:09    174s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:49:09    174s] Atter site array init, number of instance map data is 0.
[04/02 18:49:09    174s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.053, MEM:3653.6M, EPOCH TIME: 1680475749.974340
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:09    174s] OPERPROF:     Starting CMU at level 3, MEM:3653.6M, EPOCH TIME: 1680475749.975327
[04/02 18:49:09    174s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:3653.6M, EPOCH TIME: 1680475749.980090
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:49:09    174s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.063, MEM:3557.6M, EPOCH TIME: 1680475749.981216
[04/02 18:49:09    174s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3557.6M, EPOCH TIME: 1680475749.981387
[04/02 18:49:09    174s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.003, MEM:3557.6M, EPOCH TIME: 1680475749.984453
[04/02 18:49:09    174s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3557.6MB).
[04/02 18:49:09    174s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.076, MEM:3557.6M, EPOCH TIME: 1680475749.985214
[04/02 18:49:09    174s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3557.6M, EPOCH TIME: 1680475749.985390
[04/02 18:49:09    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:09    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:09    174s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3553.6M, EPOCH TIME: 1680475749.989839
[04/02 18:49:09    174s] 
[04/02 18:49:09    174s] Creating Lib Analyzer ...
[04/02 18:49:10    174s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:49:10    174s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:49:10    174s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:49:10    174s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:49:10    174s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:49:10    174s] 
[04/02 18:49:10    174s] {RT rc-typ 0 4 4 0}
[04/02 18:49:10    175s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:56 mem=3559.6M
[04/02 18:49:10    175s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:56 mem=3559.6M
[04/02 18:49:10    175s] Creating Lib Analyzer, finished. 
[04/02 18:49:10    175s] Effort level <high> specified for reg2reg path_group
[04/02 18:49:11    176s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 2479.6M, totSessionCpu=0:02:56 **
[04/02 18:49:11    176s] Existing Dirty Nets : 0
[04/02 18:49:11    176s] New Signature Flow (optDesignCheckOptions) ....
[04/02 18:49:11    176s] #Taking db snapshot
[04/02 18:49:11    176s] #Taking db snapshot ... done
[04/02 18:49:11    176s] OPERPROF: Starting checkPlace at level 1, MEM:3601.6M, EPOCH TIME: 1680475751.221427
[04/02 18:49:11    176s] Processing tracks to init pin-track alignment.
[04/02 18:49:11    176s] z: 2, totalTracks: 1
[04/02 18:49:11    176s] z: 4, totalTracks: 1
[04/02 18:49:11    176s] z: 6, totalTracks: 1
[04/02 18:49:11    176s] z: 8, totalTracks: 1
[04/02 18:49:11    176s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:49:11    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3601.6M, EPOCH TIME: 1680475751.229151
[04/02 18:49:11    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:11    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.057, MEM:3633.6M, EPOCH TIME: 1680475751.285735
[04/02 18:49:11    176s] Begin checking placement ... (start mem=3601.6M, init mem=3633.6M)
[04/02 18:49:11    176s] Begin checking exclusive groups violation ...
[04/02 18:49:11    176s] There are 0 groups to check, max #box is 0, total #box is 0
[04/02 18:49:11    176s] Finished checking exclusive groups violations. Found 0 Vio.
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s] Running CheckPlace using 6 threads!...
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s] ...checkPlace MT is done!
[04/02 18:49:11    176s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3633.6M, EPOCH TIME: 1680475751.305122
[04/02 18:49:11    176s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3633.6M, EPOCH TIME: 1680475751.305756
[04/02 18:49:11    176s] *info: Placed = 656            (Fixed = 3)
[04/02 18:49:11    176s] *info: Unplaced = 0           
[04/02 18:49:11    176s] Placement Density:17.90%(6697/37426)
[04/02 18:49:11    176s] Placement Density (including fixed std cells):17.90%(6697/37426)
[04/02 18:49:11    176s] All LLGs are deleted
[04/02 18:49:11    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:49:11    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3633.6M, EPOCH TIME: 1680475751.307459
[04/02 18:49:11    176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3633.6M, EPOCH TIME: 1680475751.307779
[04/02 18:49:11    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3633.6M)
[04/02 18:49:11    176s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.088, MEM:3633.6M, EPOCH TIME: 1680475751.309561
[04/02 18:49:11    176s]  Initial DC engine is -> aae
[04/02 18:49:11    176s]  
[04/02 18:49:11    176s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/02 18:49:11    176s]  
[04/02 18:49:11    176s]  
[04/02 18:49:11    176s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/02 18:49:11    176s]  
[04/02 18:49:11    176s] Reset EOS DB
[04/02 18:49:11    176s] Ignoring AAE DB Resetting ...
[04/02 18:49:11    176s]  Set Options for AAE Based Opt flow 
[04/02 18:49:11    176s] *** optDesign -postRoute ***
[04/02 18:49:11    176s] DRC Margin: user margin 0.1; extra margin 0
[04/02 18:49:11    176s] Setup Target Slack: user slack 0.05
[04/02 18:49:11    176s] Hold Target Slack: user slack 0.05
[04/02 18:49:11    176s] All LLGs are deleted
[04/02 18:49:11    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3633.6M, EPOCH TIME: 1680475751.378111
[04/02 18:49:11    176s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3633.6M, EPOCH TIME: 1680475751.378451
[04/02 18:49:11    176s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3633.6M, EPOCH TIME: 1680475751.378698
[04/02 18:49:11    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3697.6M, EPOCH TIME: 1680475751.381180
[04/02 18:49:11    176s] Max number of tech site patterns supported in site array is 256.
[04/02 18:49:11    176s] Core basic site is IBM13SITE
[04/02 18:49:11    176s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3697.6M, EPOCH TIME: 1680475751.392852
[04/02 18:49:11    176s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:49:11    176s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:49:11    176s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.006, MEM:3729.6M, EPOCH TIME: 1680475751.398957
[04/02 18:49:11    176s] Fast DP-INIT is on for default
[04/02 18:49:11    176s] Atter site array init, number of instance map data is 0.
[04/02 18:49:11    176s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3729.6M, EPOCH TIME: 1680475751.400494
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:11    176s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:3633.6M, EPOCH TIME: 1680475751.401687
[04/02 18:49:11    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:11    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] Multi-VT timing optimization disabled based on library information.
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:49:11    176s] Deleting Lib Analyzer.
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s] TimeStamp Deleting Cell Server End ...
[04/02 18:49:11    176s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:49:11    176s] Summary for sequential cells identification: 
[04/02 18:49:11    176s]   Identified SBFF number: 112
[04/02 18:49:11    176s]   Identified MBFF number: 0
[04/02 18:49:11    176s]   Identified SB Latch number: 0
[04/02 18:49:11    176s]   Identified MB Latch number: 0
[04/02 18:49:11    176s]   Not identified SBFF number: 8
[04/02 18:49:11    176s]   Not identified MBFF number: 0
[04/02 18:49:11    176s]   Not identified SB Latch number: 0
[04/02 18:49:11    176s]   Not identified MB Latch number: 0
[04/02 18:49:11    176s]   Number of sequential cells which are not FFs: 34
[04/02 18:49:11    176s]  Visiting view : setupAnalysis
[04/02 18:49:11    176s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:11    176s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:11    176s]  Visiting view : holdAnalysis
[04/02 18:49:11    176s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:11    176s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:11    176s] TLC MultiMap info (StdDelay):
[04/02 18:49:11    176s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:11    176s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:11    176s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:11    176s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:11    176s]  Setting StdDelay to: 22.7ps
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s] TimeStamp Deleting Cell Server End ...
[04/02 18:49:11    176s] *** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.6/0:00:02.0 (0.8), totSession cpu/real = 0:02:56.2/0:05:25.6 (0.5), mem = 3631.6M
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s] =============================================================================================
[04/02 18:49:11    176s]  Step TAT Report : InitOpt #1 / optDesign #6                                    21.14-s109_1
[04/02 18:49:11    176s] =============================================================================================
[04/02 18:49:11    176s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:49:11    176s] ---------------------------------------------------------------------------------------------
[04/02 18:49:11    176s] [ CellServerInit         ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.5
[04/02 18:49:11    176s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  46.6 % )     0:00:00.9 /  0:00:00.9    1.0
[04/02 18:49:11    176s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:11    176s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:11    176s] [ CheckPlace             ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    0.7
[04/02 18:49:11    176s] [ TimingUpdate           ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    2.7
[04/02 18:49:11    176s] [ MISC                   ]          0:00:00.9  (  45.5 % )     0:00:00.9 /  0:00:00.4    0.5
[04/02 18:49:11    176s] ---------------------------------------------------------------------------------------------
[04/02 18:49:11    176s]  InitOpt #1 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.6    0.8
[04/02 18:49:11    176s] ---------------------------------------------------------------------------------------------
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s] ** INFO : this run is activating 'postRoute' automaton
[04/02 18:49:11    176s] **INFO: flowCheckPoint #18 InitialSummary
[04/02 18:49:11    176s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_JiYTay.rcdb.d/Main_controller.rcdb.d': 658 access done (mem: 3631.645M)
[04/02 18:49:11    176s] tQuantus: Use design signature to decide re-extraction is ON
[04/02 18:49:11    176s] #Start Inst Signature in MT(0)
[04/02 18:49:11    176s] #Start Net Signature in MT(63341986)
[04/02 18:49:11    176s] #Calculate SNet Signature in MT (92137828)
[04/02 18:49:11    176s] #Run time and memory report for RC extraction:
[04/02 18:49:11    176s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[04/02 18:49:11    176s] #Run Statistics for snet signature:
[04/02 18:49:11    176s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.26/6, scale score = 0.21.
[04/02 18:49:11    176s] #    Increased memory =     0.00 (MB), total memory =  2473.29 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:11    176s] #Run Statistics for Net Final Signature:
[04/02 18:49:11    176s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:49:11    176s] #   Increased memory =     0.00 (MB), total memory =  2473.29 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:11    176s] #Run Statistics for Net launch:
[04/02 18:49:11    176s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.23/6, scale score = 0.37.
[04/02 18:49:11    176s] #    Increased memory =     0.00 (MB), total memory =  2473.29 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:11    176s] #Run Statistics for Net init_dbsNet_slist:
[04/02 18:49:11    176s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:49:11    176s] #   Increased memory =     0.00 (MB), total memory =  2473.29 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:11    176s] #Run Statistics for net signature:
[04/02 18:49:11    176s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.74/6, scale score = 0.29.
[04/02 18:49:11    176s] #    Increased memory =     0.00 (MB), total memory =  2473.29 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:11    176s] #Run Statistics for inst signature:
[04/02 18:49:11    176s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.15/6, scale score = 0.19.
[04/02 18:49:11    176s] #    Increased memory =    -5.49 (MB), total memory =  2473.29 (MB), peak memory =  2727.47 (MB)
[04/02 18:49:11    176s] tQuantus: Original signature = 103707363, new signature = 103707363
[04/02 18:49:11    176s] tQuantus: Design is clean by design signature
[04/02 18:49:11    176s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_JiYTay.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3625.645M)
[04/02 18:49:11    176s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_JiYTay.rcdb.d/Main_controller.rcdb.d': 0 access done (mem: 3625.645M)
[04/02 18:49:11    176s] The design is extracted. Skipping TQuantus.
[04/02 18:49:11    176s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_JiYTay.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3625.645M)
[04/02 18:49:11    176s] Reading RCDB with compressed RC data.
[04/02 18:49:11    176s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3627.6M)
[04/02 18:49:11    176s] End AAE Lib Interpolated Model. (MEM=3627.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:11    176s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3627.6M, EPOCH TIME: 1680475751.777821
[04/02 18:49:11    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:11    176s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:3627.6M, EPOCH TIME: 1680475751.797519
[04/02 18:49:11    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:11    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3814.1M, EPOCH TIME: 1680475751.976617
[04/02 18:49:11    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] 
[04/02 18:49:11    176s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:11    176s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:3815.5M, EPOCH TIME: 1680475751.997263
[04/02 18:49:11    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:11    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:11    176s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2472.1M, totSessionCpu=0:02:56 **
[04/02 18:49:12    176s] OPTC: m1 20.0 20.0
[04/02 18:49:12    176s] Setting latch borrow mode to budget during optimization.
[04/02 18:49:12    176s] Info: Done creating the CCOpt slew target map.
[04/02 18:49:12    176s] **INFO: flowCheckPoint #19 OptimizationPass1
[04/02 18:49:12    176s] Glitch fixing enabled
[04/02 18:49:12    176s] *** ClockDrv #1 [begin] (optDesign #6) : totSession cpu/real = 0:02:56.7/0:05:26.4 (0.5), mem = 3602.5M
[04/02 18:49:12    176s] Running CCOpt-PRO on entire clock network
[04/02 18:49:12    176s] Net route status summary:
[04/02 18:49:12    176s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:49:12    176s]   Non-clock:   656 (unrouted=2, trialRouted=0, noStatus=0, routed=654, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:49:12    176s] Clock tree cells fixed by user: 0 out of 3 (0%)
[04/02 18:49:12    176s] PRO...
[04/02 18:49:12    176s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[04/02 18:49:12    176s] Initializing clock structures...
[04/02 18:49:12    176s]   Creating own balancer
[04/02 18:49:12    176s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[04/02 18:49:12    176s]   Removing CTS place status from clock tree and sinks.
[04/02 18:49:12    176s]   Removed CTS place status from 3 clock cells (out of 5 ) and 0 clock sinks (out of 0 ).
[04/02 18:49:12    176s]   Initializing legalizer
[04/02 18:49:12    176s]   Using cell based legalization.
[04/02 18:49:12    176s]   Leaving CCOpt scope - Initializing placement interface...
[04/02 18:49:12    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:3602.5M, EPOCH TIME: 1680475752.402213
[04/02 18:49:12    176s] Processing tracks to init pin-track alignment.
[04/02 18:49:12    176s] z: 2, totalTracks: 1
[04/02 18:49:12    176s] z: 4, totalTracks: 1
[04/02 18:49:12    176s] z: 6, totalTracks: 1
[04/02 18:49:12    176s] z: 8, totalTracks: 1
[04/02 18:49:12    176s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:49:12    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3602.5M, EPOCH TIME: 1680475752.407270
[04/02 18:49:12    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:12    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:12    176s] 
[04/02 18:49:12    176s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:12    176s] 
[04/02 18:49:12    176s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:49:12    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.083, MEM:3634.5M, EPOCH TIME: 1680475752.490744
[04/02 18:49:12    176s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3634.5M, EPOCH TIME: 1680475752.490975
[04/02 18:49:12    176s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3634.5M, EPOCH TIME: 1680475752.494407
[04/02 18:49:12    176s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3634.5MB).
[04/02 18:49:12    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.093, MEM:3634.5M, EPOCH TIME: 1680475752.494832
[04/02 18:49:12    176s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:49:12    176s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:49:12    176s] (I)      Load db... (mem=3634.5M)
[04/02 18:49:12    176s] (I)      Read data from FE... (mem=3634.5M)
[04/02 18:49:12    176s] (I)      Number of ignored instance 0
[04/02 18:49:12    176s] (I)      Number of inbound cells 0
[04/02 18:49:12    176s] (I)      Number of opened ILM blockages 0
[04/02 18:49:12    176s] (I)      Number of instances temporarily fixed by detailed placement 77
[04/02 18:49:12    176s] (I)      numMoveCells=579, numMacros=0  numPads=55  numMultiRowHeightInsts=0
[04/02 18:49:12    176s] (I)      cell height: 3600, count: 656
[04/02 18:49:12    176s] (I)      Read rows... (mem=3634.5M)
[04/02 18:49:12    176s] (I)      rowRegion is not equal to core box, resetting core box
[04/02 18:49:12    176s] (I)      rowRegion : (7000, 7000) - (233000, 172600)
[04/02 18:49:12    176s] (I)      coreBox   : (7000, 7000) - (233000, 173000)
[04/02 18:49:12    176s] (I)      Done Read rows (cpu=0.000s, mem=3634.5M)
[04/02 18:49:12    176s] (I)      Done Read data from FE (cpu=0.002s, mem=3634.5M)
[04/02 18:49:12    176s] (I)      Done Load db (cpu=0.002s, mem=3634.5M)
[04/02 18:49:12    176s] (I)      Constructing placeable region... (mem=3634.5M)
[04/02 18:49:12    176s] (I)      Constructing bin map
[04/02 18:49:12    176s] (I)      Initialize bin information with width=36000 height=36000
[04/02 18:49:12    176s] (I)      Done constructing bin map
[04/02 18:49:12    176s] (I)      Compute region effective width... (mem=3634.5M)
[04/02 18:49:12    176s] (I)      Done Compute region effective width (cpu=0.000s, mem=3634.5M)
[04/02 18:49:12    176s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3634.5M)
[04/02 18:49:12    176s]   Legalizer reserving space for clock trees
[04/02 18:49:12    176s]   Accumulated time to calculate placeable region: 0.13
[04/02 18:49:12    176s]   Accumulated time to calculate placeable region: 0.133
[04/02 18:49:12    176s]   Accumulated time to calculate placeable region: 0.133
[04/02 18:49:12    176s]   Reconstructing clock tree datastructures, skew aware...
[04/02 18:49:12    176s]     Validating CTS configuration...
[04/02 18:49:12    176s]     Checking module port directions...
[04/02 18:49:12    176s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:12    176s]     Non-default CCOpt properties:
[04/02 18:49:12    176s]       Public non-default CCOpt properties:
[04/02 18:49:12    176s]         adjacent_rows_legal: true (default: false)
[04/02 18:49:12    176s]         cell_density is set for at least one object
[04/02 18:49:12    176s]         cell_halo_rows: 0 (default: 1)
[04/02 18:49:12    176s]         cell_halo_sites: 0 (default: 4)
[04/02 18:49:12    176s]         primary_delay_corner: worstDelay (default: )
[04/02 18:49:12    176s]         route_type is set for at least one object
[04/02 18:49:12    176s]         source_driver is set for at least one object
[04/02 18:49:12    176s]         target_insertion_delay is set for at least one object
[04/02 18:49:12    176s]         target_max_trans is set for at least one object
[04/02 18:49:12    176s]         target_max_trans_sdc is set for at least one object
[04/02 18:49:12    176s]         target_skew is set for at least one object
[04/02 18:49:12    176s]         target_skew_wire is set for at least one object
[04/02 18:49:12    176s]         use_inverters is set for at least one object
[04/02 18:49:12    176s]       Private non-default CCOpt properties:
[04/02 18:49:12    176s]         allow_non_fterm_identical_swaps: 0 (default: true)
[04/02 18:49:12    176s]         clock_nets_detailed_routed: 1 (default: false)
[04/02 18:49:12    176s]         cluster_when_starting_skewing: 1 (default: false)
[04/02 18:49:12    176s]         force_design_routing_status: 1 (default: auto)
[04/02 18:49:12    176s]         mini_not_full_band_size_factor: 0 (default: 100)
[04/02 18:49:12    176s]         pro_enable_post_commit_delay_update: 1 (default: false)
[04/02 18:49:12    176s]         r2r_iterations: 5 (default: 1)
[04/02 18:49:12    176s]     Route type trimming info:
[04/02 18:49:12    176s]       No route type modifications were made.
[04/02 18:49:12    176s] End AAE Lib Interpolated Model. (MEM=3637.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.133
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.133
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.133
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.133
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.133
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.133
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.134
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.134
[04/02 18:49:12    176s] (I)      Initializing Steiner engine. 
[04/02 18:49:12    176s] (I)      ================== Layers ==================
[04/02 18:49:12    176s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:49:12    176s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:49:12    176s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:49:12    176s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:49:12    176s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:49:12    176s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:49:12    176s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:49:12    176s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:49:12    176s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:49:12    176s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:49:12    176s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:49:12    176s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:49:12    176s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:49:12    176s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:49:12    176s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:49:12    176s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:49:12    176s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:49:12    176s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:49:12    176s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:49:12    176s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:49:12    176s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:49:12    176s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:49:12    176s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[04/02 18:49:12    176s]     Original list had 8 cells:
[04/02 18:49:12    176s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:49:12    176s]     Library trimming was not able to trim any cells:
[04/02 18:49:12    176s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.135
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.135
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.135
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.136
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.136
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.136
[04/02 18:49:12    176s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[04/02 18:49:12    176s]     Original list had 9 cells:
[04/02 18:49:12    176s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[04/02 18:49:12    176s]     New trimmed list has 8 cells:
[04/02 18:49:12    176s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.137
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.139
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.139
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.159
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.183
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.206
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.232
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.243
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.244
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.244
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.244
[04/02 18:49:12    176s]     Accumulated time to calculate placeable region: 0.244
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.244
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.244
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.244
[04/02 18:49:12    176s] Accumulated time to calculate placeable region: 0.244
[04/02 18:49:14    178s]     Clock tree balancer configuration for clock_tree clk:
[04/02 18:49:14    178s]     Non-default CCOpt properties:
[04/02 18:49:14    178s]       Public non-default CCOpt properties:
[04/02 18:49:14    178s]         cell_density: 1 (default: 0.75)
[04/02 18:49:14    178s]         route_type (leaf): default_route_type_leaf (default: default)
[04/02 18:49:14    178s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[04/02 18:49:14    178s]         route_type (trunk): default_route_type_nonleaf (default: default)
[04/02 18:49:14    178s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[04/02 18:49:14    178s]         use_inverters: true (default: auto)
[04/02 18:49:14    178s]       No private non-default CCOpt properties
[04/02 18:49:14    178s]     For power domain auto-default:
[04/02 18:49:14    178s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:49:14    178s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[04/02 18:49:14    178s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[04/02 18:49:14    178s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[04/02 18:49:14    178s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 37425.600um^2
[04/02 18:49:14    178s]     Top Routing info:
[04/02 18:49:14    178s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[04/02 18:49:14    178s]       Unshielded; Mask Constraint: 0; Source: route_type.
[04/02 18:49:14    178s]     Trunk Routing info:
[04/02 18:49:14    178s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:49:14    178s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:49:14    178s]     Leaf Routing info:
[04/02 18:49:14    178s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:49:14    178s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:49:14    178s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[04/02 18:49:14    178s]       Slew time target (leaf):    0.100ns
[04/02 18:49:14    178s]       Slew time target (trunk):   0.100ns
[04/02 18:49:14    178s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[04/02 18:49:14    178s]       Buffer unit delay: 0.084ns
[04/02 18:49:14    178s]       Buffer max distance: 540.378um
[04/02 18:49:14    178s]     Fastest wire driving cells and distances:
[04/02 18:49:14    178s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[04/02 18:49:14    178s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[04/02 18:49:14    178s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[04/02 18:49:14    178s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Logic Sizing Table:
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     ----------------------------------------------------------
[04/02 18:49:14    178s]     Cell    Instance count    Source    Eligible library cells
[04/02 18:49:14    178s]     ----------------------------------------------------------
[04/02 18:49:14    178s]       (empty table)
[04/02 18:49:14    178s]     ----------------------------------------------------------
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:49:14    178s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:14    178s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[04/02 18:49:14    178s]       Sources:                     pin clk
[04/02 18:49:14    178s]       Total number of sinks:       77
[04/02 18:49:14    178s]       Delay constrained sinks:     77
[04/02 18:49:14    178s]       Constrains:                  default
[04/02 18:49:14    178s]       Non-leaf sinks:              0
[04/02 18:49:14    178s]       Ignore pins:                 0
[04/02 18:49:14    178s]      Timing corner worstDelay:setup.late:
[04/02 18:49:14    178s]       Skew target:                 0.100ns
[04/02 18:49:14    178s]       Insertion delay target:      0.100ns
[04/02 18:49:14    178s]     Primary reporting skew groups are:
[04/02 18:49:14    178s]     skew_group clk/typConstraintMode with 77 clock sinks
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Clock DAG stats initial state:
[04/02 18:49:14    178s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:49:14    178s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:49:14    178s]       misc counts      : r=1, pp=0
[04/02 18:49:14    178s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:49:14    178s]       hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:49:14    178s]     Clock DAG library cell distribution initial state {count}:
[04/02 18:49:14    178s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:49:14    178s]     Clock DAG hash initial state: 14400227141945331562 6208452947572924041
[04/02 18:49:14    178s]     CTS services accumulated run-time stats initial state:
[04/02 18:49:14    178s]       delay calculator: calls=29553, total_wall_time=0.844s, mean_wall_time=0.029ms
[04/02 18:49:14    178s]       legalizer: calls=436, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:49:14    178s]       steiner router: calls=29096, total_wall_time=0.650s, mean_wall_time=0.022ms
[04/02 18:49:14    178s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[04/02 18:49:14    178s]     Unshielded; Mask Constraint: 0; Source: route_type.
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     --------------------------------------------------------------------
[04/02 18:49:14    178s]     Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:49:14    178s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:49:14    178s]     --------------------------------------------------------------------
[04/02 18:49:14    178s]     M1       N            H          0.317         0.288         0.091
[04/02 18:49:14    178s]     M2       Y            V          0.186         0.327         0.061
[04/02 18:49:14    178s]     M3       Y            H          0.186         0.328         0.061
[04/02 18:49:14    178s]     M4       Y            V          0.186         0.327         0.061
[04/02 18:49:14    178s]     M5       N            H          0.186         0.328         0.061
[04/02 18:49:14    178s]     M6       N            V          0.181         0.323         0.058
[04/02 18:49:14    178s]     MQ       N            H          0.075         0.283         0.021
[04/02 18:49:14    178s]     LM       N            V          0.068         0.289         0.020
[04/02 18:49:14    178s]     --------------------------------------------------------------------
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:49:14    178s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Layer information for route type default_route_type_leaf:
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     --------------------------------------------------------------------
[04/02 18:49:14    178s]     Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:49:14    178s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:49:14    178s]     --------------------------------------------------------------------
[04/02 18:49:14    178s]     M1       N            H          0.317         0.213         0.068
[04/02 18:49:14    178s]     M2       N            V          0.186         0.267         0.050
[04/02 18:49:14    178s]     M3       Y            H          0.186         0.265         0.049
[04/02 18:49:14    178s]     M4       Y            V          0.186         0.265         0.049
[04/02 18:49:14    178s]     M5       N            H          0.186         0.263         0.049
[04/02 18:49:14    178s]     M6       N            V          0.181         0.254         0.046
[04/02 18:49:14    178s]     MQ       N            H          0.075         0.240         0.018
[04/02 18:49:14    178s]     LM       N            V          0.068         0.231         0.016
[04/02 18:49:14    178s]     --------------------------------------------------------------------
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:49:14    178s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Layer information for route type default_route_type_nonleaf:
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     --------------------------------------------------------------------
[04/02 18:49:14    178s]     Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:49:14    178s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:49:14    178s]     --------------------------------------------------------------------
[04/02 18:49:14    178s]     M1       N            H          0.317         0.213         0.068
[04/02 18:49:14    178s]     M2       N            V          0.186         0.267         0.050
[04/02 18:49:14    178s]     M3       Y            H          0.186         0.265         0.049
[04/02 18:49:14    178s]     M4       Y            V          0.186         0.265         0.049
[04/02 18:49:14    178s]     M5       N            H          0.186         0.263         0.049
[04/02 18:49:14    178s]     M6       N            V          0.181         0.254         0.046
[04/02 18:49:14    178s]     MQ       N            H          0.075         0.240         0.018
[04/02 18:49:14    178s]     LM       N            V          0.068         0.231         0.016
[04/02 18:49:14    178s]     --------------------------------------------------------------------
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Via selection for estimated routes (rule default):
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     ------------------------------------------------------------
[04/02 18:49:14    178s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[04/02 18:49:14    178s]     Range                (Ohm)    (fF)     (fs)     Only
[04/02 18:49:14    178s]     ------------------------------------------------------------
[04/02 18:49:14    178s]     M1-M2    V1_H        6.000    0.030    0.180    false
[04/02 18:49:14    178s]     M2-M3    V2_H        6.000    0.020    0.122    false
[04/02 18:49:14    178s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[04/02 18:49:14    178s]     M3-M4    V3_H        6.000    0.020    0.121    false
[04/02 18:49:14    178s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[04/02 18:49:14    178s]     M4-M5    V4_H        6.000    0.020    0.120    false
[04/02 18:49:14    178s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[04/02 18:49:14    178s]     M5-M6    V5_H        6.000    0.019    0.115    false
[04/02 18:49:14    178s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[04/02 18:49:14    178s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[04/02 18:49:14    178s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[04/02 18:49:14    178s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[04/02 18:49:14    178s]     ------------------------------------------------------------
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[04/02 18:49:14    178s]     No ideal or dont_touch nets found in the clock tree
[04/02 18:49:14    178s]     No dont_touch hnets found in the clock tree
[04/02 18:49:14    178s]     No dont_touch hpins found in the clock network.
[04/02 18:49:14    178s]     Checking for illegal sizes of clock logic instances...
[04/02 18:49:14    178s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Filtering reasons for cell type: buffer
[04/02 18:49:14    178s]     =======================================
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:49:14    178s]     Clock trees    Power domain    Reason                         Library cells
[04/02 18:49:14    178s]     ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:49:14    178s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[04/02 18:49:14    178s]     ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Filtering reasons for cell type: inverter
[04/02 18:49:14    178s]     =========================================
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:49:14    178s]     Clock trees    Power domain    Reason                         Library cells
[04/02 18:49:14    178s]     ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:49:14    178s]     all            auto-default    Library trimming               { CLKINVX3TR }
[04/02 18:49:14    178s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[04/02 18:49:14    178s]                                                                     INVXLTR }
[04/02 18:49:14    178s]     ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.5)
[04/02 18:49:14    178s]     CCOpt configuration status: all checks passed.
[04/02 18:49:14    178s]   Reconstructing clock tree datastructures, skew aware done.
[04/02 18:49:14    178s] Initializing clock structures done.
[04/02 18:49:14    178s] PRO...
[04/02 18:49:14    178s]   PRO active optimizations:
[04/02 18:49:14    178s]    - DRV fixing with sizing
[04/02 18:49:14    178s]   
[04/02 18:49:14    178s]   Detected clock skew data from CTS
[04/02 18:49:14    178s]   Clock DAG stats PRO initial state:
[04/02 18:49:14    178s]     cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:49:14    178s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:49:14    178s]     misc counts      : r=1, pp=0
[04/02 18:49:14    178s]     cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:49:14    178s]     cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:49:14    178s]     sink capacitance : total=0.132pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:49:14    178s]     wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.156pF, total=0.174pF
[04/02 18:49:14    178s]     wire lengths     : top=0.000um, trunk=151.600um, leaf=950.700um, total=1102.300um
[04/02 18:49:14    178s]     hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:49:14    178s]   Clock DAG net violations PRO initial state: none
[04/02 18:49:14    178s]   Clock DAG primary half-corner transition distribution PRO initial state:
[04/02 18:49:14    178s]     Trunk : target=0.100ns count=2 avg=0.093ns sd=0.005ns min=0.090ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:49:14    178s]     Leaf  : target=0.100ns count=2 avg=0.089ns sd=0.006ns min=0.085ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:49:14    178s]   Clock DAG library cell distribution PRO initial state {count}:
[04/02 18:49:14    178s]      Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:49:14    178s]   Clock DAG hash PRO initial state: 14400227141945331562 6208452947572924041
[04/02 18:49:14    178s]   CTS services accumulated run-time stats PRO initial state:
[04/02 18:49:14    178s]     delay calculator: calls=29553, total_wall_time=0.844s, mean_wall_time=0.029ms
[04/02 18:49:14    178s]     legalizer: calls=436, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:49:14    178s]     steiner router: calls=29096, total_wall_time=0.650s, mean_wall_time=0.022ms
[04/02 18:49:14    178s]   Primary reporting skew groups PRO initial state:
[04/02 18:49:14    178s]     skew_group default.clk/typConstraintMode: unconstrained
[04/02 18:49:14    178s]         min path sink: clk_r_REG68_S1/CK
[04/02 18:49:14    178s]         max path sink: clk_r_REG54_S5/CK
[04/02 18:49:14    178s]   Skew group summary PRO initial state:
[04/02 18:49:14    178s]     skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.150, sd=0.003], skew [0.007 vs 0.100], 100% {0.146, 0.154} (wid=0.008 ws=0.004) (gid=0.146 gs=0.004)
[04/02 18:49:14    178s]   Recomputing CTS skew targets...
[04/02 18:49:14    178s]   Resolving skew group constraints...
[04/02 18:49:14    178s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/02 18:49:14    178s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.153ns.
[04/02 18:49:14    178s] Type 'man IMPCCOPT-1059' for more detail.
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Slackened skew group targets:
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     ---------------------------------------------------------------------
[04/02 18:49:14    178s]     Skew group               Desired    Slackened    Desired    Slackened
[04/02 18:49:14    178s]                              Target     Target       Target     Target
[04/02 18:49:14    178s]                              Max ID     Max ID       Skew       Skew
[04/02 18:49:14    178s]     ---------------------------------------------------------------------
[04/02 18:49:14    178s]     clk/typConstraintMode     0.150       0.153         -           -
[04/02 18:49:14    178s]     ---------------------------------------------------------------------
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]   Resolving skew group constraints done.
[04/02 18:49:14    178s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:14    178s]   PRO Fixing DRVs...
[04/02 18:49:14    178s]     Clock DAG hash before 'PRO Fixing DRVs': 14400227141945331562 6208452947572924041
[04/02 18:49:14    178s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[04/02 18:49:14    178s]       delay calculator: calls=29593, total_wall_time=0.846s, mean_wall_time=0.029ms
[04/02 18:49:14    178s]       legalizer: calls=436, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:49:14    178s]       steiner router: calls=29136, total_wall_time=0.650s, mean_wall_time=0.022ms
[04/02 18:49:14    178s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:49:14    178s]     CCOpt-PRO: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     PRO Statistics: Fix DRVs (cell sizing):
[04/02 18:49:14    178s]     =======================================
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Cell changes by Net Type:
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     -------------------------------------------------------------------------------------------------
[04/02 18:49:14    178s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/02 18:49:14    178s]     -------------------------------------------------------------------------------------------------
[04/02 18:49:14    178s]     top                0            0           0            0                    0                0
[04/02 18:49:14    178s]     trunk              0            0           0            0                    0                0
[04/02 18:49:14    178s]     leaf               0            0           0            0                    0                0
[04/02 18:49:14    178s]     -------------------------------------------------------------------------------------------------
[04/02 18:49:14    178s]     Total              0            0           0            0                    0                0
[04/02 18:49:14    178s]     -------------------------------------------------------------------------------------------------
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/02 18:49:14    178s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/02 18:49:14    178s]     
[04/02 18:49:14    178s]     Clock DAG stats after 'PRO Fixing DRVs':
[04/02 18:49:14    178s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:49:14    178s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:49:14    178s]       misc counts      : r=1, pp=0
[04/02 18:49:14    178s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:49:14    178s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:49:14    178s]       sink capacitance : total=0.132pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:49:14    178s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.156pF, total=0.174pF
[04/02 18:49:14    178s]       wire lengths     : top=0.000um, trunk=151.600um, leaf=950.700um, total=1102.300um
[04/02 18:49:14    178s]       hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:49:14    178s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[04/02 18:49:14    178s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[04/02 18:49:14    178s]       Trunk : target=0.100ns count=2 avg=0.093ns sd=0.005ns min=0.090ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:49:14    178s]       Leaf  : target=0.100ns count=2 avg=0.089ns sd=0.006ns min=0.085ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:49:14    178s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[04/02 18:49:14    178s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:49:14    178s]     Clock DAG hash after 'PRO Fixing DRVs': 14400227141945331562 6208452947572924041
[04/02 18:49:14    178s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[04/02 18:49:14    178s]       delay calculator: calls=29593, total_wall_time=0.846s, mean_wall_time=0.029ms
[04/02 18:49:14    178s]       legalizer: calls=436, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:49:14    178s]       steiner router: calls=29136, total_wall_time=0.650s, mean_wall_time=0.022ms
[04/02 18:49:14    178s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[04/02 18:49:14    178s]       skew_group default.clk/typConstraintMode: unconstrained
[04/02 18:49:14    178s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:49:14    178s]           max path sink: clk_r_REG54_S5/CK
[04/02 18:49:14    178s]     Skew group summary after 'PRO Fixing DRVs':
[04/02 18:49:14    178s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.007 vs 0.100]
[04/02 18:49:14    178s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:49:14    178s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:14    178s]   
[04/02 18:49:14    178s]   Slew Diagnostics: After DRV fixing
[04/02 18:49:14    178s]   ==================================
[04/02 18:49:14    178s]   
[04/02 18:49:14    178s]   Global Causes:
[04/02 18:49:14    178s]   
[04/02 18:49:14    178s]   -------------------------------------
[04/02 18:49:14    178s]   Cause
[04/02 18:49:14    178s]   -------------------------------------
[04/02 18:49:14    178s]   DRV fixing with buffering is disabled
[04/02 18:49:14    178s]   -------------------------------------
[04/02 18:49:14    178s]   
[04/02 18:49:14    178s]   Top 5 overslews:
[04/02 18:49:14    178s]   
[04/02 18:49:14    178s]   ---------------------------------
[04/02 18:49:14    178s]   Overslew    Causes    Driving Pin
[04/02 18:49:14    178s]   ---------------------------------
[04/02 18:49:14    178s]     (empty table)
[04/02 18:49:14    178s]   ---------------------------------
[04/02 18:49:14    178s]   
[04/02 18:49:14    178s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/02 18:49:14    178s]   
[04/02 18:49:14    178s]   -------------------
[04/02 18:49:14    178s]   Cause    Occurences
[04/02 18:49:14    178s]   -------------------
[04/02 18:49:14    178s]     (empty table)
[04/02 18:49:14    178s]   -------------------
[04/02 18:49:14    178s]   
[04/02 18:49:14    178s]   Violation diagnostics counts from the 0 nodes that have violations:
[04/02 18:49:14    178s]   
[04/02 18:49:14    178s]   -------------------
[04/02 18:49:14    178s]   Cause    Occurences
[04/02 18:49:14    178s]   -------------------
[04/02 18:49:14    178s]     (empty table)
[04/02 18:49:14    178s]   -------------------
[04/02 18:49:14    178s]   
[04/02 18:49:14    178s]   Reconnecting optimized routes...
[04/02 18:49:14    178s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:14    178s]   Set dirty flag on 0 instances, 0 nets
[04/02 18:49:14    178s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:49:14    178s] End AAE Lib Interpolated Model. (MEM=3745.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:14    178s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:49:14    178s]   Clock DAG stats PRO final:
[04/02 18:49:14    178s]     cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:49:14    178s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:49:14    178s]     misc counts      : r=1, pp=0
[04/02 18:49:14    178s]     cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:49:14    178s]     cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:49:14    178s]     sink capacitance : total=0.132pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:49:14    178s]     wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.156pF, total=0.174pF
[04/02 18:49:14    178s]     wire lengths     : top=0.000um, trunk=151.600um, leaf=950.700um, total=1102.300um
[04/02 18:49:14    178s]     hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:49:14    178s]   Clock DAG net violations PRO final: none
[04/02 18:49:14    178s]   Clock DAG primary half-corner transition distribution PRO final:
[04/02 18:49:14    178s]     Trunk : target=0.100ns count=2 avg=0.093ns sd=0.005ns min=0.090ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:49:14    178s]     Leaf  : target=0.100ns count=2 avg=0.089ns sd=0.006ns min=0.085ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:49:14    178s]   Clock DAG library cell distribution PRO final {count}:
[04/02 18:49:14    178s]      Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:49:14    178s]   Clock DAG hash PRO final: 14400227141945331562 6208452947572924041
[04/02 18:49:14    178s]   CTS services accumulated run-time stats PRO final:
[04/02 18:49:14    178s]     delay calculator: calls=29597, total_wall_time=0.846s, mean_wall_time=0.029ms
[04/02 18:49:14    178s]     legalizer: calls=436, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:49:14    178s]     steiner router: calls=29136, total_wall_time=0.650s, mean_wall_time=0.022ms
[04/02 18:49:14    178s]   Primary reporting skew groups PRO final:
[04/02 18:49:14    178s]     skew_group default.clk/typConstraintMode: unconstrained
[04/02 18:49:14    178s]         min path sink: clk_r_REG68_S1/CK
[04/02 18:49:14    178s]         max path sink: clk_r_REG54_S5/CK
[04/02 18:49:14    178s]   Skew group summary PRO final:
[04/02 18:49:14    178s]     skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.150, sd=0.003], skew [0.007 vs 0.100], 100% {0.146, 0.154} (wid=0.008 ws=0.004) (gid=0.146 gs=0.004)
[04/02 18:49:14    178s] PRO done.
[04/02 18:49:14    178s] Restoring CTS place status for unmodified clock tree cells and sinks.
[04/02 18:49:14    178s] numClockCells = 5, numClockCellsFixed = 0, numClockCellsRestored = 3, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/02 18:49:14    178s] Net route status summary:
[04/02 18:49:14    178s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:49:14    178s]   Non-clock:   656 (unrouted=2, trialRouted=0, noStatus=0, routed=654, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:49:14    178s] Updating delays...
[04/02 18:49:14    178s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:49:14    178s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:49:14    178s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:49:14    178s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:49:14    178s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:49:14    178s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:49:14    178s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:49:14    178s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:49:14    178s] Dumping Information for Job ...
[04/02 18:49:14    178s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[04/02 18:49:14    178s] Updating delays done.
[04/02 18:49:14    178s] PRO done. (took cpu=0:00:01.5 real=0:00:01.8)
[04/02 18:49:14    178s] Leaving CCOpt scope - Cleaning up placement interface...
[04/02 18:49:14    178s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4152.6M, EPOCH TIME: 1680475754.269846
[04/02 18:49:14    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[04/02 18:49:14    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:14    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:14    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:14    178s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.007, MEM:3859.6M, EPOCH TIME: 1680475754.277037
[04/02 18:49:14    178s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:14    178s] *** ClockDrv #1 [finish] (optDesign #6) : cpu/real = 0:00:01.5/0:00:01.9 (0.8), totSession cpu/real = 0:02:58.2/0:05:28.3 (0.5), mem = 3700.1M
[04/02 18:49:14    178s] 
[04/02 18:49:14    178s] =============================================================================================
[04/02 18:49:14    178s]  Step TAT Report : ClockDrv #1 / optDesign #6                                   21.14-s109_1
[04/02 18:49:14    178s] =============================================================================================
[04/02 18:49:14    178s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:49:14    178s] ---------------------------------------------------------------------------------------------
[04/02 18:49:14    178s] [ OptimizationStep       ]      1   0:00:01.9  (  99.6 % )     0:00:01.9 /  0:00:01.5    0.8
[04/02 18:49:14    178s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:14    178s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:14    178s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:14    178s] ---------------------------------------------------------------------------------------------
[04/02 18:49:14    178s]  ClockDrv #1 TOTAL                  0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.5    0.8
[04/02 18:49:14    178s] ---------------------------------------------------------------------------------------------
[04/02 18:49:14    178s] 
[04/02 18:49:14    178s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:49:14    178s] **INFO: Start fixing DRV (Mem = 3653.06M) ...
[04/02 18:49:14    178s] Begin: GigaOpt DRV Optimization
[04/02 18:49:14    178s] Glitch fixing enabled
[04/02 18:49:14    178s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[04/02 18:49:14    178s] *** DrvOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:02:58.3/0:05:28.4 (0.5), mem = 3653.1M
[04/02 18:49:14    178s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:49:14    178s] End AAE Lib Interpolated Model. (MEM=3653.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:14    178s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.24
[04/02 18:49:14    178s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:49:14    178s] ### Creating PhyDesignMc. totSessionCpu=0:02:58 mem=3653.1M
[04/02 18:49:14    178s] OPERPROF: Starting DPlace-Init at level 1, MEM:3653.1M, EPOCH TIME: 1680475754.413694
[04/02 18:49:14    178s] Processing tracks to init pin-track alignment.
[04/02 18:49:14    178s] z: 2, totalTracks: 1
[04/02 18:49:14    178s] z: 4, totalTracks: 1
[04/02 18:49:14    178s] z: 6, totalTracks: 1
[04/02 18:49:14    178s] z: 8, totalTracks: 1
[04/02 18:49:14    178s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:49:14    178s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3653.1M, EPOCH TIME: 1680475754.418240
[04/02 18:49:14    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:14    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:14    178s] 
[04/02 18:49:14    178s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:14    178s] 
[04/02 18:49:14    178s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:49:14    178s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.069, MEM:3642.1M, EPOCH TIME: 1680475754.487512
[04/02 18:49:14    178s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3642.1M, EPOCH TIME: 1680475754.487726
[04/02 18:49:14    178s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3642.1M, EPOCH TIME: 1680475754.490124
[04/02 18:49:14    178s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3642.1MB).
[04/02 18:49:14    178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.077, MEM:3642.1M, EPOCH TIME: 1680475754.490522
[04/02 18:49:14    178s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:49:14    178s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:58 mem=3642.1M
[04/02 18:49:14    178s] #optDebug: Start CG creation (mem=3642.1M)
[04/02 18:49:14    178s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[04/02 18:49:14    178s] (cpu=0:00:00.1, mem=3718.7M)
[04/02 18:49:14    178s]  ...processing cgPrt (cpu=0:00:00.1, mem=3718.7M)
[04/02 18:49:14    178s]  ...processing cgEgp (cpu=0:00:00.1, mem=3718.7M)
[04/02 18:49:14    178s]  ...processing cgPbk (cpu=0:00:00.1, mem=3718.7M)
[04/02 18:49:14    178s]  ...processing cgNrb(cpu=0:00:00.1, mem=3718.7M)
[04/02 18:49:14    178s]  ...processing cgObs (cpu=0:00:00.1, mem=3718.7M)
[04/02 18:49:14    178s]  ...processing cgCon (cpu=0:00:00.1, mem=3718.7M)
[04/02 18:49:14    178s]  ...processing cgPdm (cpu=0:00:00.1, mem=3718.7M)
[04/02 18:49:14    178s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3718.7M)
[04/02 18:49:14    178s] ### Creating RouteCongInterface, started
[04/02 18:49:14    178s] {MMLU 0 4 658}
[04/02 18:49:14    178s] ### Creating LA Mngr. totSessionCpu=0:02:58 mem=3718.7M
[04/02 18:49:14    178s] ### Creating LA Mngr, finished. totSessionCpu=0:02:58 mem=3718.7M
[04/02 18:49:14    178s] ### Creating RouteCongInterface, finished
[04/02 18:49:14    178s] 
[04/02 18:49:14    178s] Creating Lib Analyzer ...
[04/02 18:49:14    178s] 
[04/02 18:49:14    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:49:14    178s] Summary for sequential cells identification: 
[04/02 18:49:14    178s]   Identified SBFF number: 112
[04/02 18:49:14    178s]   Identified MBFF number: 0
[04/02 18:49:14    178s]   Identified SB Latch number: 0
[04/02 18:49:14    178s]   Identified MB Latch number: 0
[04/02 18:49:14    178s]   Not identified SBFF number: 8
[04/02 18:49:14    178s]   Not identified MBFF number: 0
[04/02 18:49:14    178s]   Not identified SB Latch number: 0
[04/02 18:49:14    178s]   Not identified MB Latch number: 0
[04/02 18:49:14    178s]   Number of sequential cells which are not FFs: 34
[04/02 18:49:14    178s]  Visiting view : setupAnalysis
[04/02 18:49:14    178s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:14    178s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:14    178s]  Visiting view : holdAnalysis
[04/02 18:49:14    178s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:14    178s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:14    178s] TLC MultiMap info (StdDelay):
[04/02 18:49:14    178s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:14    178s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:14    178s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:14    178s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:14    178s]  Setting StdDelay to: 22.7ps
[04/02 18:49:14    178s] 
[04/02 18:49:14    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:49:14    178s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:49:14    178s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:49:14    178s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:49:14    178s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:49:14    178s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:49:14    178s] 
[04/02 18:49:14    178s] {RT rc-typ 0 4 4 0}
[04/02 18:49:15    179s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:59 mem=3718.7M
[04/02 18:49:15    179s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:59 mem=3718.7M
[04/02 18:49:15    179s] Creating Lib Analyzer, finished. 
[04/02 18:49:16    179s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[04/02 18:49:16    179s] **INFO: Disabling fanout fix in postRoute stage.
[04/02 18:49:16    179s] [GPS-DRV] Optimizer parameters ============================= 
[04/02 18:49:16    179s] [GPS-DRV] maxDensity (design): 0.95
[04/02 18:49:16    179s] [GPS-DRV] maxLocalDensity: 0.96
[04/02 18:49:16    179s] [GPS-DRV] MaintainWNS: 1
[04/02 18:49:16    179s] [GPS-DRV] All active and enabled setup views
[04/02 18:49:16    179s] [GPS-DRV]     setupAnalysis
[04/02 18:49:16    179s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:49:16    179s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:49:16    179s] [GPS-DRV] maxLength on: Threshold = 1000um
[04/02 18:49:16    179s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/02 18:49:16    179s] [GPS-DRV] timing-driven DRV settings
[04/02 18:49:16    179s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/02 18:49:16    179s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3961.0M, EPOCH TIME: 1680475756.081793
[04/02 18:49:16    179s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3961.0M, EPOCH TIME: 1680475756.082005
[04/02 18:49:16    179s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:49:16    179s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:49:16    179s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:49:16    179s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/02 18:49:16    179s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:49:16    179s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/02 18:49:16    179s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:49:16    179s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:49:16    179s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:49:16    179s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:49:16    179s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 17.90%|          |         |
[04/02 18:49:16    179s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:49:16    179s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:49:16    179s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:49:16    179s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 17.90%| 0:00:00.0|  3993.0M|
[04/02 18:49:16    179s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:49:16    179s] 
[04/02 18:49:16    179s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3993.0M) ***
[04/02 18:49:16    179s] 
[04/02 18:49:16    179s] Begin: glitch net info
[04/02 18:49:16    179s] glitch slack range: number of glitch nets
[04/02 18:49:16    179s] glitch slack < -0.32 : 0
[04/02 18:49:16    179s] -0.32 < glitch slack < -0.28 : 0
[04/02 18:49:16    179s] -0.28 < glitch slack < -0.24 : 0
[04/02 18:49:16    179s] -0.24 < glitch slack < -0.2 : 0
[04/02 18:49:16    179s] -0.2 < glitch slack < -0.16 : 0
[04/02 18:49:16    179s] -0.16 < glitch slack < -0.12 : 0
[04/02 18:49:16    179s] -0.12 < glitch slack < -0.08 : 0
[04/02 18:49:16    179s] -0.08 < glitch slack < -0.04 : 0
[04/02 18:49:16    179s] -0.04 < glitch slack : 0
[04/02 18:49:16    179s] End: glitch net info
[04/02 18:49:16    179s] Total-nets :: 658, Stn-nets :: 0, ratio :: 0 %, Total-len 15398.8, Stn-len 0
[04/02 18:49:16    179s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3831.7M, EPOCH TIME: 1680475756.176147
[04/02 18:49:16    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:49:16    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:16    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:16    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:16    179s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.007, MEM:3686.7M, EPOCH TIME: 1680475756.183027
[04/02 18:49:16    179s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:49:16    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.24
[04/02 18:49:16    179s] *** DrvOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.6/0:00:01.8 (0.9), totSession cpu/real = 0:02:59.9/0:05:30.2 (0.5), mem = 3686.7M
[04/02 18:49:16    179s] 
[04/02 18:49:16    179s] =============================================================================================
[04/02 18:49:16    179s]  Step TAT Report : DrvOpt #1 / optDesign #6                                     21.14-s109_1
[04/02 18:49:16    179s] =============================================================================================
[04/02 18:49:16    179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:49:16    179s] ---------------------------------------------------------------------------------------------
[04/02 18:49:16    179s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.6
[04/02 18:49:16    179s] [ CellServerInit         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.6
[04/02 18:49:16    179s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  52.8 % )     0:00:00.9 /  0:00:00.9    1.0
[04/02 18:49:16    179s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:16    179s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    0.6
[04/02 18:49:16    179s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:16    179s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:16    179s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  11.3 % )     0:00:00.2 /  0:00:00.1    0.3
[04/02 18:49:16    179s] [ OptimizationStep       ]      1   0:00:00.0  (   2.7 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:49:16    179s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:16    179s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[04/02 18:49:16    179s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:16    179s] [ MISC                   ]          0:00:00.4  (  25.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/02 18:49:16    179s] ---------------------------------------------------------------------------------------------
[04/02 18:49:16    179s]  DrvOpt #1 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.6    0.9
[04/02 18:49:16    179s] ---------------------------------------------------------------------------------------------
[04/02 18:49:16    179s] 
[04/02 18:49:16    179s] drv optimizer changes nothing and skips refinePlace
[04/02 18:49:16    179s] End: GigaOpt DRV Optimization
[04/02 18:49:16    179s] **optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 2515.1M, totSessionCpu=0:03:00 **
[04/02 18:49:16    179s] *info:
[04/02 18:49:16    179s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3686.69M).
[04/02 18:49:16    179s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3686.7M, EPOCH TIME: 1680475756.190798
[04/02 18:49:16    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:16    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:16    179s] 
[04/02 18:49:16    179s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:16    179s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.087, MEM:3688.2M, EPOCH TIME: 1680475756.277988
[04/02 18:49:16    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:16    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:16    179s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=3686.7M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3888.0M, EPOCH TIME: 1680475756.479231
[04/02 18:49:16    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:16    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:16    180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.091, MEM:3889.5M, EPOCH TIME: 1680475756.569815
[04/02 18:49:16    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:16    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:16    180s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 2515.1M, totSessionCpu=0:03:00 **
[04/02 18:49:16    180s]   DRV Snapshot: (REF)
[04/02 18:49:16    180s]          Tran DRV: 0 (0)
[04/02 18:49:16    180s]           Cap DRV: 0 (0)
[04/02 18:49:16    180s]        Fanout DRV: 0 (0)
[04/02 18:49:16    180s]            Glitch: 0 (0)
[04/02 18:49:16    180s] *** Timing Is met
[04/02 18:49:16    180s] *** Check timing (0:00:00.0)
[04/02 18:49:16    180s] *** Setup timing is met (target slack 0.05ns)
[04/02 18:49:16    180s]   Timing Snapshot: (REF)
[04/02 18:49:16    180s]      Weighted WNS: 0.000
[04/02 18:49:16    180s]       All  PG WNS: 0.000
[04/02 18:49:16    180s]       High PG WNS: 0.000
[04/02 18:49:16    180s]       All  PG TNS: 0.000
[04/02 18:49:16    180s]       High PG TNS: 0.000
[04/02 18:49:16    180s]       Low  PG TNS: 0.000
[04/02 18:49:16    180s]    Category Slack: { [L, 0.000] [H, 0.000] }
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s] **INFO: flowCheckPoint #20 OptimizationHold
[04/02 18:49:16    180s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:49:16    180s] Deleting Lib Analyzer.
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s] TimeStamp Deleting Cell Server End ...
[04/02 18:49:16    180s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:49:16    180s] Summary for sequential cells identification: 
[04/02 18:49:16    180s]   Identified SBFF number: 112
[04/02 18:49:16    180s]   Identified MBFF number: 0
[04/02 18:49:16    180s]   Identified SB Latch number: 0
[04/02 18:49:16    180s]   Identified MB Latch number: 0
[04/02 18:49:16    180s]   Not identified SBFF number: 8
[04/02 18:49:16    180s]   Not identified MBFF number: 0
[04/02 18:49:16    180s]   Not identified SB Latch number: 0
[04/02 18:49:16    180s]   Not identified MB Latch number: 0
[04/02 18:49:16    180s]   Number of sequential cells which are not FFs: 34
[04/02 18:49:16    180s]  Visiting view : setupAnalysis
[04/02 18:49:16    180s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:16    180s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:16    180s]  Visiting view : holdAnalysis
[04/02 18:49:16    180s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:16    180s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:16    180s] TLC MultiMap info (StdDelay):
[04/02 18:49:16    180s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:16    180s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:16    180s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:16    180s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:16    180s]  Setting StdDelay to: 22.7ps
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s] TimeStamp Deleting Cell Server End ...
[04/02 18:49:16    180s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3820.6M, EPOCH TIME: 1680475756.699618
[04/02 18:49:16    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:16    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:16    180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.080, MEM:3822.1M, EPOCH TIME: 1680475756.779803
[04/02 18:49:16    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:16    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:16    180s] GigaOpt Hold Optimizer is used
[04/02 18:49:16    180s] End AAE Lib Interpolated Model. (MEM=3822.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s] Creating Lib Analyzer ...
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:49:16    180s] Summary for sequential cells identification: 
[04/02 18:49:16    180s]   Identified SBFF number: 112
[04/02 18:49:16    180s]   Identified MBFF number: 0
[04/02 18:49:16    180s]   Identified SB Latch number: 0
[04/02 18:49:16    180s]   Identified MB Latch number: 0
[04/02 18:49:16    180s]   Not identified SBFF number: 8
[04/02 18:49:16    180s]   Not identified MBFF number: 0
[04/02 18:49:16    180s]   Not identified SB Latch number: 0
[04/02 18:49:16    180s]   Not identified MB Latch number: 0
[04/02 18:49:16    180s]   Number of sequential cells which are not FFs: 34
[04/02 18:49:16    180s]  Visiting view : setupAnalysis
[04/02 18:49:16    180s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:16    180s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:16    180s]  Visiting view : holdAnalysis
[04/02 18:49:16    180s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:16    180s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:16    180s] TLC MultiMap info (StdDelay):
[04/02 18:49:16    180s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:16    180s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:16    180s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:16    180s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:16    180s]  Setting StdDelay to: 22.7ps
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:49:16    180s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:49:16    180s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:49:16    180s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:49:16    180s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:49:16    180s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:49:16    180s] 
[04/02 18:49:16    180s] {RT rc-typ 0 4 4 0}
[04/02 18:49:17    181s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:01 mem=3822.1M
[04/02 18:49:17    181s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:01 mem=3822.1M
[04/02 18:49:17    181s] Creating Lib Analyzer, finished. 
[04/02 18:49:17    181s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:01 mem=3822.1M ***
[04/02 18:49:17    181s] *** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:01.1/0:05:31.8 (0.5), mem = 3822.1M
[04/02 18:49:17    181s] Saving timing graph ...
[04/02 18:49:18    181s] Done save timing graph
[04/02 18:49:18    181s] Latch borrow mode reset to max_borrow
[04/02 18:49:18    181s] 
[04/02 18:49:18    181s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:49:18    181s] Deleting Lib Analyzer.
[04/02 18:49:18    181s] 
[04/02 18:49:18    181s] TimeStamp Deleting Cell Server End ...
[04/02 18:49:18    182s] Starting delay calculation for Hold views
[04/02 18:49:18    182s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:49:18    182s] AAE_INFO: resetNetProps viewIdx 1 
[04/02 18:49:18    182s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:49:19    182s] #################################################################################
[04/02 18:49:19    182s] # Design Stage: PostRoute
[04/02 18:49:19    182s] # Design Name: Main_controller
[04/02 18:49:19    182s] # Design Mode: 130nm
[04/02 18:49:19    182s] # Analysis Mode: MMMC OCV 
[04/02 18:49:19    182s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:49:19    182s] # Signoff Settings: SI On 
[04/02 18:49:19    182s] #################################################################################
[04/02 18:49:19    182s] Topological Sorting (REAL = 0:00:00.0, MEM = 3846.0M, InitMEM = 3846.0M)
[04/02 18:49:19    182s] Setting infinite Tws ...
[04/02 18:49:19    182s] First Iteration Infinite Tw... 
[04/02 18:49:19    182s] Calculate late delays in OCV mode...
[04/02 18:49:19    182s] Calculate early delays in OCV mode...
[04/02 18:49:19    182s] Start delay calculation (fullDC) (6 T). (MEM=3845.96)
[04/02 18:49:19    182s] End AAE Lib Interpolated Model. (MEM=3857.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:19    182s] Total number of fetched objects 658
[04/02 18:49:19    182s] AAE_INFO-618: Total number of nets in the design is 660,  100.0 percent of the nets selected for SI analysis
[04/02 18:49:19    182s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:19    182s] End delay calculation. (MEM=3841.57 CPU=0:00:00.3 REAL=0:00:00.0)
[04/02 18:49:19    182s] End delay calculation (fullDC). (MEM=3841.57 CPU=0:00:00.3 REAL=0:00:00.0)
[04/02 18:49:19    182s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3841.6M) ***
[04/02 18:49:19    182s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3913.6M)
[04/02 18:49:19    182s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:49:19    182s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3913.6M)
[04/02 18:49:19    182s] 
[04/02 18:49:19    182s] Executing IPO callback for view pruning ..
[04/02 18:49:19    182s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:49:19    182s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:49:19    182s] 
[04/02 18:49:19    182s] Active hold views:
[04/02 18:49:19    182s]  holdAnalysis
[04/02 18:49:19    182s]   Dominating endpoints: 0
[04/02 18:49:19    182s]   Dominating TNS: -0.000
[04/02 18:49:19    182s] 
[04/02 18:49:19    182s] Starting SI iteration 2
[04/02 18:49:19    183s] Calculate late delays in OCV mode...
[04/02 18:49:19    183s] Calculate early delays in OCV mode...
[04/02 18:49:19    183s] Start delay calculation (fullDC) (6 T). (MEM=3614.25)
[04/02 18:49:19    183s] End AAE Lib Interpolated Model. (MEM=3614.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:19    183s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:49:19    183s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:49:19    183s] Total number of fetched objects 658
[04/02 18:49:19    183s] AAE_INFO-618: Total number of nets in the design is 660,  0.0 percent of the nets selected for SI analysis
[04/02 18:49:19    183s] End delay calculation. (MEM=3819.79 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:49:19    183s] End delay calculation (fullDC). (MEM=3819.79 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:49:19    183s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3819.8M) ***
[04/02 18:49:20    183s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:03:03 mem=3889.8M)
[04/02 18:49:20    183s] Done building cte hold timing graph (fixHold) cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:03:03 mem=3889.8M ***
[04/02 18:49:20    183s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:03:04 mem=3936.3M ***
[04/02 18:49:20    183s] Restoring timing graph ...
[04/02 18:49:21    184s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/02 18:49:21    184s] Done restore timing graph
[04/02 18:49:21    184s] Done building cte setup timing graph (fixHold) cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:03:05 mem=3990.9M ***
[04/02 18:49:21    184s] *info: category slack lower bound [L 0.0] default
[04/02 18:49:21    184s] *info: category slack lower bound [H 0.0] reg2reg 
[04/02 18:49:21    184s] --------------------------------------------------- 
[04/02 18:49:21    184s]    Setup Violation Summary with Target Slack (0.050 ns)
[04/02 18:49:21    184s] --------------------------------------------------- 
[04/02 18:49:21    184s]          WNS    reg2regWNS
[04/02 18:49:21    184s]     0.000 ns      0.000 ns
[04/02 18:49:21    184s] --------------------------------------------------- 
[04/02 18:49:21    184s] OPTC: m1 20.0 20.0
[04/02 18:49:21    184s] Setting latch borrow mode to budget during optimization.
[04/02 18:49:21    184s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:49:21    184s] 
[04/02 18:49:21    184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:49:21    184s] Summary for sequential cells identification: 
[04/02 18:49:21    184s]   Identified SBFF number: 112
[04/02 18:49:21    184s]   Identified MBFF number: 0
[04/02 18:49:21    184s]   Identified SB Latch number: 0
[04/02 18:49:21    184s]   Identified MB Latch number: 0
[04/02 18:49:21    184s]   Not identified SBFF number: 8
[04/02 18:49:21    184s]   Not identified MBFF number: 0
[04/02 18:49:21    184s]   Not identified SB Latch number: 0
[04/02 18:49:21    184s]   Not identified MB Latch number: 0
[04/02 18:49:21    184s]   Number of sequential cells which are not FFs: 34
[04/02 18:49:21    184s]  Visiting view : setupAnalysis
[04/02 18:49:21    184s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:21    184s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:21    184s]  Visiting view : holdAnalysis
[04/02 18:49:21    184s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:21    184s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:21    184s] TLC MultiMap info (StdDelay):
[04/02 18:49:21    184s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:21    184s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:21    184s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:21    184s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:21    184s]  Setting StdDelay to: 22.7ps
[04/02 18:49:21    184s] 
[04/02 18:49:21    184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:49:21    184s] 
[04/02 18:49:21    184s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:49:21    184s] 
[04/02 18:49:21    184s] TimeStamp Deleting Cell Server End ...
[04/02 18:49:21    184s] 
[04/02 18:49:21    184s] Creating Lib Analyzer ...
[04/02 18:49:21    184s] 
[04/02 18:49:21    184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:49:21    184s] Summary for sequential cells identification: 
[04/02 18:49:21    184s]   Identified SBFF number: 112
[04/02 18:49:21    184s]   Identified MBFF number: 0
[04/02 18:49:21    184s]   Identified SB Latch number: 0
[04/02 18:49:21    184s]   Identified MB Latch number: 0
[04/02 18:49:21    184s]   Not identified SBFF number: 8
[04/02 18:49:21    184s]   Not identified MBFF number: 0
[04/02 18:49:21    184s]   Not identified SB Latch number: 0
[04/02 18:49:21    184s]   Not identified MB Latch number: 0
[04/02 18:49:21    184s]   Number of sequential cells which are not FFs: 34
[04/02 18:49:21    184s]  Visiting view : setupAnalysis
[04/02 18:49:21    184s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:21    184s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:21    184s]  Visiting view : holdAnalysis
[04/02 18:49:21    184s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:21    184s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:21    184s] TLC MultiMap info (StdDelay):
[04/02 18:49:21    184s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:21    184s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:21    184s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:21    184s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:21    184s]  Setting StdDelay to: 22.7ps
[04/02 18:49:21    184s] 
[04/02 18:49:21    184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:49:21    184s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:49:21    184s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:49:21    184s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:49:21    184s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:49:21    184s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:49:21    184s] 
[04/02 18:49:21    184s] {RT rc-typ 0 4 4 0}
[04/02 18:49:22    185s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:06 mem=4016.4M
[04/02 18:49:22    185s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:06 mem=4016.4M
[04/02 18:49:22    185s] Creating Lib Analyzer, finished. 
[04/02 18:49:22    185s] 
[04/02 18:49:22    185s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[04/02 18:49:22    185s] *Info: worst delay setup view: setupAnalysis
[04/02 18:49:22    185s] Footprint list for hold buffering (delay unit: ps)
[04/02 18:49:22    185s] =================================================================
[04/02 18:49:22    185s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[04/02 18:49:22    185s] ------------------------------------------------------------------
[04/02 18:49:22    185s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[04/02 18:49:22    185s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[04/02 18:49:22    185s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[04/02 18:49:22    185s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[04/02 18:49:22    185s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[04/02 18:49:22    185s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[04/02 18:49:22    185s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[04/02 18:49:22    185s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[04/02 18:49:22    185s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[04/02 18:49:22    185s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[04/02 18:49:22    185s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[04/02 18:49:22    185s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[04/02 18:49:22    185s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[04/02 18:49:22    185s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[04/02 18:49:22    185s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[04/02 18:49:22    185s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[04/02 18:49:22    185s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[04/02 18:49:22    185s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[04/02 18:49:22    185s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[04/02 18:49:22    185s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[04/02 18:49:22    185s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[04/02 18:49:22    185s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[04/02 18:49:22    185s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[04/02 18:49:22    185s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[04/02 18:49:22    185s] =================================================================
[04/02 18:49:22    185s] Hold Timer stdDelay = 22.7ps
[04/02 18:49:22    185s]  Visiting view : holdAnalysis
[04/02 18:49:22    185s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:22    185s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:22    185s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[04/02 18:49:22    185s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4016.4M, EPOCH TIME: 1680475762.841174
[04/02 18:49:22    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:22    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:22    185s] 
[04/02 18:49:22    185s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:22    185s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.031, MEM:4016.4M, EPOCH TIME: 1680475762.871711
[04/02 18:49:22    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:22    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:22    185s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.177  |  0.177  |  0.185  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4014.9M, EPOCH TIME: 1680475762.908581
[04/02 18:49:22    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:22    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:22    185s] 
[04/02 18:49:22    185s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:22    185s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.074, MEM:4016.4M, EPOCH TIME: 1680475762.982204
[04/02 18:49:22    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:22    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:22    185s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 2511.9M, totSessionCpu=0:03:06 **
[04/02 18:49:23    185s] *** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:04.8/0:00:05.2 (0.9), totSession cpu/real = 0:03:05.9/0:05:37.0 (0.6), mem = 3634.4M
[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] =============================================================================================
[04/02 18:49:23    185s]  Step TAT Report : BuildHoldData #1 / optDesign #6                              21.14-s109_1
[04/02 18:49:23    185s] =============================================================================================
[04/02 18:49:23    185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:49:23    185s] ---------------------------------------------------------------------------------------------
[04/02 18:49:23    185s] [ ViewPruning            ]     10   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.4
[04/02 18:49:23    185s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.6 % )     0:00:00.2 /  0:00:00.1    0.6
[04/02 18:49:23    185s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.3
[04/02 18:49:23    185s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.8
[04/02 18:49:23    185s] [ CellServerInit         ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:49:23    185s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  19.5 % )     0:00:01.0 /  0:00:00.9    0.9
[04/02 18:49:23    185s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:23    185s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:23    185s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:23    185s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:23    185s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:23    185s] [ TimingUpdate           ]      6   0:00:01.1  (  21.5 % )     0:00:01.5 /  0:00:01.4    1.0
[04/02 18:49:23    185s] [ FullDelayCalc          ]      3   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.4    1.2
[04/02 18:49:23    185s] [ TimingReport           ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/02 18:49:23    185s] [ SaveTimingGraph        ]      1   0:00:00.5  (   8.7 % )     0:00:00.5 /  0:00:00.6    1.2
[04/02 18:49:23    185s] [ RestoreTimingGraph     ]      1   0:00:00.7  (  12.8 % )     0:00:00.7 /  0:00:00.7    1.0
[04/02 18:49:23    185s] [ MISC                   ]          0:00:01.3  (  24.0 % )     0:00:01.3 /  0:00:00.9    0.8
[04/02 18:49:23    185s] ---------------------------------------------------------------------------------------------
[04/02 18:49:23    185s]  BuildHoldData #1 TOTAL             0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:04.8    0.9
[04/02 18:49:23    185s] ---------------------------------------------------------------------------------------------
[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] *** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:05.9/0:05:37.0 (0.6), mem = 3634.4M
[04/02 18:49:23    185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.25
[04/02 18:49:23    185s] HoldSingleBuffer minRootGain=0.000
[04/02 18:49:23    185s] HoldSingleBuffer minRootGain=0.000
[04/02 18:49:23    185s] HoldSingleBuffer minRootGain=0.000
[04/02 18:49:23    185s] HoldSingleBuffer minRootGain=0.000
[04/02 18:49:23    185s] *info: Run optDesign holdfix with 6 threads.
[04/02 18:49:23    185s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:49:23    185s] --------------------------------------------------- 
[04/02 18:49:23    185s]    Hold Timing Summary  - Initial 
[04/02 18:49:23    185s] --------------------------------------------------- 
[04/02 18:49:23    185s]  Target slack:       0.0500 ns
[04/02 18:49:23    185s]  View: holdAnalysis 
[04/02 18:49:23    185s]    WNS:       0.1773  >>>  WNS:       0.1273 with TargetSlack
[04/02 18:49:23    185s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[04/02 18:49:23    185s]    VP :            0  >>>  VP:            0  with TargetSlack
[04/02 18:49:23    185s]    Worst hold path end point: clk_r_REG26_S1/D
[04/02 18:49:23    185s] --------------------------------------------------- 
[04/02 18:49:23    185s] *** Hold timing is met. Hold fixing is not needed 
[04/02 18:49:23    185s] **INFO: total 0 insts, 0 nets marked don't touch
[04/02 18:49:23    185s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[04/02 18:49:23    185s] **INFO: total 0 insts, 0 nets unmarked don't touch

[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] Capturing REF for hold ...
[04/02 18:49:23    185s]    Hold Timing Snapshot: (REF)
[04/02 18:49:23    185s]              All PG WNS: 0.000
[04/02 18:49:23    185s]              All PG TNS: 0.000
[04/02 18:49:23    185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.25
[04/02 18:49:23    185s] *** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.0/0:00:00.1 (0.3), totSession cpu/real = 0:03:05.9/0:05:37.1 (0.6), mem = 3766.5M
[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] =============================================================================================
[04/02 18:49:23    185s]  Step TAT Report : HoldOpt #1 / optDesign #6                                    21.14-s109_1
[04/02 18:49:23    185s] =============================================================================================
[04/02 18:49:23    185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:49:23    185s] ---------------------------------------------------------------------------------------------
[04/02 18:49:23    185s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:23    185s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:23    185s] [ MISC                   ]          0:00:00.1  (  99.0 % )     0:00:00.1 /  0:00:00.0    0.3
[04/02 18:49:23    185s] ---------------------------------------------------------------------------------------------
[04/02 18:49:23    185s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.3
[04/02 18:49:23    185s] ---------------------------------------------------------------------------------------------
[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:49:23    185s] Deleting Lib Analyzer.
[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] TimeStamp Deleting Cell Server End ...
[04/02 18:49:23    185s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:49:23    185s] Summary for sequential cells identification: 
[04/02 18:49:23    185s]   Identified SBFF number: 112
[04/02 18:49:23    185s]   Identified MBFF number: 0
[04/02 18:49:23    185s]   Identified SB Latch number: 0
[04/02 18:49:23    185s]   Identified MB Latch number: 0
[04/02 18:49:23    185s]   Not identified SBFF number: 8
[04/02 18:49:23    185s]   Not identified MBFF number: 0
[04/02 18:49:23    185s]   Not identified SB Latch number: 0
[04/02 18:49:23    185s]   Not identified MB Latch number: 0
[04/02 18:49:23    185s]   Number of sequential cells which are not FFs: 34
[04/02 18:49:23    185s]  Visiting view : setupAnalysis
[04/02 18:49:23    185s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:23    185s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:23    185s]  Visiting view : holdAnalysis
[04/02 18:49:23    185s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:23    185s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:23    185s] TLC MultiMap info (StdDelay):
[04/02 18:49:23    185s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:23    185s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:23    185s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:23    185s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:23    185s]  Setting StdDelay to: 22.7ps
[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] TimeStamp Deleting Cell Server End ...
[04/02 18:49:23    185s] **INFO: flowCheckPoint #21 OptimizationPreEco
[04/02 18:49:23    185s] Running postRoute recovery in preEcoRoute mode
[04/02 18:49:23    185s] **optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 2507.7M, totSessionCpu=0:03:06 **
[04/02 18:49:23    185s]   DRV Snapshot: (TGT)
[04/02 18:49:23    185s]          Tran DRV: 0 (0)
[04/02 18:49:23    185s]           Cap DRV: 0 (0)
[04/02 18:49:23    185s]        Fanout DRV: 0 (0)
[04/02 18:49:23    185s]            Glitch: 0 (0)
[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] Creating Lib Analyzer ...
[04/02 18:49:23    185s] 
[04/02 18:49:23    185s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:49:23    185s] Summary for sequential cells identification: 
[04/02 18:49:23    185s]   Identified SBFF number: 112
[04/02 18:49:23    185s]   Identified MBFF number: 0
[04/02 18:49:23    185s]   Identified SB Latch number: 0
[04/02 18:49:23    185s]   Identified MB Latch number: 0
[04/02 18:49:23    185s]   Not identified SBFF number: 8
[04/02 18:49:23    185s]   Not identified MBFF number: 0
[04/02 18:49:23    185s]   Not identified SB Latch number: 0
[04/02 18:49:23    185s]   Not identified MB Latch number: 0
[04/02 18:49:23    185s]   Number of sequential cells which are not FFs: 34
[04/02 18:49:23    186s]  Visiting view : setupAnalysis
[04/02 18:49:23    186s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:23    186s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:23    186s]  Visiting view : holdAnalysis
[04/02 18:49:23    186s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:49:23    186s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:49:23    186s] TLC MultiMap info (StdDelay):
[04/02 18:49:23    186s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:23    186s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:23    186s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:49:23    186s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:49:23    186s]  Setting StdDelay to: 22.7ps
[04/02 18:49:23    186s] 
[04/02 18:49:23    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:49:23    186s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:49:23    186s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:49:23    186s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:49:23    186s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:49:23    186s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:49:23    186s] 
[04/02 18:49:23    186s] {RT rc-typ 0 4 4 0}
[04/02 18:49:24    186s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:07 mem=3760.5M
[04/02 18:49:24    186s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:07 mem=3760.5M
[04/02 18:49:24    186s] Creating Lib Analyzer, finished. 
[04/02 18:49:24    186s] Checking DRV degradation...
[04/02 18:49:24    186s] 
[04/02 18:49:24    186s] Recovery Manager:
[04/02 18:49:24    186s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:49:24    186s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:49:24    186s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:49:24    186s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:49:24    186s] 
[04/02 18:49:24    186s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/02 18:49:24    186s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3631.50M, totSessionCpu=0:03:07).
[04/02 18:49:24    186s] **optDesign ... cpu = 0:00:12, real = 0:00:15, mem = 2511.7M, totSessionCpu=0:03:07 **
[04/02 18:49:24    186s] 
[04/02 18:49:24    186s]   DRV Snapshot: (REF)
[04/02 18:49:24    186s]          Tran DRV: 0 (0)
[04/02 18:49:24    186s]           Cap DRV: 0 (0)
[04/02 18:49:24    186s]        Fanout DRV: 0 (0)
[04/02 18:49:24    186s]            Glitch: 0 (0)
[04/02 18:49:24    186s] Skipping post route harden opt
[04/02 18:49:24    186s] **INFO: Skipping refine place as no legal commits were detected
[04/02 18:49:24    186s] {MMLU 0 4 658}
[04/02 18:49:24    186s] ### Creating LA Mngr. totSessionCpu=0:03:07 mem=3763.6M
[04/02 18:49:24    186s] ### Creating LA Mngr, finished. totSessionCpu=0:03:07 mem=3763.6M
[04/02 18:49:24    186s] Default Rule : ""
[04/02 18:49:24    186s] Non Default Rules :
[04/02 18:49:24    186s] Worst Slack : 0.000 ns
[04/02 18:49:24    186s] 
[04/02 18:49:24    186s] Start Layer Assignment ...
[04/02 18:49:24    186s] WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[04/02 18:49:24    186s] 
[04/02 18:49:24    186s] Select 12 cadidates out of 660.
[04/02 18:49:24    186s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[04/02 18:49:24    186s] GigaOpt: setting up router preferences
[04/02 18:49:24    186s] GigaOpt: 0 nets assigned router directives
[04/02 18:49:24    186s] 
[04/02 18:49:24    186s] Start Assign Priority Nets ...
[04/02 18:49:24    186s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[04/02 18:49:24    186s] Existing Priority Nets 0 (0.0%)
[04/02 18:49:24    186s] Total Assign Priority Nets 19 (2.9%)
[04/02 18:49:24    186s] 
[04/02 18:49:24    186s] Set Prefer Layer Routing Effort ...
[04/02 18:49:24    186s] Total Net(658) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[04/02 18:49:24    186s] 
[04/02 18:49:24    187s] {MMLU 0 4 658}
[04/02 18:49:24    187s] ### Creating LA Mngr. totSessionCpu=0:03:07 mem=3779.6M
[04/02 18:49:24    187s] ### Creating LA Mngr, finished. totSessionCpu=0:03:07 mem=3779.6M
[04/02 18:49:24    187s] #optDebug: Start CG creation (mem=3779.6M)
[04/02 18:49:24    187s]  ...initializing CG  maxDriveDist 1665.751000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 166.575000 
[04/02 18:49:24    187s] (cpu=0:00:00.1, mem=3779.6M)
[04/02 18:49:24    187s]  ...processing cgPrt (cpu=0:00:00.1, mem=3779.6M)
[04/02 18:49:24    187s]  ...processing cgEgp (cpu=0:00:00.1, mem=3779.6M)
[04/02 18:49:24    187s]  ...processing cgPbk (cpu=0:00:00.1, mem=3779.6M)
[04/02 18:49:24    187s]  ...processing cgNrb(cpu=0:00:00.1, mem=3779.6M)
[04/02 18:49:24    187s]  ...processing cgObs (cpu=0:00:00.1, mem=3779.6M)
[04/02 18:49:24    187s]  ...processing cgCon (cpu=0:00:00.1, mem=3779.6M)
[04/02 18:49:24    187s]  ...processing cgPdm (cpu=0:00:00.1, mem=3779.6M)
[04/02 18:49:24    187s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3779.6M)
[04/02 18:49:24    187s] Default Rule : ""
[04/02 18:49:24    187s] Non Default Rules :
[04/02 18:49:24    187s] Worst Slack : 0.000 ns
[04/02 18:49:24    187s] 
[04/02 18:49:24    187s] Start Layer Assignment ...
[04/02 18:49:24    187s] WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[04/02 18:49:24    187s] 
[04/02 18:49:24    187s] Select 14 cadidates out of 660.
[04/02 18:49:24    187s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[04/02 18:49:24    187s] GigaOpt: setting up router preferences
[04/02 18:49:24    187s] GigaOpt: 0 nets assigned router directives
[04/02 18:49:24    187s] 
[04/02 18:49:24    187s] Start Assign Priority Nets ...
[04/02 18:49:24    187s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[04/02 18:49:24    187s] Existing Priority Nets 0 (0.0%)
[04/02 18:49:24    187s] Total Assign Priority Nets 19 (2.9%)
[04/02 18:49:24    187s] {MMLU 0 4 658}
[04/02 18:49:24    187s] ### Creating LA Mngr. totSessionCpu=0:03:07 mem=3779.6M
[04/02 18:49:24    187s] ### Creating LA Mngr, finished. totSessionCpu=0:03:07 mem=3779.6M
[04/02 18:49:24    187s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3779.6M, EPOCH TIME: 1680475764.520117
[04/02 18:49:24    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:24    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:24    187s] 
[04/02 18:49:24    187s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:24    187s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.067, MEM:3781.1M, EPOCH TIME: 1680475764.587170
[04/02 18:49:24    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:24    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:24    187s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3779.6M, EPOCH TIME: 1680475764.709301
[04/02 18:49:24    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:24    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:24    187s] 
[04/02 18:49:24    187s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:24    187s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.083, MEM:3781.1M, EPOCH TIME: 1680475764.791905
[04/02 18:49:24    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:24    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:24    187s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:15, mem = 2474.7M, totSessionCpu=0:03:07 **
[04/02 18:49:24    187s] **INFO: flowCheckPoint #22 GlobalDetailRoute
[04/02 18:49:24    187s] -routeWithEco false                       # bool, default=false
[04/02 18:49:24    187s] -routeSelectedNetOnly false               # bool, default=false
[04/02 18:49:24    187s] -routeWithTimingDriven true               # bool, default=false, user setting
[04/02 18:49:24    187s] -routeWithSiDriven true                   # bool, default=false, user setting
[04/02 18:49:24    187s] Existing Dirty Nets : 0
[04/02 18:49:24    187s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/02 18:49:24    187s] Reset Dirty Nets : 0
[04/02 18:49:24    187s] *** EcoRoute #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:07.3/0:05:38.9 (0.6), mem = 3613.1M
[04/02 18:49:24    187s] 
[04/02 18:49:24    187s] globalDetailRoute
[04/02 18:49:24    187s] 
[04/02 18:49:24    187s] #Start globalDetailRoute on Sun Apr  2 18:49:24 2023
[04/02 18:49:24    187s] #
[04/02 18:49:24    187s] ### Time Record (globalDetailRoute) is installed.
[04/02 18:49:24    187s] ### Time Record (Pre Callback) is installed.
[04/02 18:49:24    187s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_JiYTay.rcdb.d/Main_controller.rcdb.d': 672 access done (mem: 3613.051M)
[04/02 18:49:24    187s] ### Time Record (Pre Callback) is uninstalled.
[04/02 18:49:24    187s] ### Time Record (DB Import) is installed.
[04/02 18:49:24    187s] ### Time Record (Timing Data Generation) is installed.
[04/02 18:49:24    187s] ### Time Record (Timing Data Generation) is uninstalled.
[04/02 18:49:24    187s] ### Net info: total nets: 660
[04/02 18:49:24    187s] ### Net info: dirty nets: 0
[04/02 18:49:24    187s] ### Net info: marked as disconnected nets: 0
[04/02 18:49:24    187s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/02 18:49:24    187s] #num needed restored net=0
[04/02 18:49:24    187s] #need_extraction net=0 (total=660)
[04/02 18:49:24    187s] ### Net info: fully routed nets: 658
[04/02 18:49:24    187s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:49:24    187s] ### Net info: unrouted nets: 0
[04/02 18:49:24    187s] ### Net info: re-extraction nets: 0
[04/02 18:49:24    187s] ### Net info: ignored nets: 0
[04/02 18:49:24    187s] ### Net info: skip routing nets: 0
[04/02 18:49:25    187s] ### import design signature (96): route=379005114 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1114667847 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:49:25    187s] ### Time Record (DB Import) is uninstalled.
[04/02 18:49:25    187s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/02 18:49:25    187s] #RTESIG:78da9594cb6ac3301045bbee570c4a162934ae66e4e8b14c21dbb484b45be3c47230f801
[04/02 18:49:25    187s] #       b60c6dbfbe4a288594544abcd41cdf918ec69e4cdf571b608409a6f301b9c910d61b222e
[04/02 18:49:25    187s] #       49cf51927922cc7ce9ed99dd4fa62faf5b140bc0849f1e98957597bb471807dbc3609dab
[04/02 18:49:25    187s] #       dac3c30f972294793d5898edbaaebec89091e74cf1d9e64db587c296f958bb3fb8140a5c
[04/02 18:49:25    187s] #       3f8612a54e81b55d6b19cc06d7fbc2454c710476ea1ce1848875547e53acb1453536e12c
[04/02 18:49:25    187s] #       ad0c20178a2b2105ccaad6d983ed2fa2462d80f5fbace90a5b27bbaa0d271b63a2aa11e9
[04/02 18:49:25    187s] #       5c5e58351eafef26fca6f485124094a8f814495f8f9e4da2bc02525758529a802dd7dbd5
[04/02 18:49:25    187s] #       7abddc6ec2da5119040adfa467e475e3811aa3d38d5afbb4c1e56d91f785cfb3edd8fc47
[04/02 18:49:25    187s] #       aadf0f2140191eed69a48e31c411e38c5e441924ee6de51f6155843285342c9e505dd1ce
[04/02 18:49:25    187s] #       eb8c325e113b42913d11f95f4ae2aac6af656555db0c05a292d2af95c9e1ebdfd7efbe01
[04/02 18:49:25    187s] #       8d77b1d8
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Skip comparing routing design signature in db-snapshot flow
[04/02 18:49:25    187s] ### Time Record (Data Preparation) is installed.
[04/02 18:49:25    187s] #RTESIG:78da95944d4bc43010863dfb2b86e8a1825b33936e3e8e2b78adb2ac5e4b779b2e857e40
[04/02 18:49:25    187s] #       9b82faeb8d2282b226dd1c334fde99bc33c9d5f5cbc31618618ad96a426e0a847c4bc425
[04/02 18:49:25    187s] #       e9154a327784850f3ddfb3cbabebc7a71d8a3560cabf1624753b94ee16e6c98e3059e79a
[04/02 18:49:25    187s] #       fe78f3cd650875d94e1692fd30b4271932f23753bdf565d71ca0b27539b7ee0f2e850237
[04/02 18:49:25    187s] #       ce2145a93360fdd05b06c9e4461f3889298ec0be324738216219952f8a75b66ae62eaca5
[04/02 18:49:25    187s] #       9501e4427125a480a4e99d3ddaf1246ad41ad87828baa1b26dba6ffab0b231266a3522fd
[04/02 18:49:25    187s] #       362f6c357eb6ef2cfc2cf5b5124094aaf814491f8fde4da25c00a9052e294dc036f9ee21
[04/02 18:49:25    187s] #       cf37bb6dd876540681c29df48c5c361ea8313adda8b5579b5cd957e558793ddbcfdd7fa4
[04/02 18:49:25    187s] #       fa790801caf0684e437ad15b4123754c8c38629cd1eb2883c4bdade56bb82442994116ee
[04/02 18:49:25    187s] #       10a15a90cefb1e65bc97ec138ad444e4ff9ed4359ddf2beaa6b5050a4425a5dfabd3e3fb
[04/02 18:49:25    187s] #       bfc72f3e001440be90
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:49:25    187s] ### Time Record (Global Routing) is installed.
[04/02 18:49:25    187s] ### Time Record (Global Routing) is uninstalled.
[04/02 18:49:25    187s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/02 18:49:25    187s] #Total number of routable nets = 658.
[04/02 18:49:25    187s] #Total number of nets in the design = 660.
[04/02 18:49:25    187s] #658 routable nets have routed wires.
[04/02 18:49:25    187s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/02 18:49:25    187s] #No nets have been global routed.
[04/02 18:49:25    187s] #Using multithreading with 6 threads.
[04/02 18:49:25    187s] ### Time Record (Data Preparation) is installed.
[04/02 18:49:25    187s] #Start routing data preparation on Sun Apr  2 18:49:25 2023
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:49:25    187s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:49:25    187s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:49:25    187s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:49:25    187s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:49:25    187s] #Build and mark too close pins for the same net.
[04/02 18:49:25    187s] ### Time Record (Cell Pin Access) is installed.
[04/02 18:49:25    187s] #Initial pin access analysis.
[04/02 18:49:25    187s] #Detail pin access analysis.
[04/02 18:49:25    187s] ### Time Record (Cell Pin Access) is uninstalled.
[04/02 18:49:25    187s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:49:25    187s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:49:25    187s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:49:25    187s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:49:25    187s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:49:25    187s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:49:25    187s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:49:25    187s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:49:25    187s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[04/02 18:49:25    187s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2481.76 (MB), peak = 2817.83 (MB)
[04/02 18:49:25    187s] #Regenerating Ggrids automatically.
[04/02 18:49:25    187s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:49:25    187s] #Using automatically generated G-grids.
[04/02 18:49:25    187s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:49:25    187s] #Done routing data preparation.
[04/02 18:49:25    187s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2483.65 (MB), peak = 2817.83 (MB)
[04/02 18:49:25    187s] #Found 0 nets for post-route si or timing fixing.
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Finished routing data preparation on Sun Apr  2 18:49:25 2023
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Cpu time = 00:00:00
[04/02 18:49:25    187s] #Elapsed time = 00:00:00
[04/02 18:49:25    187s] #Increased memory = 5.70 (MB)
[04/02 18:49:25    187s] #Total memory = 2483.65 (MB)
[04/02 18:49:25    187s] #Peak memory = 2817.83 (MB)
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:49:25    187s] ### Time Record (Global Routing) is installed.
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Start global routing on Sun Apr  2 18:49:25 2023
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Start global routing initialization on Sun Apr  2 18:49:25 2023
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #WARNING (NRGR-22) Design is already detail routed.
[04/02 18:49:25    187s] ### Time Record (Global Routing) is uninstalled.
[04/02 18:49:25    187s] ### Time Record (Data Preparation) is installed.
[04/02 18:49:25    187s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:49:25    187s] ### track-assign external-init starts on Sun Apr  2 18:49:25 2023 with memory = 2483.81 (MB), peak = 2817.83 (MB)
[04/02 18:49:25    187s] ### Time Record (Track Assignment) is installed.
[04/02 18:49:25    187s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:49:25    187s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB --0.47 [6]--
[04/02 18:49:25    187s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/02 18:49:25    187s] #Cpu time = 00:00:00
[04/02 18:49:25    187s] #Elapsed time = 00:00:00
[04/02 18:49:25    187s] #Increased memory = 5.87 (MB)
[04/02 18:49:25    187s] #Total memory = 2483.81 (MB)
[04/02 18:49:25    187s] #Peak memory = 2817.83 (MB)
[04/02 18:49:25    187s] #Using multithreading with 6 threads.
[04/02 18:49:25    187s] ### Time Record (Detail Routing) is installed.
[04/02 18:49:25    187s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Start Detail Routing..
[04/02 18:49:25    187s] #start initial detail routing ...
[04/02 18:49:25    187s] ### Design has 0 dirty nets, has valid drcs
[04/02 18:49:25    187s] ### Routing stats:
[04/02 18:49:25    187s] #   number of violations = 0
[04/02 18:49:25    187s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2484.01 (MB), peak = 2817.83 (MB)
[04/02 18:49:25    187s] #Complete Detail Routing.
[04/02 18:49:25    187s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:49:25    187s] #Total wire length = 15399 um.
[04/02 18:49:25    187s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER LM = 0 um.
[04/02 18:49:25    187s] #Total number of vias = 4450
[04/02 18:49:25    187s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:49:25    187s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:49:25    187s] #Up-Via Summary (total 4450):
[04/02 18:49:25    187s] #                   single-cut          multi-cut      Total
[04/02 18:49:25    187s] #-----------------------------------------------------------
[04/02 18:49:25    187s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:49:25    187s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:49:25    187s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:49:25    187s] #-----------------------------------------------------------
[04/02 18:49:25    187s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Total number of DRC violations = 0
[04/02 18:49:25    187s] ### Time Record (Detail Routing) is uninstalled.
[04/02 18:49:25    187s] #Cpu time = 00:00:00
[04/02 18:49:25    187s] #Elapsed time = 00:00:00
[04/02 18:49:25    187s] #Increased memory = 0.20 (MB)
[04/02 18:49:25    187s] #Total memory = 2484.01 (MB)
[04/02 18:49:25    187s] #Peak memory = 2817.83 (MB)
[04/02 18:49:25    187s] ### Time Record (Antenna Fixing) is installed.
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #start routing for process antenna violation fix ...
[04/02 18:49:25    187s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:49:25    187s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:49:25    187s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2495.39 (MB), peak = 2817.83 (MB)
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:49:25    187s] #Total wire length = 15399 um.
[04/02 18:49:25    187s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER LM = 0 um.
[04/02 18:49:25    187s] #Total number of vias = 4450
[04/02 18:49:25    187s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:49:25    187s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:49:25    187s] #Up-Via Summary (total 4450):
[04/02 18:49:25    187s] #                   single-cut          multi-cut      Total
[04/02 18:49:25    187s] #-----------------------------------------------------------
[04/02 18:49:25    187s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:49:25    187s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:49:25    187s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:49:25    187s] #-----------------------------------------------------------
[04/02 18:49:25    187s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Total number of DRC violations = 0
[04/02 18:49:25    187s] #Total number of process antenna violations = 0
[04/02 18:49:25    187s] #Total number of net violated process antenna rule = 0
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:49:25    187s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:49:25    187s] #Total wire length = 15399 um.
[04/02 18:49:25    187s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER LM = 0 um.
[04/02 18:49:25    187s] #Total number of vias = 4450
[04/02 18:49:25    187s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:49:25    187s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:49:25    187s] #Up-Via Summary (total 4450):
[04/02 18:49:25    187s] #                   single-cut          multi-cut      Total
[04/02 18:49:25    187s] #-----------------------------------------------------------
[04/02 18:49:25    187s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:49:25    187s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:49:25    187s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:49:25    187s] #-----------------------------------------------------------
[04/02 18:49:25    187s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Total number of DRC violations = 0
[04/02 18:49:25    187s] #Total number of process antenna violations = 0
[04/02 18:49:25    187s] #Total number of net violated process antenna rule = 0
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] ### Time Record (Antenna Fixing) is uninstalled.
[04/02 18:49:25    187s] ### Time Record (Post Route Via Swapping) is installed.
[04/02 18:49:25    187s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #Start Post Route via swapping..
[04/02 18:49:25    187s] #No area is rerouted by ECO routing. Post route via swapping is skipped.
[04/02 18:49:25    187s] #   number of violations = 0
[04/02 18:49:25    187s] #cpu time = 00:03:08, elapsed time = 466798:49:26, memory = 2496.07 (MB), peak = 2817.83 (MB)
[04/02 18:49:25    187s] #CELL_VIEW Main_controller,init has no DRC violation.
[04/02 18:49:25    187s] #Total number of DRC violations = 0
[04/02 18:49:25    187s] #Total number of process antenna violations = 0
[04/02 18:49:25    187s] #Total number of net violated process antenna rule = 0
[04/02 18:49:25    187s] #No via is swapped.
[04/02 18:49:25    187s] #Post Route via swapping is done.
[04/02 18:49:25    187s] ### Time Record (Post Route Via Swapping) is uninstalled.
[04/02 18:49:25    187s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:49:25    187s] #Total wire length = 15399 um.
[04/02 18:49:25    187s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:49:25    187s] #Total wire length on LAYER LM = 0 um.
[04/02 18:49:25    187s] #Total number of vias = 4450
[04/02 18:49:25    187s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:49:25    187s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:49:25    187s] #Up-Via Summary (total 4450):
[04/02 18:49:25    187s] #                   single-cut          multi-cut      Total
[04/02 18:49:25    187s] #-----------------------------------------------------------
[04/02 18:49:25    187s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:49:25    187s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:49:25    187s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:49:25    187s] #-----------------------------------------------------------
[04/02 18:49:25    187s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:49:25    187s] #
[04/02 18:49:25    187s] #detailRoute Statistics:
[04/02 18:49:25    187s] #Cpu time = 00:00:00
[04/02 18:49:25    187s] #Elapsed time = 00:00:01
[04/02 18:49:25    187s] #Increased memory = 12.27 (MB)
[04/02 18:49:25    187s] #Total memory = 2496.07 (MB)
[04/02 18:49:25    187s] #Peak memory = 2817.83 (MB)
[04/02 18:49:25    187s] #Skip updating routing design signature in db-snapshot flow
[04/02 18:49:25    187s] ### global_detail_route design signature (110): route=235109638 flt_obj=0 vio=1905142130 shield_wire=1
[04/02 18:49:25    187s] ### Time Record (DB Export) is installed.
[04/02 18:49:25    187s] ### export design design signature (111): route=235109638 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1677477777 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:49:26    187s] #	no debugging net set
[04/02 18:49:26    187s] ### Time Record (DB Export) is uninstalled.
[04/02 18:49:26    187s] ### Time Record (Post Callback) is installed.
[04/02 18:49:26    187s] ### Time Record (Post Callback) is uninstalled.
[04/02 18:49:26    187s] #
[04/02 18:49:26    187s] #globalDetailRoute statistics:
[04/02 18:49:26    187s] #Cpu time = 00:00:01
[04/02 18:49:26    187s] #Elapsed time = 00:00:01
[04/02 18:49:26    187s] #Increased memory = 18.95 (MB)
[04/02 18:49:26    187s] #Total memory = 2493.68 (MB)
[04/02 18:49:26    187s] #Peak memory = 2817.83 (MB)
[04/02 18:49:26    187s] #Number of warnings = 4
[04/02 18:49:26    187s] #Total number of warnings = 33
[04/02 18:49:26    187s] #Number of fails = 0
[04/02 18:49:26    187s] #Total number of fails = 0
[04/02 18:49:26    187s] #Complete globalDetailRoute on Sun Apr  2 18:49:26 2023
[04/02 18:49:26    187s] #
[04/02 18:49:26    187s] ### Time Record (globalDetailRoute) is uninstalled.
[04/02 18:49:26    187s] ### 
[04/02 18:49:26    187s] ###   Scalability Statistics
[04/02 18:49:26    187s] ### 
[04/02 18:49:26    187s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:49:26    187s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/02 18:49:26    187s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:49:26    187s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/02 18:49:26    187s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/02 18:49:26    187s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/02 18:49:26    187s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:49:26    187s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:49:26    187s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/02 18:49:26    187s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/02 18:49:26    187s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/02 18:49:26    187s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/02 18:49:26    187s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/02 18:49:26    187s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[04/02 18:49:26    187s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[04/02 18:49:26    187s] ###   Entire Command                |        00:00:01|        00:00:01|             0.5|
[04/02 18:49:26    187s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:49:26    187s] ### 
[04/02 18:49:26    187s] *** EcoRoute #1 [finish] (optDesign #6) : cpu/real = 0:00:00.7/0:00:01.3 (0.5), totSession cpu/real = 0:03:07.9/0:05:40.2 (0.6), mem = 3614.8M
[04/02 18:49:26    187s] 
[04/02 18:49:26    187s] =============================================================================================
[04/02 18:49:26    187s]  Step TAT Report : EcoRoute #1 / optDesign #6                                   21.14-s109_1
[04/02 18:49:26    187s] =============================================================================================
[04/02 18:49:26    187s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:49:26    187s] ---------------------------------------------------------------------------------------------
[04/02 18:49:26    187s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:26    187s] [ DetailRoute            ]      1   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:49:26    187s] [ MISC                   ]          0:00:01.2  (  91.9 % )     0:00:01.2 /  0:00:00.6    0.5
[04/02 18:49:26    187s] ---------------------------------------------------------------------------------------------
[04/02 18:49:26    187s]  EcoRoute #1 TOTAL                  0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:00.7    0.5
[04/02 18:49:26    187s] ---------------------------------------------------------------------------------------------
[04/02 18:49:26    187s] 
[04/02 18:49:26    187s] **optDesign ... cpu = 0:00:13, real = 0:00:17, mem = 2491.6M, totSessionCpu=0:03:08 **
[04/02 18:49:26    187s] New Signature Flow (restoreNanoRouteOptions) ....
[04/02 18:49:26    187s] **INFO: flowCheckPoint #23 PostEcoSummary
[04/02 18:49:26    187s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/02 18:49:26    187s] 
[04/02 18:49:26    187s] Trim Metal Layers:
[04/02 18:49:26    187s] LayerId::1 widthSet size::1
[04/02 18:49:26    187s] LayerId::2 widthSet size::1
[04/02 18:49:26    187s] LayerId::3 widthSet size::1
[04/02 18:49:26    187s] LayerId::4 widthSet size::1
[04/02 18:49:26    187s] LayerId::5 widthSet size::1
[04/02 18:49:26    187s] LayerId::6 widthSet size::1
[04/02 18:49:26    187s] LayerId::7 widthSet size::1
[04/02 18:49:26    187s] LayerId::8 widthSet size::1
[04/02 18:49:26    187s] eee: pegSigSF::1.070000
[04/02 18:49:26    187s] Initializing multi-corner resistance tables ...
[04/02 18:49:26    187s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:49:26    187s] eee: l::2 avDens::0.070128 usedTrk::189.346387 availTrk::2700.000000 sigTrk::189.346387
[04/02 18:49:26    187s] eee: l::3 avDens::0.076246 usedTrk::233.313889 availTrk::3060.000000 sigTrk::233.313889
[04/02 18:49:26    187s] eee: l::4 avDens::0.048221 usedTrk::151.897224 availTrk::3150.000000 sigTrk::151.897224
[04/02 18:49:26    187s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:49:26    187s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:49:26    187s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:49:26    187s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:49:26    187s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.110158 aWlH=0.000000 lMod=0 pMax=0.835500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[04/02 18:49:26    187s] ### Net info: total nets: 660
[04/02 18:49:26    187s] ### Net info: dirty nets: 0
[04/02 18:49:26    187s] ### Net info: marked as disconnected nets: 0
[04/02 18:49:26    187s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/02 18:49:26    188s] #num needed restored net=0
[04/02 18:49:26    188s] #need_extraction net=0 (total=660)
[04/02 18:49:26    188s] ### Net info: fully routed nets: 658
[04/02 18:49:26    188s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:49:26    188s] ### Net info: unrouted nets: 0
[04/02 18:49:26    188s] ### Net info: re-extraction nets: 0
[04/02 18:49:26    188s] ### Net info: ignored nets: 0
[04/02 18:49:26    188s] ### Net info: skip routing nets: 0
[04/02 18:49:26    188s] ### import design signature (112): route=2121000868 fixed_route=2121000868 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1114667847 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:49:26    188s] #Extract in post route mode
[04/02 18:49:26    188s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/02 18:49:26    188s] #Fast data preparation for tQuantus.
[04/02 18:49:26    188s] #Start routing data preparation on Sun Apr  2 18:49:26 2023
[04/02 18:49:26    188s] #
[04/02 18:49:26    188s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:49:26    188s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:49:26    188s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:49:26    188s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:49:26    188s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:49:26    188s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:49:26    188s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:49:26    188s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:49:26    188s] #Regenerating Ggrids automatically.
[04/02 18:49:26    188s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:49:26    188s] #Using automatically generated G-grids.
[04/02 18:49:26    188s] #Done routing data preparation.
[04/02 18:49:26    188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2494.06 (MB), peak = 2817.83 (MB)
[04/02 18:49:26    188s] #Start routing data preparation on Sun Apr  2 18:49:26 2023
[04/02 18:49:26    188s] #
[04/02 18:49:26    188s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:49:26    188s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:49:26    188s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:49:26    188s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:49:26    188s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:49:26    188s] #Build and mark too close pins for the same net.
[04/02 18:49:26    188s] #Regenerating Ggrids automatically.
[04/02 18:49:26    188s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:49:26    188s] #Using automatically generated G-grids.
[04/02 18:49:26    188s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:49:26    188s] #Done routing data preparation.
[04/02 18:49:26    188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2499.83 (MB), peak = 2817.83 (MB)
[04/02 18:49:26    188s] #
[04/02 18:49:26    188s] #Start tQuantus RC extraction...
[04/02 18:49:26    188s] #Start building rc corner(s)...
[04/02 18:49:26    188s] #Number of RC Corner = 1
[04/02 18:49:26    188s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:49:26    188s] #M1 -> M1 (1)
[04/02 18:49:26    188s] #M2 -> M2 (2)
[04/02 18:49:26    188s] #M3 -> M3 (3)
[04/02 18:49:26    188s] #M4 -> M4 (4)
[04/02 18:49:26    188s] #M5 -> M5 (5)
[04/02 18:49:26    188s] #M6 -> M6 (6)
[04/02 18:49:26    188s] #MQ -> MQ (7)
[04/02 18:49:26    188s] #LM -> LM (8)
[04/02 18:49:26    188s] #SADV-On
[04/02 18:49:26    188s] # Corner(s) : 
[04/02 18:49:26    188s] #rc-typ [25.00]
[04/02 18:49:27    188s] # Corner id: 0
[04/02 18:49:27    188s] # Layout Scale: 1.000000
[04/02 18:49:27    188s] # Has Metal Fill model: yes
[04/02 18:49:27    188s] # Temperature was set
[04/02 18:49:27    188s] # Temperature : 25.000000
[04/02 18:49:27    188s] # Ref. Temp   : 25.000000
[04/02 18:49:27    188s] #SADV-Off
[04/02 18:49:27    188s] #total pattern=120 [8, 324]
[04/02 18:49:27    188s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:49:27    188s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:49:27    188s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:49:27    188s] #number model r/c [1,1] [8,324] read
[04/02 18:49:28    188s] #0 rcmodel(s) requires rebuild
[04/02 18:49:28    188s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2503.55 (MB), peak = 2817.83 (MB)
[04/02 18:49:28    188s] #Start building rc corner(s)...
[04/02 18:49:28    188s] #Number of RC Corner = 1
[04/02 18:49:28    188s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:49:28    188s] #M1 -> M1 (1)
[04/02 18:49:28    188s] #M2 -> M2 (2)
[04/02 18:49:28    188s] #M3 -> M3 (3)
[04/02 18:49:28    188s] #M4 -> M4 (4)
[04/02 18:49:28    188s] #M5 -> M5 (5)
[04/02 18:49:28    188s] #M6 -> M6 (6)
[04/02 18:49:28    188s] #MQ -> MQ (7)
[04/02 18:49:28    188s] #LM -> LM (8)
[04/02 18:49:28    188s] #SADV-On
[04/02 18:49:28    188s] # Corner(s) : 
[04/02 18:49:28    188s] #rc-typ [25.00]
[04/02 18:49:29    189s] # Corner id: 0
[04/02 18:49:29    189s] # Layout Scale: 1.000000
[04/02 18:49:29    189s] # Has Metal Fill model: yes
[04/02 18:49:29    189s] # Temperature was set
[04/02 18:49:29    189s] # Temperature : 25.000000
[04/02 18:49:29    189s] # Ref. Temp   : 25.000000
[04/02 18:49:29    189s] #SADV-Off
[04/02 18:49:29    189s] #total pattern=120 [8, 324]
[04/02 18:49:29    189s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:49:29    189s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:49:29    189s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:49:29    189s] #number model r/c [1,1] [8,324] read
[04/02 18:49:29    189s] #0 rcmodel(s) requires rebuild
[04/02 18:49:29    189s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2503.55 (MB), peak = 2817.83 (MB)
[04/02 18:49:29    189s] #Finish check_net_pin_list step Enter extract
[04/02 18:49:29    189s] #Start init net ripin tree building
[04/02 18:49:29    189s] #Finish init net ripin tree building
[04/02 18:49:29    189s] #Cpu time = 00:00:00
[04/02 18:49:29    189s] #Elapsed time = 00:00:00
[04/02 18:49:29    189s] #Increased memory = 0.00 (MB)
[04/02 18:49:29    189s] #Total memory = 2503.55 (MB)
[04/02 18:49:29    189s] #Peak memory = 2817.83 (MB)
[04/02 18:49:29    189s] #Using multithreading with 6 threads.
[04/02 18:49:29    189s] #begin processing metal fill model file
[04/02 18:49:29    189s] #end processing metal fill model file
[04/02 18:49:29    189s] #Length limit = 200 pitches
[04/02 18:49:29    189s] #opt mode = 2
[04/02 18:49:29    189s] #Finish check_net_pin_list step Fix net pin list
[04/02 18:49:29    189s] #Start generate extraction boxes.
[04/02 18:49:29    189s] #
[04/02 18:49:29    189s] #Extract using 30 x 30 Hboxes
[04/02 18:49:29    189s] #3x2 initial hboxes
[04/02 18:49:29    189s] #Use area based hbox pruning.
[04/02 18:49:29    189s] #0/0 hboxes pruned.
[04/02 18:49:29    189s] #Complete generating extraction boxes.
[04/02 18:49:29    189s] #Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
[04/02 18:49:29    189s] #Process 0 special clock nets for rc extraction
[04/02 18:49:29    189s] #Total 658 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/02 18:49:30    190s] #Run Statistics for Extraction:
[04/02 18:49:30    190s] #   Cpu time = 00:00:00, elapsed time = 00:00:01 .
[04/02 18:49:30    190s] #   Increased memory =    46.90 (MB), total memory =  2553.01 (MB), peak memory =  2817.83 (MB)
[04/02 18:49:30    190s] #Register nets and terms for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_BUJ7iY.rcdb.d
[04/02 18:49:30    190s] #Finish registering nets and terms for rcdb.
[04/02 18:49:30    190s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2539.05 (MB), peak = 2817.83 (MB)
[04/02 18:49:30    190s] #RC Statistics: 3307 Res, 1754 Ground Cap, 367 XCap (Edge to Edge)
[04/02 18:49:30    190s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 2677.38 (1663), Avg L-Edge Length: 7316.08 (754)
[04/02 18:49:30    190s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_BUJ7iY.rcdb.d.
[04/02 18:49:30    190s] #Start writing RC data.
[04/02 18:49:30    190s] #Finish writing RC data
[04/02 18:49:30    190s] #Finish writing rcdb with 3965 nodes, 3307 edges, and 754 xcaps
[04/02 18:49:30    190s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2535.34 (MB), peak = 2817.83 (MB)
[04/02 18:49:30    190s] Restoring parasitic data from file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_BUJ7iY.rcdb.d' ...
[04/02 18:49:30    190s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_BUJ7iY.rcdb.d' for reading (mem: 3692.582M)
[04/02 18:49:30    190s] Reading RCDB with compressed RC data.
[04/02 18:49:30    190s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_BUJ7iY.rcdb.d' for content verification (mem: 3692.582M)
[04/02 18:49:30    190s] Reading RCDB with compressed RC data.
[04/02 18:49:30    190s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_BUJ7iY.rcdb.d': 0 access done (mem: 3692.582M)
[04/02 18:49:30    190s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_BUJ7iY.rcdb.d': 0 access done (mem: 3692.582M)
[04/02 18:49:30    190s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3692.582M)
[04/02 18:49:30    190s] Following multi-corner parasitics specified:
[04/02 18:49:30    190s] 	/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_BUJ7iY.rcdb.d (rcdb)
[04/02 18:49:30    190s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_BUJ7iY.rcdb.d' for reading (mem: 3692.582M)
[04/02 18:49:30    190s] Reading RCDB with compressed RC data.
[04/02 18:49:30    190s] 		Cell Main_controller has rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_BUJ7iY.rcdb.d specified
[04/02 18:49:30    190s] Cell Main_controller, hinst 
[04/02 18:49:30    190s] processing rcdb (/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_BUJ7iY.rcdb.d) for hinst (top) of cell (Main_controller);
[04/02 18:49:30    190s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_BUJ7iY.rcdb.d': 0 access done (mem: 3708.582M)
[04/02 18:49:30    190s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3692.582M)
[04/02 18:49:30    190s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_NgTEUw.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3692.582M)
[04/02 18:49:30    190s] Reading RCDB with compressed RC data.
[04/02 18:49:31    190s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_NgTEUw.rcdb.d/Main_controller.rcdb.d': 0 access done (mem: 3692.582M)
[04/02 18:49:31    190s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=3692.582M)
[04/02 18:49:31    190s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3692.582M)
[04/02 18:49:31    190s] #
[04/02 18:49:31    190s] #Restore RCDB.
[04/02 18:49:31    190s] #
[04/02 18:49:31    190s] #Complete tQuantus RC extraction.
[04/02 18:49:31    190s] #Cpu time = 00:00:03
[04/02 18:49:31    190s] #Elapsed time = 00:00:05
[04/02 18:49:31    190s] #Increased memory = 35.49 (MB)
[04/02 18:49:31    190s] #Total memory = 2535.32 (MB)
[04/02 18:49:31    190s] #Peak memory = 2817.83 (MB)
[04/02 18:49:31    190s] #
[04/02 18:49:31    190s] #1 inserted nodes are removed
[04/02 18:49:31    190s] ### export design design signature (114): route=730136189 fixed_route=730136189 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1383485606 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:49:31    190s] #	no debugging net set
[04/02 18:49:32    191s] #Start Inst Signature in MT(0)
[04/02 18:49:32    191s] #Start Net Signature in MT(63341986)
[04/02 18:49:32    191s] #Calculate SNet Signature in MT (92137828)
[04/02 18:49:32    191s] #Run time and memory report for RC extraction:
[04/02 18:49:32    191s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[04/02 18:49:32    191s] #Run Statistics for snet signature:
[04/02 18:49:32    191s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.28/6, scale score = 0.21.
[04/02 18:49:32    191s] #    Increased memory =    -0.02 (MB), total memory =  2323.60 (MB), peak memory =  2817.83 (MB)
[04/02 18:49:32    191s] #Run Statistics for Net Final Signature:
[04/02 18:49:32    191s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:49:32    191s] #   Increased memory =     0.00 (MB), total memory =  2323.61 (MB), peak memory =  2817.83 (MB)
[04/02 18:49:32    191s] #Run Statistics for Net launch:
[04/02 18:49:32    191s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.60/6, scale score = 0.43.
[04/02 18:49:32    191s] #    Increased memory =     0.02 (MB), total memory =  2323.61 (MB), peak memory =  2817.83 (MB)
[04/02 18:49:32    191s] #Run Statistics for Net init_dbsNet_slist:
[04/02 18:49:32    191s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:49:32    191s] #   Increased memory =     0.00 (MB), total memory =  2323.60 (MB), peak memory =  2817.83 (MB)
[04/02 18:49:32    191s] #Run Statistics for net signature:
[04/02 18:49:32    191s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.89/6, scale score = 0.31.
[04/02 18:49:32    191s] #    Increased memory =     0.02 (MB), total memory =  2323.61 (MB), peak memory =  2817.83 (MB)
[04/02 18:49:32    191s] #Run Statistics for inst signature:
[04/02 18:49:32    191s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.06/6, scale score = 0.18.
[04/02 18:49:32    191s] #    Increased memory =   -94.57 (MB), total memory =  2323.60 (MB), peak memory =  2817.83 (MB)
[04/02 18:49:32    191s] **optDesign ... cpu = 0:00:17, real = 0:00:23, mem = 2323.6M, totSessionCpu=0:03:11 **
[04/02 18:49:32    191s] Starting delay calculation for Setup views
[04/02 18:49:32    191s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:49:32    191s] AAE_INFO: resetNetProps viewIdx 0 
[04/02 18:49:32    191s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:49:32    191s] #################################################################################
[04/02 18:49:32    191s] # Design Stage: PostRoute
[04/02 18:49:32    191s] # Design Name: Main_controller
[04/02 18:49:32    191s] # Design Mode: 130nm
[04/02 18:49:32    191s] # Analysis Mode: MMMC OCV 
[04/02 18:49:32    191s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:49:32    191s] # Signoff Settings: SI On 
[04/02 18:49:32    191s] #################################################################################
[04/02 18:49:32    191s] Topological Sorting (REAL = 0:00:00.0, MEM = 3494.9M, InitMEM = 3494.9M)
[04/02 18:49:32    191s] Setting infinite Tws ...
[04/02 18:49:32    191s] First Iteration Infinite Tw... 
[04/02 18:49:32    191s] Calculate early delays in OCV mode...
[04/02 18:49:32    191s] Calculate late delays in OCV mode...
[04/02 18:49:32    191s] Start delay calculation (fullDC) (6 T). (MEM=3494.92)
[04/02 18:49:32    191s] End AAE Lib Interpolated Model. (MEM=3506.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:32    191s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_NgTEUw.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3506.527M)
[04/02 18:49:32    191s] Reading RCDB with compressed RC data.
[04/02 18:49:32    191s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3506.5M)
[04/02 18:49:32    191s] AAE_INFO: 6 threads acquired from CTE.
[04/02 18:49:32    191s] Total number of fetched objects 658
[04/02 18:49:32    191s] AAE_INFO-618: Total number of nets in the design is 660,  100.0 percent of the nets selected for SI analysis
[04/02 18:49:33    191s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[04/02 18:49:33    191s] End delay calculation. (MEM=3744.08 CPU=0:00:00.2 REAL=0:00:01.0)
[04/02 18:49:33    191s] End delay calculation (fullDC). (MEM=3744.08 CPU=0:00:00.3 REAL=0:00:01.0)
[04/02 18:49:33    191s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3744.1M) ***
[04/02 18:49:33    192s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3816.1M)
[04/02 18:49:33    192s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:49:33    192s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3816.1M)
[04/02 18:49:33    192s] Starting SI iteration 2
[04/02 18:49:33    192s] Calculate early delays in OCV mode...
[04/02 18:49:33    192s] Calculate late delays in OCV mode...
[04/02 18:49:33    192s] Start delay calculation (fullDC) (6 T). (MEM=3600.24)
[04/02 18:49:33    192s] End AAE Lib Interpolated Model. (MEM=3600.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:33    192s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:49:33    192s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:49:33    192s] Total number of fetched objects 658
[04/02 18:49:33    192s] AAE_INFO-618: Total number of nets in the design is 660,  7.7 percent of the nets selected for SI analysis
[04/02 18:49:33    192s] End delay calculation. (MEM=3867.37 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:49:33    192s] End delay calculation (fullDC). (MEM=3867.37 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:49:33    192s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3867.4M) ***
[04/02 18:49:33    192s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:03:13 mem=3945.4M)
[04/02 18:49:33    192s] End AAE Lib Interpolated Model. (MEM=3945.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:33    192s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3945.4M, EPOCH TIME: 1680475773.980532
[04/02 18:49:33    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:33    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:33    192s] 
[04/02 18:49:33    192s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:34    192s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:3977.4M, EPOCH TIME: 1680475774.001976
[04/02 18:49:34    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:34    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:34    192s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3975.9M, EPOCH TIME: 1680475774.111373
[04/02 18:49:34    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:34    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:34    192s] 
[04/02 18:49:34    192s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:34    192s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.065, MEM:3977.4M, EPOCH TIME: 1680475774.176808
[04/02 18:49:34    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:34    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:34    192s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:25, mem = 2537.8M, totSessionCpu=0:03:13 **
[04/02 18:49:34    192s] Executing marking Critical Nets1
[04/02 18:49:34    192s] **INFO: flowCheckPoint #24 OptimizationRecovery
[04/02 18:49:34    192s] *** Timing Is met
[04/02 18:49:34    192s] *** Check timing (0:00:00.0)
[04/02 18:49:34    192s] Running postRoute recovery in postEcoRoute mode
[04/02 18:49:34    192s] **optDesign ... cpu = 0:00:18, real = 0:00:25, mem = 2537.8M, totSessionCpu=0:03:13 **
[04/02 18:49:34    192s]   Timing/DRV Snapshot: (TGT)
[04/02 18:49:34    192s]      Weighted WNS: 0.000
[04/02 18:49:34    192s]       All  PG WNS: 0.000
[04/02 18:49:34    192s]       High PG WNS: 0.000
[04/02 18:49:34    192s]       All  PG TNS: 0.000
[04/02 18:49:34    192s]       High PG TNS: 0.000
[04/02 18:49:34    192s]       Low  PG TNS: 0.000
[04/02 18:49:34    192s]          Tran DRV: 0 (0)
[04/02 18:49:34    192s]           Cap DRV: 0 (0)
[04/02 18:49:34    192s]        Fanout DRV: 0 (0)
[04/02 18:49:34    192s]            Glitch: 0 (0)
[04/02 18:49:34    192s]    Category Slack: { [L, 0.000] [H, 0.000] }
[04/02 18:49:34    192s] 
[04/02 18:49:34    192s] Checking setup slack degradation ...
[04/02 18:49:34    192s] 
[04/02 18:49:34    192s] Recovery Manager:
[04/02 18:49:34    192s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[04/02 18:49:34    192s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[04/02 18:49:34    192s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[04/02 18:49:34    192s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/02 18:49:34    192s] 
[04/02 18:49:34    192s] Checking DRV degradation...
[04/02 18:49:34    192s] 
[04/02 18:49:34    192s] Recovery Manager:
[04/02 18:49:34    192s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:49:34    192s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:49:34    192s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:49:34    192s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:49:34    192s] 
[04/02 18:49:34    192s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/02 18:49:34    192s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3723.44M, totSessionCpu=0:03:13).
[04/02 18:49:34    192s] **optDesign ... cpu = 0:00:18, real = 0:00:25, mem = 2537.8M, totSessionCpu=0:03:13 **
[04/02 18:49:34    192s] 
[04/02 18:49:34    193s] Latch borrow mode reset to max_borrow
[04/02 18:49:34    193s] **INFO: flowCheckPoint #25 FinalSummary
[04/02 18:49:34    193s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_1
[04/02 18:49:34    193s] **optDesign ... cpu = 0:00:19, real = 0:00:25, mem = 2534.7M, totSessionCpu=0:03:13 **
[04/02 18:49:34    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3613.9M, EPOCH TIME: 1680475774.774149
[04/02 18:49:34    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:34    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:34    193s] 
[04/02 18:49:34    193s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:34    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:3645.9M, EPOCH TIME: 1680475774.792205
[04/02 18:49:34    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:34    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:34    193s] Saving timing graph ...
[04/02 18:49:35    193s] Done save timing graph
[04/02 18:49:35    193s] 
[04/02 18:49:35    193s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:49:35    194s] 
[04/02 18:49:35    194s] TimeStamp Deleting Cell Server End ...
[04/02 18:49:35    194s] Starting delay calculation for Hold views
[04/02 18:49:35    194s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:49:35    194s] AAE_INFO: resetNetProps viewIdx 1 
[04/02 18:49:35    194s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:49:36    194s] #################################################################################
[04/02 18:49:36    194s] # Design Stage: PostRoute
[04/02 18:49:36    194s] # Design Name: Main_controller
[04/02 18:49:36    194s] # Design Mode: 130nm
[04/02 18:49:36    194s] # Analysis Mode: MMMC OCV 
[04/02 18:49:36    194s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:49:36    194s] # Signoff Settings: SI On 
[04/02 18:49:36    194s] #################################################################################
[04/02 18:49:36    194s] Topological Sorting (REAL = 0:00:00.0, MEM = 3728.8M, InitMEM = 3728.8M)
[04/02 18:49:36    194s] Setting infinite Tws ...
[04/02 18:49:36    194s] First Iteration Infinite Tw... 
[04/02 18:49:36    194s] Calculate late delays in OCV mode...
[04/02 18:49:36    194s] Calculate early delays in OCV mode...
[04/02 18:49:36    194s] Start delay calculation (fullDC) (6 T). (MEM=3728.83)
[04/02 18:49:36    194s] End AAE Lib Interpolated Model. (MEM=3740.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:36    195s] Total number of fetched objects 658
[04/02 18:49:36    195s] AAE_INFO-618: Total number of nets in the design is 660,  100.0 percent of the nets selected for SI analysis
[04/02 18:49:36    195s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:36    195s] End delay calculation. (MEM=3824.75 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:49:36    195s] End delay calculation (fullDC). (MEM=3824.75 CPU=0:00:00.3 REAL=0:00:00.0)
[04/02 18:49:36    195s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3824.8M) ***
[04/02 18:49:36    195s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3888.8M)
[04/02 18:49:36    195s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:49:36    195s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3888.8M)
[04/02 18:49:36    195s] Starting SI iteration 2
[04/02 18:49:36    195s] Calculate late delays in OCV mode...
[04/02 18:49:36    195s] Calculate early delays in OCV mode...
[04/02 18:49:36    195s] Start delay calculation (fullDC) (6 T). (MEM=3631.91)
[04/02 18:49:36    195s] End AAE Lib Interpolated Model. (MEM=3631.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:49:36    195s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:49:36    195s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:49:36    195s] Total number of fetched objects 658
[04/02 18:49:36    195s] AAE_INFO-618: Total number of nets in the design is 660,  0.0 percent of the nets selected for SI analysis
[04/02 18:49:36    195s] End delay calculation. (MEM=3867.9 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:49:36    195s] End delay calculation (fullDC). (MEM=3867.9 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:49:36    195s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3867.9M) ***
[04/02 18:49:37    195s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:03:16 mem=3945.9M)
[04/02 18:49:37    196s] Restoring timing graph ...
[04/02 18:49:38    197s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/02 18:49:38    197s] Done restore timing graph
[04/02 18:49:57    197s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.177  |  0.177  |  0.185  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:49:57    197s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3698.7M, EPOCH TIME: 1680475797.235354
[04/02 18:49:57    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:57    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:57    197s] 
[04/02 18:49:57    197s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:57    197s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.045, MEM:3700.2M, EPOCH TIME: 1680475797.280823
[04/02 18:49:57    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:57    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:57    197s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3700.2M, EPOCH TIME: 1680475797.287487
[04/02 18:49:57    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:57    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:57    197s] 
[04/02 18:49:57    197s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:57    197s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.019, MEM:3700.2M, EPOCH TIME: 1680475797.306577
[04/02 18:49:57    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:57    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:57    197s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3700.2M, EPOCH TIME: 1680475797.371029
[04/02 18:49:57    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:57    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:57    197s] 
[04/02 18:49:57    197s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:49:57    197s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.031, MEM:3700.2M, EPOCH TIME: 1680475797.401637
[04/02 18:49:57    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:49:57    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:57    197s] *** Final Summary (holdfix) CPU=0:00:04.4, REAL=0:00:23.0, MEM=3700.2M
[04/02 18:49:57    197s] **optDesign ... cpu = 0:00:23, real = 0:00:48, mem = 2550.1M, totSessionCpu=0:03:18 **
[04/02 18:49:57    197s]  ReSet Options after AAE Based Opt flow 
[04/02 18:49:57    197s] *** Finished optDesign ***
[04/02 18:49:57    197s] 
[04/02 18:49:57    197s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:23.4 real=0:00:48.2)
[04/02 18:49:57    197s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:57    197s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.3 real=0:00:06.0)
[04/02 18:49:57    197s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.4 real=0:00:00.7)
[04/02 18:49:57    197s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:57    197s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.6 real=0:00:02.0)
[04/02 18:49:57    197s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.8 real=0:00:02.2)
[04/02 18:49:57    197s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:49:57    197s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:06.9 real=0:00:07.6)
[04/02 18:49:57    197s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.3 real=0:00:00.5)
[04/02 18:49:57    197s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.7 real=0:00:01.4)
[04/02 18:49:57    197s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.8 real=0:00:02.1)
[04/02 18:49:57    197s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:57    197s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.2 real=0:00:00.4)
[04/02 18:49:57    197s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:49:57    197s] Info: Destroy the CCOpt slew target map.
[04/02 18:49:57    197s] clean pInstBBox. size 0
[04/02 18:49:57    197s] All LLGs are deleted
[04/02 18:49:57    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:57    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:49:57    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3652.2M, EPOCH TIME: 1680475797.692270
[04/02 18:49:57    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3652.2M, EPOCH TIME: 1680475797.692506
[04/02 18:49:57    197s] Info: pop threads available for lower-level modules during optimization.
[04/02 18:49:57    197s] *** optDesign #6 [finish] : cpu/real = 0:00:23.2/0:00:48.1 (0.5), totSession cpu/real = 0:03:17.8/0:06:11.7 (0.5), mem = 3652.2M
[04/02 18:49:57    197s] 
[04/02 18:49:57    197s] =============================================================================================
[04/02 18:49:57    197s]  Final TAT Report : optDesign #6                                                21.14-s109_1
[04/02 18:49:57    197s] =============================================================================================
[04/02 18:49:57    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:49:57    197s] ---------------------------------------------------------------------------------------------
[04/02 18:49:57    197s] [ InitOpt                ]      1   0:00:01.9  (   3.9 % )     0:00:02.0 /  0:00:01.6    0.8
[04/02 18:49:57    197s] [ DrvOpt                 ]      1   0:00:01.8  (   3.7 % )     0:00:01.8 /  0:00:01.6    0.9
[04/02 18:49:57    197s] [ HoldOpt                ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.3
[04/02 18:49:57    197s] [ ViewPruning            ]     19   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[04/02 18:49:57    197s] [ LayerAssignment        ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    0.7
[04/02 18:49:57    197s] [ BuildHoldData          ]      1   0:00:03.5  (   7.3 % )     0:00:05.2 /  0:00:04.8    0.9
[04/02 18:49:57    197s] [ OptSummaryReport       ]      6   0:00:03.3  (   6.9 % )     0:00:23.9 /  0:00:05.1    0.2
[04/02 18:49:57    197s] [ DrvReport              ]     10   0:00:18.3  (  38.1 % )     0:00:18.3 /  0:00:00.3    0.0
[04/02 18:49:57    197s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:49:57    197s] [ CellServerInit         ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.7
[04/02 18:49:57    197s] [ LibAnalyzerInit        ]      2   0:00:01.9  (   4.0 % )     0:00:01.9 /  0:00:01.9    1.0
[04/02 18:49:57    197s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.7
[04/02 18:49:57    197s] [ ClockDrv               ]      1   0:00:01.9  (   3.9 % )     0:00:01.9 /  0:00:01.5    0.8
[04/02 18:49:57    197s] [ EcoRoute               ]      1   0:00:01.3  (   2.7 % )     0:00:01.3 /  0:00:00.7    0.5
[04/02 18:49:57    197s] [ ExtractRC              ]      2   0:00:06.0  (  12.4 % )     0:00:06.0 /  0:00:03.3    0.5
[04/02 18:49:57    197s] [ TimingUpdate           ]     27   0:00:04.1  (   8.4 % )     0:00:05.5 /  0:00:05.0    0.9
[04/02 18:49:57    197s] [ FullDelayCalc          ]      8   0:00:01.4  (   2.9 % )     0:00:01.4 /  0:00:01.4    1.0
[04/02 18:49:57    197s] [ TimingReport           ]      8   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.3    0.6
[04/02 18:49:57    197s] [ GenerateReports        ]      2   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.3    0.8
[04/02 18:49:57    197s] [ MISC                   ]          0:00:01.3  (   2.7 % )     0:00:01.3 /  0:00:00.6    0.5
[04/02 18:49:57    197s] ---------------------------------------------------------------------------------------------
[04/02 18:49:57    197s]  optDesign #6 TOTAL                 0:00:48.1  ( 100.0 % )     0:00:48.1 /  0:00:23.2    0.5
[04/02 18:49:57    197s] ---------------------------------------------------------------------------------------------
[04/02 18:49:57    197s] 
[04/02 18:49:57    197s] <CMD> saveDesign db/Main_controller_postroute_1.enc
[04/02 18:49:57    197s] The in-memory database contained RC information but was not saved. To save 
[04/02 18:49:57    197s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/02 18:49:57    197s] so it should only be saved when it is really desired.
[04/02 18:49:57    197s] #% Begin save design ... (date=04/02 18:49:57, mem=2549.0M)
[04/02 18:49:57    197s] % Begin Save ccopt configuration ... (date=04/02 18:49:57, mem=2549.0M)
[04/02 18:49:58    197s] % End Save ccopt configuration ... (date=04/02 18:49:57, total cpu=0:00:00.1, real=0:00:01.0, peak res=2549.2M, current mem=2549.2M)
[04/02 18:49:58    198s] % Begin Save netlist data ... (date=04/02 18:49:58, mem=2549.2M)
[04/02 18:49:58    198s] Writing Binary DB to db/Main_controller_postroute_1.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:49:58    198s] % End Save netlist data ... (date=04/02 18:49:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=2550.4M, current mem=2550.4M)
[04/02 18:49:58    198s] Saving symbol-table file in separate thread ...
[04/02 18:49:58    198s] Saving congestion map file in separate thread ...
[04/02 18:49:58    198s] Saving congestion map file db/Main_controller_postroute_1.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:49:58    198s] % Begin Save AAE data ... (date=04/02 18:49:58, mem=2550.6M)
[04/02 18:49:58    198s] Saving AAE Data ...
[04/02 18:49:58    198s] % End Save AAE data ... (date=04/02 18:49:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=2550.6M, current mem=2550.6M)
[04/02 18:49:59    198s] Saving preference file db/Main_controller_postroute_1.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:49:59    198s] Saving mode setting ...
[04/02 18:49:59    198s] Saving global file ...
[04/02 18:49:59    198s] Saving Drc markers ...
[04/02 18:49:59    198s] ... No Drc file written since there is no markers found.
[04/02 18:49:59    198s] % Begin Save routing data ... (date=04/02 18:49:59, mem=2550.8M)
[04/02 18:49:59    198s] Saving route file ...
[04/02 18:50:00    198s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3651.7M) ***
[04/02 18:50:00    198s] % End Save routing data ... (date=04/02 18:50:00, total cpu=0:00:00.0, real=0:00:01.0, peak res=2551.0M, current mem=2551.0M)
[04/02 18:50:00    198s] Saving special route data file in separate thread ...
[04/02 18:50:00    198s] Saving PG file in separate thread ...
[04/02 18:50:00    198s] Saving placement file in separate thread ...
[04/02 18:50:00    198s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:50:00    198s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:50:00    198s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:00    198s] Saving PG file db/Main_controller_postroute_1.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:50:00 2023)
[04/02 18:50:00    198s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3665.7M) ***
[04/02 18:50:00    198s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3665.7M) ***
[04/02 18:50:00    198s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:00    198s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:00    198s] Saving property file db/Main_controller_postroute_1.enc.dat.tmp/Main_controller.prop
[04/02 18:50:00    198s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3665.7M) ***
[04/02 18:50:01    198s] #Saving pin access data to file db/Main_controller_postroute_1.enc.dat.tmp/Main_controller.apa ...
[04/02 18:50:01    198s] #
[04/02 18:50:01    198s] Saving preRoute extracted patterns in file 'db/Main_controller_postroute_1.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:50:01    198s] Saving preRoute extraction data in directory 'db/Main_controller_postroute_1.enc.dat.tmp/extraction/' ...
[04/02 18:50:01    198s] Checksum of RCGrid density data::96
[04/02 18:50:01    198s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:01    198s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:01    198s] % Begin Save power constraints data ... (date=04/02 18:50:01, mem=2551.1M)
[04/02 18:50:02    198s] % End Save power constraints data ... (date=04/02 18:50:02, total cpu=0:00:00.0, real=0:00:01.0, peak res=2551.1M, current mem=2551.1M)
[04/02 18:50:02    198s] Generated self-contained design Main_controller_postroute_1.enc.dat.tmp
[04/02 18:50:03    199s] #% End save design ... (date=04/02 18:50:03, total cpu=0:00:01.2, real=0:00:06.0, peak res=2551.4M, current mem=2551.4M)
[04/02 18:50:03    199s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:50:03    199s] 
[04/02 18:50:03    199s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_2
[04/02 18:50:03    199s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2551.4M, totSessionCpu=0:03:19 **
[04/02 18:50:03    199s] *** optDesign #7 [begin] : totSession cpu/real = 0:03:19.1/0:06:17.2 (0.5), mem = 3649.7M
[04/02 18:50:03    199s] Info: 6 threads available for lower-level modules during optimization.
[04/02 18:50:03    199s] GigaOpt running with 6 threads.
[04/02 18:50:03    199s] *** InitOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:03:19.1/0:06:17.2 (0.5), mem = 3649.7M
[04/02 18:50:03    199s] **INFO: User settings:
[04/02 18:50:03    199s] setNanoRouteMode -drouteAntennaFactor                           1
[04/02 18:50:03    199s] setNanoRouteMode -drouteAutoStop                                false
[04/02 18:50:03    199s] setNanoRouteMode -drouteFixAntenna                              true
[04/02 18:50:03    199s] setNanoRouteMode -drouteOnGridOnly                              none
[04/02 18:50:03    199s] setNanoRouteMode -droutePostRouteSwapVia                        false
[04/02 18:50:03    199s] setNanoRouteMode -drouteStartIteration                          0
[04/02 18:50:03    199s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[04/02 18:50:03    199s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[04/02 18:50:03    199s] setNanoRouteMode -extractDesignSignature                        103707363
[04/02 18:50:03    199s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[04/02 18:50:03    199s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/02 18:50:03    199s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[04/02 18:50:03    199s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/02 18:50:03    199s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[04/02 18:50:03    199s] setNanoRouteMode -routeBottomRoutingLayer                       2
[04/02 18:50:03    199s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[04/02 18:50:03    199s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[04/02 18:50:03    199s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/02 18:50:03    199s] setNanoRouteMode -routeSiEffort                                 max
[04/02 18:50:03    199s] setNanoRouteMode -routeTopRoutingLayer                          4
[04/02 18:50:03    199s] setNanoRouteMode -routeWithSiDriven                             true
[04/02 18:50:03    199s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[04/02 18:50:03    199s] setNanoRouteMode -routeWithTimingDriven                         true
[04/02 18:50:03    199s] setNanoRouteMode -routeWithViaInPin                             true
[04/02 18:50:03    199s] setNanoRouteMode -timingEngine                                  .timing_file_1311766.tif.gz
[04/02 18:50:03    199s] setDesignMode -process                                          130
[04/02 18:50:03    199s] setExtractRCMode -coupled                                       true
[04/02 18:50:03    199s] setExtractRCMode -coupling_c_th                                 0.4
[04/02 18:50:03    199s] setExtractRCMode -effortLevel                                   medium
[04/02 18:50:03    199s] setExtractRCMode -engine                                        postRoute
[04/02 18:50:03    199s] setExtractRCMode -noCleanRCDB                                   true
[04/02 18:50:03    199s] setExtractRCMode -nrNetInMemory                                 100000
[04/02 18:50:03    199s] setExtractRCMode -relative_c_th                                 1
[04/02 18:50:03    199s] setExtractRCMode -total_c_th                                    0
[04/02 18:50:03    199s] setDelayCalMode -enable_high_fanout                             true
[04/02 18:50:03    199s] setDelayCalMode -engine                                         aae
[04/02 18:50:03    199s] setDelayCalMode -ignoreNetLoad                                  false
[04/02 18:50:03    199s] setDelayCalMode -reportOutBound                                 true
[04/02 18:50:03    199s] setDelayCalMode -SIAware                                        true
[04/02 18:50:03    199s] setDelayCalMode -socv_accuracy_mode                             low
[04/02 18:50:03    199s] setOptMode -activeHoldViews                                     { holdAnalysis }
[04/02 18:50:03    199s] setOptMode -activeSetupViews                                    { setupAnalysis }
[04/02 18:50:03    199s] setOptMode -addInst                                             true
[04/02 18:50:03    199s] setOptMode -addInstancePrefix                                   POSTROUTE
[04/02 18:50:03    199s] setOptMode -allEndPoints                                        true
[04/02 18:50:03    199s] setOptMode -autoHoldViews                                       { holdAnalysis}
[04/02 18:50:03    199s] setOptMode -autoSetupViews                                      { setupAnalysis}
[04/02 18:50:03    199s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[04/02 18:50:03    199s] setOptMode -autoViewHoldTargetSlack                             500
[04/02 18:50:03    199s] setOptMode -deleteInst                                          true
[04/02 18:50:03    199s] setOptMode -drcMargin                                           0.1
[04/02 18:50:03    199s] setOptMode -effort                                              high
[04/02 18:50:03    199s] setOptMode -fixDrc                                              true
[04/02 18:50:03    199s] setOptMode -fixFanoutLoad                                       true
[04/02 18:50:03    199s] setOptMode -holdTargetSlack                                     0.05
[04/02 18:50:03    199s] setOptMode -maxLength                                           1000
[04/02 18:50:03    199s] setOptMode -optimizeFF                                          true
[04/02 18:50:03    199s] setOptMode -preserveAllSequential                               false
[04/02 18:50:03    199s] setOptMode -restruct                                            false
[04/02 18:50:03    199s] setOptMode -setupTargetSlack                                    0.05
[04/02 18:50:03    199s] setOptMode -usefulSkew                                          false
[04/02 18:50:03    199s] setOptMode -usefulSkewCTS                                       true
[04/02 18:50:03    199s] setSIMode -separate_delta_delay_on_data                         true
[04/02 18:50:03    199s] setPlaceMode -place_global_max_density                          0.8
[04/02 18:50:03    199s] setPlaceMode -place_global_uniform_density                      true
[04/02 18:50:03    199s] setPlaceMode -timingDriven                                      true
[04/02 18:50:03    199s] setAnalysisMode -analysisType                                   onChipVariation
[04/02 18:50:03    199s] setAnalysisMode -checkType                                      setup
[04/02 18:50:03    199s] setAnalysisMode -clkSrcPath                                     true
[04/02 18:50:03    199s] setAnalysisMode -clockPropagation                               sdcControl
[04/02 18:50:03    199s] setAnalysisMode -cppr                                           both
[04/02 18:50:03    199s] 
[04/02 18:50:03    199s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/02 18:50:03    199s] 
[04/02 18:50:03    199s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:50:03    199s] Summary for sequential cells identification: 
[04/02 18:50:03    199s]   Identified SBFF number: 112
[04/02 18:50:03    199s]   Identified MBFF number: 0
[04/02 18:50:03    199s]   Identified SB Latch number: 0
[04/02 18:50:03    199s]   Identified MB Latch number: 0
[04/02 18:50:03    199s]   Not identified SBFF number: 8
[04/02 18:50:03    199s]   Not identified MBFF number: 0
[04/02 18:50:03    199s]   Not identified SB Latch number: 0
[04/02 18:50:03    199s]   Not identified MB Latch number: 0
[04/02 18:50:03    199s]   Number of sequential cells which are not FFs: 34
[04/02 18:50:03    199s]  Visiting view : setupAnalysis
[04/02 18:50:03    199s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:03    199s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:03    199s]  Visiting view : holdAnalysis
[04/02 18:50:03    199s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:03    199s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:03    199s] TLC MultiMap info (StdDelay):
[04/02 18:50:03    199s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:03    199s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:03    199s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:03    199s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:03    199s]  Setting StdDelay to: 22.7ps
[04/02 18:50:03    199s] 
[04/02 18:50:03    199s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:50:03    199s] Need call spDPlaceInit before registerPrioInstLoc.
[04/02 18:50:03    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:3649.7M, EPOCH TIME: 1680475803.546802
[04/02 18:50:03    199s] Processing tracks to init pin-track alignment.
[04/02 18:50:03    199s] z: 2, totalTracks: 1
[04/02 18:50:03    199s] z: 4, totalTracks: 1
[04/02 18:50:03    199s] z: 6, totalTracks: 1
[04/02 18:50:03    199s] z: 8, totalTracks: 1
[04/02 18:50:03    199s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:50:03    199s] All LLGs are deleted
[04/02 18:50:03    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:03    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:03    199s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3649.7M, EPOCH TIME: 1680475803.569490
[04/02 18:50:03    199s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3649.7M, EPOCH TIME: 1680475803.570146
[04/02 18:50:03    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3649.7M, EPOCH TIME: 1680475803.570706
[04/02 18:50:03    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:03    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:03    199s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3745.7M, EPOCH TIME: 1680475803.575081
[04/02 18:50:03    199s] Max number of tech site patterns supported in site array is 256.
[04/02 18:50:03    199s] Core basic site is IBM13SITE
[04/02 18:50:03    199s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3745.7M, EPOCH TIME: 1680475803.587436
[04/02 18:50:03    199s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:50:03    199s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:50:03    199s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:3745.7M, EPOCH TIME: 1680475803.593353
[04/02 18:50:03    199s] Fast DP-INIT is on for default
[04/02 18:50:03    199s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:50:03    199s] Atter site array init, number of instance map data is 0.
[04/02 18:50:03    199s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.021, MEM:3745.7M, EPOCH TIME: 1680475803.595772
[04/02 18:50:03    199s] 
[04/02 18:50:03    199s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:03    199s] OPERPROF:     Starting CMU at level 3, MEM:3745.7M, EPOCH TIME: 1680475803.596697
[04/02 18:50:03    199s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3745.7M, EPOCH TIME: 1680475803.600557
[04/02 18:50:03    199s] 
[04/02 18:50:03    199s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:50:03    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.031, MEM:3649.7M, EPOCH TIME: 1680475803.601335
[04/02 18:50:03    199s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3649.7M, EPOCH TIME: 1680475803.601472
[04/02 18:50:03    199s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3649.7M, EPOCH TIME: 1680475803.604461
[04/02 18:50:03    199s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3649.7MB).
[04/02 18:50:03    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.058, MEM:3649.7M, EPOCH TIME: 1680475803.605269
[04/02 18:50:03    199s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3649.7M, EPOCH TIME: 1680475803.605423
[04/02 18:50:03    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:03    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:03    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:03    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:03    199s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:3604.7M, EPOCH TIME: 1680475803.611598
[04/02 18:50:03    199s] 
[04/02 18:50:03    199s] Creating Lib Analyzer ...
[04/02 18:50:03    199s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:50:03    199s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:50:03    199s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:50:03    199s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:50:03    199s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:50:03    199s] 
[04/02 18:50:03    199s] {RT rc-typ 0 4 4 0}
[04/02 18:50:04    200s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:20 mem=3610.7M
[04/02 18:50:04    200s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:20 mem=3610.7M
[04/02 18:50:04    200s] Creating Lib Analyzer, finished. 
[04/02 18:50:04    200s] Effort level <high> specified for reg2reg path_group
[04/02 18:50:04    200s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2570.5M, totSessionCpu=0:03:20 **
[04/02 18:50:04    200s] Existing Dirty Nets : 0
[04/02 18:50:04    200s] New Signature Flow (optDesignCheckOptions) ....
[04/02 18:50:04    200s] #Taking db snapshot
[04/02 18:50:04    200s] #Taking db snapshot ... done
[04/02 18:50:04    200s] OPERPROF: Starting checkPlace at level 1, MEM:3718.8M, EPOCH TIME: 1680475804.844444
[04/02 18:50:04    200s] Processing tracks to init pin-track alignment.
[04/02 18:50:04    200s] z: 2, totalTracks: 1
[04/02 18:50:04    200s] z: 4, totalTracks: 1
[04/02 18:50:04    200s] z: 6, totalTracks: 1
[04/02 18:50:04    200s] z: 8, totalTracks: 1
[04/02 18:50:04    200s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:50:04    200s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3718.8M, EPOCH TIME: 1680475804.869098
[04/02 18:50:04    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:04    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:04    200s] 
[04/02 18:50:04    200s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:04    200s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:3750.8M, EPOCH TIME: 1680475804.887262
[04/02 18:50:04    200s] Begin checking placement ... (start mem=3718.8M, init mem=3750.8M)
[04/02 18:50:04    200s] Begin checking exclusive groups violation ...
[04/02 18:50:04    200s] There are 0 groups to check, max #box is 0, total #box is 0
[04/02 18:50:04    200s] Finished checking exclusive groups violations. Found 0 Vio.
[04/02 18:50:04    200s] 
[04/02 18:50:04    200s] Running CheckPlace using 6 threads!...
[04/02 18:50:04    200s] 
[04/02 18:50:04    200s] ...checkPlace MT is done!
[04/02 18:50:04    200s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3750.8M, EPOCH TIME: 1680475804.894847
[04/02 18:50:04    200s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3750.8M, EPOCH TIME: 1680475804.895397
[04/02 18:50:04    200s] *info: Placed = 656            (Fixed = 3)
[04/02 18:50:04    200s] *info: Unplaced = 0           
[04/02 18:50:04    200s] Placement Density:17.90%(6697/37426)
[04/02 18:50:04    200s] Placement Density (including fixed std cells):17.90%(6697/37426)
[04/02 18:50:04    200s] All LLGs are deleted
[04/02 18:50:04    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:50:04    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:04    200s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3750.8M, EPOCH TIME: 1680475804.896570
[04/02 18:50:04    200s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3750.8M, EPOCH TIME: 1680475804.896940
[04/02 18:50:04    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:04    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:04    200s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3750.8M)
[04/02 18:50:04    200s] OPERPROF: Finished checkPlace at level 1, CPU:0.043, REAL:0.054, MEM:3750.8M, EPOCH TIME: 1680475804.898304
[04/02 18:50:04    200s]  Initial DC engine is -> aae
[04/02 18:50:04    200s]  
[04/02 18:50:04    200s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/02 18:50:04    200s]  
[04/02 18:50:04    200s]  
[04/02 18:50:04    200s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/02 18:50:04    200s]  
[04/02 18:50:04    200s] Reset EOS DB
[04/02 18:50:04    200s] Ignoring AAE DB Resetting ...
[04/02 18:50:04    200s]  Set Options for AAE Based Opt flow 
[04/02 18:50:04    200s] *** optDesign -postRoute ***
[04/02 18:50:04    200s] DRC Margin: user margin 0.1; extra margin 0
[04/02 18:50:04    200s] Setup Target Slack: user slack 0.05
[04/02 18:50:04    200s] Hold Target Slack: user slack 0.05
[04/02 18:50:04    200s] All LLGs are deleted
[04/02 18:50:04    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:04    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:04    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3750.8M, EPOCH TIME: 1680475804.910239
[04/02 18:50:04    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3750.8M, EPOCH TIME: 1680475804.910533
[04/02 18:50:04    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3750.8M, EPOCH TIME: 1680475804.910785
[04/02 18:50:04    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:04    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:04    200s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3814.8M, EPOCH TIME: 1680475804.913195
[04/02 18:50:04    200s] Max number of tech site patterns supported in site array is 256.
[04/02 18:50:04    200s] Core basic site is IBM13SITE
[04/02 18:50:04    200s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3814.8M, EPOCH TIME: 1680475804.975241
[04/02 18:50:04    200s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:50:04    200s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:50:04    200s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.006, MEM:3846.8M, EPOCH TIME: 1680475804.981311
[04/02 18:50:04    200s] Fast DP-INIT is on for default
[04/02 18:50:04    200s] Atter site array init, number of instance map data is 0.
[04/02 18:50:04    200s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.074, MEM:3846.8M, EPOCH TIME: 1680475804.987457
[04/02 18:50:04    200s] 
[04/02 18:50:04    200s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:04    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.081, MEM:3750.8M, EPOCH TIME: 1680475804.991935
[04/02 18:50:04    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:04    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:04    200s] Multi-VT timing optimization disabled based on library information.
[04/02 18:50:04    200s] 
[04/02 18:50:04    200s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:50:04    200s] Deleting Lib Analyzer.
[04/02 18:50:05    200s] 
[04/02 18:50:05    200s] TimeStamp Deleting Cell Server End ...
[04/02 18:50:05    200s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:50:05    200s] 
[04/02 18:50:05    200s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:50:05    200s] Summary for sequential cells identification: 
[04/02 18:50:05    200s]   Identified SBFF number: 112
[04/02 18:50:05    200s]   Identified MBFF number: 0
[04/02 18:50:05    200s]   Identified SB Latch number: 0
[04/02 18:50:05    200s]   Identified MB Latch number: 0
[04/02 18:50:05    200s]   Not identified SBFF number: 8
[04/02 18:50:05    200s]   Not identified MBFF number: 0
[04/02 18:50:05    200s]   Not identified SB Latch number: 0
[04/02 18:50:05    200s]   Not identified MB Latch number: 0
[04/02 18:50:05    200s]   Number of sequential cells which are not FFs: 34
[04/02 18:50:05    200s]  Visiting view : setupAnalysis
[04/02 18:50:05    200s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:05    200s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:05    200s]  Visiting view : holdAnalysis
[04/02 18:50:05    200s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:05    200s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:05    200s] TLC MultiMap info (StdDelay):
[04/02 18:50:05    200s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:05    200s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:05    200s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:05    200s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:05    200s]  Setting StdDelay to: 22.7ps
[04/02 18:50:05    200s] 
[04/02 18:50:05    200s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:50:05    200s] 
[04/02 18:50:05    200s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:50:05    200s] 
[04/02 18:50:05    200s] TimeStamp Deleting Cell Server End ...
[04/02 18:50:05    200s] *** InitOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.6/0:00:02.0 (0.8), totSession cpu/real = 0:03:20.7/0:06:19.2 (0.5), mem = 3750.8M
[04/02 18:50:05    200s] 
[04/02 18:50:05    200s] =============================================================================================
[04/02 18:50:05    200s]  Step TAT Report : InitOpt #1 / optDesign #7                                    21.14-s109_1
[04/02 18:50:05    200s] =============================================================================================
[04/02 18:50:05    200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:50:05    200s] ---------------------------------------------------------------------------------------------
[04/02 18:50:05    200s] [ CellServerInit         ]      2   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.0    0.4
[04/02 18:50:05    200s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  47.9 % )     0:00:00.9 /  0:00:00.9    1.0
[04/02 18:50:05    200s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:05    200s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:05    200s] [ CheckPlace             ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/02 18:50:05    200s] [ TimingUpdate           ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    2.5
[04/02 18:50:05    200s] [ MISC                   ]          0:00:00.8  (  42.3 % )     0:00:00.8 /  0:00:00.5    0.6
[04/02 18:50:05    200s] ---------------------------------------------------------------------------------------------
[04/02 18:50:05    200s]  InitOpt #1 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.6    0.8
[04/02 18:50:05    200s] ---------------------------------------------------------------------------------------------
[04/02 18:50:05    200s] 
[04/02 18:50:05    200s] ** INFO : this run is activating 'postRoute' automaton
[04/02 18:50:05    200s] **INFO: flowCheckPoint #26 InitialSummary
[04/02 18:50:05    200s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_NgTEUw.rcdb.d/Main_controller.rcdb.d': 658 access done (mem: 3750.762M)
[04/02 18:50:05    200s] tQuantus: Use design signature to decide re-extraction is ON
[04/02 18:50:05    200s] #Start Inst Signature in MT(0)
[04/02 18:50:05    200s] #Start Net Signature in MT(63341986)
[04/02 18:50:05    200s] #Calculate SNet Signature in MT (92137828)
[04/02 18:50:05    200s] #Run time and memory report for RC extraction:
[04/02 18:50:05    200s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[04/02 18:50:05    200s] #Run Statistics for snet signature:
[04/02 18:50:05    200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.25/6, scale score = 0.21.
[04/02 18:50:05    200s] #    Increased memory =     0.00 (MB), total memory =  2566.89 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:05    200s] #Run Statistics for Net Final Signature:
[04/02 18:50:05    200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:50:05    200s] #   Increased memory =     0.00 (MB), total memory =  2566.89 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:05    200s] #Run Statistics for Net launch:
[04/02 18:50:05    200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.24/6, scale score = 0.37.
[04/02 18:50:05    200s] #    Increased memory =     0.00 (MB), total memory =  2566.89 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:05    200s] #Run Statistics for Net init_dbsNet_slist:
[04/02 18:50:05    200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:50:05    200s] #   Increased memory =     0.00 (MB), total memory =  2566.89 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:05    200s] #Run Statistics for net signature:
[04/02 18:50:05    200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.70/6, scale score = 0.28.
[04/02 18:50:05    200s] #    Increased memory =     0.00 (MB), total memory =  2566.89 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:05    200s] #Run Statistics for inst signature:
[04/02 18:50:05    200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.18/6, scale score = 0.20.
[04/02 18:50:05    200s] #    Increased memory =    -4.79 (MB), total memory =  2566.89 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:05    200s] tQuantus: Original signature = 103707363, new signature = 103707363
[04/02 18:50:05    200s] tQuantus: Design is clean by design signature
[04/02 18:50:05    200s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_NgTEUw.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3740.762M)
[04/02 18:50:05    200s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_NgTEUw.rcdb.d/Main_controller.rcdb.d': 0 access done (mem: 3740.762M)
[04/02 18:50:05    200s] The design is extracted. Skipping TQuantus.
[04/02 18:50:05    200s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_NgTEUw.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3740.762M)
[04/02 18:50:05    200s] Reading RCDB with compressed RC data.
[04/02 18:50:05    200s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3742.8M)
[04/02 18:50:05    200s] End AAE Lib Interpolated Model. (MEM=3742.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:05    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3742.8M, EPOCH TIME: 1680475805.296730
[04/02 18:50:05    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:05    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:05    200s] 
[04/02 18:50:05    200s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:05    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.030, MEM:3742.8M, EPOCH TIME: 1680475805.327029
[04/02 18:50:05    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:05    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:05    200s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3929.2M, EPOCH TIME: 1680475805.482190
[04/02 18:50:05    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:05    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:05    200s] 
[04/02 18:50:05    200s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:05    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.021, MEM:3930.7M, EPOCH TIME: 1680475805.503079
[04/02 18:50:05    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:05    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:05    200s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2565.8M, totSessionCpu=0:03:21 **
[04/02 18:50:05    200s] OPTC: m1 20.0 20.0
[04/02 18:50:05    200s] Setting latch borrow mode to budget during optimization.
[04/02 18:50:05    201s] Info: Done creating the CCOpt slew target map.
[04/02 18:50:05    201s] **INFO: flowCheckPoint #27 OptimizationPass1
[04/02 18:50:05    201s] Glitch fixing enabled
[04/02 18:50:05    201s] *** ClockDrv #1 [begin] (optDesign #7) : totSession cpu/real = 0:03:21.1/0:06:19.8 (0.5), mem = 3710.7M
[04/02 18:50:05    201s] Running CCOpt-PRO on entire clock network
[04/02 18:50:05    201s] Net route status summary:
[04/02 18:50:05    201s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:50:05    201s]   Non-clock:   656 (unrouted=2, trialRouted=0, noStatus=0, routed=654, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:50:05    201s] Clock tree cells fixed by user: 0 out of 3 (0%)
[04/02 18:50:05    201s] PRO...
[04/02 18:50:05    201s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[04/02 18:50:05    201s] Initializing clock structures...
[04/02 18:50:05    201s]   Creating own balancer
[04/02 18:50:05    201s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[04/02 18:50:05    201s]   Removing CTS place status from clock tree and sinks.
[04/02 18:50:05    201s]   Removed CTS place status from 3 clock cells (out of 5 ) and 0 clock sinks (out of 0 ).
[04/02 18:50:05    201s]   Initializing legalizer
[04/02 18:50:05    201s]   Using cell based legalization.
[04/02 18:50:05    201s]   Leaving CCOpt scope - Initializing placement interface...
[04/02 18:50:05    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:3710.7M, EPOCH TIME: 1680475805.873314
[04/02 18:50:05    201s] Processing tracks to init pin-track alignment.
[04/02 18:50:05    201s] z: 2, totalTracks: 1
[04/02 18:50:05    201s] z: 4, totalTracks: 1
[04/02 18:50:05    201s] z: 6, totalTracks: 1
[04/02 18:50:05    201s] z: 8, totalTracks: 1
[04/02 18:50:05    201s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:50:05    201s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3710.7M, EPOCH TIME: 1680475805.877412
[04/02 18:50:05    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:05    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:05    201s] 
[04/02 18:50:05    201s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:05    201s] 
[04/02 18:50:05    201s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:50:05    201s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.021, MEM:3742.7M, EPOCH TIME: 1680475805.897975
[04/02 18:50:05    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3742.7M, EPOCH TIME: 1680475805.898152
[04/02 18:50:05    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3742.7M, EPOCH TIME: 1680475805.902003
[04/02 18:50:05    201s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3742.7MB).
[04/02 18:50:05    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.029, MEM:3742.7M, EPOCH TIME: 1680475805.902401
[04/02 18:50:05    201s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:05    201s] (I)      Default pattern map key = Main_controller_default.
[04/02 18:50:05    201s] (I)      Load db... (mem=3742.7M)
[04/02 18:50:05    201s] (I)      Read data from FE... (mem=3742.7M)
[04/02 18:50:05    201s] (I)      Number of ignored instance 0
[04/02 18:50:05    201s] (I)      Number of inbound cells 0
[04/02 18:50:05    201s] (I)      Number of opened ILM blockages 0
[04/02 18:50:05    201s] (I)      Number of instances temporarily fixed by detailed placement 77
[04/02 18:50:05    201s] (I)      numMoveCells=579, numMacros=0  numPads=55  numMultiRowHeightInsts=0
[04/02 18:50:05    201s] (I)      cell height: 3600, count: 656
[04/02 18:50:05    201s] (I)      Read rows... (mem=3742.7M)
[04/02 18:50:05    201s] (I)      rowRegion is not equal to core box, resetting core box
[04/02 18:50:05    201s] (I)      rowRegion : (7000, 7000) - (233000, 172600)
[04/02 18:50:05    201s] (I)      coreBox   : (7000, 7000) - (233000, 173000)
[04/02 18:50:05    201s] (I)      Done Read rows (cpu=0.000s, mem=3742.7M)
[04/02 18:50:05    201s] (I)      Done Read data from FE (cpu=0.002s, mem=3742.7M)
[04/02 18:50:05    201s] (I)      Done Load db (cpu=0.002s, mem=3742.7M)
[04/02 18:50:05    201s] (I)      Constructing placeable region... (mem=3742.7M)
[04/02 18:50:05    201s] (I)      Constructing bin map
[04/02 18:50:05    201s] (I)      Initialize bin information with width=36000 height=36000
[04/02 18:50:05    201s] (I)      Done constructing bin map
[04/02 18:50:05    201s] (I)      Compute region effective width... (mem=3742.7M)
[04/02 18:50:05    201s] (I)      Done Compute region effective width (cpu=0.000s, mem=3742.7M)
[04/02 18:50:05    201s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3742.7M)
[04/02 18:50:05    201s]   Legalizer reserving space for clock trees
[04/02 18:50:05    201s]   Accumulated time to calculate placeable region: 0.244
[04/02 18:50:05    201s]   Accumulated time to calculate placeable region: 0.247
[04/02 18:50:05    201s]   Accumulated time to calculate placeable region: 0.247
[04/02 18:50:05    201s]   Reconstructing clock tree datastructures, skew aware...
[04/02 18:50:05    201s]     Validating CTS configuration...
[04/02 18:50:05    201s]     Checking module port directions...
[04/02 18:50:05    201s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:05    201s]     Non-default CCOpt properties:
[04/02 18:50:05    201s]       Public non-default CCOpt properties:
[04/02 18:50:05    201s]         adjacent_rows_legal: true (default: false)
[04/02 18:50:05    201s]         cell_density is set for at least one object
[04/02 18:50:05    201s]         cell_halo_rows: 0 (default: 1)
[04/02 18:50:05    201s]         cell_halo_sites: 0 (default: 4)
[04/02 18:50:05    201s]         primary_delay_corner: worstDelay (default: )
[04/02 18:50:05    201s]         route_type is set for at least one object
[04/02 18:50:05    201s]         source_driver is set for at least one object
[04/02 18:50:05    201s]         target_insertion_delay is set for at least one object
[04/02 18:50:05    201s]         target_max_trans is set for at least one object
[04/02 18:50:05    201s]         target_max_trans_sdc is set for at least one object
[04/02 18:50:05    201s]         target_skew is set for at least one object
[04/02 18:50:05    201s]         target_skew_wire is set for at least one object
[04/02 18:50:05    201s]         use_inverters is set for at least one object
[04/02 18:50:05    201s]       Private non-default CCOpt properties:
[04/02 18:50:05    201s]         allow_non_fterm_identical_swaps: 0 (default: true)
[04/02 18:50:05    201s]         clock_nets_detailed_routed: 1 (default: false)
[04/02 18:50:05    201s]         cluster_when_starting_skewing: 1 (default: false)
[04/02 18:50:05    201s]         force_design_routing_status: 1 (default: auto)
[04/02 18:50:05    201s]         mini_not_full_band_size_factor: 0 (default: 100)
[04/02 18:50:05    201s]         pro_enable_post_commit_delay_update: 1 (default: false)
[04/02 18:50:05    201s]         r2r_iterations: 5 (default: 1)
[04/02 18:50:05    201s]     Route type trimming info:
[04/02 18:50:05    201s]       No route type modifications were made.
[04/02 18:50:05    201s] End AAE Lib Interpolated Model. (MEM=3745.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:05    201s]     Accumulated time to calculate placeable region: 0.247
[04/02 18:50:05    201s]     Accumulated time to calculate placeable region: 0.247
[04/02 18:50:05    201s]     Accumulated time to calculate placeable region: 0.247
[04/02 18:50:05    201s]     Accumulated time to calculate placeable region: 0.247
[04/02 18:50:05    201s]     Accumulated time to calculate placeable region: 0.247
[04/02 18:50:05    201s]     Accumulated time to calculate placeable region: 0.247
[04/02 18:50:05    201s]     Accumulated time to calculate placeable region: 0.247
[04/02 18:50:05    201s] Accumulated time to calculate placeable region: 0.248
[04/02 18:50:05    201s] (I)      Initializing Steiner engine. 
[04/02 18:50:05    201s] (I)      ================== Layers ==================
[04/02 18:50:05    201s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:50:05    201s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[04/02 18:50:05    201s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:50:05    201s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[04/02 18:50:05    201s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[04/02 18:50:05    201s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[04/02 18:50:05    201s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[04/02 18:50:05    201s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[04/02 18:50:05    201s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[04/02 18:50:05    201s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[04/02 18:50:05    201s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[04/02 18:50:05    201s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[04/02 18:50:05    201s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[04/02 18:50:05    201s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[04/02 18:50:05    201s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[04/02 18:50:05    201s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[04/02 18:50:05    201s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[04/02 18:50:05    201s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[04/02 18:50:05    201s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[04/02 18:50:05    201s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:50:05    201s] (I)      |   0 |  0 |   PC | other |        |    MS |
[04/02 18:50:05    201s] (I)      +-----+----+------+-------+--------+-------+
[04/02 18:50:06    201s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[04/02 18:50:06    201s]     Original list had 8 cells:
[04/02 18:50:06    201s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:50:06    201s]     Library trimming was not able to trim any cells:
[04/02 18:50:06    201s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:50:06    201s]     Accumulated time to calculate placeable region: 0.248
[04/02 18:50:06    201s]     Accumulated time to calculate placeable region: 0.248
[04/02 18:50:06    201s]     Accumulated time to calculate placeable region: 0.248
[04/02 18:50:06    201s]     Accumulated time to calculate placeable region: 0.248
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.248
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.248
[04/02 18:50:06    201s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[04/02 18:50:06    201s]     Original list had 9 cells:
[04/02 18:50:06    201s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[04/02 18:50:06    201s]     New trimmed list has 8 cells:
[04/02 18:50:06    201s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[04/02 18:50:06    201s]     Accumulated time to calculate placeable region: 0.249
[04/02 18:50:06    201s]     Accumulated time to calculate placeable region: 0.249
[04/02 18:50:06    201s]     Accumulated time to calculate placeable region: 0.249
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.282
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.301
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.282
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.324
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.331
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.331
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.331
[04/02 18:50:06    201s]     Accumulated time to calculate placeable region: 0.331
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.332
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.332
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.331
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.332
[04/02 18:50:06    201s] Accumulated time to calculate placeable region: 0.331
[04/02 18:50:07    202s]     Clock tree balancer configuration for clock_tree clk:
[04/02 18:50:07    202s]     Non-default CCOpt properties:
[04/02 18:50:07    202s]       Public non-default CCOpt properties:
[04/02 18:50:07    202s]         cell_density: 1 (default: 0.75)
[04/02 18:50:07    202s]         route_type (leaf): default_route_type_leaf (default: default)
[04/02 18:50:07    202s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[04/02 18:50:07    202s]         route_type (trunk): default_route_type_nonleaf (default: default)
[04/02 18:50:07    202s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[04/02 18:50:07    202s]         use_inverters: true (default: auto)
[04/02 18:50:07    202s]       No private non-default CCOpt properties
[04/02 18:50:07    202s]     For power domain auto-default:
[04/02 18:50:07    202s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[04/02 18:50:07    202s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[04/02 18:50:07    202s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[04/02 18:50:07    202s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[04/02 18:50:07    202s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 37425.600um^2
[04/02 18:50:07    202s]     Top Routing info:
[04/02 18:50:07    202s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[04/02 18:50:07    202s]       Unshielded; Mask Constraint: 0; Source: route_type.
[04/02 18:50:07    202s]     Trunk Routing info:
[04/02 18:50:07    202s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:50:07    202s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:50:07    202s]     Leaf Routing info:
[04/02 18:50:07    202s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:50:07    202s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:50:07    202s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[04/02 18:50:07    202s]       Slew time target (leaf):    0.100ns
[04/02 18:50:07    202s]       Slew time target (trunk):   0.100ns
[04/02 18:50:07    202s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[04/02 18:50:07    202s]       Buffer unit delay: 0.084ns
[04/02 18:50:07    202s]       Buffer max distance: 540.378um
[04/02 18:50:07    202s]     Fastest wire driving cells and distances:
[04/02 18:50:07    202s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[04/02 18:50:07    202s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[04/02 18:50:07    202s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[04/02 18:50:07    202s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Logic Sizing Table:
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     ----------------------------------------------------------
[04/02 18:50:07    202s]     Cell    Instance count    Source    Eligible library cells
[04/02 18:50:07    202s]     ----------------------------------------------------------
[04/02 18:50:07    202s]       (empty table)
[04/02 18:50:07    202s]     ----------------------------------------------------------
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:50:07    202s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:07    202s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[04/02 18:50:07    202s]       Sources:                     pin clk
[04/02 18:50:07    202s]       Total number of sinks:       77
[04/02 18:50:07    202s]       Delay constrained sinks:     77
[04/02 18:50:07    202s]       Constrains:                  default
[04/02 18:50:07    202s]       Non-leaf sinks:              0
[04/02 18:50:07    202s]       Ignore pins:                 0
[04/02 18:50:07    202s]      Timing corner worstDelay:setup.late:
[04/02 18:50:07    202s]       Skew target:                 0.100ns
[04/02 18:50:07    202s]       Insertion delay target:      0.100ns
[04/02 18:50:07    202s]     Primary reporting skew groups are:
[04/02 18:50:07    202s]     skew_group clk/typConstraintMode with 77 clock sinks
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Clock DAG stats initial state:
[04/02 18:50:07    202s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:50:07    202s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:50:07    202s]       misc counts      : r=1, pp=0
[04/02 18:50:07    202s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:50:07    202s]       hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:50:07    202s]     Clock DAG library cell distribution initial state {count}:
[04/02 18:50:07    202s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:50:07    202s]     Clock DAG hash initial state: 14400227141945331562 6208452947572924041
[04/02 18:50:07    202s]     CTS services accumulated run-time stats initial state:
[04/02 18:50:07    202s]       delay calculator: calls=36640, total_wall_time=1.008s, mean_wall_time=0.028ms
[04/02 18:50:07    202s]       legalizer: calls=439, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:50:07    202s]       steiner router: calls=36176, total_wall_time=0.710s, mean_wall_time=0.020ms
[04/02 18:50:07    202s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[04/02 18:50:07    202s]     Unshielded; Mask Constraint: 0; Source: route_type.
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     --------------------------------------------------------------------
[04/02 18:50:07    202s]     Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:50:07    202s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:50:07    202s]     --------------------------------------------------------------------
[04/02 18:50:07    202s]     M1       N            H          0.317         0.288         0.091
[04/02 18:50:07    202s]     M2       Y            V          0.186         0.327         0.061
[04/02 18:50:07    202s]     M3       Y            H          0.186         0.328         0.061
[04/02 18:50:07    202s]     M4       Y            V          0.186         0.327         0.061
[04/02 18:50:07    202s]     M5       N            H          0.186         0.328         0.061
[04/02 18:50:07    202s]     M6       N            V          0.181         0.323         0.058
[04/02 18:50:07    202s]     MQ       N            H          0.075         0.283         0.021
[04/02 18:50:07    202s]     LM       N            V          0.068         0.289         0.020
[04/02 18:50:07    202s]     --------------------------------------------------------------------
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:50:07    202s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Layer information for route type default_route_type_leaf:
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     --------------------------------------------------------------------
[04/02 18:50:07    202s]     Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:50:07    202s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:50:07    202s]     --------------------------------------------------------------------
[04/02 18:50:07    202s]     M1       N            H          0.317         0.213         0.068
[04/02 18:50:07    202s]     M2       N            V          0.186         0.267         0.050
[04/02 18:50:07    202s]     M3       Y            H          0.186         0.265         0.049
[04/02 18:50:07    202s]     M4       Y            V          0.186         0.265         0.049
[04/02 18:50:07    202s]     M5       N            H          0.186         0.263         0.049
[04/02 18:50:07    202s]     M6       N            V          0.181         0.254         0.046
[04/02 18:50:07    202s]     MQ       N            H          0.075         0.240         0.018
[04/02 18:50:07    202s]     LM       N            V          0.068         0.231         0.016
[04/02 18:50:07    202s]     --------------------------------------------------------------------
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/02 18:50:07    202s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Layer information for route type default_route_type_nonleaf:
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     --------------------------------------------------------------------
[04/02 18:50:07    202s]     Layer    Preferred    Route    Res.          Cap.          RC
[04/02 18:50:07    202s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/02 18:50:07    202s]     --------------------------------------------------------------------
[04/02 18:50:07    202s]     M1       N            H          0.317         0.213         0.068
[04/02 18:50:07    202s]     M2       N            V          0.186         0.267         0.050
[04/02 18:50:07    202s]     M3       Y            H          0.186         0.265         0.049
[04/02 18:50:07    202s]     M4       Y            V          0.186         0.265         0.049
[04/02 18:50:07    202s]     M5       N            H          0.186         0.263         0.049
[04/02 18:50:07    202s]     M6       N            V          0.181         0.254         0.046
[04/02 18:50:07    202s]     MQ       N            H          0.075         0.240         0.018
[04/02 18:50:07    202s]     LM       N            V          0.068         0.231         0.016
[04/02 18:50:07    202s]     --------------------------------------------------------------------
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Via selection for estimated routes (rule default):
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     ------------------------------------------------------------
[04/02 18:50:07    202s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[04/02 18:50:07    202s]     Range                (Ohm)    (fF)     (fs)     Only
[04/02 18:50:07    202s]     ------------------------------------------------------------
[04/02 18:50:07    202s]     M1-M2    V1_H        6.000    0.030    0.180    false
[04/02 18:50:07    202s]     M2-M3    V2_H        6.000    0.020    0.122    false
[04/02 18:50:07    202s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[04/02 18:50:07    202s]     M3-M4    V3_H        6.000    0.020    0.121    false
[04/02 18:50:07    202s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[04/02 18:50:07    202s]     M4-M5    V4_H        6.000    0.020    0.120    false
[04/02 18:50:07    202s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[04/02 18:50:07    202s]     M5-M6    V5_H        6.000    0.019    0.115    false
[04/02 18:50:07    202s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[04/02 18:50:07    202s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[04/02 18:50:07    202s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[04/02 18:50:07    202s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[04/02 18:50:07    202s]     ------------------------------------------------------------
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[04/02 18:50:07    202s]     No ideal or dont_touch nets found in the clock tree
[04/02 18:50:07    202s]     No dont_touch hnets found in the clock tree
[04/02 18:50:07    202s]     No dont_touch hpins found in the clock network.
[04/02 18:50:07    202s]     Checking for illegal sizes of clock logic instances...
[04/02 18:50:07    202s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Filtering reasons for cell type: buffer
[04/02 18:50:07    202s]     =======================================
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:50:07    202s]     Clock trees    Power domain    Reason                         Library cells
[04/02 18:50:07    202s]     ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:50:07    202s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[04/02 18:50:07    202s]     ------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Filtering reasons for cell type: inverter
[04/02 18:50:07    202s]     =========================================
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:50:07    202s]     Clock trees    Power domain    Reason                         Library cells
[04/02 18:50:07    202s]     ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:50:07    202s]     all            auto-default    Library trimming               { CLKINVX3TR }
[04/02 18:50:07    202s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[04/02 18:50:07    202s]                                                                     INVXLTR }
[04/02 18:50:07    202s]     ------------------------------------------------------------------------------------------------------------------------------------------
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.5)
[04/02 18:50:07    202s]     CCOpt configuration status: all checks passed.
[04/02 18:50:07    202s]   Reconstructing clock tree datastructures, skew aware done.
[04/02 18:50:07    202s] Initializing clock structures done.
[04/02 18:50:07    202s] PRO...
[04/02 18:50:07    202s]   PRO active optimizations:
[04/02 18:50:07    202s]    - DRV fixing with sizing
[04/02 18:50:07    202s]   
[04/02 18:50:07    202s]   Detected clock skew data from CTS
[04/02 18:50:07    202s]   Clock DAG stats PRO initial state:
[04/02 18:50:07    202s]     cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:50:07    202s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:50:07    202s]     misc counts      : r=1, pp=0
[04/02 18:50:07    202s]     cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:50:07    202s]     cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:50:07    202s]     sink capacitance : total=0.132pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:50:07    202s]     wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.156pF, total=0.174pF
[04/02 18:50:07    202s]     wire lengths     : top=0.000um, trunk=151.600um, leaf=950.700um, total=1102.300um
[04/02 18:50:07    202s]     hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:50:07    202s]   Clock DAG net violations PRO initial state: none
[04/02 18:50:07    202s]   Clock DAG primary half-corner transition distribution PRO initial state:
[04/02 18:50:07    202s]     Trunk : target=0.100ns count=2 avg=0.093ns sd=0.005ns min=0.090ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:50:07    202s]     Leaf  : target=0.100ns count=2 avg=0.089ns sd=0.006ns min=0.085ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:50:07    202s]   Clock DAG library cell distribution PRO initial state {count}:
[04/02 18:50:07    202s]      Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:50:07    202s]   Clock DAG hash PRO initial state: 14400227141945331562 6208452947572924041
[04/02 18:50:07    202s]   CTS services accumulated run-time stats PRO initial state:
[04/02 18:50:07    202s]     delay calculator: calls=36640, total_wall_time=1.008s, mean_wall_time=0.028ms
[04/02 18:50:07    202s]     legalizer: calls=439, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:50:07    202s]     steiner router: calls=36176, total_wall_time=0.710s, mean_wall_time=0.020ms
[04/02 18:50:07    202s]   Primary reporting skew groups PRO initial state:
[04/02 18:50:07    202s]     skew_group default.clk/typConstraintMode: unconstrained
[04/02 18:50:07    202s]         min path sink: clk_r_REG68_S1/CK
[04/02 18:50:07    202s]         max path sink: clk_r_REG54_S5/CK
[04/02 18:50:07    202s]   Skew group summary PRO initial state:
[04/02 18:50:07    202s]     skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.150, sd=0.003], skew [0.007 vs 0.100], 100% {0.146, 0.154} (wid=0.008 ws=0.004) (gid=0.146 gs=0.004)
[04/02 18:50:07    202s]   Recomputing CTS skew targets...
[04/02 18:50:07    202s]   Resolving skew group constraints...
[04/02 18:50:07    202s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/02 18:50:07    202s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.153ns.
[04/02 18:50:07    202s] Type 'man IMPCCOPT-1059' for more detail.
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Slackened skew group targets:
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     ---------------------------------------------------------------------
[04/02 18:50:07    202s]     Skew group               Desired    Slackened    Desired    Slackened
[04/02 18:50:07    202s]                              Target     Target       Target     Target
[04/02 18:50:07    202s]                              Max ID     Max ID       Skew       Skew
[04/02 18:50:07    202s]     ---------------------------------------------------------------------
[04/02 18:50:07    202s]     clk/typConstraintMode     0.150       0.153         -           -
[04/02 18:50:07    202s]     ---------------------------------------------------------------------
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]   Resolving skew group constraints done.
[04/02 18:50:07    202s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:07    202s]   PRO Fixing DRVs...
[04/02 18:50:07    202s]     Clock DAG hash before 'PRO Fixing DRVs': 14400227141945331562 6208452947572924041
[04/02 18:50:07    202s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[04/02 18:50:07    202s]       delay calculator: calls=36680, total_wall_time=1.009s, mean_wall_time=0.028ms
[04/02 18:50:07    202s]       legalizer: calls=439, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:50:07    202s]       steiner router: calls=36216, total_wall_time=0.711s, mean_wall_time=0.020ms
[04/02 18:50:07    202s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/02 18:50:07    202s]     CCOpt-PRO: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     PRO Statistics: Fix DRVs (cell sizing):
[04/02 18:50:07    202s]     =======================================
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Cell changes by Net Type:
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     -------------------------------------------------------------------------------------------------
[04/02 18:50:07    202s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/02 18:50:07    202s]     -------------------------------------------------------------------------------------------------
[04/02 18:50:07    202s]     top                0            0           0            0                    0                0
[04/02 18:50:07    202s]     trunk              0            0           0            0                    0                0
[04/02 18:50:07    202s]     leaf               0            0           0            0                    0                0
[04/02 18:50:07    202s]     -------------------------------------------------------------------------------------------------
[04/02 18:50:07    202s]     Total              0            0           0            0                    0                0
[04/02 18:50:07    202s]     -------------------------------------------------------------------------------------------------
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/02 18:50:07    202s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/02 18:50:07    202s]     
[04/02 18:50:07    202s]     Clock DAG stats after 'PRO Fixing DRVs':
[04/02 18:50:07    202s]       cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:50:07    202s]       sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:50:07    202s]       misc counts      : r=1, pp=0
[04/02 18:50:07    202s]       cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:50:07    202s]       cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:50:07    202s]       sink capacitance : total=0.132pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:50:07    202s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.156pF, total=0.174pF
[04/02 18:50:07    202s]       wire lengths     : top=0.000um, trunk=151.600um, leaf=950.700um, total=1102.300um
[04/02 18:50:07    202s]       hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:50:07    202s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[04/02 18:50:07    202s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[04/02 18:50:07    202s]       Trunk : target=0.100ns count=2 avg=0.093ns sd=0.005ns min=0.090ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:50:07    202s]       Leaf  : target=0.100ns count=2 avg=0.089ns sd=0.006ns min=0.085ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:50:07    202s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[04/02 18:50:07    202s]        Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:50:07    202s]     Clock DAG hash after 'PRO Fixing DRVs': 14400227141945331562 6208452947572924041
[04/02 18:50:07    202s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[04/02 18:50:07    202s]       delay calculator: calls=36680, total_wall_time=1.009s, mean_wall_time=0.028ms
[04/02 18:50:07    202s]       legalizer: calls=439, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:50:07    202s]       steiner router: calls=36216, total_wall_time=0.711s, mean_wall_time=0.020ms
[04/02 18:50:07    202s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[04/02 18:50:07    202s]       skew_group default.clk/typConstraintMode: unconstrained
[04/02 18:50:07    202s]           min path sink: clk_r_REG68_S1/CK
[04/02 18:50:07    202s]           max path sink: clk_r_REG54_S5/CK
[04/02 18:50:07    202s]     Skew group summary after 'PRO Fixing DRVs':
[04/02 18:50:07    202s]       skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154], skew [0.007 vs 0.100]
[04/02 18:50:07    202s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/02 18:50:07    202s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:07    202s]   
[04/02 18:50:07    202s]   Slew Diagnostics: After DRV fixing
[04/02 18:50:07    202s]   ==================================
[04/02 18:50:07    202s]   
[04/02 18:50:07    202s]   Global Causes:
[04/02 18:50:07    202s]   
[04/02 18:50:07    202s]   -------------------------------------
[04/02 18:50:07    202s]   Cause
[04/02 18:50:07    202s]   -------------------------------------
[04/02 18:50:07    202s]   DRV fixing with buffering is disabled
[04/02 18:50:07    202s]   -------------------------------------
[04/02 18:50:07    202s]   
[04/02 18:50:07    202s]   Top 5 overslews:
[04/02 18:50:07    202s]   
[04/02 18:50:07    202s]   ---------------------------------
[04/02 18:50:07    202s]   Overslew    Causes    Driving Pin
[04/02 18:50:07    202s]   ---------------------------------
[04/02 18:50:07    202s]     (empty table)
[04/02 18:50:07    202s]   ---------------------------------
[04/02 18:50:07    202s]   
[04/02 18:50:07    202s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/02 18:50:07    202s]   
[04/02 18:50:07    202s]   -------------------
[04/02 18:50:07    202s]   Cause    Occurences
[04/02 18:50:07    202s]   -------------------
[04/02 18:50:07    202s]     (empty table)
[04/02 18:50:07    202s]   -------------------
[04/02 18:50:07    202s]   
[04/02 18:50:07    202s]   Violation diagnostics counts from the 0 nodes that have violations:
[04/02 18:50:07    202s]   
[04/02 18:50:07    202s]   -------------------
[04/02 18:50:07    202s]   Cause    Occurences
[04/02 18:50:07    202s]   -------------------
[04/02 18:50:07    202s]     (empty table)
[04/02 18:50:07    202s]   -------------------
[04/02 18:50:07    202s]   
[04/02 18:50:07    202s]   Reconnecting optimized routes...
[04/02 18:50:07    202s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:07    202s]   Set dirty flag on 0 instances, 0 nets
[04/02 18:50:07    202s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[04/02 18:50:07    202s] End AAE Lib Interpolated Model. (MEM=3852.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:07    202s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:07    202s]   Clock DAG stats PRO final:
[04/02 18:50:07    202s]     cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
[04/02 18:50:07    202s]     sink counts      : regular=77, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=77
[04/02 18:50:07    202s]     misc counts      : r=1, pp=0
[04/02 18:50:07    202s]     cell areas       : b=0.000um^2, i=47.520um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=47.520um^2
[04/02 18:50:07    202s]     cell capacitance : b=0.000pF, i=0.063pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.063pF
[04/02 18:50:07    202s]     sink capacitance : total=0.132pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[04/02 18:50:07    202s]     wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.156pF, total=0.174pF
[04/02 18:50:07    202s]     wire lengths     : top=0.000um, trunk=151.600um, leaf=950.700um, total=1102.300um
[04/02 18:50:07    202s]     hp wire lengths  : top=0.000um, trunk=114.000um, leaf=395.200um, total=509.200um
[04/02 18:50:07    202s]   Clock DAG net violations PRO final: none
[04/02 18:50:07    202s]   Clock DAG primary half-corner transition distribution PRO final:
[04/02 18:50:07    202s]     Trunk : target=0.100ns count=2 avg=0.093ns sd=0.005ns min=0.090ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[04/02 18:50:07    202s]     Leaf  : target=0.100ns count=2 avg=0.089ns sd=0.006ns min=0.085ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/02 18:50:07    202s]   Clock DAG library cell distribution PRO final {count}:
[04/02 18:50:07    202s]      Invs: CLKINVX20TR: 1 CLKINVX16TR: 1 CLKINVX8TR: 1 
[04/02 18:50:07    202s]   Clock DAG hash PRO final: 14400227141945331562 6208452947572924041
[04/02 18:50:07    202s]   CTS services accumulated run-time stats PRO final:
[04/02 18:50:07    202s]     delay calculator: calls=36684, total_wall_time=1.010s, mean_wall_time=0.028ms
[04/02 18:50:07    202s]     legalizer: calls=439, total_wall_time=0.016s, mean_wall_time=0.037ms
[04/02 18:50:07    202s]     steiner router: calls=36216, total_wall_time=0.711s, mean_wall_time=0.020ms
[04/02 18:50:07    202s]   Primary reporting skew groups PRO final:
[04/02 18:50:07    202s]     skew_group default.clk/typConstraintMode: unconstrained
[04/02 18:50:07    202s]         min path sink: clk_r_REG68_S1/CK
[04/02 18:50:07    202s]         max path sink: clk_r_REG54_S5/CK
[04/02 18:50:07    202s]   Skew group summary PRO final:
[04/02 18:50:07    202s]     skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.154, avg=0.150, sd=0.003], skew [0.007 vs 0.100], 100% {0.146, 0.154} (wid=0.008 ws=0.004) (gid=0.146 gs=0.004)
[04/02 18:50:07    202s] PRO done.
[04/02 18:50:07    202s] Restoring CTS place status for unmodified clock tree cells and sinks.
[04/02 18:50:07    202s] numClockCells = 5, numClockCellsFixed = 0, numClockCellsRestored = 3, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/02 18:50:07    202s] Net route status summary:
[04/02 18:50:07    202s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:50:07    202s]   Non-clock:   656 (unrouted=2, trialRouted=0, noStatus=0, routed=654, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[04/02 18:50:07    202s] Updating delays...
[04/02 18:50:07    202s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:50:07    202s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:50:07    202s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:50:07    202s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:50:07    202s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:50:07    202s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:50:07    202s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:50:07    202s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:50:07    202s] Dumping Information for Job ...
[04/02 18:50:07    202s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[04/02 18:50:07    202s] Updating delays done.
[04/02 18:50:07    202s] PRO done. (took cpu=0:00:01.5 real=0:00:01.8)
[04/02 18:50:07    202s] Leaving CCOpt scope - Cleaning up placement interface...
[04/02 18:50:07    202s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4278.8M, EPOCH TIME: 1680475807.573852
[04/02 18:50:07    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[04/02 18:50:07    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:07    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:07    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:07    202s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.006, MEM:3966.8M, EPOCH TIME: 1680475807.580257
[04/02 18:50:07    202s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:07    202s] *** ClockDrv #1 [finish] (optDesign #7) : cpu/real = 0:00:01.5/0:00:01.8 (0.8), totSession cpu/real = 0:03:22.6/0:06:21.6 (0.5), mem = 3893.3M
[04/02 18:50:07    202s] 
[04/02 18:50:07    202s] =============================================================================================
[04/02 18:50:07    202s]  Step TAT Report : ClockDrv #1 / optDesign #7                                   21.14-s109_1
[04/02 18:50:07    202s] =============================================================================================
[04/02 18:50:07    202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:50:07    202s] ---------------------------------------------------------------------------------------------
[04/02 18:50:07    202s] [ OptimizationStep       ]      1   0:00:01.7  (  96.1 % )     0:00:01.8 /  0:00:01.5    0.8
[04/02 18:50:07    202s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.1
[04/02 18:50:07    202s] [ IncrDelayCalc          ]      3   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.0    0.1
[04/02 18:50:07    202s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:07    202s] ---------------------------------------------------------------------------------------------
[04/02 18:50:07    202s]  ClockDrv #1 TOTAL                  0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.5    0.8
[04/02 18:50:07    202s] ---------------------------------------------------------------------------------------------
[04/02 18:50:07    202s] 
[04/02 18:50:07    202s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:50:07    202s] **INFO: Start fixing DRV (Mem = 3760.27M) ...
[04/02 18:50:07    202s] Begin: GigaOpt DRV Optimization
[04/02 18:50:07    202s] Glitch fixing enabled
[04/02 18:50:07    202s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[04/02 18:50:07    202s] *** DrvOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:03:22.6/0:06:21.7 (0.5), mem = 3760.3M
[04/02 18:50:07    202s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:50:07    202s] End AAE Lib Interpolated Model. (MEM=3760.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:07    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.26
[04/02 18:50:07    202s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/02 18:50:07    202s] ### Creating PhyDesignMc. totSessionCpu=0:03:23 mem=3760.3M
[04/02 18:50:07    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:3760.3M, EPOCH TIME: 1680475807.681879
[04/02 18:50:07    202s] Processing tracks to init pin-track alignment.
[04/02 18:50:07    202s] z: 2, totalTracks: 1
[04/02 18:50:07    202s] z: 4, totalTracks: 1
[04/02 18:50:07    202s] z: 6, totalTracks: 1
[04/02 18:50:07    202s] z: 8, totalTracks: 1
[04/02 18:50:07    202s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:50:07    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3760.3M, EPOCH TIME: 1680475807.686048
[04/02 18:50:07    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:07    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:07    202s] 
[04/02 18:50:07    202s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:07    202s] 
[04/02 18:50:07    202s]  Skipping Bad Lib Cell Checking (CMU) !
[04/02 18:50:07    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.017, MEM:3749.3M, EPOCH TIME: 1680475807.703073
[04/02 18:50:07    202s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3749.3M, EPOCH TIME: 1680475807.703238
[04/02 18:50:07    202s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3749.3M, EPOCH TIME: 1680475807.705475
[04/02 18:50:07    202s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3749.3MB).
[04/02 18:50:07    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.024, MEM:3749.3M, EPOCH TIME: 1680475807.705872
[04/02 18:50:07    202s] TotalInstCnt at PhyDesignMc Initialization: 656
[04/02 18:50:07    202s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:23 mem=3749.3M
[04/02 18:50:07    202s] #optDebug: Start CG creation (mem=3749.3M)
[04/02 18:50:07    202s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[04/02 18:50:07    202s] (cpu=0:00:00.1, mem=3825.8M)
[04/02 18:50:07    202s]  ...processing cgPrt (cpu=0:00:00.1, mem=3825.8M)
[04/02 18:50:07    202s]  ...processing cgEgp (cpu=0:00:00.1, mem=3825.8M)
[04/02 18:50:07    202s]  ...processing cgPbk (cpu=0:00:00.1, mem=3825.8M)
[04/02 18:50:07    202s]  ...processing cgNrb(cpu=0:00:00.1, mem=3825.8M)
[04/02 18:50:07    202s]  ...processing cgObs (cpu=0:00:00.1, mem=3825.8M)
[04/02 18:50:07    202s]  ...processing cgCon (cpu=0:00:00.1, mem=3825.8M)
[04/02 18:50:07    202s]  ...processing cgPdm (cpu=0:00:00.1, mem=3825.8M)
[04/02 18:50:07    202s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3825.8M)
[04/02 18:50:07    202s] ### Creating RouteCongInterface, started
[04/02 18:50:07    202s] {MMLU 0 4 658}
[04/02 18:50:07    202s] ### Creating LA Mngr. totSessionCpu=0:03:23 mem=3825.8M
[04/02 18:50:07    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:23 mem=3825.8M
[04/02 18:50:07    202s] ### Creating RouteCongInterface, finished
[04/02 18:50:07    202s] 
[04/02 18:50:07    202s] Creating Lib Analyzer ...
[04/02 18:50:07    202s] 
[04/02 18:50:07    202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:50:07    202s] Summary for sequential cells identification: 
[04/02 18:50:07    202s]   Identified SBFF number: 112
[04/02 18:50:07    202s]   Identified MBFF number: 0
[04/02 18:50:07    202s]   Identified SB Latch number: 0
[04/02 18:50:07    202s]   Identified MB Latch number: 0
[04/02 18:50:07    202s]   Not identified SBFF number: 8
[04/02 18:50:07    202s]   Not identified MBFF number: 0
[04/02 18:50:07    202s]   Not identified SB Latch number: 0
[04/02 18:50:07    202s]   Not identified MB Latch number: 0
[04/02 18:50:07    202s]   Number of sequential cells which are not FFs: 34
[04/02 18:50:07    202s]  Visiting view : setupAnalysis
[04/02 18:50:07    202s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:07    202s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:07    202s]  Visiting view : holdAnalysis
[04/02 18:50:07    202s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:07    202s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:07    202s] TLC MultiMap info (StdDelay):
[04/02 18:50:07    202s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:07    202s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:07    202s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:07    202s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:07    202s]  Setting StdDelay to: 22.7ps
[04/02 18:50:07    202s] 
[04/02 18:50:07    202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:50:07    202s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:50:07    202s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:50:07    202s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:50:07    202s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[04/02 18:50:07    202s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:50:07    202s] 
[04/02 18:50:07    202s] {RT rc-typ 0 4 4 0}
[04/02 18:50:08    203s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:24 mem=3825.8M
[04/02 18:50:08    203s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:24 mem=3825.8M
[04/02 18:50:08    203s] Creating Lib Analyzer, finished. 
[04/02 18:50:09    204s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[04/02 18:50:09    204s] **INFO: Disabling fanout fix in postRoute stage.
[04/02 18:50:09    204s] [GPS-DRV] Optimizer parameters ============================= 
[04/02 18:50:09    204s] [GPS-DRV] maxDensity (design): 0.95
[04/02 18:50:09    204s] [GPS-DRV] maxLocalDensity: 0.96
[04/02 18:50:09    204s] [GPS-DRV] MaintainWNS: 1
[04/02 18:50:09    204s] [GPS-DRV] All active and enabled setup views
[04/02 18:50:09    204s] [GPS-DRV]     setupAnalysis
[04/02 18:50:09    204s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:50:09    204s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[04/02 18:50:09    204s] [GPS-DRV] maxLength on: Threshold = 1000um
[04/02 18:50:09    204s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/02 18:50:09    204s] [GPS-DRV] timing-driven DRV settings
[04/02 18:50:09    204s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/02 18:50:09    204s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4068.1M, EPOCH TIME: 1680475809.260644
[04/02 18:50:09    204s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4068.1M, EPOCH TIME: 1680475809.260823
[04/02 18:50:09    204s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:50:09    204s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:50:09    204s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:50:09    204s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/02 18:50:09    204s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:50:09    204s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/02 18:50:09    204s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:50:09    204s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:50:09    204s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:50:09    204s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:50:09    204s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 17.90%|          |         |
[04/02 18:50:09    204s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[04/02 18:50:09    204s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/02 18:50:09    204s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/02 18:50:09    204s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 17.90%| 0:00:00.0|  4100.1M|
[04/02 18:50:09    204s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4100.1M) ***
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] Begin: glitch net info
[04/02 18:50:09    204s] glitch slack range: number of glitch nets
[04/02 18:50:09    204s] glitch slack < -0.32 : 0
[04/02 18:50:09    204s] -0.32 < glitch slack < -0.28 : 0
[04/02 18:50:09    204s] -0.28 < glitch slack < -0.24 : 0
[04/02 18:50:09    204s] -0.24 < glitch slack < -0.2 : 0
[04/02 18:50:09    204s] -0.2 < glitch slack < -0.16 : 0
[04/02 18:50:09    204s] -0.16 < glitch slack < -0.12 : 0
[04/02 18:50:09    204s] -0.12 < glitch slack < -0.08 : 0
[04/02 18:50:09    204s] -0.08 < glitch slack < -0.04 : 0
[04/02 18:50:09    204s] -0.04 < glitch slack : 0
[04/02 18:50:09    204s] End: glitch net info
[04/02 18:50:09    204s] Total-nets :: 658, Stn-nets :: 0, ratio :: 0 %, Total-len 15398.8, Stn-len 0
[04/02 18:50:09    204s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3938.8M, EPOCH TIME: 1680475809.300538
[04/02 18:50:09    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:50:09    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:09    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:09    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:09    204s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3792.8M, EPOCH TIME: 1680475809.304191
[04/02 18:50:09    204s] TotalInstCnt at PhyDesignMc Destruction: 656
[04/02 18:50:09    204s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.26
[04/02 18:50:09    204s] *** DrvOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.5/0:00:01.6 (0.9), totSession cpu/real = 0:03:24.1/0:06:23.3 (0.5), mem = 3792.8M
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] =============================================================================================
[04/02 18:50:09    204s]  Step TAT Report : DrvOpt #1 / optDesign #7                                     21.14-s109_1
[04/02 18:50:09    204s] =============================================================================================
[04/02 18:50:09    204s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:50:09    204s] ---------------------------------------------------------------------------------------------
[04/02 18:50:09    204s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.6
[04/02 18:50:09    204s] [ CellServerInit         ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.6
[04/02 18:50:09    204s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  57.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/02 18:50:09    204s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:09    204s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/02 18:50:09    204s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:09    204s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:09    204s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  11.0 % )     0:00:00.2 /  0:00:00.1    0.5
[04/02 18:50:09    204s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[04/02 18:50:09    204s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:09    204s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/02 18:50:09    204s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:09    204s] [ MISC                   ]          0:00:00.4  (  26.6 % )     0:00:00.4 /  0:00:00.4    1.0
[04/02 18:50:09    204s] ---------------------------------------------------------------------------------------------
[04/02 18:50:09    204s]  DrvOpt #1 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    0.9
[04/02 18:50:09    204s] ---------------------------------------------------------------------------------------------
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] drv optimizer changes nothing and skips refinePlace
[04/02 18:50:09    204s] End: GigaOpt DRV Optimization
[04/02 18:50:09    204s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2614.6M, totSessionCpu=0:03:24 **
[04/02 18:50:09    204s] *info:
[04/02 18:50:09    204s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3792.82M).
[04/02 18:50:09    204s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3792.8M, EPOCH TIME: 1680475809.370318
[04/02 18:50:09    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:09    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:09    204s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:3794.3M, EPOCH TIME: 1680475809.388435
[04/02 18:50:09    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:09    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:09    204s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=3792.8M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3982.7M, EPOCH TIME: 1680475809.493366
[04/02 18:50:09    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:09    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:09    204s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.020, MEM:3984.2M, EPOCH TIME: 1680475809.513167
[04/02 18:50:09    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:09    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:09    204s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2615.0M, totSessionCpu=0:03:24 **
[04/02 18:50:09    204s]   DRV Snapshot: (REF)
[04/02 18:50:09    204s]          Tran DRV: 0 (0)
[04/02 18:50:09    204s]           Cap DRV: 0 (0)
[04/02 18:50:09    204s]        Fanout DRV: 0 (0)
[04/02 18:50:09    204s]            Glitch: 0 (0)
[04/02 18:50:09    204s] *** Timing Is met
[04/02 18:50:09    204s] *** Check timing (0:00:00.0)
[04/02 18:50:09    204s] *** Setup timing is met (target slack 0.05ns)
[04/02 18:50:09    204s]   Timing Snapshot: (REF)
[04/02 18:50:09    204s]      Weighted WNS: 0.000
[04/02 18:50:09    204s]       All  PG WNS: 0.000
[04/02 18:50:09    204s]       High PG WNS: 0.000
[04/02 18:50:09    204s]       All  PG TNS: 0.000
[04/02 18:50:09    204s]       High PG TNS: 0.000
[04/02 18:50:09    204s]       Low  PG TNS: 0.000
[04/02 18:50:09    204s]    Category Slack: { [L, 0.000] [H, 0.000] }
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] **INFO: flowCheckPoint #28 OptimizationPreEco
[04/02 18:50:09    204s] Running postRoute recovery in preEcoRoute mode
[04/02 18:50:09    204s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2616.9M, totSessionCpu=0:03:24 **
[04/02 18:50:09    204s]   DRV Snapshot: (TGT)
[04/02 18:50:09    204s]          Tran DRV: 0 (0)
[04/02 18:50:09    204s]           Cap DRV: 0 (0)
[04/02 18:50:09    204s]        Fanout DRV: 0 (0)
[04/02 18:50:09    204s]            Glitch: 0 (0)
[04/02 18:50:09    204s] Checking DRV degradation...
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] Recovery Manager:
[04/02 18:50:09    204s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:50:09    204s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:50:09    204s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:50:09    204s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/02 18:50:09    204s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3794.82M, totSessionCpu=0:03:24).
[04/02 18:50:09    204s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2616.9M, totSessionCpu=0:03:24 **
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s]   DRV Snapshot: (REF)
[04/02 18:50:09    204s]          Tran DRV: 0 (0)
[04/02 18:50:09    204s]           Cap DRV: 0 (0)
[04/02 18:50:09    204s]        Fanout DRV: 0 (0)
[04/02 18:50:09    204s]            Glitch: 0 (0)
[04/02 18:50:09    204s] Skipping post route harden opt
[04/02 18:50:09    204s] **INFO: Skipping refine place as no legal commits were detected
[04/02 18:50:09    204s] {MMLU 0 4 658}
[04/02 18:50:09    204s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=3928.4M
[04/02 18:50:09    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=3928.4M
[04/02 18:50:09    204s] Default Rule : ""
[04/02 18:50:09    204s] Non Default Rules :
[04/02 18:50:09    204s] Worst Slack : 0.000 ns
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] Start Layer Assignment ...
[04/02 18:50:09    204s] WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] Select 12 cadidates out of 660.
[04/02 18:50:09    204s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[04/02 18:50:09    204s] GigaOpt: setting up router preferences
[04/02 18:50:09    204s] GigaOpt: 0 nets assigned router directives
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] Start Assign Priority Nets ...
[04/02 18:50:09    204s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[04/02 18:50:09    204s] Existing Priority Nets 0 (0.0%)
[04/02 18:50:09    204s] Total Assign Priority Nets 19 (2.9%)
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] Set Prefer Layer Routing Effort ...
[04/02 18:50:09    204s] Total Net(658) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] {MMLU 0 4 658}
[04/02 18:50:09    204s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=3928.4M
[04/02 18:50:09    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=3928.4M
[04/02 18:50:09    204s] #optDebug: Start CG creation (mem=3928.4M)
[04/02 18:50:09    204s]  ...initializing CG  maxDriveDist 1665.751000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 166.575000 
[04/02 18:50:09    204s] (cpu=0:00:00.1, mem=3928.4M)
[04/02 18:50:09    204s]  ...processing cgPrt (cpu=0:00:00.1, mem=3928.4M)
[04/02 18:50:09    204s]  ...processing cgEgp (cpu=0:00:00.1, mem=3928.4M)
[04/02 18:50:09    204s]  ...processing cgPbk (cpu=0:00:00.1, mem=3928.4M)
[04/02 18:50:09    204s]  ...processing cgNrb(cpu=0:00:00.1, mem=3928.4M)
[04/02 18:50:09    204s]  ...processing cgObs (cpu=0:00:00.1, mem=3928.4M)
[04/02 18:50:09    204s]  ...processing cgCon (cpu=0:00:00.1, mem=3928.4M)
[04/02 18:50:09    204s]  ...processing cgPdm (cpu=0:00:00.1, mem=3928.4M)
[04/02 18:50:09    204s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3928.4M)
[04/02 18:50:09    204s] Default Rule : ""
[04/02 18:50:09    204s] Non Default Rules :
[04/02 18:50:09    204s] Worst Slack : 0.000 ns
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] Start Layer Assignment ...
[04/02 18:50:09    204s] WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] Select 14 cadidates out of 660.
[04/02 18:50:09    204s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[04/02 18:50:09    204s] GigaOpt: setting up router preferences
[04/02 18:50:09    204s] GigaOpt: 0 nets assigned router directives
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s] Start Assign Priority Nets ...
[04/02 18:50:09    204s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[04/02 18:50:09    204s] Existing Priority Nets 0 (0.0%)
[04/02 18:50:09    204s] Total Assign Priority Nets 19 (2.9%)
[04/02 18:50:09    204s] {MMLU 0 4 658}
[04/02 18:50:09    204s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=3928.4M
[04/02 18:50:09    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=3928.4M
[04/02 18:50:09    204s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3928.4M, EPOCH TIME: 1680475809.903666
[04/02 18:50:09    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:09    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:09    204s] 
[04/02 18:50:09    204s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:09    204s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.083, MEM:3929.8M, EPOCH TIME: 1680475809.987163
[04/02 18:50:09    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:09    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:10    204s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:50:10    204s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3928.4M, EPOCH TIME: 1680475810.088878
[04/02 18:50:10    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:10    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:10    204s] 
[04/02 18:50:10    204s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:10    204s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:3929.8M, EPOCH TIME: 1680475810.106697
[04/02 18:50:10    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:10    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:10    204s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 2579.8M, totSessionCpu=0:03:25 **
[04/02 18:50:10    204s] **INFO: flowCheckPoint #29 GlobalDetailRoute
[04/02 18:50:10    204s] -routeWithEco false                       # bool, default=false
[04/02 18:50:10    204s] -routeSelectedNetOnly false               # bool, default=false
[04/02 18:50:10    204s] -routeWithTimingDriven true               # bool, default=false, user setting
[04/02 18:50:10    204s] -routeWithSiDriven true                   # bool, default=false, user setting
[04/02 18:50:10    204s] Existing Dirty Nets : 0
[04/02 18:50:10    204s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/02 18:50:10    204s] Reset Dirty Nets : 0
[04/02 18:50:10    204s] *** EcoRoute #1 [begin] (optDesign #7) : totSession cpu/real = 0:03:24.6/0:06:24.2 (0.5), mem = 3762.8M
[04/02 18:50:10    204s] 
[04/02 18:50:10    204s] globalDetailRoute
[04/02 18:50:10    204s] 
[04/02 18:50:10    204s] #Start globalDetailRoute on Sun Apr  2 18:50:10 2023
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] ### Time Record (globalDetailRoute) is installed.
[04/02 18:50:10    204s] ### Time Record (Pre Callback) is installed.
[04/02 18:50:10    204s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_NgTEUw.rcdb.d/Main_controller.rcdb.d': 47 access done (mem: 3762.840M)
[04/02 18:50:10    204s] ### Time Record (Pre Callback) is uninstalled.
[04/02 18:50:10    204s] ### Time Record (DB Import) is installed.
[04/02 18:50:10    204s] ### Time Record (Timing Data Generation) is installed.
[04/02 18:50:10    204s] ### Time Record (Timing Data Generation) is uninstalled.
[04/02 18:50:10    204s] ### Net info: total nets: 660
[04/02 18:50:10    204s] ### Net info: dirty nets: 0
[04/02 18:50:10    204s] ### Net info: marked as disconnected nets: 0
[04/02 18:50:10    204s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/02 18:50:10    204s] #num needed restored net=0
[04/02 18:50:10    204s] #need_extraction net=0 (total=660)
[04/02 18:50:10    204s] ### Net info: fully routed nets: 658
[04/02 18:50:10    204s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:50:10    204s] ### Net info: unrouted nets: 0
[04/02 18:50:10    204s] ### Net info: re-extraction nets: 0
[04/02 18:50:10    204s] ### Net info: ignored nets: 0
[04/02 18:50:10    204s] ### Net info: skip routing nets: 0
[04/02 18:50:10    204s] ### import design signature (115): route=379005114 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1114667847 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:50:10    204s] ### Time Record (DB Import) is uninstalled.
[04/02 18:50:10    204s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/02 18:50:10    204s] #RTESIG:78da9594cb6ac3301045bbee570c4a162934ae66e4e8b14c21dbb484b45be3c47230f801
[04/02 18:50:10    204s] #       b60c6dbfbe4a288594544abcd41cdf918ec69e4cdf571b608409a6f301b9c910d61b222e
[04/02 18:50:10    204s] #       49cf51927922cc7ce9ed99dd4fa62faf5b140bc0849f1e98957597bb471807dbc3609dab
[04/02 18:50:10    204s] #       dac3c30f972294793d5898edbaaebec89091e74cf1d9e64db587c296f958bb3fb8140a5c
[04/02 18:50:10    204s] #       3f8612a54e81b55d6b19cc06d7fbc2454c710476ea1ce1848875547e53acb1453536e12c
[04/02 18:50:10    204s] #       ad0c20178a2b2105ccaad6d983ed2fa2462d80f5fbace90a5b27bbaa0d271b63a2aa11e9
[04/02 18:50:10    204s] #       5c5e58351eafef26fca6f485124094a8f814495f8f9e4da2bc02525758529a802dd7dbd5
[04/02 18:50:10    204s] #       7abddc6ec2da5119040adfa467e475e3811aa3d38d5afbb4c1e56d91f785cfb3edd8fc47
[04/02 18:50:10    204s] #       aadf0f2140191eed69a48e31c411e38c5e441924ee6de51f6155843285342c9e505dd1ce
[04/02 18:50:10    204s] #       eb8c325e113b42913d11f95f4ae2aac6af656555db0c05a292d2af95c9e1ebdfd7efbe01
[04/02 18:50:10    204s] #       8d77b1d8
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #Skip comparing routing design signature in db-snapshot flow
[04/02 18:50:10    204s] ### Time Record (Data Preparation) is installed.
[04/02 18:50:10    204s] #RTESIG:78da95944d4bc43010863dfb2b86e8a1825b33936e3e8e2b78adb2ac5e4b779b2e857e40
[04/02 18:50:10    204s] #       9b82faeb8d2282b226dd1c334fde99bc33c9d5f5cbc31618618ad96a426e0a847c4bc425
[04/02 18:50:10    204s] #       e9154a327784850f3ddfb3cbabebc7a71d8a3560cabf1624753b94ee16e6c98e3059e79a
[04/02 18:50:10    204s] #       fe78f3cd650875d94e1692fd30b4271932f23753bdf565d71ca0b27539b7ee0f2e850237
[04/02 18:50:10    204s] #       ce2145a93360fdd05b06c9e4461f3889298ec0be324738216219952f8a75b66ae62eaca5
[04/02 18:50:10    204s] #       9501e4427125a480a4e99d3ddaf1246ad41ad87828baa1b26dba6ffab0b231266a3522fd
[04/02 18:50:10    204s] #       362f6c357eb6ef2cfc2cf5b5124094aaf814491f8fde4da25c00a9052e294dc036f9ee21
[04/02 18:50:10    204s] #       cf37bb6dd876540681c29df48c5c361ea8313adda8b5579b5cd957e558793ddbcfdd7fa4
[04/02 18:50:10    204s] #       fa790801caf0684e437ad15b4123754c8c38629cd1eb2883c4bdade56bb82442994116ee
[04/02 18:50:10    204s] #       10a15a90cefb1e65bc97ec138ad444e4ff9ed4359ddf2beaa6b5050a4425a5dfabd3e3fb
[04/02 18:50:10    204s] #       bfc72f3e001440be90
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:50:10    204s] ### Time Record (Global Routing) is installed.
[04/02 18:50:10    204s] ### Time Record (Global Routing) is uninstalled.
[04/02 18:50:10    204s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/02 18:50:10    204s] #Total number of routable nets = 658.
[04/02 18:50:10    204s] #Total number of nets in the design = 660.
[04/02 18:50:10    204s] #658 routable nets have routed wires.
[04/02 18:50:10    204s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/02 18:50:10    204s] #No nets have been global routed.
[04/02 18:50:10    204s] #Using multithreading with 6 threads.
[04/02 18:50:10    204s] ### Time Record (Data Preparation) is installed.
[04/02 18:50:10    204s] #Start routing data preparation on Sun Apr  2 18:50:10 2023
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:50:10    204s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:50:10    204s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:50:10    204s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:50:10    204s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:50:10    204s] #Build and mark too close pins for the same net.
[04/02 18:50:10    204s] ### Time Record (Cell Pin Access) is installed.
[04/02 18:50:10    204s] #Initial pin access analysis.
[04/02 18:50:10    204s] #Detail pin access analysis.
[04/02 18:50:10    204s] ### Time Record (Cell Pin Access) is uninstalled.
[04/02 18:50:10    204s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:50:10    204s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:10    204s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:10    204s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:10    204s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:10    204s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:10    204s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:50:10    204s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:50:10    204s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[04/02 18:50:10    204s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2586.93 (MB), peak = 2822.64 (MB)
[04/02 18:50:10    204s] #Regenerating Ggrids automatically.
[04/02 18:50:10    204s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:50:10    204s] #Using automatically generated G-grids.
[04/02 18:50:10    204s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:50:10    204s] #Done routing data preparation.
[04/02 18:50:10    204s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2588.68 (MB), peak = 2822.64 (MB)
[04/02 18:50:10    204s] #Found 0 nets for post-route si or timing fixing.
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #Finished routing data preparation on Sun Apr  2 18:50:10 2023
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #Cpu time = 00:00:00
[04/02 18:50:10    204s] #Elapsed time = 00:00:00
[04/02 18:50:10    204s] #Increased memory = 5.78 (MB)
[04/02 18:50:10    204s] #Total memory = 2588.68 (MB)
[04/02 18:50:10    204s] #Peak memory = 2822.64 (MB)
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:50:10    204s] ### Time Record (Global Routing) is installed.
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #Start global routing on Sun Apr  2 18:50:10 2023
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #Start global routing initialization on Sun Apr  2 18:50:10 2023
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #WARNING (NRGR-22) Design is already detail routed.
[04/02 18:50:10    204s] ### Time Record (Global Routing) is uninstalled.
[04/02 18:50:10    204s] ### Time Record (Data Preparation) is installed.
[04/02 18:50:10    204s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:50:10    204s] ### track-assign external-init starts on Sun Apr  2 18:50:10 2023 with memory = 2588.68 (MB), peak = 2822.64 (MB)
[04/02 18:50:10    204s] ### Time Record (Track Assignment) is installed.
[04/02 18:50:10    204s] ### Time Record (Track Assignment) is uninstalled.
[04/02 18:50:10    204s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.8 GB --0.75 [6]--
[04/02 18:50:10    204s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/02 18:50:10    204s] #Cpu time = 00:00:00
[04/02 18:50:10    204s] #Elapsed time = 00:00:00
[04/02 18:50:10    204s] #Increased memory = 5.93 (MB)
[04/02 18:50:10    204s] #Total memory = 2588.83 (MB)
[04/02 18:50:10    204s] #Peak memory = 2822.64 (MB)
[04/02 18:50:10    204s] #Using multithreading with 6 threads.
[04/02 18:50:10    204s] ### Time Record (Detail Routing) is installed.
[04/02 18:50:10    204s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #Start Detail Routing..
[04/02 18:50:10    204s] #start initial detail routing ...
[04/02 18:50:10    204s] ### Design has 0 dirty nets, has valid drcs
[04/02 18:50:10    204s] ### Routing stats:
[04/02 18:50:10    204s] #   number of violations = 0
[04/02 18:50:10    204s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2588.83 (MB), peak = 2822.64 (MB)
[04/02 18:50:10    204s] #Complete Detail Routing.
[04/02 18:50:10    204s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:50:10    204s] #Total wire length = 15399 um.
[04/02 18:50:10    204s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:50:10    204s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:50:10    204s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:50:10    204s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:50:10    204s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:50:10    204s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:50:10    204s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:50:10    204s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:50:10    204s] #Total wire length on LAYER LM = 0 um.
[04/02 18:50:10    204s] #Total number of vias = 4450
[04/02 18:50:10    204s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:50:10    204s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:50:10    204s] #Up-Via Summary (total 4450):
[04/02 18:50:10    204s] #                   single-cut          multi-cut      Total
[04/02 18:50:10    204s] #-----------------------------------------------------------
[04/02 18:50:10    204s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:50:10    204s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:50:10    204s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:50:10    204s] #-----------------------------------------------------------
[04/02 18:50:10    204s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #Total number of DRC violations = 0
[04/02 18:50:10    204s] ### Time Record (Detail Routing) is uninstalled.
[04/02 18:50:10    204s] #Cpu time = 00:00:00
[04/02 18:50:10    204s] #Elapsed time = 00:00:00
[04/02 18:50:10    204s] #Increased memory = 0.00 (MB)
[04/02 18:50:10    204s] #Total memory = 2588.83 (MB)
[04/02 18:50:10    204s] #Peak memory = 2822.64 (MB)
[04/02 18:50:10    204s] ### Time Record (Antenna Fixing) is installed.
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #start routing for process antenna violation fix ...
[04/02 18:50:10    204s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:50:10    204s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:50:10    204s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2604.30 (MB), peak = 2822.64 (MB)
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:50:10    204s] #Total wire length = 15399 um.
[04/02 18:50:10    204s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:50:10    204s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:50:10    204s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:50:10    204s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:50:10    204s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:50:10    204s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:50:10    204s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:50:10    204s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:50:10    204s] #Total wire length on LAYER LM = 0 um.
[04/02 18:50:10    204s] #Total number of vias = 4450
[04/02 18:50:10    204s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:50:10    204s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:50:10    204s] #Up-Via Summary (total 4450):
[04/02 18:50:10    204s] #                   single-cut          multi-cut      Total
[04/02 18:50:10    204s] #-----------------------------------------------------------
[04/02 18:50:10    204s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:50:10    204s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:50:10    204s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:50:10    204s] #-----------------------------------------------------------
[04/02 18:50:10    204s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #Total number of DRC violations = 0
[04/02 18:50:10    204s] #Total number of process antenna violations = 0
[04/02 18:50:10    204s] #Total number of net violated process antenna rule = 0
[04/02 18:50:10    204s] #
[04/02 18:50:10    204s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:50:10    205s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[04/02 18:50:10    205s] #
[04/02 18:50:11    205s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:50:11    205s] #Total wire length = 15399 um.
[04/02 18:50:11    205s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:50:11    205s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:50:11    205s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:50:11    205s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:50:11    205s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:50:11    205s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:50:11    205s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:50:11    205s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:50:11    205s] #Total wire length on LAYER LM = 0 um.
[04/02 18:50:11    205s] #Total number of vias = 4450
[04/02 18:50:11    205s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:50:11    205s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:50:11    205s] #Up-Via Summary (total 4450):
[04/02 18:50:11    205s] #                   single-cut          multi-cut      Total
[04/02 18:50:11    205s] #-----------------------------------------------------------
[04/02 18:50:11    205s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:50:11    205s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:50:11    205s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:50:11    205s] #-----------------------------------------------------------
[04/02 18:50:11    205s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:50:11    205s] #
[04/02 18:50:11    205s] #Total number of DRC violations = 0
[04/02 18:50:11    205s] #Total number of process antenna violations = 0
[04/02 18:50:11    205s] #Total number of net violated process antenna rule = 0
[04/02 18:50:11    205s] #
[04/02 18:50:11    205s] ### Time Record (Antenna Fixing) is uninstalled.
[04/02 18:50:11    205s] ### Time Record (Post Route Via Swapping) is installed.
[04/02 18:50:11    205s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:50:11    205s] #
[04/02 18:50:11    205s] #Start Post Route via swapping..
[04/02 18:50:11    205s] #No area is rerouted by ECO routing. Post route via swapping is skipped.
[04/02 18:50:11    205s] #   number of violations = 0
[04/02 18:50:11    205s] #cpu time = 00:03:25, elapsed time = 466798:50:11, memory = 2604.39 (MB), peak = 2822.64 (MB)
[04/02 18:50:11    205s] #CELL_VIEW Main_controller,init has no DRC violation.
[04/02 18:50:11    205s] #Total number of DRC violations = 0
[04/02 18:50:11    205s] #Total number of process antenna violations = 0
[04/02 18:50:11    205s] #Total number of net violated process antenna rule = 0
[04/02 18:50:11    205s] #No via is swapped.
[04/02 18:50:11    205s] #Post Route via swapping is done.
[04/02 18:50:11    205s] ### Time Record (Post Route Via Swapping) is uninstalled.
[04/02 18:50:11    205s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:50:11    205s] #Total wire length = 15399 um.
[04/02 18:50:11    205s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:50:11    205s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:50:11    205s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:50:11    205s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:50:11    205s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:50:11    205s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:50:11    205s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:50:11    205s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:50:11    205s] #Total wire length on LAYER LM = 0 um.
[04/02 18:50:11    205s] #Total number of vias = 4450
[04/02 18:50:11    205s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:50:11    205s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:50:11    205s] #Up-Via Summary (total 4450):
[04/02 18:50:11    205s] #                   single-cut          multi-cut      Total
[04/02 18:50:11    205s] #-----------------------------------------------------------
[04/02 18:50:11    205s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:50:11    205s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:50:11    205s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:50:11    205s] #-----------------------------------------------------------
[04/02 18:50:11    205s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:50:11    205s] #
[04/02 18:50:11    205s] #detailRoute Statistics:
[04/02 18:50:11    205s] #Cpu time = 00:00:00
[04/02 18:50:11    205s] #Elapsed time = 00:00:01
[04/02 18:50:11    205s] #Increased memory = 15.55 (MB)
[04/02 18:50:11    205s] #Total memory = 2604.39 (MB)
[04/02 18:50:11    205s] #Peak memory = 2822.64 (MB)
[04/02 18:50:11    205s] #Skip updating routing design signature in db-snapshot flow
[04/02 18:50:11    205s] ### global_detail_route design signature (129): route=235109638 flt_obj=0 vio=1905142130 shield_wire=1
[04/02 18:50:11    205s] ### Time Record (DB Export) is installed.
[04/02 18:50:11    205s] ### export design design signature (130): route=235109638 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1677477777 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:50:11    205s] #	no debugging net set
[04/02 18:50:11    205s] ### Time Record (DB Export) is uninstalled.
[04/02 18:50:11    205s] ### Time Record (Post Callback) is installed.
[04/02 18:50:11    205s] ### Time Record (Post Callback) is uninstalled.
[04/02 18:50:11    205s] #
[04/02 18:50:11    205s] #globalDetailRoute statistics:
[04/02 18:50:11    205s] #Cpu time = 00:00:01
[04/02 18:50:11    205s] #Elapsed time = 00:00:01
[04/02 18:50:11    205s] #Increased memory = 22.20 (MB)
[04/02 18:50:11    205s] #Total memory = 2601.99 (MB)
[04/02 18:50:11    205s] #Peak memory = 2822.64 (MB)
[04/02 18:50:11    205s] #Number of warnings = 4
[04/02 18:50:11    205s] #Total number of warnings = 37
[04/02 18:50:11    205s] #Number of fails = 0
[04/02 18:50:11    205s] #Total number of fails = 0
[04/02 18:50:11    205s] #Complete globalDetailRoute on Sun Apr  2 18:50:11 2023
[04/02 18:50:11    205s] #
[04/02 18:50:11    205s] ### Time Record (globalDetailRoute) is uninstalled.
[04/02 18:50:11    205s] ### 
[04/02 18:50:11    205s] ###   Scalability Statistics
[04/02 18:50:11    205s] ### 
[04/02 18:50:11    205s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:50:11    205s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/02 18:50:11    205s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:50:11    205s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:11    205s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:11    205s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:11    205s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:11    205s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:11    205s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:11    205s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:11    205s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:11    205s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:11    205s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:11    205s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:11    205s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:11    205s] ###   Entire Command                |        00:00:01|        00:00:01|             0.5|
[04/02 18:50:11    205s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:50:11    205s] ### 
[04/02 18:50:11    205s] *** EcoRoute #1 [finish] (optDesign #7) : cpu/real = 0:00:00.6/0:00:01.3 (0.5), totSession cpu/real = 0:03:25.2/0:06:25.5 (0.5), mem = 3769.5M
[04/02 18:50:11    205s] 
[04/02 18:50:11    205s] =============================================================================================
[04/02 18:50:11    205s]  Step TAT Report : EcoRoute #1 / optDesign #7                                   21.14-s109_1
[04/02 18:50:11    205s] =============================================================================================
[04/02 18:50:11    205s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:50:11    205s] ---------------------------------------------------------------------------------------------
[04/02 18:50:11    205s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:11    205s] [ DetailRoute            ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.0    0.3
[04/02 18:50:11    205s] [ MISC                   ]          0:00:01.2  (  93.2 % )     0:00:01.2 /  0:00:00.6    0.5
[04/02 18:50:11    205s] ---------------------------------------------------------------------------------------------
[04/02 18:50:11    205s]  EcoRoute #1 TOTAL                  0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:00.6    0.5
[04/02 18:50:11    205s] ---------------------------------------------------------------------------------------------
[04/02 18:50:11    205s] 
[04/02 18:50:11    205s] **optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 2600.6M, totSessionCpu=0:03:25 **
[04/02 18:50:11    205s] New Signature Flow (restoreNanoRouteOptions) ....
[04/02 18:50:11    205s] **INFO: flowCheckPoint #30 PostEcoSummary
[04/02 18:50:11    205s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/02 18:50:11    205s] 
[04/02 18:50:11    205s] Trim Metal Layers:
[04/02 18:50:11    205s] LayerId::1 widthSet size::1
[04/02 18:50:11    205s] LayerId::2 widthSet size::1
[04/02 18:50:11    205s] LayerId::3 widthSet size::1
[04/02 18:50:11    205s] LayerId::4 widthSet size::1
[04/02 18:50:11    205s] LayerId::5 widthSet size::1
[04/02 18:50:11    205s] LayerId::6 widthSet size::1
[04/02 18:50:11    205s] LayerId::7 widthSet size::1
[04/02 18:50:11    205s] LayerId::8 widthSet size::1
[04/02 18:50:11    205s] eee: pegSigSF::1.070000
[04/02 18:50:11    205s] Initializing multi-corner resistance tables ...
[04/02 18:50:11    205s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:50:11    205s] eee: l::2 avDens::0.070128 usedTrk::189.346387 availTrk::2700.000000 sigTrk::189.346387
[04/02 18:50:11    205s] eee: l::3 avDens::0.076246 usedTrk::233.313889 availTrk::3060.000000 sigTrk::233.313889
[04/02 18:50:11    205s] eee: l::4 avDens::0.048221 usedTrk::151.897224 availTrk::3150.000000 sigTrk::151.897224
[04/02 18:50:11    205s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:50:11    205s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:50:11    205s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:50:11    205s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:50:11    205s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.110158 aWlH=0.000000 lMod=0 pMax=0.835500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[04/02 18:50:11    205s] ### Net info: total nets: 660
[04/02 18:50:11    205s] ### Net info: dirty nets: 0
[04/02 18:50:11    205s] ### Net info: marked as disconnected nets: 0
[04/02 18:50:11    205s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/02 18:50:11    205s] #num needed restored net=0
[04/02 18:50:11    205s] #need_extraction net=0 (total=660)
[04/02 18:50:11    205s] ### Net info: fully routed nets: 658
[04/02 18:50:11    205s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:50:11    205s] ### Net info: unrouted nets: 0
[04/02 18:50:11    205s] ### Net info: re-extraction nets: 0
[04/02 18:50:11    205s] ### Net info: ignored nets: 0
[04/02 18:50:11    205s] ### Net info: skip routing nets: 0
[04/02 18:50:11    205s] ### import design signature (131): route=2121000868 fixed_route=2121000868 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1114667847 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:50:11    205s] #Extract in post route mode
[04/02 18:50:11    205s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/02 18:50:11    205s] #Fast data preparation for tQuantus.
[04/02 18:50:11    205s] #Start routing data preparation on Sun Apr  2 18:50:11 2023
[04/02 18:50:11    205s] #
[04/02 18:50:11    205s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:50:11    205s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:11    205s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:11    205s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:11    205s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:11    205s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:11    205s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:50:11    205s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:50:11    205s] #Regenerating Ggrids automatically.
[04/02 18:50:11    205s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:50:11    205s] #Using automatically generated G-grids.
[04/02 18:50:11    205s] #Done routing data preparation.
[04/02 18:50:11    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2602.95 (MB), peak = 2822.64 (MB)
[04/02 18:50:11    205s] #Start routing data preparation on Sun Apr  2 18:50:11 2023
[04/02 18:50:11    205s] #
[04/02 18:50:11    205s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:50:11    205s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:50:11    205s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:50:11    205s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:50:11    205s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:50:11    205s] #Build and mark too close pins for the same net.
[04/02 18:50:11    205s] #Regenerating Ggrids automatically.
[04/02 18:50:11    205s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:50:11    205s] #Using automatically generated G-grids.
[04/02 18:50:11    205s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:50:11    205s] #Done routing data preparation.
[04/02 18:50:11    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2608.65 (MB), peak = 2822.64 (MB)
[04/02 18:50:11    205s] #
[04/02 18:50:11    205s] #Start tQuantus RC extraction...
[04/02 18:50:11    205s] #Start building rc corner(s)...
[04/02 18:50:11    205s] #Number of RC Corner = 1
[04/02 18:50:11    205s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:50:11    205s] #M1 -> M1 (1)
[04/02 18:50:11    205s] #M2 -> M2 (2)
[04/02 18:50:11    205s] #M3 -> M3 (3)
[04/02 18:50:11    205s] #M4 -> M4 (4)
[04/02 18:50:11    205s] #M5 -> M5 (5)
[04/02 18:50:11    205s] #M6 -> M6 (6)
[04/02 18:50:11    205s] #MQ -> MQ (7)
[04/02 18:50:11    205s] #LM -> LM (8)
[04/02 18:50:12    205s] #SADV-On
[04/02 18:50:12    205s] # Corner(s) : 
[04/02 18:50:12    205s] #rc-typ [25.00]
[04/02 18:50:12    206s] # Corner id: 0
[04/02 18:50:12    206s] # Layout Scale: 1.000000
[04/02 18:50:12    206s] # Has Metal Fill model: yes
[04/02 18:50:12    206s] # Temperature was set
[04/02 18:50:12    206s] # Temperature : 25.000000
[04/02 18:50:12    206s] # Ref. Temp   : 25.000000
[04/02 18:50:12    206s] #SADV-Off
[04/02 18:50:12    206s] #total pattern=120 [8, 324]
[04/02 18:50:12    206s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:50:12    206s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:50:12    206s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:50:12    206s] #number model r/c [1,1] [8,324] read
[04/02 18:50:13    206s] #0 rcmodel(s) requires rebuild
[04/02 18:50:13    206s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2608.29 (MB), peak = 2822.64 (MB)
[04/02 18:50:13    206s] #Start building rc corner(s)...
[04/02 18:50:13    206s] #Number of RC Corner = 1
[04/02 18:50:13    206s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:50:13    206s] #M1 -> M1 (1)
[04/02 18:50:13    206s] #M2 -> M2 (2)
[04/02 18:50:13    206s] #M3 -> M3 (3)
[04/02 18:50:13    206s] #M4 -> M4 (4)
[04/02 18:50:13    206s] #M5 -> M5 (5)
[04/02 18:50:13    206s] #M6 -> M6 (6)
[04/02 18:50:13    206s] #MQ -> MQ (7)
[04/02 18:50:13    206s] #LM -> LM (8)
[04/02 18:50:13    206s] #SADV-On
[04/02 18:50:13    206s] # Corner(s) : 
[04/02 18:50:13    206s] #rc-typ [25.00]
[04/02 18:50:14    206s] # Corner id: 0
[04/02 18:50:14    206s] # Layout Scale: 1.000000
[04/02 18:50:14    206s] # Has Metal Fill model: yes
[04/02 18:50:14    206s] # Temperature was set
[04/02 18:50:14    206s] # Temperature : 25.000000
[04/02 18:50:14    206s] # Ref. Temp   : 25.000000
[04/02 18:50:14    206s] #SADV-Off
[04/02 18:50:14    206s] #total pattern=120 [8, 324]
[04/02 18:50:14    206s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:50:14    206s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:50:14    206s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:50:14    206s] #number model r/c [1,1] [8,324] read
[04/02 18:50:14    206s] #0 rcmodel(s) requires rebuild
[04/02 18:50:14    206s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2608.80 (MB), peak = 2822.64 (MB)
[04/02 18:50:14    206s] #Finish check_net_pin_list step Enter extract
[04/02 18:50:14    206s] #Start init net ripin tree building
[04/02 18:50:14    206s] #Finish init net ripin tree building
[04/02 18:50:14    206s] #Cpu time = 00:00:00
[04/02 18:50:14    206s] #Elapsed time = 00:00:00
[04/02 18:50:14    206s] #Increased memory = 0.05 (MB)
[04/02 18:50:14    206s] #Total memory = 2608.86 (MB)
[04/02 18:50:14    206s] #Peak memory = 2822.64 (MB)
[04/02 18:50:14    206s] #Using multithreading with 6 threads.
[04/02 18:50:14    206s] #begin processing metal fill model file
[04/02 18:50:14    206s] #end processing metal fill model file
[04/02 18:50:14    206s] #Length limit = 200 pitches
[04/02 18:50:14    206s] #opt mode = 2
[04/02 18:50:14    206s] #Finish check_net_pin_list step Fix net pin list
[04/02 18:50:14    206s] #Start generate extraction boxes.
[04/02 18:50:14    206s] #
[04/02 18:50:14    206s] #Extract using 30 x 30 Hboxes
[04/02 18:50:14    206s] #3x2 initial hboxes
[04/02 18:50:14    206s] #Use area based hbox pruning.
[04/02 18:50:14    206s] #0/0 hboxes pruned.
[04/02 18:50:14    206s] #Complete generating extraction boxes.
[04/02 18:50:14    206s] #Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
[04/02 18:50:14    206s] #Process 0 special clock nets for rc extraction
[04/02 18:50:14    207s] #Total 658 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/02 18:50:15    207s] #Run Statistics for Extraction:
[04/02 18:50:15    207s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:50:15    207s] #   Increased memory =    36.12 (MB), total memory =  2647.55 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:15    207s] #Register nets and terms for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_ZzOZrm.rcdb.d
[04/02 18:50:15    207s] #Finish registering nets and terms for rcdb.
[04/02 18:50:15    207s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2632.98 (MB), peak = 2822.64 (MB)
[04/02 18:50:15    207s] #RC Statistics: 3307 Res, 1754 Ground Cap, 367 XCap (Edge to Edge)
[04/02 18:50:15    207s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 2677.38 (1663), Avg L-Edge Length: 7316.08 (754)
[04/02 18:50:15    207s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_ZzOZrm.rcdb.d.
[04/02 18:50:15    207s] #Start writing RC data.
[04/02 18:50:15    207s] #Finish writing RC data
[04/02 18:50:15    207s] #Finish writing rcdb with 3965 nodes, 3307 edges, and 754 xcaps
[04/02 18:50:15    207s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2629.13 (MB), peak = 2822.64 (MB)
[04/02 18:50:15    207s] Restoring parasitic data from file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_ZzOZrm.rcdb.d' ...
[04/02 18:50:15    207s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_ZzOZrm.rcdb.d' for reading (mem: 3843.277M)
[04/02 18:50:15    207s] Reading RCDB with compressed RC data.
[04/02 18:50:15    207s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_ZzOZrm.rcdb.d' for content verification (mem: 3843.277M)
[04/02 18:50:15    207s] Reading RCDB with compressed RC data.
[04/02 18:50:15    207s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_ZzOZrm.rcdb.d': 0 access done (mem: 3843.277M)
[04/02 18:50:15    207s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_ZzOZrm.rcdb.d': 0 access done (mem: 3843.277M)
[04/02 18:50:15    207s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3843.277M)
[04/02 18:50:15    207s] Following multi-corner parasitics specified:
[04/02 18:50:15    207s] 	/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_ZzOZrm.rcdb.d (rcdb)
[04/02 18:50:15    207s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_ZzOZrm.rcdb.d' for reading (mem: 3843.277M)
[04/02 18:50:15    207s] Reading RCDB with compressed RC data.
[04/02 18:50:15    207s] 		Cell Main_controller has rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_ZzOZrm.rcdb.d specified
[04/02 18:50:15    207s] Cell Main_controller, hinst 
[04/02 18:50:15    207s] processing rcdb (/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_ZzOZrm.rcdb.d) for hinst (top) of cell (Main_controller);
[04/02 18:50:15    207s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_ZzOZrm.rcdb.d': 0 access done (mem: 3859.277M)
[04/02 18:50:15    207s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3843.277M)
[04/02 18:50:15    207s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_qOofeT.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3843.277M)
[04/02 18:50:15    207s] Reading RCDB with compressed RC data.
[04/02 18:50:17    208s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_qOofeT.rcdb.d/Main_controller.rcdb.d': 0 access done (mem: 3843.277M)
[04/02 18:50:17    208s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:02.0, current mem=3843.277M)
[04/02 18:50:17    208s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:02.0 mem: 3843.277M)
[04/02 18:50:17    208s] #
[04/02 18:50:17    208s] #Restore RCDB.
[04/02 18:50:17    208s] #
[04/02 18:50:17    208s] #Complete tQuantus RC extraction.
[04/02 18:50:17    208s] #Cpu time = 00:00:03
[04/02 18:50:17    208s] #Elapsed time = 00:00:05
[04/02 18:50:17    208s] #Increased memory = 20.48 (MB)
[04/02 18:50:17    208s] #Total memory = 2629.14 (MB)
[04/02 18:50:17    208s] #Peak memory = 2822.64 (MB)
[04/02 18:50:17    208s] #
[04/02 18:50:17    208s] #1 inserted nodes are removed
[04/02 18:50:17    208s] ### export design design signature (133): route=730136189 fixed_route=730136189 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1383485606 dirty_area=0 del_dirty_area=0 cell=1617783633 placement=1111714741 pin_access=978046535 inst_pattern=1
[04/02 18:50:17    208s] #	no debugging net set
[04/02 18:50:17    208s] #Start Inst Signature in MT(0)
[04/02 18:50:17    208s] #Start Net Signature in MT(63341986)
[04/02 18:50:17    208s] #Calculate SNet Signature in MT (92137828)
[04/02 18:50:17    208s] #Run time and memory report for RC extraction:
[04/02 18:50:17    208s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[04/02 18:50:17    208s] #Run Statistics for snet signature:
[04/02 18:50:17    208s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.24/6, scale score = 0.21.
[04/02 18:50:17    208s] #    Increased memory =     0.00 (MB), total memory =  2419.13 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:17    208s] #Run Statistics for Net Final Signature:
[04/02 18:50:17    208s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:50:17    208s] #   Increased memory =     0.00 (MB), total memory =  2419.13 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:17    208s] #Run Statistics for Net launch:
[04/02 18:50:17    208s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.76/6, scale score = 0.63.
[04/02 18:50:17    208s] #    Increased memory =     0.00 (MB), total memory =  2419.13 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:17    208s] #Run Statistics for Net init_dbsNet_slist:
[04/02 18:50:17    208s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:50:17    208s] #   Increased memory =     0.00 (MB), total memory =  2419.13 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:17    208s] #Run Statistics for net signature:
[04/02 18:50:17    208s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.44/6, scale score = 0.41.
[04/02 18:50:17    208s] #    Increased memory =     0.00 (MB), total memory =  2419.13 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:17    208s] #Run Statistics for inst signature:
[04/02 18:50:17    208s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.06/6, scale score = 0.18.
[04/02 18:50:17    208s] #    Increased memory =   -98.14 (MB), total memory =  2419.13 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:17    208s] **optDesign ... cpu = 0:00:09, real = 0:00:14, mem = 2419.1M, totSessionCpu=0:03:28 **
[04/02 18:50:17    208s] Starting delay calculation for Setup views
[04/02 18:50:17    208s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:50:17    208s] AAE_INFO: resetNetProps viewIdx 0 
[04/02 18:50:17    208s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:50:17    208s] #################################################################################
[04/02 18:50:17    208s] # Design Stage: PostRoute
[04/02 18:50:17    208s] # Design Name: Main_controller
[04/02 18:50:17    208s] # Design Mode: 130nm
[04/02 18:50:17    208s] # Analysis Mode: MMMC OCV 
[04/02 18:50:17    208s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:50:17    208s] # Signoff Settings: SI On 
[04/02 18:50:17    208s] #################################################################################
[04/02 18:50:17    208s] Topological Sorting (REAL = 0:00:00.0, MEM = 3598.1M, InitMEM = 3598.1M)
[04/02 18:50:17    208s] Setting infinite Tws ...
[04/02 18:50:17    208s] First Iteration Infinite Tw... 
[04/02 18:50:17    208s] Calculate early delays in OCV mode...
[04/02 18:50:17    208s] Calculate late delays in OCV mode...
[04/02 18:50:17    208s] Start delay calculation (fullDC) (6 T). (MEM=3598.14)
[04/02 18:50:17    208s] End AAE Lib Interpolated Model. (MEM=3609.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:17    208s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_qOofeT.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3609.746M)
[04/02 18:50:17    208s] Reading RCDB with compressed RC data.
[04/02 18:50:17    208s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3611.7M)
[04/02 18:50:17    208s] AAE_INFO: 6 threads acquired from CTE.
[04/02 18:50:18    209s] Total number of fetched objects 658
[04/02 18:50:18    209s] AAE_INFO-618: Total number of nets in the design is 660,  100.0 percent of the nets selected for SI analysis
[04/02 18:50:18    209s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:18    209s] End delay calculation. (MEM=3881.92 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:50:18    209s] End delay calculation (fullDC). (MEM=3881.92 CPU=0:00:00.3 REAL=0:00:01.0)
[04/02 18:50:18    209s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3881.9M) ***
[04/02 18:50:18    209s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3937.9M)
[04/02 18:50:18    209s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:50:18    209s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3937.9M)
[04/02 18:50:18    209s] Starting SI iteration 2
[04/02 18:50:18    209s] Calculate early delays in OCV mode...
[04/02 18:50:18    209s] Calculate late delays in OCV mode...
[04/02 18:50:18    209s] Start delay calculation (fullDC) (6 T). (MEM=3709.07)
[04/02 18:50:18    209s] End AAE Lib Interpolated Model. (MEM=3709.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:18    209s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:50:18    209s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:50:18    209s] Total number of fetched objects 658
[04/02 18:50:18    209s] AAE_INFO-618: Total number of nets in the design is 660,  7.7 percent of the nets selected for SI analysis
[04/02 18:50:18    209s] End delay calculation. (MEM=3977.2 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:50:18    209s] End delay calculation (fullDC). (MEM=3977.2 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:50:18    209s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3977.2M) ***
[04/02 18:50:19    209s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:03:30 mem=4047.2M)
[04/02 18:50:19    209s] End AAE Lib Interpolated Model. (MEM=4047.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:19    209s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4047.2M, EPOCH TIME: 1680475819.110239
[04/02 18:50:19    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:19    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:19    209s] 
[04/02 18:50:19    209s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:19    209s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.061, MEM:4079.2M, EPOCH TIME: 1680475819.171615
[04/02 18:50:19    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:19    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:19    210s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4077.7M, EPOCH TIME: 1680475819.271455
[04/02 18:50:19    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:19    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:19    210s] 
[04/02 18:50:19    210s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:19    210s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:4079.2M, EPOCH TIME: 1680475819.290907
[04/02 18:50:19    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:19    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:19    210s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 2625.5M, totSessionCpu=0:03:30 **
[04/02 18:50:19    210s] Executing marking Critical Nets1
[04/02 18:50:19    210s] **INFO: flowCheckPoint #31 OptimizationRecovery
[04/02 18:50:19    210s] *** Timing Is met
[04/02 18:50:19    210s] *** Check timing (0:00:00.0)
[04/02 18:50:19    210s] Running postRoute recovery in postEcoRoute mode
[04/02 18:50:19    210s] **optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 2625.5M, totSessionCpu=0:03:30 **
[04/02 18:50:19    210s]   Timing/DRV Snapshot: (TGT)
[04/02 18:50:19    210s]      Weighted WNS: 0.000
[04/02 18:50:19    210s]       All  PG WNS: 0.000
[04/02 18:50:19    210s]       High PG WNS: 0.000
[04/02 18:50:19    210s]       All  PG TNS: 0.000
[04/02 18:50:19    210s]       High PG TNS: 0.000
[04/02 18:50:19    210s]       Low  PG TNS: 0.000
[04/02 18:50:19    210s]          Tran DRV: 0 (0)
[04/02 18:50:19    210s]           Cap DRV: 0 (0)
[04/02 18:50:19    210s]        Fanout DRV: 0 (0)
[04/02 18:50:19    210s]            Glitch: 0 (0)
[04/02 18:50:19    210s]    Category Slack: { [L, 0.000] [H, 0.000] }
[04/02 18:50:19    210s] 
[04/02 18:50:19    210s] Checking setup slack degradation ...
[04/02 18:50:19    210s] 
[04/02 18:50:19    210s] Recovery Manager:
[04/02 18:50:19    210s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[04/02 18:50:19    210s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[04/02 18:50:19    210s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[04/02 18:50:19    210s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/02 18:50:19    210s] 
[04/02 18:50:19    210s] Checking DRV degradation...
[04/02 18:50:19    210s] 
[04/02 18:50:19    210s] Recovery Manager:
[04/02 18:50:19    210s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:50:19    210s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:50:19    210s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:50:19    210s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/02 18:50:19    210s] 
[04/02 18:50:19    210s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/02 18:50:19    210s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3825.27M, totSessionCpu=0:03:30).
[04/02 18:50:19    210s] **optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 2625.5M, totSessionCpu=0:03:30 **
[04/02 18:50:19    210s] 
[04/02 18:50:19    210s] Latch borrow mode reset to max_borrow
[04/02 18:50:19    210s] **INFO: flowCheckPoint #32 FinalSummary
[04/02 18:50:19    210s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_2
[04/02 18:50:19    210s] **optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 2624.6M, totSessionCpu=0:03:30 **
[04/02 18:50:19    210s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3723.8M, EPOCH TIME: 1680475819.782118
[04/02 18:50:19    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:19    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:19    210s] 
[04/02 18:50:19    210s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:19    210s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.022, MEM:3755.8M, EPOCH TIME: 1680475819.803732
[04/02 18:50:19    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:19    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    210s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3851.3M, EPOCH TIME: 1680475823.090797
[04/02 18:50:23    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    210s] 
[04/02 18:50:23    210s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:23    210s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.020, MEM:3852.7M, EPOCH TIME: 1680475823.110559
[04/02 18:50:23    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:23    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    210s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3852.7M, EPOCH TIME: 1680475823.117950
[04/02 18:50:23    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    210s] 
[04/02 18:50:23    210s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:23    210s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.069, MEM:3852.7M, EPOCH TIME: 1680475823.186903
[04/02 18:50:23    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:23    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    210s] **optDesign ... cpu = 0:00:12, real = 0:00:20, mem = 2628.3M, totSessionCpu=0:03:31 **
[04/02 18:50:23    210s]  ReSet Options after AAE Based Opt flow 
[04/02 18:50:23    210s] 
[04/02 18:50:23    210s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:50:23    210s] Deleting Lib Analyzer.
[04/02 18:50:23    210s] 
[04/02 18:50:23    210s] TimeStamp Deleting Cell Server End ...
[04/02 18:50:23    210s] *** Finished optDesign ***
[04/02 18:50:23    210s] 
[04/02 18:50:23    210s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.1 real=0:00:20.3)
[04/02 18:50:23    210s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:23    210s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.3 real=0:00:05.9)
[04/02 18:50:23    210s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.4 real=0:00:00.5)
[04/02 18:50:23    210s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:23    210s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.5 real=0:00:01.9)
[04/02 18:50:23    210s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.7 real=0:00:01.9)
[04/02 18:50:23    210s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[04/02 18:50:23    210s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.2 real=0:00:00.4)
[04/02 18:50:23    210s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.7 real=0:00:01.4)
[04/02 18:50:23    210s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.6 real=0:00:02.0)
[04/02 18:50:23    210s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:23    210s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.2 real=0:00:00.3)
[04/02 18:50:23    210s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:23    210s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/02 18:50:23    210s] Info: Destroy the CCOpt slew target map.
[04/02 18:50:23    210s] clean pInstBBox. size 0
[04/02 18:50:23    210s] All LLGs are deleted
[04/02 18:50:23    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    210s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3756.7M, EPOCH TIME: 1680475823.495284
[04/02 18:50:23    210s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3756.7M, EPOCH TIME: 1680475823.495477
[04/02 18:50:23    210s] Info: pop threads available for lower-level modules during optimization.
[04/02 18:50:23    210s] *** optDesign #7 [finish] : cpu/real = 0:00:11.9/0:00:20.3 (0.6), totSession cpu/real = 0:03:31.0/0:06:37.5 (0.5), mem = 3756.7M
[04/02 18:50:23    210s] 
[04/02 18:50:23    210s] =============================================================================================
[04/02 18:50:23    210s]  Final TAT Report : optDesign #7                                                21.14-s109_1
[04/02 18:50:23    210s] =============================================================================================
[04/02 18:50:23    210s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:50:23    210s] ---------------------------------------------------------------------------------------------
[04/02 18:50:23    210s] [ InitOpt                ]      1   0:00:01.9  (   9.2 % )     0:00:02.0 /  0:00:01.6    0.8
[04/02 18:50:23    210s] [ DrvOpt                 ]      1   0:00:01.6  (   8.0 % )     0:00:01.6 /  0:00:01.5    0.9
[04/02 18:50:23    210s] [ ViewPruning            ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:23    210s] [ LayerAssignment        ]      2   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.1    0.6
[04/02 18:50:23    210s] [ OptSummaryReport       ]      5   0:00:00.7  (   3.4 % )     0:00:04.2 /  0:00:00.9    0.2
[04/02 18:50:23    210s] [ DrvReport              ]      9   0:00:03.2  (  15.9 % )     0:00:03.2 /  0:00:00.2    0.1
[04/02 18:50:23    210s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:23    210s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/02 18:50:23    210s] [ ClockDrv               ]      1   0:00:01.8  (   8.8 % )     0:00:01.8 /  0:00:01.5    0.8
[04/02 18:50:23    210s] [ EcoRoute               ]      1   0:00:01.3  (   6.4 % )     0:00:01.3 /  0:00:00.6    0.5
[04/02 18:50:23    210s] [ ExtractRC              ]      2   0:00:05.9  (  28.9 % )     0:00:05.9 /  0:00:03.3    0.6
[04/02 18:50:23    210s] [ TimingUpdate           ]     19   0:00:01.8  (   8.7 % )     0:00:02.3 /  0:00:02.0    0.9
[04/02 18:50:23    210s] [ FullDelayCalc          ]      2   0:00:00.5  (   2.6 % )     0:00:00.5 /  0:00:00.5    1.0
[04/02 18:50:23    210s] [ TimingReport           ]      5   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.1
[04/02 18:50:23    210s] [ GenerateReports        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.1    1.0
[04/02 18:50:23    210s] [ MISC                   ]          0:00:01.1  (   5.4 % )     0:00:01.1 /  0:00:00.5    0.5
[04/02 18:50:23    210s] ---------------------------------------------------------------------------------------------
[04/02 18:50:23    210s]  optDesign #7 TOTAL                 0:00:20.3  ( 100.0 % )     0:00:20.3 /  0:00:11.9    0.6
[04/02 18:50:23    210s] ---------------------------------------------------------------------------------------------
[04/02 18:50:23    210s] 
[04/02 18:50:23    210s] <CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_2_hold
[04/02 18:50:23    210s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2620.6M, totSessionCpu=0:03:31 **
[04/02 18:50:23    210s] *** optDesign #8 [begin] : totSession cpu/real = 0:03:31.0/0:06:37.5 (0.5), mem = 3750.7M
[04/02 18:50:23    210s] Info: 6 threads available for lower-level modules during optimization.
[04/02 18:50:23    210s] GigaOpt running with 6 threads.
[04/02 18:50:23    210s] *** InitOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:03:31.0/0:06:37.5 (0.5), mem = 3750.7M
[04/02 18:50:23    210s] **INFO: User settings:
[04/02 18:50:23    210s] setNanoRouteMode -drouteAntennaFactor                           1
[04/02 18:50:23    210s] setNanoRouteMode -drouteAutoStop                                false
[04/02 18:50:23    210s] setNanoRouteMode -drouteFixAntenna                              true
[04/02 18:50:23    210s] setNanoRouteMode -drouteOnGridOnly                              none
[04/02 18:50:23    210s] setNanoRouteMode -droutePostRouteSwapVia                        false
[04/02 18:50:23    210s] setNanoRouteMode -drouteStartIteration                          0
[04/02 18:50:23    210s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[04/02 18:50:23    210s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[04/02 18:50:23    210s] setNanoRouteMode -extractDesignSignature                        103707363
[04/02 18:50:23    210s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[04/02 18:50:23    210s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/02 18:50:23    210s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[04/02 18:50:23    210s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/02 18:50:23    210s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[04/02 18:50:23    210s] setNanoRouteMode -routeBottomRoutingLayer                       2
[04/02 18:50:23    210s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[04/02 18:50:23    210s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[04/02 18:50:23    210s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/02 18:50:23    210s] setNanoRouteMode -routeSiEffort                                 max
[04/02 18:50:23    210s] setNanoRouteMode -routeTopRoutingLayer                          4
[04/02 18:50:23    210s] setNanoRouteMode -routeWithSiDriven                             true
[04/02 18:50:23    210s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[04/02 18:50:23    210s] setNanoRouteMode -routeWithTimingDriven                         true
[04/02 18:50:23    210s] setNanoRouteMode -routeWithViaInPin                             true
[04/02 18:50:23    210s] setNanoRouteMode -timingEngine                                  .timing_file_1311766.tif.gz
[04/02 18:50:23    210s] setDesignMode -process                                          130
[04/02 18:50:23    210s] setExtractRCMode -coupled                                       true
[04/02 18:50:23    210s] setExtractRCMode -coupling_c_th                                 0.4
[04/02 18:50:23    210s] setExtractRCMode -effortLevel                                   medium
[04/02 18:50:23    210s] setExtractRCMode -engine                                        postRoute
[04/02 18:50:23    210s] setExtractRCMode -noCleanRCDB                                   true
[04/02 18:50:23    210s] setExtractRCMode -nrNetInMemory                                 100000
[04/02 18:50:23    210s] setExtractRCMode -relative_c_th                                 1
[04/02 18:50:23    210s] setExtractRCMode -total_c_th                                    0
[04/02 18:50:23    210s] setDelayCalMode -enable_high_fanout                             true
[04/02 18:50:23    210s] setDelayCalMode -engine                                         aae
[04/02 18:50:23    210s] setDelayCalMode -ignoreNetLoad                                  false
[04/02 18:50:23    210s] setDelayCalMode -reportOutBound                                 true
[04/02 18:50:23    210s] setDelayCalMode -SIAware                                        true
[04/02 18:50:23    210s] setDelayCalMode -socv_accuracy_mode                             low
[04/02 18:50:23    210s] setOptMode -activeSetupViews                                    { setupAnalysis }
[04/02 18:50:23    210s] setOptMode -addInst                                             true
[04/02 18:50:23    210s] setOptMode -addInstancePrefix                                   POSTROUTE
[04/02 18:50:23    210s] setOptMode -allEndPoints                                        true
[04/02 18:50:23    210s] setOptMode -autoSetupViews                                      { setupAnalysis}
[04/02 18:50:23    210s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[04/02 18:50:23    210s] setOptMode -deleteInst                                          true
[04/02 18:50:23    210s] setOptMode -drcMargin                                           0.1
[04/02 18:50:23    210s] setOptMode -effort                                              high
[04/02 18:50:23    210s] setOptMode -fixDrc                                              true
[04/02 18:50:23    210s] setOptMode -fixFanoutLoad                                       true
[04/02 18:50:23    210s] setOptMode -holdTargetSlack                                     0.05
[04/02 18:50:23    210s] setOptMode -maxLength                                           1000
[04/02 18:50:23    210s] setOptMode -optimizeFF                                          true
[04/02 18:50:23    210s] setOptMode -preserveAllSequential                               false
[04/02 18:50:23    210s] setOptMode -restruct                                            false
[04/02 18:50:23    210s] setOptMode -setupTargetSlack                                    0.05
[04/02 18:50:23    210s] setOptMode -usefulSkew                                          false
[04/02 18:50:23    210s] setOptMode -usefulSkewCTS                                       true
[04/02 18:50:23    210s] setSIMode -separate_delta_delay_on_data                         true
[04/02 18:50:23    210s] setPlaceMode -place_global_max_density                          0.8
[04/02 18:50:23    210s] setPlaceMode -place_global_uniform_density                      true
[04/02 18:50:23    210s] setPlaceMode -timingDriven                                      true
[04/02 18:50:23    210s] setAnalysisMode -analysisType                                   onChipVariation
[04/02 18:50:23    210s] setAnalysisMode -checkType                                      setup
[04/02 18:50:23    210s] setAnalysisMode -clkSrcPath                                     true
[04/02 18:50:23    210s] setAnalysisMode -clockPropagation                               sdcControl
[04/02 18:50:23    210s] setAnalysisMode -cppr                                           both
[04/02 18:50:23    210s] 
[04/02 18:50:23    210s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/02 18:50:23    211s] 
[04/02 18:50:23    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:50:23    211s] Summary for sequential cells identification: 
[04/02 18:50:23    211s]   Identified SBFF number: 112
[04/02 18:50:23    211s]   Identified MBFF number: 0
[04/02 18:50:23    211s]   Identified SB Latch number: 0
[04/02 18:50:23    211s]   Identified MB Latch number: 0
[04/02 18:50:23    211s]   Not identified SBFF number: 8
[04/02 18:50:23    211s]   Not identified MBFF number: 0
[04/02 18:50:23    211s]   Not identified SB Latch number: 0
[04/02 18:50:23    211s]   Not identified MB Latch number: 0
[04/02 18:50:23    211s]   Number of sequential cells which are not FFs: 34
[04/02 18:50:23    211s]  Visiting view : setupAnalysis
[04/02 18:50:23    211s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:23    211s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:23    211s]  Visiting view : holdAnalysis
[04/02 18:50:23    211s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:23    211s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:23    211s] TLC MultiMap info (StdDelay):
[04/02 18:50:23    211s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:23    211s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:23    211s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:23    211s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:23    211s]  Setting StdDelay to: 22.7ps
[04/02 18:50:23    211s] 
[04/02 18:50:23    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:50:23    211s] Need call spDPlaceInit before registerPrioInstLoc.
[04/02 18:50:23    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:3754.7M, EPOCH TIME: 1680475823.816059
[04/02 18:50:23    211s] Processing tracks to init pin-track alignment.
[04/02 18:50:23    211s] z: 2, totalTracks: 1
[04/02 18:50:23    211s] z: 4, totalTracks: 1
[04/02 18:50:23    211s] z: 6, totalTracks: 1
[04/02 18:50:23    211s] z: 8, totalTracks: 1
[04/02 18:50:23    211s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:50:23    211s] All LLGs are deleted
[04/02 18:50:23    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    211s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3754.7M, EPOCH TIME: 1680475823.873319
[04/02 18:50:23    211s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3754.7M, EPOCH TIME: 1680475823.873699
[04/02 18:50:23    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3754.7M, EPOCH TIME: 1680475823.874001
[04/02 18:50:23    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    211s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3818.7M, EPOCH TIME: 1680475823.877117
[04/02 18:50:23    211s] Max number of tech site patterns supported in site array is 256.
[04/02 18:50:23    211s] Core basic site is IBM13SITE
[04/02 18:50:23    211s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3818.7M, EPOCH TIME: 1680475823.889366
[04/02 18:50:23    211s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:50:23    211s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:50:23    211s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.006, MEM:3850.7M, EPOCH TIME: 1680475823.895360
[04/02 18:50:23    211s] Fast DP-INIT is on for default
[04/02 18:50:23    211s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:50:23    211s] Atter site array init, number of instance map data is 0.
[04/02 18:50:23    211s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.020, MEM:3850.7M, EPOCH TIME: 1680475823.896921
[04/02 18:50:23    211s] 
[04/02 18:50:23    211s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:23    211s] OPERPROF:     Starting CMU at level 3, MEM:3850.7M, EPOCH TIME: 1680475823.897737
[04/02 18:50:23    211s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3850.7M, EPOCH TIME: 1680475823.902183
[04/02 18:50:23    211s] 
[04/02 18:50:23    211s] Bad Lib Cell Checking (CMU) is done! (0)
[04/02 18:50:23    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.029, MEM:3754.7M, EPOCH TIME: 1680475823.902866
[04/02 18:50:23    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3754.7M, EPOCH TIME: 1680475823.902989
[04/02 18:50:23    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3754.7M, EPOCH TIME: 1680475823.905086
[04/02 18:50:23    211s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3754.7MB).
[04/02 18:50:23    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.090, MEM:3754.7M, EPOCH TIME: 1680475823.905750
[04/02 18:50:23    211s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3754.7M, EPOCH TIME: 1680475823.905909
[04/02 18:50:23    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:23    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:23    211s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3750.7M, EPOCH TIME: 1680475823.910351
[04/02 18:50:23    211s] 
[04/02 18:50:23    211s] Creating Lib Analyzer ...
[04/02 18:50:23    211s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:50:24    211s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:50:24    211s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:50:24    211s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:50:24    211s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:50:24    211s] 
[04/02 18:50:24    211s] {RT rc-typ 0 4 4 0}
[04/02 18:50:24    212s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:32 mem=3756.8M
[04/02 18:50:24    212s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:32 mem=3756.8M
[04/02 18:50:24    212s] Creating Lib Analyzer, finished. 
[04/02 18:50:24    212s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2628.6M, totSessionCpu=0:03:32 **
[04/02 18:50:24    212s] Existing Dirty Nets : 0
[04/02 18:50:24    212s] New Signature Flow (optDesignCheckOptions) ....
[04/02 18:50:24    212s] #Taking db snapshot
[04/02 18:50:24    212s] #Taking db snapshot ... done
[04/02 18:50:24    212s] OPERPROF: Starting checkPlace at level 1, MEM:3756.8M, EPOCH TIME: 1680475824.944507
[04/02 18:50:24    212s] Processing tracks to init pin-track alignment.
[04/02 18:50:24    212s] z: 2, totalTracks: 1
[04/02 18:50:24    212s] z: 4, totalTracks: 1
[04/02 18:50:24    212s] z: 6, totalTracks: 1
[04/02 18:50:24    212s] z: 8, totalTracks: 1
[04/02 18:50:24    212s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:50:24    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3756.8M, EPOCH TIME: 1680475824.949555
[04/02 18:50:24    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:24    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:24    212s] 
[04/02 18:50:24    212s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:24    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.027, MEM:3756.8M, EPOCH TIME: 1680475824.976519
[04/02 18:50:24    212s] Begin checking placement ... (start mem=3756.8M, init mem=3756.8M)
[04/02 18:50:24    212s] Begin checking exclusive groups violation ...
[04/02 18:50:24    212s] There are 0 groups to check, max #box is 0, total #box is 0
[04/02 18:50:24    212s] Finished checking exclusive groups violations. Found 0 Vio.
[04/02 18:50:24    212s] 
[04/02 18:50:24    212s] Running CheckPlace using 6 threads!...
[04/02 18:50:24    212s] 
[04/02 18:50:24    212s] ...checkPlace MT is done!
[04/02 18:50:24    212s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3756.8M, EPOCH TIME: 1680475824.986578
[04/02 18:50:24    212s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3756.8M, EPOCH TIME: 1680475824.987121
[04/02 18:50:24    212s] *info: Placed = 656            (Fixed = 3)
[04/02 18:50:24    212s] *info: Unplaced = 0           
[04/02 18:50:24    212s] Placement Density:17.90%(6697/37426)
[04/02 18:50:24    212s] Placement Density (including fixed std cells):17.90%(6697/37426)
[04/02 18:50:24    212s] All LLGs are deleted
[04/02 18:50:24    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[04/02 18:50:24    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:24    212s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3756.8M, EPOCH TIME: 1680475824.988355
[04/02 18:50:24    212s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3756.8M, EPOCH TIME: 1680475824.988640
[04/02 18:50:24    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:24    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:24    212s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3756.8M)
[04/02 18:50:24    212s] OPERPROF: Finished checkPlace at level 1, CPU:0.043, REAL:0.046, MEM:3756.8M, EPOCH TIME: 1680475824.990119
[04/02 18:50:24    212s]  Initial DC engine is -> aae
[04/02 18:50:24    212s]  
[04/02 18:50:24    212s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/02 18:50:24    212s]  
[04/02 18:50:24    212s]  
[04/02 18:50:24    212s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/02 18:50:24    212s]  
[04/02 18:50:24    212s] Reset EOS DB
[04/02 18:50:24    212s] Ignoring AAE DB Resetting ...
[04/02 18:50:24    212s]  Set Options for AAE Based Opt flow 
[04/02 18:50:24    212s] *** optDesign -postRoute ***
[04/02 18:50:24    212s] DRC Margin: user margin 0.1; extra margin 0
[04/02 18:50:24    212s] Setup Target Slack: user slack 0.05
[04/02 18:50:24    212s] Hold Target Slack: user slack 0.05
[04/02 18:50:24    212s] All LLGs are deleted
[04/02 18:50:24    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:24    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:25    212s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3756.8M, EPOCH TIME: 1680475824.999937
[04/02 18:50:25    212s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3756.8M, EPOCH TIME: 1680475825.000290
[04/02 18:50:25    212s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3756.8M, EPOCH TIME: 1680475825.000547
[04/02 18:50:25    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:25    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:25    212s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3820.8M, EPOCH TIME: 1680475825.005603
[04/02 18:50:25    212s] Max number of tech site patterns supported in site array is 256.
[04/02 18:50:25    212s] Core basic site is IBM13SITE
[04/02 18:50:25    212s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3820.8M, EPOCH TIME: 1680475825.075422
[04/02 18:50:25    212s] After signature check, allow fast init is true, keep pre-filter is true.
[04/02 18:50:25    212s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/02 18:50:25    212s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3852.8M, EPOCH TIME: 1680475825.081362
[04/02 18:50:25    212s] Fast DP-INIT is on for default
[04/02 18:50:25    212s] Atter site array init, number of instance map data is 0.
[04/02 18:50:25    212s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.077, MEM:3852.8M, EPOCH TIME: 1680475825.082934
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:25    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.085, MEM:3756.8M, EPOCH TIME: 1680475825.085336
[04/02 18:50:25    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:25    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:50:25    212s] Deleting Lib Analyzer.
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s] TimeStamp Deleting Cell Server End ...
[04/02 18:50:25    212s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:50:25    212s] Summary for sequential cells identification: 
[04/02 18:50:25    212s]   Identified SBFF number: 112
[04/02 18:50:25    212s]   Identified MBFF number: 0
[04/02 18:50:25    212s]   Identified SB Latch number: 0
[04/02 18:50:25    212s]   Identified MB Latch number: 0
[04/02 18:50:25    212s]   Not identified SBFF number: 8
[04/02 18:50:25    212s]   Not identified MBFF number: 0
[04/02 18:50:25    212s]   Not identified SB Latch number: 0
[04/02 18:50:25    212s]   Not identified MB Latch number: 0
[04/02 18:50:25    212s]   Number of sequential cells which are not FFs: 34
[04/02 18:50:25    212s]  Visiting view : setupAnalysis
[04/02 18:50:25    212s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:25    212s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:25    212s]  Visiting view : holdAnalysis
[04/02 18:50:25    212s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:25    212s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:25    212s] TLC MultiMap info (StdDelay):
[04/02 18:50:25    212s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:25    212s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:25    212s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:25    212s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:25    212s]  Setting StdDelay to: 22.7ps
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s] TimeStamp Deleting Cell Server End ...
[04/02 18:50:25    212s] *** InitOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:01.2/0:00:01.6 (0.8), totSession cpu/real = 0:03:32.2/0:06:39.1 (0.5), mem = 3756.8M
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s] =============================================================================================
[04/02 18:50:25    212s]  Step TAT Report : InitOpt #1 / optDesign #8                                    21.14-s109_1
[04/02 18:50:25    212s] =============================================================================================
[04/02 18:50:25    212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:50:25    212s] ---------------------------------------------------------------------------------------------
[04/02 18:50:25    212s] [ CellServerInit         ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.7
[04/02 18:50:25    212s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  58.8 % )     0:00:00.9 /  0:00:00.9    1.0
[04/02 18:50:25    212s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:25    212s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:25    212s] [ CheckPlace             ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[04/02 18:50:25    212s] [ MISC                   ]          0:00:00.6  (  36.4 % )     0:00:00.6 /  0:00:00.2    0.4
[04/02 18:50:25    212s] ---------------------------------------------------------------------------------------------
[04/02 18:50:25    212s]  InitOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.2    0.8
[04/02 18:50:25    212s] ---------------------------------------------------------------------------------------------
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s] ** INFO : this run is activating 'postRoute' automaton
[04/02 18:50:25    212s] **INFO: flowCheckPoint #33 InitialSummary
[04/02 18:50:25    212s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_qOofeT.rcdb.d/Main_controller.rcdb.d': 658 access done (mem: 3756.754M)
[04/02 18:50:25    212s] tQuantus: Use design signature to decide re-extraction is ON
[04/02 18:50:25    212s] #Start Inst Signature in MT(0)
[04/02 18:50:25    212s] #Start Net Signature in MT(63341986)
[04/02 18:50:25    212s] #Calculate SNet Signature in MT (92137828)
[04/02 18:50:25    212s] #Run time and memory report for RC extraction:
[04/02 18:50:25    212s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[04/02 18:50:25    212s] #Run Statistics for snet signature:
[04/02 18:50:25    212s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.21/6, scale score = 0.20.
[04/02 18:50:25    212s] #    Increased memory =     0.00 (MB), total memory =  2622.50 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:25    212s] #Run Statistics for Net Final Signature:
[04/02 18:50:25    212s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:50:25    212s] #   Increased memory =     0.00 (MB), total memory =  2622.50 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:25    212s] #Run Statistics for Net launch:
[04/02 18:50:25    212s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.49/6, scale score = 0.42.
[04/02 18:50:25    212s] #    Increased memory =     0.00 (MB), total memory =  2622.50 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:25    212s] #Run Statistics for Net init_dbsNet_slist:
[04/02 18:50:25    212s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:50:25    212s] #   Increased memory =     0.00 (MB), total memory =  2622.50 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:25    212s] #Run Statistics for net signature:
[04/02 18:50:25    212s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.76/6, scale score = 0.29.
[04/02 18:50:25    212s] #    Increased memory =     0.00 (MB), total memory =  2622.50 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:25    212s] #Run Statistics for inst signature:
[04/02 18:50:25    212s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.16/6, scale score = 0.19.
[04/02 18:50:25    212s] #    Increased memory =    -6.08 (MB), total memory =  2622.50 (MB), peak memory =  2822.64 (MB)
[04/02 18:50:25    212s] tQuantus: Original signature = 103707363, new signature = 103707363
[04/02 18:50:25    212s] tQuantus: Design is clean by design signature
[04/02 18:50:25    212s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_qOofeT.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3748.754M)
[04/02 18:50:25    212s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_qOofeT.rcdb.d/Main_controller.rcdb.d': 0 access done (mem: 3748.754M)
[04/02 18:50:25    212s] The design is extracted. Skipping TQuantus.
[04/02 18:50:25    212s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3748.8M, EPOCH TIME: 1680475825.194175
[04/02 18:50:25    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:25    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:25    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:3748.8M, EPOCH TIME: 1680475825.212598
[04/02 18:50:25    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:25    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:25    212s] **INFO: flowCheckPoint #34 OptimizationHold
[04/02 18:50:25    212s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3748.8M, EPOCH TIME: 1680475825.275909
[04/02 18:50:25    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:25    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:25    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:3748.8M, EPOCH TIME: 1680475825.294553
[04/02 18:50:25    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:25    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:25    212s] GigaOpt Hold Optimizer is used
[04/02 18:50:25    212s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_qOofeT.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3748.754M)
[04/02 18:50:25    212s] Reading RCDB with compressed RC data.
[04/02 18:50:25    212s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3750.8M)
[04/02 18:50:25    212s] End AAE Lib Interpolated Model. (MEM=3750.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s] Creating Lib Analyzer ...
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:50:25    212s] Summary for sequential cells identification: 
[04/02 18:50:25    212s]   Identified SBFF number: 112
[04/02 18:50:25    212s]   Identified MBFF number: 0
[04/02 18:50:25    212s]   Identified SB Latch number: 0
[04/02 18:50:25    212s]   Identified MB Latch number: 0
[04/02 18:50:25    212s]   Not identified SBFF number: 8
[04/02 18:50:25    212s]   Not identified MBFF number: 0
[04/02 18:50:25    212s]   Not identified SB Latch number: 0
[04/02 18:50:25    212s]   Not identified MB Latch number: 0
[04/02 18:50:25    212s]   Number of sequential cells which are not FFs: 34
[04/02 18:50:25    212s]  Visiting view : setupAnalysis
[04/02 18:50:25    212s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:25    212s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:25    212s]  Visiting view : holdAnalysis
[04/02 18:50:25    212s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:25    212s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:25    212s] TLC MultiMap info (StdDelay):
[04/02 18:50:25    212s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:25    212s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:25    212s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:25    212s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:25    212s]  Setting StdDelay to: 22.7ps
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:50:25    212s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:50:25    212s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:50:25    212s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:50:25    212s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:50:25    212s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:50:25    212s] 
[04/02 18:50:25    212s] {RT rc-typ 0 4 4 0}
[04/02 18:50:26    213s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:33 mem=3758.8M
[04/02 18:50:26    213s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:33 mem=3758.8M
[04/02 18:50:26    213s] Creating Lib Analyzer, finished. 
[04/02 18:50:26    213s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:33 mem=3758.8M ***
[04/02 18:50:26    213s] *** BuildHoldData #1 [begin] (optDesign #8) : totSession cpu/real = 0:03:33.2/0:06:40.4 (0.5), mem = 3758.8M
[04/02 18:50:26    213s] Effort level <high> specified for reg2reg path_group
[04/02 18:50:26    213s] Saving timing graph ...
[04/02 18:50:27    214s] Done save timing graph
[04/02 18:50:27    214s] 
[04/02 18:50:27    214s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:50:27    214s] Deleting Lib Analyzer.
[04/02 18:50:27    214s] 
[04/02 18:50:27    214s] TimeStamp Deleting Cell Server End ...
[04/02 18:50:27    214s] Starting delay calculation for Hold views
[04/02 18:50:27    214s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:50:27    214s] AAE_INFO: resetNetProps viewIdx 1 
[04/02 18:50:27    214s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:50:27    214s] #################################################################################
[04/02 18:50:27    214s] # Design Stage: PostRoute
[04/02 18:50:27    214s] # Design Name: Main_controller
[04/02 18:50:27    214s] # Design Mode: 130nm
[04/02 18:50:27    214s] # Analysis Mode: MMMC OCV 
[04/02 18:50:27    214s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:50:27    214s] # Signoff Settings: SI On 
[04/02 18:50:27    214s] #################################################################################
[04/02 18:50:27    214s] Topological Sorting (REAL = 0:00:00.0, MEM = 3838.7M, InitMEM = 3838.7M)
[04/02 18:50:27    214s] Setting infinite Tws ...
[04/02 18:50:27    214s] First Iteration Infinite Tw... 
[04/02 18:50:27    214s] Calculate late delays in OCV mode...
[04/02 18:50:27    214s] Calculate early delays in OCV mode...
[04/02 18:50:27    214s] Start delay calculation (fullDC) (6 T). (MEM=3838.67)
[04/02 18:50:27    214s] End AAE Lib Interpolated Model. (MEM=3850.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:28    215s] Total number of fetched objects 658
[04/02 18:50:28    215s] AAE_INFO-618: Total number of nets in the design is 660,  100.0 percent of the nets selected for SI analysis
[04/02 18:50:28    215s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:28    215s] End delay calculation. (MEM=3934.59 CPU=0:00:00.3 REAL=0:00:01.0)
[04/02 18:50:28    215s] End delay calculation (fullDC). (MEM=3934.59 CPU=0:00:00.4 REAL=0:00:01.0)
[04/02 18:50:28    215s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3934.6M) ***
[04/02 18:50:28    215s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4014.6M)
[04/02 18:50:28    215s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:50:28    215s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4014.6M)
[04/02 18:50:28    215s] 
[04/02 18:50:28    215s] Executing IPO callback for view pruning ..
[04/02 18:50:28    215s] Starting SI iteration 2
[04/02 18:50:28    215s] Calculate late delays in OCV mode...
[04/02 18:50:28    215s] Calculate early delays in OCV mode...
[04/02 18:50:28    215s] Start delay calculation (fullDC) (6 T). (MEM=3727.75)
[04/02 18:50:28    215s] End AAE Lib Interpolated Model. (MEM=3727.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:28    215s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:50:28    215s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:50:28    215s] Total number of fetched objects 658
[04/02 18:50:28    215s] AAE_INFO-618: Total number of nets in the design is 660,  0.0 percent of the nets selected for SI analysis
[04/02 18:50:28    215s] End delay calculation. (MEM=3961.72 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:50:28    215s] End delay calculation (fullDC). (MEM=3961.72 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:50:28    215s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3961.7M) ***
[04/02 18:50:28    215s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:36 mem=4047.7M)
[04/02 18:50:28    215s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[04/02 18:50:28    215s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[04/02 18:50:28    215s] 
[04/02 18:50:28    215s] Active hold views:
[04/02 18:50:28    215s]  holdAnalysis
[04/02 18:50:28    215s]   Dominating endpoints: 0
[04/02 18:50:28    215s]   Dominating TNS: -0.000
[04/02 18:50:28    215s] 
[04/02 18:50:28    215s] Done building cte hold timing graph (fixHold) cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:03:36 mem=4078.2M ***
[04/02 18:50:29    215s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:03:36 mem=4078.2M ***
[04/02 18:50:29    216s] Restoring timing graph ...
[04/02 18:50:30    217s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/02 18:50:30    217s] Done restore timing graph
[04/02 18:50:30    217s] Done building cte setup timing graph (fixHold) cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:03:37 mem=4102.3M ***
[04/02 18:50:30    217s] *info: category slack lower bound [L 0.0] default
[04/02 18:50:30    217s] *info: category slack lower bound [H 0.0] reg2reg 
[04/02 18:50:30    217s] --------------------------------------------------- 
[04/02 18:50:30    217s]    Setup Violation Summary with Target Slack (0.050 ns)
[04/02 18:50:30    217s] --------------------------------------------------- 
[04/02 18:50:30    217s]          WNS    reg2regWNS
[04/02 18:50:30    217s]     0.000 ns      0.000 ns
[04/02 18:50:30    217s] --------------------------------------------------- 
[04/02 18:50:30    217s]   Timing/DRV Snapshot: (REF)
[04/02 18:50:30    217s]      Weighted WNS: 0.000
[04/02 18:50:30    217s]       All  PG WNS: 0.000
[04/02 18:50:30    217s]       High PG WNS: 0.000
[04/02 18:50:30    217s]       All  PG TNS: 0.000
[04/02 18:50:30    217s]       High PG TNS: 0.000
[04/02 18:50:30    217s]       Low  PG TNS: 0.000
[04/02 18:50:30    217s]          Tran DRV: 0 (0)
[04/02 18:50:30    217s]           Cap DRV: 0 (0)
[04/02 18:50:30    217s]        Fanout DRV: 0 (0)
[04/02 18:50:30    217s]            Glitch: 0 (0)
[04/02 18:50:30    217s]    Category Slack: { [L, 0.000] [H, 0.000] }
[04/02 18:50:30    217s] 
[04/02 18:50:30    217s] 
[04/02 18:50:30    217s] Creating Lib Analyzer ...
[04/02 18:50:30    217s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:50:30    217s] 
[04/02 18:50:30    217s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:50:30    217s] Summary for sequential cells identification: 
[04/02 18:50:30    217s]   Identified SBFF number: 112
[04/02 18:50:30    217s]   Identified MBFF number: 0
[04/02 18:50:30    217s]   Identified SB Latch number: 0
[04/02 18:50:30    217s]   Identified MB Latch number: 0
[04/02 18:50:30    217s]   Not identified SBFF number: 8
[04/02 18:50:30    217s]   Not identified MBFF number: 0
[04/02 18:50:30    217s]   Not identified SB Latch number: 0
[04/02 18:50:30    217s]   Not identified MB Latch number: 0
[04/02 18:50:30    217s]   Number of sequential cells which are not FFs: 34
[04/02 18:50:30    217s]  Visiting view : setupAnalysis
[04/02 18:50:30    217s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:30    217s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:30    217s]  Visiting view : holdAnalysis
[04/02 18:50:30    217s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:30    217s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:30    217s] TLC MultiMap info (StdDelay):
[04/02 18:50:30    217s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:30    217s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:30    217s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:30    217s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:30    217s]  Setting StdDelay to: 22.7ps
[04/02 18:50:30    217s] 
[04/02 18:50:30    217s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:50:30    217s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:50:30    217s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:50:30    217s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:50:30    217s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:50:30    217s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:50:30    217s] 
[04/02 18:50:30    217s] {RT rc-typ 0 4 4 0}
[04/02 18:50:31    218s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:38 mem=4175.8M
[04/02 18:50:31    218s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:38 mem=4175.8M
[04/02 18:50:31    218s] Creating Lib Analyzer, finished. 
[04/02 18:50:31    218s] OPTC: m1 20.0 20.0
[04/02 18:50:31    218s] Setting latch borrow mode to budget during optimization.
[04/02 18:50:31    218s] 
[04/02 18:50:31    218s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:50:31    218s] Deleting Lib Analyzer.
[04/02 18:50:31    218s] 
[04/02 18:50:31    218s] TimeStamp Deleting Cell Server End ...
[04/02 18:50:31    218s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/02 18:50:31    218s] 
[04/02 18:50:31    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:50:31    218s] Summary for sequential cells identification: 
[04/02 18:50:31    218s]   Identified SBFF number: 112
[04/02 18:50:31    218s]   Identified MBFF number: 0
[04/02 18:50:31    218s]   Identified SB Latch number: 0
[04/02 18:50:31    218s]   Identified MB Latch number: 0
[04/02 18:50:31    218s]   Not identified SBFF number: 8
[04/02 18:50:31    218s]   Not identified MBFF number: 0
[04/02 18:50:31    218s]   Not identified SB Latch number: 0
[04/02 18:50:31    218s]   Not identified MB Latch number: 0
[04/02 18:50:31    218s]   Number of sequential cells which are not FFs: 34
[04/02 18:50:31    218s]  Visiting view : setupAnalysis
[04/02 18:50:31    218s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:31    218s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:31    218s]  Visiting view : holdAnalysis
[04/02 18:50:31    218s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:31    218s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:31    218s] TLC MultiMap info (StdDelay):
[04/02 18:50:31    218s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:31    218s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:31    218s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:31    218s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:31    218s]  Setting StdDelay to: 22.7ps
[04/02 18:50:31    218s] 
[04/02 18:50:31    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:50:31    218s] 
[04/02 18:50:31    218s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:50:31    218s] 
[04/02 18:50:31    218s] TimeStamp Deleting Cell Server End ...
[04/02 18:50:31    218s] 
[04/02 18:50:31    218s] Creating Lib Analyzer ...
[04/02 18:50:31    218s] 
[04/02 18:50:31    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:50:31    218s] Summary for sequential cells identification: 
[04/02 18:50:31    218s]   Identified SBFF number: 112
[04/02 18:50:31    218s]   Identified MBFF number: 0
[04/02 18:50:31    218s]   Identified SB Latch number: 0
[04/02 18:50:31    218s]   Identified MB Latch number: 0
[04/02 18:50:31    218s]   Not identified SBFF number: 8
[04/02 18:50:31    218s]   Not identified MBFF number: 0
[04/02 18:50:31    218s]   Not identified SB Latch number: 0
[04/02 18:50:31    218s]   Not identified MB Latch number: 0
[04/02 18:50:31    218s]   Number of sequential cells which are not FFs: 34
[04/02 18:50:31    218s]  Visiting view : setupAnalysis
[04/02 18:50:31    218s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:31    218s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:31    218s]  Visiting view : holdAnalysis
[04/02 18:50:31    218s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:31    218s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:31    218s] TLC MultiMap info (StdDelay):
[04/02 18:50:31    218s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:31    218s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:31    218s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:50:31    218s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:50:31    218s]  Setting StdDelay to: 22.7ps
[04/02 18:50:31    218s] 
[04/02 18:50:31    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:50:31    218s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[04/02 18:50:31    218s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[04/02 18:50:31    218s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[04/02 18:50:31    218s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[04/02 18:50:31    218s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[04/02 18:50:31    218s] 
[04/02 18:50:31    218s] {RT rc-typ 0 4 4 0}
[04/02 18:50:32    219s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:39 mem=4191.8M
[04/02 18:50:32    219s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:39 mem=4191.8M
[04/02 18:50:32    219s] Creating Lib Analyzer, finished. 
[04/02 18:50:32    219s] 
[04/02 18:50:32    219s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[04/02 18:50:32    219s] *Info: worst delay setup view: setupAnalysis
[04/02 18:50:32    219s] Footprint list for hold buffering (delay unit: ps)
[04/02 18:50:32    219s] =================================================================
[04/02 18:50:32    219s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[04/02 18:50:32    219s] ------------------------------------------------------------------
[04/02 18:50:32    219s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[04/02 18:50:32    219s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[04/02 18:50:32    219s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[04/02 18:50:32    219s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[04/02 18:50:32    219s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[04/02 18:50:32    219s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[04/02 18:50:32    219s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[04/02 18:50:32    219s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[04/02 18:50:32    219s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[04/02 18:50:32    219s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[04/02 18:50:32    219s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[04/02 18:50:32    219s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[04/02 18:50:32    219s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[04/02 18:50:32    219s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[04/02 18:50:32    219s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[04/02 18:50:32    219s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[04/02 18:50:32    219s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[04/02 18:50:32    219s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[04/02 18:50:32    219s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[04/02 18:50:32    219s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[04/02 18:50:32    219s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[04/02 18:50:32    219s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[04/02 18:50:32    219s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[04/02 18:50:32    219s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[04/02 18:50:32    219s] =================================================================
[04/02 18:50:32    219s] Hold Timer stdDelay = 22.7ps
[04/02 18:50:32    219s]  Visiting view : holdAnalysis
[04/02 18:50:32    219s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:50:32    219s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:50:32    219s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[04/02 18:50:32    219s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4191.8M, EPOCH TIME: 1680475832.568488
[04/02 18:50:32    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:32    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:32    219s] 
[04/02 18:50:32    219s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:32    219s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:4191.8M, EPOCH TIME: 1680475832.588351
[04/02 18:50:32    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:32    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:32    219s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.177  |  0.177  |  0.185  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4190.3M, EPOCH TIME: 1680475832.675027
[04/02 18:50:32    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:32    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:32    219s] 
[04/02 18:50:32    219s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:32    219s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.098, MEM:4191.8M, EPOCH TIME: 1680475832.772856
[04/02 18:50:32    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:32    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:32    219s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2675.1M, totSessionCpu=0:03:39 **
[04/02 18:50:32    219s] *** BuildHoldData #1 [finish] (optDesign #8) : cpu/real = 0:00:06.3/0:00:06.4 (1.0), totSession cpu/real = 0:03:39.5/0:06:46.8 (0.5), mem = 3899.8M
[04/02 18:50:32    219s] 
[04/02 18:50:32    219s] =============================================================================================
[04/02 18:50:32    219s]  Step TAT Report : BuildHoldData #1 / optDesign #8                              21.14-s109_1
[04/02 18:50:32    219s] =============================================================================================
[04/02 18:50:32    219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:50:32    219s] ---------------------------------------------------------------------------------------------
[04/02 18:50:32    219s] [ ViewPruning            ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/02 18:50:32    219s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.1    0.4
[04/02 18:50:32    219s] [ DrvReport              ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[04/02 18:50:32    219s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.8
[04/02 18:50:32    219s] [ CellServerInit         ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.8
[04/02 18:50:32    219s] [ LibAnalyzerInit        ]      2   0:00:01.9  (  29.0 % )     0:00:01.9 /  0:00:01.9    1.0
[04/02 18:50:32    219s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:32    219s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:32    219s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:32    219s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:32    219s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:32    219s] [ TimingUpdate           ]      8   0:00:01.2  (  19.0 % )     0:00:01.5 /  0:00:01.6    1.1
[04/02 18:50:32    219s] [ FullDelayCalc          ]      3   0:00:00.3  (   5.0 % )     0:00:00.3 /  0:00:00.5    1.4
[04/02 18:50:32    219s] [ TimingReport           ]      2   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.7
[04/02 18:50:32    219s] [ SaveTimingGraph        ]      1   0:00:00.5  (   7.1 % )     0:00:00.5 /  0:00:00.6    1.3
[04/02 18:50:32    219s] [ RestoreTimingGraph     ]      1   0:00:00.6  (   9.5 % )     0:00:00.6 /  0:00:00.6    1.0
[04/02 18:50:32    219s] [ MISC                   ]          0:00:01.5  (  23.0 % )     0:00:01.5 /  0:00:01.2    0.8
[04/02 18:50:32    219s] ---------------------------------------------------------------------------------------------
[04/02 18:50:32    219s]  BuildHoldData #1 TOTAL             0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.3    1.0
[04/02 18:50:32    219s] ---------------------------------------------------------------------------------------------
[04/02 18:50:32    219s] 
[04/02 18:50:32    219s] *** HoldOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:03:39.5/0:06:46.8 (0.5), mem = 3899.8M
[04/02 18:50:32    219s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1311766.27
[04/02 18:50:32    219s] #optDebug: Start CG creation (mem=3899.8M)
[04/02 18:50:32    219s]  ...initializing CG  maxDriveDist 1665.751000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 166.575000 
[04/02 18:50:32    219s] (cpu=0:00:00.1, mem=3973.3M)
[04/02 18:50:32    219s]  ...processing cgPrt (cpu=0:00:00.1, mem=3973.3M)
[04/02 18:50:32    219s]  ...processing cgEgp (cpu=0:00:00.1, mem=3973.3M)
[04/02 18:50:32    219s]  ...processing cgPbk (cpu=0:00:00.1, mem=3973.3M)
[04/02 18:50:32    219s]  ...processing cgNrb(cpu=0:00:00.1, mem=3973.3M)
[04/02 18:50:32    219s]  ...processing cgObs (cpu=0:00:00.1, mem=3973.3M)
[04/02 18:50:32    219s]  ...processing cgCon (cpu=0:00:00.1, mem=3973.3M)
[04/02 18:50:32    219s]  ...processing cgPdm (cpu=0:00:00.1, mem=3973.3M)
[04/02 18:50:32    219s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3973.3M)
[04/02 18:50:32    219s] HoldSingleBuffer minRootGain=0.000
[04/02 18:50:32    219s] HoldSingleBuffer minRootGain=0.000
[04/02 18:50:32    219s] HoldSingleBuffer minRootGain=0.000
[04/02 18:50:32    219s] HoldSingleBuffer minRootGain=0.000
[04/02 18:50:32    219s] *info: Run optDesign holdfix with 6 threads.
[04/02 18:50:32    219s] Info: 4 clock nets excluded from IPO operation.
[04/02 18:50:32    219s] --------------------------------------------------- 
[04/02 18:50:32    219s]    Hold Timing Summary  - Initial 
[04/02 18:50:32    219s] --------------------------------------------------- 
[04/02 18:50:32    219s]  Target slack:       0.0500 ns
[04/02 18:50:32    219s]  View: holdAnalysis 
[04/02 18:50:32    219s]    WNS:       0.1773  >>>  WNS:       0.1273 with TargetSlack
[04/02 18:50:32    219s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[04/02 18:50:32    219s]    VP :            0  >>>  VP:            0  with TargetSlack
[04/02 18:50:32    219s]    Worst hold path end point: clk_r_REG26_S1/D
[04/02 18:50:32    219s] --------------------------------------------------- 
[04/02 18:50:32    219s] *** Hold timing is met. Hold fixing is not needed 
[04/02 18:50:32    219s] **INFO: total 0 insts, 0 nets marked don't touch
[04/02 18:50:32    219s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[04/02 18:50:32    219s] **INFO: total 0 insts, 0 nets unmarked don't touch

[04/02 18:50:32    219s] 
[04/02 18:50:32    219s] Capturing REF for hold ...
[04/02 18:50:32    219s]    Hold Timing Snapshot: (REF)
[04/02 18:50:32    219s]              All PG WNS: 0.000
[04/02 18:50:32    219s]              All PG TNS: 0.000
[04/02 18:50:32    219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1311766.27
[04/02 18:50:32    219s] *** HoldOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:00.1/0:00:00.2 (0.6), totSession cpu/real = 0:03:39.6/0:06:47.0 (0.5), mem = 4086.2M
[04/02 18:50:32    219s] 
[04/02 18:50:32    219s] =============================================================================================
[04/02 18:50:32    219s]  Step TAT Report : HoldOpt #1 / optDesign #8                                    21.14-s109_1
[04/02 18:50:32    219s] =============================================================================================
[04/02 18:50:32    219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:50:32    219s] ---------------------------------------------------------------------------------------------
[04/02 18:50:32    219s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/02 18:50:32    219s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  72.8 % )     0:00:00.1 /  0:00:00.1    0.7
[04/02 18:50:32    219s] [ MISC                   ]          0:00:00.0  (  26.8 % )     0:00:00.0 /  0:00:00.0    0.2
[04/02 18:50:32    219s] ---------------------------------------------------------------------------------------------
[04/02 18:50:32    219s]  HoldOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.6
[04/02 18:50:32    219s] ---------------------------------------------------------------------------------------------
[04/02 18:50:32    219s] 
[04/02 18:50:32    219s] Running postRoute recovery in preEcoRoute mode
[04/02 18:50:32    219s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2712.7M, totSessionCpu=0:03:40 **
[04/02 18:50:32    219s]   DRV Snapshot: (TGT)
[04/02 18:50:32    219s]          Tran DRV: 0 (0)
[04/02 18:50:32    219s]           Cap DRV: 0 (0)
[04/02 18:50:32    219s]        Fanout DRV: 0 (0)
[04/02 18:50:32    219s]            Glitch: 0 (0)
[04/02 18:50:32    219s] Checking DRV degradation...
[04/02 18:50:32    219s] 
[04/02 18:50:32    219s] Recovery Manager:
[04/02 18:50:32    219s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:50:32    219s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:50:32    219s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:50:32    219s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/02 18:50:32    219s] 
[04/02 18:50:32    219s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/02 18:50:32    219s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3932.79M, totSessionCpu=0:03:40).
[04/02 18:50:32    219s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2712.7M, totSessionCpu=0:03:40 **
[04/02 18:50:32    219s] 
[04/02 18:50:33    219s]   DRV Snapshot: (REF)
[04/02 18:50:33    219s]          Tran DRV: 0 (0)
[04/02 18:50:33    219s]           Cap DRV: 0 (0)
[04/02 18:50:33    219s]        Fanout DRV: 0 (0)
[04/02 18:50:33    219s]            Glitch: 0 (0)
[04/02 18:50:33    219s] **INFO: Skipping refine place as no legal commits were detected
[04/02 18:50:33    219s] Latch borrow mode reset to max_borrow
[04/02 18:50:33    219s] **INFO: flowCheckPoint #35 FinalSummary
[04/02 18:50:33    219s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_2_hold
[04/02 18:50:33    219s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 2710.3M, totSessionCpu=0:03:40 **
[04/02 18:50:33    219s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3814.8M, EPOCH TIME: 1680475833.597903
[04/02 18:50:33    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:33    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:33    219s] 
[04/02 18:50:33    219s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:33    219s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:3846.8M, EPOCH TIME: 1680475833.616128
[04/02 18:50:33    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:33    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:33    219s] Saving timing graph ...
[04/02 18:50:34    220s] Done save timing graph
[04/02 18:50:34    220s] 
[04/02 18:50:34    220s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:50:34    220s] 
[04/02 18:50:34    220s] TimeStamp Deleting Cell Server End ...
[04/02 18:50:34    220s] Starting delay calculation for Hold views
[04/02 18:50:34    221s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:50:34    221s] AAE_INFO: resetNetProps viewIdx 1 
[04/02 18:50:34    221s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:50:34    221s] #################################################################################
[04/02 18:50:34    221s] # Design Stage: PostRoute
[04/02 18:50:34    221s] # Design Name: Main_controller
[04/02 18:50:34    221s] # Design Mode: 130nm
[04/02 18:50:34    221s] # Analysis Mode: MMMC OCV 
[04/02 18:50:34    221s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:50:34    221s] # Signoff Settings: SI On 
[04/02 18:50:34    221s] #################################################################################
[04/02 18:50:34    221s] Topological Sorting (REAL = 0:00:00.0, MEM = 3939.7M, InitMEM = 3939.7M)
[04/02 18:50:34    221s] Setting infinite Tws ...
[04/02 18:50:34    221s] First Iteration Infinite Tw... 
[04/02 18:50:34    221s] Calculate late delays in OCV mode...
[04/02 18:50:34    221s] Calculate early delays in OCV mode...
[04/02 18:50:34    221s] Start delay calculation (fullDC) (6 T). (MEM=3939.72)
[04/02 18:50:35    221s] End AAE Lib Interpolated Model. (MEM=3951.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:35    221s] Total number of fetched objects 658
[04/02 18:50:35    221s] AAE_INFO-618: Total number of nets in the design is 660,  100.0 percent of the nets selected for SI analysis
[04/02 18:50:35    221s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:35    221s] End delay calculation. (MEM=4035.64 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:50:35    221s] End delay calculation (fullDC). (MEM=4035.64 CPU=0:00:00.3 REAL=0:00:01.0)
[04/02 18:50:35    221s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 4035.6M) ***
[04/02 18:50:35    221s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4091.6M)
[04/02 18:50:35    221s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:50:35    221s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4091.6M)
[04/02 18:50:35    221s] Starting SI iteration 2
[04/02 18:50:35    221s] Calculate late delays in OCV mode...
[04/02 18:50:35    221s] Calculate early delays in OCV mode...
[04/02 18:50:35    221s] Start delay calculation (fullDC) (6 T). (MEM=3797.8)
[04/02 18:50:35    221s] End AAE Lib Interpolated Model. (MEM=3797.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:50:35    221s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:50:35    221s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:50:35    221s] Total number of fetched objects 658
[04/02 18:50:35    221s] AAE_INFO-618: Total number of nets in the design is 660,  0.0 percent of the nets selected for SI analysis
[04/02 18:50:35    221s] End delay calculation. (MEM=4029.76 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:50:35    221s] End delay calculation (fullDC). (MEM=4029.76 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:50:35    221s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4029.8M) ***
[04/02 18:50:35    222s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:03:42 mem=4115.8M)
[04/02 18:50:36    222s] Restoring timing graph ...
[04/02 18:50:37    223s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/02 18:50:37    223s] Done restore timing graph
[04/02 18:50:41    223s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.177  |  0.177  |  0.185  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   130   |   77    |   127   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/02 18:50:41    223s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3857.0M, EPOCH TIME: 1680475841.557294
[04/02 18:50:41    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:41    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:41    224s] 
[04/02 18:50:41    224s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:41    224s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.034, MEM:3858.5M, EPOCH TIME: 1680475841.591508
[04/02 18:50:41    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:41    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:41    224s] Density: 17.895%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3858.5M, EPOCH TIME: 1680475841.598346
[04/02 18:50:41    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:41    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:41    224s] 
[04/02 18:50:41    224s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:41    224s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:3858.5M, EPOCH TIME: 1680475841.616235
[04/02 18:50:41    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:41    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:41    224s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3858.5M, EPOCH TIME: 1680475841.670132
[04/02 18:50:41    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:41    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:41    224s] 
[04/02 18:50:41    224s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:41    224s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.022, MEM:3858.5M, EPOCH TIME: 1680475841.692233
[04/02 18:50:41    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:50:41    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:41    224s] *** Final Summary (holdfix) CPU=0:00:04.1, REAL=0:00:08.0, MEM=3858.5M
[04/02 18:50:41    224s] **optDesign ... cpu = 0:00:13, real = 0:00:18, mem = 2654.5M, totSessionCpu=0:03:44 **
[04/02 18:50:41    224s]  ReSet Options after AAE Based Opt flow 
[04/02 18:50:41    224s] *** Finished optDesign ***
[04/02 18:50:41    224s] 
[04/02 18:50:41    224s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.1 real=0:00:18.0)
[04/02 18:50:41    224s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:41    224s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:50:41    224s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[04/02 18:50:41    224s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:07.6 real=0:00:08.1)
[04/02 18:50:41    224s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/02 18:50:41    224s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3858.5M)
[04/02 18:50:41    224s] Info: Destroy the CCOpt slew target map.
[04/02 18:50:41    224s] clean pInstBBox. size 0
[04/02 18:50:41    224s] All LLGs are deleted
[04/02 18:50:41    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:41    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:41    224s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3818.5M, EPOCH TIME: 1680475841.915692
[04/02 18:50:41    224s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3818.5M, EPOCH TIME: 1680475841.915894
[04/02 18:50:41    224s] Info: pop threads available for lower-level modules during optimization.
[04/02 18:50:41    224s] *** optDesign #8 [finish] : cpu/real = 0:00:13.2/0:00:18.4 (0.7), totSession cpu/real = 0:03:44.2/0:06:55.9 (0.5), mem = 3818.5M
[04/02 18:50:41    224s] 
[04/02 18:50:41    224s] =============================================================================================
[04/02 18:50:41    224s]  Final TAT Report : optDesign #8                                                21.14-s109_1
[04/02 18:50:41    224s] =============================================================================================
[04/02 18:50:41    224s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/02 18:50:41    224s] ---------------------------------------------------------------------------------------------
[04/02 18:50:41    224s] [ InitOpt                ]      1   0:00:01.6  (   8.5 % )     0:00:01.6 /  0:00:01.2    0.8
[04/02 18:50:41    224s] [ HoldOpt                ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.1    0.6
[04/02 18:50:41    224s] [ ViewPruning            ]     10   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/02 18:50:41    224s] [ BuildHoldData          ]      1   0:00:04.5  (  24.6 % )     0:00:06.4 /  0:00:06.3    1.0
[04/02 18:50:41    224s] [ OptSummaryReport       ]      2   0:00:02.6  (  13.9 % )     0:00:08.3 /  0:00:04.2    0.5
[04/02 18:50:41    224s] [ DrvReport              ]      5   0:00:03.9  (  21.1 % )     0:00:03.9 /  0:00:00.1    0.0
[04/02 18:50:41    224s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/02 18:50:41    224s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   5.3 % )     0:00:01.0 /  0:00:00.9    0.9
[04/02 18:50:41    224s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/02 18:50:41    224s] [ ExtractRC              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.3
[04/02 18:50:41    224s] [ TimingUpdate           ]     12   0:00:02.6  (  14.1 % )     0:00:03.2 /  0:00:03.2    1.0
[04/02 18:50:41    224s] [ FullDelayCalc          ]      6   0:00:00.7  (   3.6 % )     0:00:00.7 /  0:00:00.8    1.2
[04/02 18:50:41    224s] [ TimingReport           ]      4   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.1    0.9
[04/02 18:50:41    224s] [ GenerateReports        ]      2   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    0.8
[04/02 18:50:41    224s] [ MISC                   ]          0:00:00.8  (   4.4 % )     0:00:00.8 /  0:00:00.4    0.5
[04/02 18:50:41    224s] ---------------------------------------------------------------------------------------------
[04/02 18:50:41    224s]  optDesign #8 TOTAL                 0:00:18.4  ( 100.0 % )     0:00:18.4 /  0:00:13.2    0.7
[04/02 18:50:41    224s] ---------------------------------------------------------------------------------------------
[04/02 18:50:41    224s] 
[04/02 18:50:41    224s] <CMD> saveDesign db/Main_controller_postroute_2.enc
[04/02 18:50:41    224s] The in-memory database contained RC information but was not saved. To save 
[04/02 18:50:41    224s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/02 18:50:41    224s] so it should only be saved when it is really desired.
[04/02 18:50:42    224s] #% Begin save design ... (date=04/02 18:50:41, mem=2616.0M)
[04/02 18:50:42    224s] % Begin Save ccopt configuration ... (date=04/02 18:50:42, mem=2616.0M)
[04/02 18:50:42    224s] % End Save ccopt configuration ... (date=04/02 18:50:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2616.2M, current mem=2616.2M)
[04/02 18:50:42    224s] % Begin Save netlist data ... (date=04/02 18:50:42, mem=2616.2M)
[04/02 18:50:42    224s] Writing Binary DB to db/Main_controller_postroute_2.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:50:42    224s] % End Save netlist data ... (date=04/02 18:50:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2617.4M, current mem=2617.4M)
[04/02 18:50:42    224s] Saving symbol-table file in separate thread ...
[04/02 18:50:42    224s] Saving congestion map file in separate thread ...
[04/02 18:50:42    224s] % Begin Save AAE data ... (date=04/02 18:50:42, mem=2617.6M)
[04/02 18:50:42    224s] Saving AAE Data ...
[04/02 18:50:42    224s] % End Save AAE data ... (date=04/02 18:50:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2617.6M, current mem=2617.6M)
[04/02 18:50:42    224s] Saving congestion map file db/Main_controller_postroute_2.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:50:43    224s] Saving preference file db/Main_controller_postroute_2.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:50:43    224s] Saving mode setting ...
[04/02 18:50:43    224s] Saving global file ...
[04/02 18:50:43    224s] Saving Drc markers ...
[04/02 18:50:43    224s] ... No Drc file written since there is no markers found.
[04/02 18:50:43    224s] % Begin Save routing data ... (date=04/02 18:50:43, mem=2617.9M)
[04/02 18:50:43    224s] Saving route file ...
[04/02 18:50:44    224s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3786.0M) ***
[04/02 18:50:44    224s] % End Save routing data ... (date=04/02 18:50:44, total cpu=0:00:00.1, real=0:00:01.0, peak res=2618.0M, current mem=2618.0M)
[04/02 18:50:44    224s] Saving special route data file in separate thread ...
[04/02 18:50:44    224s] Saving PG file in separate thread ...
[04/02 18:50:44    224s] Saving placement file in separate thread ...
[04/02 18:50:44    224s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:50:44    224s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:50:44    224s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3800.0M) ***
[04/02 18:50:44    224s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:44    224s] Saving PG file db/Main_controller_postroute_2.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:50:44 2023)
[04/02 18:50:44    224s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3800.0M) ***
[04/02 18:50:44    224s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:44    224s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:44    224s] Saving property file db/Main_controller_postroute_2.enc.dat.tmp/Main_controller.prop
[04/02 18:50:44    224s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3800.0M) ***
[04/02 18:50:45    224s] #Saving pin access data to file db/Main_controller_postroute_2.enc.dat.tmp/Main_controller.apa ...
[04/02 18:50:45    224s] #
[04/02 18:50:45    224s] Saving preRoute extracted patterns in file 'db/Main_controller_postroute_2.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:50:45    224s] Saving preRoute extraction data in directory 'db/Main_controller_postroute_2.enc.dat.tmp/extraction/' ...
[04/02 18:50:45    224s] Checksum of RCGrid density data::96
[04/02 18:50:45    225s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:45    225s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:50:45    225s] % Begin Save power constraints data ... (date=04/02 18:50:45, mem=2618.1M)
[04/02 18:50:45    225s] % End Save power constraints data ... (date=04/02 18:50:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.1M, current mem=2618.1M)
[04/02 18:50:46    225s] Generated self-contained design Main_controller_postroute_2.enc.dat.tmp
[04/02 18:50:46    225s] #% End save design ... (date=04/02 18:50:46, total cpu=0:00:01.2, real=0:00:04.0, peak res=2618.4M, current mem=2618.4M)
[04/02 18:50:46    225s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:50:46    225s] 
[04/02 18:50:46    225s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[04/02 18:50:46    225s] 0 new gnd-pin connection was made to global net 'VSS'.
[04/02 18:50:46    225s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[04/02 18:50:46    225s] 0 new pwr-pin connection was made to global net 'VDD'.
[04/02 18:50:46    225s] <CMD> saveDesign db/Main_controller_place_cts_route.enc
[04/02 18:50:46    225s] The in-memory database contained RC information but was not saved. To save 
[04/02 18:50:46    225s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/02 18:50:46    225s] so it should only be saved when it is really desired.
[04/02 18:50:46    225s] #% Begin save design ... (date=04/02 18:50:46, mem=2618.4M)
[04/02 18:50:46    225s] % Begin Save ccopt configuration ... (date=04/02 18:50:46, mem=2618.4M)
[04/02 18:50:46    225s] % End Save ccopt configuration ... (date=04/02 18:50:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2618.4M, current mem=2618.4M)
[04/02 18:50:46    225s] % Begin Save netlist data ... (date=04/02 18:50:46, mem=2618.4M)
[04/02 18:50:46    225s] Writing Binary DB to db/Main_controller_place_cts_route.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:50:46    225s] % End Save netlist data ... (date=04/02 18:50:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.4M, current mem=2618.4M)
[04/02 18:50:46    225s] Saving symbol-table file in separate thread ...
[04/02 18:50:46    225s] Saving congestion map file in separate thread ...
[04/02 18:50:46    225s] Saving congestion map file db/Main_controller_place_cts_route.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:50:47    225s] % Begin Save AAE data ... (date=04/02 18:50:46, mem=2618.4M)
[04/02 18:50:47    225s] Saving AAE Data ...
[04/02 18:50:47    225s] % End Save AAE data ... (date=04/02 18:50:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=2618.4M, current mem=2618.4M)
[04/02 18:50:47    225s] Saving preference file db/Main_controller_place_cts_route.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:50:47    225s] Saving mode setting ...
[04/02 18:50:47    225s] Saving global file ...
[04/02 18:50:48    225s] Saving Drc markers ...
[04/02 18:50:48    225s] ... No Drc file written since there is no markers found.
[04/02 18:50:48    225s] % Begin Save routing data ... (date=04/02 18:50:48, mem=2618.5M)
[04/02 18:50:48    225s] Saving route file ...
[04/02 18:50:48    225s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3782.6M) ***
[04/02 18:50:48    225s] % End Save routing data ... (date=04/02 18:50:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.5M, current mem=2618.5M)
[04/02 18:50:48    225s] Saving special route data file in separate thread ...
[04/02 18:50:48    225s] Saving PG file in separate thread ...
[04/02 18:50:48    225s] Saving placement file in separate thread ...
[04/02 18:50:48    225s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:50:48    225s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:50:48    226s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:48    226s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3796.6M) ***
[04/02 18:50:48    226s] Saving PG file db/Main_controller_place_cts_route.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:50:48 2023)
[04/02 18:50:49    226s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3796.6M) ***
[04/02 18:50:49    226s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:50:49    226s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:49    226s] Saving property file db/Main_controller_place_cts_route.enc.dat.tmp/Main_controller.prop
[04/02 18:50:49    226s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3796.6M) ***
[04/02 18:50:49    226s] #Saving pin access data to file db/Main_controller_place_cts_route.enc.dat.tmp/Main_controller.apa ...
[04/02 18:50:49    226s] #
[04/02 18:50:49    226s] Saving preRoute extracted patterns in file 'db/Main_controller_place_cts_route.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:50:49    226s] Saving preRoute extraction data in directory 'db/Main_controller_place_cts_route.enc.dat.tmp/extraction/' ...
[04/02 18:50:49    226s] Checksum of RCGrid density data::96
[04/02 18:50:50    226s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:50:50    226s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:50:50    226s] % Begin Save power constraints data ... (date=04/02 18:50:50, mem=2618.5M)
[04/02 18:50:50    226s] % End Save power constraints data ... (date=04/02 18:50:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.5M, current mem=2618.5M)
[04/02 18:50:50    226s] Generated self-contained design Main_controller_place_cts_route.enc.dat.tmp
[04/02 18:50:50    226s] #% End save design ... (date=04/02 18:50:50, total cpu=0:00:01.1, real=0:00:04.0, peak res=2618.5M, current mem=2618.5M)
[04/02 18:50:50    226s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:50:50    226s] 
[04/02 18:50:51    226s] <CMD> addFiller -cell {FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR} -prefix FILLCELL
[04/02 18:50:51    226s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[04/02 18:50:51    226s] Type 'man IMPSP-5217' for more detail.
[04/02 18:50:51    226s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3782.6M, EPOCH TIME: 1680475851.073739
[04/02 18:50:51    226s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3782.6M, EPOCH TIME: 1680475851.074318
[04/02 18:50:51    226s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3782.6M, EPOCH TIME: 1680475851.074527
[04/02 18:50:51    226s] Processing tracks to init pin-track alignment.
[04/02 18:50:51    226s] z: 2, totalTracks: 1
[04/02 18:50:51    226s] z: 4, totalTracks: 1
[04/02 18:50:51    226s] z: 6, totalTracks: 1
[04/02 18:50:51    226s] z: 8, totalTracks: 1
[04/02 18:50:51    226s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/02 18:50:51    226s] All LLGs are deleted
[04/02 18:50:51    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:51    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:51    226s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3782.6M, EPOCH TIME: 1680475851.085314
[04/02 18:50:51    226s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3782.6M, EPOCH TIME: 1680475851.085681
[04/02 18:50:51    226s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3782.6M, EPOCH TIME: 1680475851.085973
[04/02 18:50:51    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:51    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:51    226s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3878.6M, EPOCH TIME: 1680475851.090329
[04/02 18:50:51    226s] Max number of tech site patterns supported in site array is 256.
[04/02 18:50:51    226s] Core basic site is IBM13SITE
[04/02 18:50:51    226s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3878.6M, EPOCH TIME: 1680475851.103934
[04/02 18:50:51    226s] After signature check, allow fast init is false, keep pre-filter is true.
[04/02 18:50:51    226s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/02 18:50:51    226s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.026, REAL:0.076, MEM:3878.6M, EPOCH TIME: 1680475851.179477
[04/02 18:50:51    226s] SiteArray: non-trimmed site array dimensions = 46 x 565
[04/02 18:50:51    226s] SiteArray: use 180,224 bytes
[04/02 18:50:51    226s] SiteArray: current memory after site array memory allocation 3878.6M
[04/02 18:50:51    226s] SiteArray: FP blocked sites are writable
[04/02 18:50:51    226s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/02 18:50:51    226s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3846.6M, EPOCH TIME: 1680475851.185440
[04/02 18:50:51    226s] Process 9689 wires and vias for routing blockage analysis
[04/02 18:50:51    226s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.020, REAL:0.012, MEM:3878.6M, EPOCH TIME: 1680475851.197482
[04/02 18:50:51    226s] SiteArray: number of non floorplan blocked sites for llg default is 25990
[04/02 18:50:51    226s] Atter site array init, number of instance map data is 0.
[04/02 18:50:51    226s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.068, REAL:0.108, MEM:3878.6M, EPOCH TIME: 1680475851.198730
[04/02 18:50:51    226s] 
[04/02 18:50:51    226s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:50:51    226s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.075, REAL:0.114, MEM:3782.6M, EPOCH TIME: 1680475851.200410
[04/02 18:50:51    226s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3782.6M, EPOCH TIME: 1680475851.200543
[04/02 18:50:51    226s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.006, MEM:3782.6M, EPOCH TIME: 1680475851.206447
[04/02 18:50:51    226s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3782.6MB).
[04/02 18:50:51    226s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.090, REAL:0.132, MEM:3782.6M, EPOCH TIME: 1680475851.206968
[04/02 18:50:51    226s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.090, REAL:0.133, MEM:3782.6M, EPOCH TIME: 1680475851.207075
[04/02 18:50:51    226s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3782.6M, EPOCH TIME: 1680475851.207165
[04/02 18:50:51    226s]   Signal wire search tree: 8627 elements. (cpu=0:00:00.0, mem=0.0M)
[04/02 18:50:51    226s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.003, REAL:0.003, MEM:3782.6M, EPOCH TIME: 1680475851.210105
[04/02 18:50:51    226s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3782.6M, EPOCH TIME: 1680475851.212136
[04/02 18:50:51    226s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3782.6M, EPOCH TIME: 1680475851.212306
[04/02 18:50:51    226s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3782.6M, EPOCH TIME: 1680475851.212461
[04/02 18:50:51    226s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3782.6M, EPOCH TIME: 1680475851.212667
[04/02 18:50:51    226s] AddFiller init all instances time CPU:0.000, REAL:0.000
[04/02 18:50:51    226s] AddFiller main function time CPU:0.055, REAL:0.119
[04/02 18:50:51    226s] Filler instance commit time CPU:0.016, REAL:0.016
[04/02 18:50:51    226s] *INFO: Adding fillers to top-module.
[04/02 18:50:51    226s] *INFO:   Added 213 filler insts (cell FILL64TR / prefix FILLCELL).
[04/02 18:50:51    226s] *INFO:   Added 57 filler insts (cell FILL32TR / prefix FILLCELL).
[04/02 18:50:51    226s] *INFO:   Added 100 filler insts (cell FILL16TR / prefix FILLCELL).
[04/02 18:50:51    226s] *INFO:   Added 231 filler insts (cell FILL8TR / prefix FILLCELL).
[04/02 18:50:51    226s] *INFO:   Added 349 filler insts (cell FILL4TR / prefix FILLCELL).
[04/02 18:50:51    226s] *INFO:   Added 348 filler insts (cell FILL2TR / prefix FILLCELL).
[04/02 18:50:51    226s] *INFO:   Added 343 filler insts (cell FILL1TR / prefix FILLCELL).
[04/02 18:50:51    226s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.065, REAL:0.121, MEM:3782.6M, EPOCH TIME: 1680475851.333452
[04/02 18:50:51    226s] *INFO: Total 1641 filler insts added - prefix FILLCELL (CPU: 0:00:00.2).
[04/02 18:50:51    226s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.066, REAL:0.121, MEM:3782.6M, EPOCH TIME: 1680475851.333707
[04/02 18:50:51    226s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3782.6M, EPOCH TIME: 1680475851.333788
[04/02 18:50:51    226s] For 1641 new insts, 1641 new gnd-pin connections were made to global net 'VSS'.
[04/02 18:50:51    226s] 1641 new pwr-pin connections were made to global net 'VDD'.
[04/02 18:50:51    226s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[04/02 18:50:51    226s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.001, REAL:0.001, MEM:3782.6M, EPOCH TIME: 1680475851.335221
[04/02 18:50:51    226s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.068, REAL:0.123, MEM:3782.6M, EPOCH TIME: 1680475851.335363
[04/02 18:50:51    226s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.068, REAL:0.123, MEM:3782.6M, EPOCH TIME: 1680475851.335433
[04/02 18:50:51    226s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3782.6M, EPOCH TIME: 1680475851.335541
[04/02 18:50:51    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2297).
[04/02 18:50:51    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:51    226s] All LLGs are deleted
[04/02 18:50:51    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:51    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:50:51    226s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3782.6M, EPOCH TIME: 1680475851.338978
[04/02 18:50:51    226s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3782.4M, EPOCH TIME: 1680475851.339497
[04/02 18:50:51    226s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.006, REAL:0.006, MEM:3782.4M, EPOCH TIME: 1680475851.341309
[04/02 18:50:51    226s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.170, REAL:0.268, MEM:3782.4M, EPOCH TIME: 1680475851.341457
[04/02 18:50:51    226s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[04/02 18:50:51    226s] 0 new gnd-pin connection was made to global net 'VSS'.
[04/02 18:50:51    226s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[04/02 18:50:51    226s] 0 new pwr-pin connection was made to global net 'VDD'.
[04/02 18:50:51    226s] <CMD> fixVia -minCut
[04/02 18:50:51    226s] ### import design signature (134): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=978046535 inst_pattern=1
[04/02 18:50:51    226s] 
Start fixing mincut vias at Sun Apr  2 18:50:51 2023
No minimum cut violation markers found on special net vias.
[04/02 18:50:51    226s] End fixing mincut vias at Sun Apr  2 18:50:51 2023
<CMD> fixVia -minStep
[04/02 18:50:51    226s] 
Start fixing minstep vias at Sun Apr  2 18:50:51 2023
**WARN: (IMPPP-592):	No MINSTEP rule defined.
[04/02 18:50:51    226s] End fixing minstep vias at Sun Apr  2 18:50:51 2023
<CMD> fixVia -short
[04/02 18:50:51    226s] 
Start fixing short vias at Sun Apr  2 18:50:51 2023
End fixing short vias at Sun Apr  2 18:50:51 2023
<CMD> clearDrc
[04/02 18:50:51    226s]  *** Starting Verify Geometry (MEM: 3814.4) ***
[04/02 18:50:51    226s] 
[04/02 18:50:51    226s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[04/02 18:50:51    226s]   VERIFY GEOMETRY ...... Starting Verification
[04/02 18:50:51    226s]   VERIFY GEOMETRY ...... Initializing
[04/02 18:50:51    226s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[04/02 18:50:51    226s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[04/02 18:50:51    226s]                   ...... bin size: 2560
[04/02 18:50:51    226s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[04/02 18:50:51    226s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[04/02 18:50:51    227s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/02 18:50:51    227s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/02 18:50:51    227s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/02 18:50:51    227s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/02 18:50:51    227s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[04/02 18:50:51    227s] VG: elapsed time: 0.00
[04/02 18:50:51    227s] Begin Summary ...
[04/02 18:50:51    227s]   Cells       : 0
[04/02 18:50:51    227s]   SameNet     : 0
[04/02 18:50:51    227s]   Wiring      : 0
[04/02 18:50:51    227s]   Antenna     : 0
[04/02 18:50:51    227s]   Short       : 0
[04/02 18:50:51    227s]   Overlap     : 0
[04/02 18:50:51    227s] End Summary
[04/02 18:50:51    227s] 
[04/02 18:50:51    227s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/02 18:50:51    227s] 
[04/02 18:50:51    227s] **********End: VERIFY GEOMETRY**********
[04/02 18:50:51    227s]  *** verify geometry (CPU: 0:00:00.3  MEM: 342.6M)
[04/02 18:50:51    227s] 
[04/02 18:50:51    227s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[04/02 18:50:51    227s] VERIFY_CONNECTIVITY use new engine.
[04/02 18:50:51    227s] 
[04/02 18:50:51    227s] ******** Start: VERIFY CONNECTIVITY ********
[04/02 18:50:51    227s] Start Time: Sun Apr  2 18:50:51 2023
[04/02 18:50:51    227s] 
[04/02 18:50:51    227s] Design Name: Main_controller
[04/02 18:50:51    227s] Database Units: 1000
[04/02 18:50:51    227s] Design Boundary: (0.0000, 0.0000) (240.0000, 180.0000)
[04/02 18:50:51    227s] Error Limit = 1000000; Warning Limit = 500000
[04/02 18:50:51    227s] Check specified nets
[04/02 18:50:51    227s] Use 6 pthreads
[04/02 18:50:51    227s] 
[04/02 18:50:51    227s] Begin Summary 
[04/02 18:50:51    227s]   Found no problems or warnings.
[04/02 18:50:51    227s] End Summary
[04/02 18:50:51    227s] 
[04/02 18:50:51    227s] End Time: Sun Apr  2 18:50:51 2023
[04/02 18:50:51    227s] Time Elapsed: 0:00:00.0
[04/02 18:50:51    227s] 
[04/02 18:50:51    227s] ******** End: VERIFY CONNECTIVITY ********
[04/02 18:50:51    227s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/02 18:50:51    227s]   (CPU Time: 0:00:00.1  MEM: 32.000M)
[04/02 18:50:51    227s] 
[04/02 18:50:51    227s] <CMD> verifyProcessAntenna -error 1000000
[04/02 18:50:51    227s] 
[04/02 18:50:51    227s] ******* START VERIFY ANTENNA ********
[04/02 18:50:51    227s] Report File: Main_controller.antenna.rpt
[04/02 18:50:51    227s] LEF Macro File: Main_controller.antenna.lef
[04/02 18:50:51    227s] Verification Complete: 0 Violations
[04/02 18:50:52    227s] ******* DONE VERIFY ANTENNA ********
[04/02 18:50:52    227s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/02 18:50:52    227s] 
[04/02 18:50:52    227s] <CMD> detailRoute -fix_drc
[04/02 18:50:52    227s] #% Begin detailRoute (date=04/02 18:50:52, mem=2638.8M)
[04/02 18:50:52    227s] 
[04/02 18:50:52    227s] detailRoute -fix_drc
[04/02 18:50:52    227s] 
[04/02 18:50:52    227s] #Start detailRoute on Sun Apr  2 18:50:52 2023
[04/02 18:50:52    227s] #
[04/02 18:50:52    227s] ### Time Record (detailRoute) is installed.
[04/02 18:50:52    227s] ### Time Record (Pre Callback) is installed.
[04/02 18:50:52    227s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_qOofeT.rcdb.d/Main_controller.rcdb.d': 658 access done (mem: 3863.012M)
[04/02 18:50:52    227s] ### Time Record (Pre Callback) is uninstalled.
[04/02 18:50:52    227s] ### Time Record (DB Import) is installed.
[04/02 18:50:52    227s] ### Time Record (Timing Data Generation) is installed.
[04/02 18:50:52    227s] ### Time Record (Timing Data Generation) is uninstalled.
[04/02 18:50:52    227s] 
[04/02 18:50:52    227s] Trim Metal Layers:
[04/02 18:50:52    227s] LayerId::1 widthSet size::1
[04/02 18:50:52    227s] LayerId::2 widthSet size::1
[04/02 18:50:52    227s] LayerId::3 widthSet size::1
[04/02 18:50:52    227s] LayerId::4 widthSet size::1
[04/02 18:50:52    227s] LayerId::5 widthSet size::1
[04/02 18:50:52    227s] LayerId::6 widthSet size::1
[04/02 18:50:52    227s] LayerId::7 widthSet size::1
[04/02 18:50:52    227s] LayerId::8 widthSet size::1
[04/02 18:50:52    227s] eee: pegSigSF::1.070000
[04/02 18:50:52    227s] Initializing multi-corner resistance tables ...
[04/02 18:50:52    227s] eee: l::1 avDens::0.203496 usedTrk::641.013889 availTrk::3150.000000 sigTrk::641.013889
[04/02 18:50:52    227s] eee: l::2 avDens::0.070128 usedTrk::189.346387 availTrk::2700.000000 sigTrk::189.346387
[04/02 18:50:52    227s] eee: l::3 avDens::0.076246 usedTrk::233.313889 availTrk::3060.000000 sigTrk::233.313889
[04/02 18:50:52    227s] eee: l::4 avDens::0.048221 usedTrk::151.897224 availTrk::3150.000000 sigTrk::151.897224
[04/02 18:50:52    227s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:50:52    227s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:50:52    227s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:50:52    227s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/02 18:50:52    227s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.110158 aWlH=0.000000 lMod=0 pMax=0.835500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[04/02 18:50:52    227s] ### Net info: total nets: 660
[04/02 18:50:52    227s] ### Net info: dirty nets: 0
[04/02 18:50:52    227s] ### Net info: marked as disconnected nets: 0
[04/02 18:50:52    227s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/02 18:50:52    227s] #num needed restored net=0
[04/02 18:50:52    227s] #need_extraction net=0 (total=660)
[04/02 18:50:52    227s] ### Net info: fully routed nets: 658
[04/02 18:50:52    227s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:50:52    227s] ### Net info: unrouted nets: 0
[04/02 18:50:52    227s] ### Net info: re-extraction nets: 0
[04/02 18:50:52    227s] ### Net info: ignored nets: 0
[04/02 18:50:52    227s] ### Net info: skip routing nets: 0
[04/02 18:50:52    227s] #Start reading timing information from file .timing_file_1311766.tif.gz ...
[04/02 18:50:52    227s] #Read in timing information for 55 ports, 656 instances from timing file .timing_file_1311766.tif.gz.
[04/02 18:50:52    227s] ### import design signature (135): route=379005114 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1590289770 dirty_area=0 del_dirty_area=0 cell=201046898 placement=1187356117 pin_access=978046535 inst_pattern=1
[04/02 18:50:52    227s] ### Time Record (DB Import) is uninstalled.
[04/02 18:50:52    227s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/02 18:50:52    227s] #RTESIG:78da95934d6bc3300c8677deaf106e0f1dac992527fe3876d06b364ab76b481ba704f201
[04/02 18:50:52    227s] #       8903db7efddc32061b6ddcfa683d7e25bd9267f3f7f506186184f172406e32847443c425
[04/02 18:50:52    227s] #       e9254a324f84990fbd3db3fbd9fce5758b22018cf8e9c0a2acbbdc3dc238d81e06eb5cd5
[04/02 18:50:52    227s] #       1e1e7eb818a1ccebc1c262d775f559868cfccb149f6dde547b286c998fb5fb874ba1c0f5
[04/02 18:50:52    227s] #       e394a2d431b0b66b2d83c5e07a1f388b298ec04e99039c10a18cca17c51a5b546333ada5
[04/02 18:50:52    227s] #       9501e4427125a48045d53a7bb0fd59d4a80458bfcf9aaeb075b4abda6965634cd06a44fa
[04/02 18:50:52    227s] #       6bdeb4d5781cdf4df84dea89124014a9f016491f0ff626d51506284dc056e9769da6abed
[04/02 18:50:52    227s] #       66da51540681a687e41979dde451637071516baf36b8bc2df2bef07ab61d9b4ba4faddf1
[04/02 18:50:52    227s] #       8b14719d84721212f71de41fd3e513ca18e2693308fdc70ba6f32d861915668c2ffb0805
[04/02 18:50:52    227s] #       ea26f2bf3c7255e3efb2b2aa6d86025149e9efcae8f075f1f9dd37866d8fe5
[04/02 18:50:52    227s] #
[04/02 18:50:52    227s] #Using multithreading with 6 threads.
[04/02 18:50:52    227s] ### Time Record (Data Preparation) is installed.
[04/02 18:50:52    227s] #Start routing data preparation on Sun Apr  2 18:50:52 2023
[04/02 18:50:52    227s] #
[04/02 18:50:52    227s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:50:52    227s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:50:52    227s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:50:52    227s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:50:52    227s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:50:52    227s] #Build and mark too close pins for the same net.
[04/02 18:50:52    227s] ### Time Record (Cell Pin Access) is installed.
[04/02 18:50:52    227s] #Initial pin access analysis.
[04/02 18:50:52    227s] #Detail pin access analysis.
[04/02 18:50:52    227s] ### Time Record (Cell Pin Access) is uninstalled.
[04/02 18:50:52    227s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:50:52    227s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:52    227s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:52    227s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:52    227s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:52    227s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:52    227s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:50:52    227s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:50:52    227s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2645.45 (MB), peak = 2953.49 (MB)
[04/02 18:50:52    227s] #Regenerating Ggrids automatically.
[04/02 18:50:52    227s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:50:52    227s] #Using automatically generated G-grids.
[04/02 18:50:52    227s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:50:52    227s] #Done routing data preparation.
[04/02 18:50:52    227s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2647.20 (MB), peak = 2953.49 (MB)
[04/02 18:50:52    227s] ### Time Record (Data Preparation) is uninstalled.
[04/02 18:50:52    227s] ### Time Record (Detail Routing) is installed.
[04/02 18:50:52    227s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[04/02 18:50:52    227s] #
[04/02 18:50:52    227s] #Start Detail Routing..
[04/02 18:50:52    227s] #start initial detail routing ...
[04/02 18:50:52    227s] ### Design has 2 dirty nets, 1641 dirty-areas), has valid drcs
[04/02 18:50:52    227s] #   number of violations = 0
[04/02 18:50:52    227s] #1641 out of 2297 instances (71.4%) need to be verified(marked ipoed), dirty area = 82.2%.
[04/02 18:50:53    228s] ### Routing stats: dirty-area = 100.00%
[04/02 18:50:53    228s] #   number of violations = 0
[04/02 18:50:53    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2656.13 (MB), peak = 2953.49 (MB)
[04/02 18:50:53    228s] #Complete Detail Routing.
[04/02 18:50:53    228s] #Total number of nets with non-default rule or having extra spacing = 5
[04/02 18:50:53    228s] #Total wire length = 15399 um.
[04/02 18:50:53    228s] #Total half perimeter of net bounding box = 14500 um.
[04/02 18:50:53    228s] #Total wire length on LAYER M1 = 0 um.
[04/02 18:50:53    228s] #Total wire length on LAYER M2 = 5976 um.
[04/02 18:50:53    228s] #Total wire length on LAYER M3 = 7414 um.
[04/02 18:50:53    228s] #Total wire length on LAYER M4 = 2009 um.
[04/02 18:50:53    228s] #Total wire length on LAYER M5 = 0 um.
[04/02 18:50:53    228s] #Total wire length on LAYER M6 = 0 um.
[04/02 18:50:53    228s] #Total wire length on LAYER MQ = 0 um.
[04/02 18:50:53    228s] #Total wire length on LAYER LM = 0 um.
[04/02 18:50:53    228s] #Total number of vias = 4450
[04/02 18:50:53    228s] #Total number of multi-cut vias = 2958 ( 66.5%)
[04/02 18:50:53    228s] #Total number of single cut vias = 1492 ( 33.5%)
[04/02 18:50:53    228s] #Up-Via Summary (total 4450):
[04/02 18:50:53    228s] #                   single-cut          multi-cut      Total
[04/02 18:50:53    228s] #-----------------------------------------------------------
[04/02 18:50:53    228s] # M1              1384 ( 64.0%)       777 ( 36.0%)       2161
[04/02 18:50:53    228s] # M2                91 (  4.6%)      1890 ( 95.4%)       1981
[04/02 18:50:53    228s] # M3                17 (  5.5%)       291 ( 94.5%)        308
[04/02 18:50:53    228s] #-----------------------------------------------------------
[04/02 18:50:53    228s] #                 1492 ( 33.5%)      2958 ( 66.5%)       4450 
[04/02 18:50:53    228s] #
[04/02 18:50:53    228s] #Total number of DRC violations = 0
[04/02 18:50:53    228s] ### Time Record (Detail Routing) is uninstalled.
[04/02 18:50:53    228s] #Cpu time = 00:00:01
[04/02 18:50:53    228s] #Elapsed time = 00:00:01
[04/02 18:50:53    228s] #Increased memory = 14.77 (MB)
[04/02 18:50:53    228s] #Total memory = 2656.13 (MB)
[04/02 18:50:53    228s] #Peak memory = 2953.49 (MB)
[04/02 18:50:53    228s] ### detail_route design signature (142): route=235109638 flt_obj=0 vio=1905142130 shield_wire=1
[04/02 18:50:53    228s] ### Time Record (DB Export) is installed.
[04/02 18:50:53    228s] ### export design design signature (143): route=235109638 fixed_route=1576369649 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1476255144 dirty_area=0 del_dirty_area=0 cell=201046898 placement=1187356117 pin_access=848258327 inst_pattern=1
[04/02 18:50:53    228s] #	no debugging net set
[04/02 18:50:53    228s] ### Time Record (DB Export) is uninstalled.
[04/02 18:50:53    228s] ### Time Record (Post Callback) is installed.
[04/02 18:50:53    228s] ### Time Record (Post Callback) is uninstalled.
[04/02 18:50:53    228s] #
[04/02 18:50:53    228s] #detailRoute statistics:
[04/02 18:50:53    228s] #Cpu time = 00:00:01
[04/02 18:50:53    228s] #Elapsed time = 00:00:01
[04/02 18:50:53    228s] #Increased memory = 15.03 (MB)
[04/02 18:50:53    228s] #Total memory = 2653.82 (MB)
[04/02 18:50:53    228s] #Peak memory = 2953.49 (MB)
[04/02 18:50:53    228s] #Number of warnings = 0
[04/02 18:50:53    228s] #Total number of warnings = 37
[04/02 18:50:53    228s] #Number of fails = 0
[04/02 18:50:53    228s] #Total number of fails = 0
[04/02 18:50:53    228s] #Complete detailRoute on Sun Apr  2 18:50:53 2023
[04/02 18:50:53    228s] #
[04/02 18:50:53    228s] ### import design signature (144): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=848258327 inst_pattern=1
[04/02 18:50:53    228s] ### Time Record (detailRoute) is uninstalled.
[04/02 18:50:53    228s] ### 
[04/02 18:50:53    228s] ###   Scalability Statistics
[04/02 18:50:53    228s] ### 
[04/02 18:50:53    228s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:50:53    228s] ###   detailRoute                   |        cpu time|    elapsed time|     scalability|
[04/02 18:50:53    228s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:50:53    228s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:53    228s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:53    228s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:53    228s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:53    228s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:53    228s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:53    228s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/02 18:50:53    228s] ###   Detail Routing                |        00:00:01|        00:00:00|             1.0|
[04/02 18:50:53    228s] ###   Entire Command                |        00:00:01|        00:00:01|             0.7|
[04/02 18:50:53    228s] ### --------------------------------+----------------+----------------+----------------+
[04/02 18:50:53    228s] ### 
[04/02 18:50:53    228s] #% End detailRoute (date=04/02 18:50:53, total cpu=0:00:00.8, real=0:00:01.0, peak res=2644.7M, current mem=2644.7M)
[04/02 18:50:53    228s] <CMD> saveDesign db/Main_controller_final_prefill.enc
[04/02 18:50:53    228s] #% Begin save design ... (date=04/02 18:50:53, mem=2644.7M)
[04/02 18:50:53    228s] % Begin Save ccopt configuration ... (date=04/02 18:50:53, mem=2644.7M)
[04/02 18:50:53    228s] % End Save ccopt configuration ... (date=04/02 18:50:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2644.9M, current mem=2644.9M)
[04/02 18:50:53    228s] % Begin Save netlist data ... (date=04/02 18:50:53, mem=2644.9M)
[04/02 18:50:53    228s] Writing Binary DB to db/Main_controller_final_prefill.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:50:53    228s] % End Save netlist data ... (date=04/02 18:50:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2645.0M, current mem=2645.0M)
[04/02 18:50:53    228s] Saving symbol-table file in separate thread ...
[04/02 18:50:53    228s] Saving congestion map file in separate thread ...
[04/02 18:50:53    228s] Saving congestion map file db/Main_controller_final_prefill.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:50:53    228s] % Begin Save AAE data ... (date=04/02 18:50:53, mem=2645.2M)
[04/02 18:50:53    228s] Saving AAE Data ...
[04/02 18:50:53    228s] % End Save AAE data ... (date=04/02 18:50:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2645.2M, current mem=2645.2M)
[04/02 18:50:54    228s] Saving preference file db/Main_controller_final_prefill.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:50:54    228s] Saving mode setting ...
[04/02 18:50:54    228s] Saving global file ...
[04/02 18:50:54    228s] Saving Drc markers ...
[04/02 18:50:54    228s] ... No Drc file written since there is no markers found.
[04/02 18:50:54    228s] % Begin Save routing data ... (date=04/02 18:50:54, mem=2645.5M)
[04/02 18:50:54    228s] Saving route file ...
[04/02 18:50:55    228s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3804.4M) ***
[04/02 18:50:55    228s] % End Save routing data ... (date=04/02 18:50:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=2645.6M, current mem=2645.6M)
[04/02 18:50:55    228s] Saving special route data file in separate thread ...
[04/02 18:50:55    228s] Saving PG file in separate thread ...
[04/02 18:50:55    228s] Saving placement file in separate thread ...
[04/02 18:50:55    228s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:50:55    228s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:50:55    228s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:55    228s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3826.4M) ***
[04/02 18:50:55    228s] Saving PG file db/Main_controller_final_prefill.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:50:55 2023)
[04/02 18:50:55    228s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3826.4M) ***
[04/02 18:50:55    228s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:55    228s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:50:56    228s] Saving property file db/Main_controller_final_prefill.enc.dat.tmp/Main_controller.prop
[04/02 18:50:56    228s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3826.4M) ***
[04/02 18:50:56    228s] #Saving pin access data to file db/Main_controller_final_prefill.enc.dat.tmp/Main_controller.apa ...
[04/02 18:50:56    228s] #
[04/02 18:50:56    228s] Saving preRoute extracted patterns in file 'db/Main_controller_final_prefill.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:50:56    228s] Saving preRoute extraction data in directory 'db/Main_controller_final_prefill.enc.dat.tmp/extraction/' ...
[04/02 18:50:56    228s] Checksum of RCGrid density data::96
[04/02 18:50:56    228s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:50:56    228s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:50:56    228s] % Begin Save power constraints data ... (date=04/02 18:50:56, mem=2646.3M)
[04/02 18:50:56    229s] % End Save power constraints data ... (date=04/02 18:50:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2646.3M, current mem=2646.3M)
[04/02 18:50:57    229s] Generated self-contained design Main_controller_final_prefill.enc.dat.tmp
[04/02 18:50:57    229s] #% End save design ... (date=04/02 18:50:57, total cpu=0:00:01.1, real=0:00:04.0, peak res=2646.6M, current mem=2646.6M)
[04/02 18:50:57    229s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:50:57    229s] 
[04/02 18:50:57    229s] <CMD> report_timing     
[04/02 18:50:57    229s] <CMD> setMetalFill -layer {1 2 3 4} -minDensity 20 -preferredDensity 25 -maxDensity 80 -maxLength 4 -maxWidth 1 -windowSize 500 500 -windowStep 500 500
[04/02 18:50:57    229s] <CMD> addMetalFill -layer {1 2 3 4} -onCells -timingAware sta -area 0 0 240.0 180.0
[04/02 18:50:57    229s]    _____________________________________________________________
[04/02 18:50:57    229s]   /  Design State
[04/02 18:50:57    229s]  +--------------------------------------------------------------
[04/02 18:50:57    229s]  | signal nets: 
[04/02 18:50:57    229s]  |    routed nets:      654 (100.0% routed)
[04/02 18:50:57    229s]  |     total nets:      654
[04/02 18:50:57    229s]  | clock nets: 
[04/02 18:50:57    229s]  |    routed nets:        4 (100.0% routed)
[04/02 18:50:57    229s]  |     total nets:        4
[04/02 18:50:57    229s]  +--------------------------------------------------------------
[04/02 18:50:57    229s] #################################################################################
[04/02 18:50:57    229s] # Design Stage: PostRoute
[04/02 18:50:57    229s] # Design Name: Main_controller
[04/02 18:50:57    229s] # Design Mode: 130nm
[04/02 18:50:57    229s] # Analysis Mode: MMMC OCV 
[04/02 18:50:57    229s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:50:57    229s] # Signoff Settings: SI On 
[04/02 18:50:57    229s] #################################################################################
[04/02 18:50:57    229s]    _____________________________________________________________
[04/02 18:50:57    229s]   /  Design State
[04/02 18:50:57    229s]  +--------------------------------------------------------------
[04/02 18:50:57    229s]  | signal nets: 
[04/02 18:50:57    229s]  |    routed nets:      654 (100.0% routed)
[04/02 18:50:57    229s]  |     total nets:      654
[04/02 18:50:57    229s]  | clock nets: 
[04/02 18:50:57    229s]  |    routed nets:        4 (100.0% routed)
[04/02 18:50:57    229s]  |     total nets:        4
[04/02 18:50:57    229s]  +--------------------------------------------------------------
[04/02 18:50:57    229s] #################################################################################
[04/02 18:50:57    229s] # Design Stage: PostRoute
[04/02 18:50:57    229s] # Design Name: Main_controller
[04/02 18:50:57    229s] # Design Mode: 130nm
[04/02 18:50:57    229s] # Analysis Mode: MMMC OCV 
[04/02 18:50:57    229s] # Parasitics Mode: No SPEF/RCDB 
[04/02 18:50:57    229s] # Signoff Settings: SI On 
[04/02 18:50:57    229s] #################################################################################
[04/02 18:50:57    229s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/02 18:50:58    229s] ### Net info: total nets: 660
[04/02 18:50:58    229s] ### Net info: dirty nets: 0
[04/02 18:50:58    229s] ### Net info: marked as disconnected nets: 0
[04/02 18:50:58    229s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/02 18:50:58    229s] #num needed restored net=0
[04/02 18:50:58    229s] #need_extraction net=0 (total=660)
[04/02 18:50:58    229s] ### Net info: fully routed nets: 658
[04/02 18:50:58    229s] ### Net info: trivial (< 2 pins) nets: 2
[04/02 18:50:58    229s] ### Net info: unrouted nets: 0
[04/02 18:50:58    229s] ### Net info: re-extraction nets: 0
[04/02 18:50:58    229s] ### Net info: ignored nets: 0
[04/02 18:50:58    229s] ### Net info: skip routing nets: 0
[04/02 18:50:58    229s] ### import design signature (145): route=2121000868 fixed_route=2121000868 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1114667847 dirty_area=0 del_dirty_area=0 cell=201046898 placement=1187356117 pin_access=848258327 inst_pattern=1
[04/02 18:50:58    229s] #Extract in post route mode
[04/02 18:50:58    229s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/02 18:50:58    229s] #Fast data preparation for tQuantus.
[04/02 18:50:58    229s] #Start routing data preparation on Sun Apr  2 18:50:58 2023
[04/02 18:50:58    229s] #
[04/02 18:50:58    229s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/02 18:50:58    229s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:58    229s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:58    229s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:58    229s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:58    229s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/02 18:50:58    229s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:50:58    229s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/02 18:50:58    229s] #Regenerating Ggrids automatically.
[04/02 18:50:58    229s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:50:58    229s] #Using automatically generated G-grids.
[04/02 18:50:58    229s] #Done routing data preparation.
[04/02 18:50:58    229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2666.19 (MB), peak = 2953.49 (MB)
[04/02 18:50:58    229s] #Start routing data preparation on Sun Apr  2 18:50:58 2023
[04/02 18:50:58    229s] #
[04/02 18:50:58    229s] #Minimum voltage of a net in the design = 0.000.
[04/02 18:50:58    229s] #Maximum voltage of a net in the design = 1.200.
[04/02 18:50:58    229s] #Voltage range [0.000 - 1.200] has 658 nets.
[04/02 18:50:58    229s] #Voltage range [1.200 - 1.200] has 1 net.
[04/02 18:50:58    229s] #Voltage range [0.000 - 0.000] has 1 net.
[04/02 18:50:58    229s] #Build and mark too close pins for the same net.
[04/02 18:50:58    229s] #Regenerating Ggrids automatically.
[04/02 18:50:58    229s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/02 18:50:58    229s] #Using automatically generated G-grids.
[04/02 18:50:58    229s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/02 18:50:58    229s] #Done routing data preparation.
[04/02 18:50:58    229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2671.86 (MB), peak = 2953.49 (MB)
[04/02 18:50:58    229s] #
[04/02 18:50:58    229s] #Start tQuantus RC extraction...
[04/02 18:50:58    229s] #Start building rc corner(s)...
[04/02 18:50:58    229s] #Number of RC Corner = 1
[04/02 18:50:58    229s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:50:58    229s] #M1 -> M1 (1)
[04/02 18:50:58    229s] #M2 -> M2 (2)
[04/02 18:50:58    229s] #M3 -> M3 (3)
[04/02 18:50:58    229s] #M4 -> M4 (4)
[04/02 18:50:58    229s] #M5 -> M5 (5)
[04/02 18:50:58    229s] #M6 -> M6 (6)
[04/02 18:50:58    229s] #MQ -> MQ (7)
[04/02 18:50:58    229s] #LM -> LM (8)
[04/02 18:50:58    229s] #SADV-On
[04/02 18:50:58    229s] # Corner(s) : 
[04/02 18:50:58    229s] #rc-typ [25.00]
[04/02 18:50:59    230s] # Corner id: 0
[04/02 18:50:59    230s] # Layout Scale: 1.000000
[04/02 18:50:59    230s] # Has Metal Fill model: yes
[04/02 18:50:59    230s] # Temperature was set
[04/02 18:50:59    230s] # Temperature : 25.000000
[04/02 18:50:59    230s] # Ref. Temp   : 25.000000
[04/02 18:50:59    230s] #SADV-Off
[04/02 18:50:59    230s] #total pattern=120 [8, 324]
[04/02 18:50:59    230s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:50:59    230s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:50:59    230s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:50:59    230s] #number model r/c [1,1] [8,324] read
[04/02 18:50:59    230s] #0 rcmodel(s) requires rebuild
[04/02 18:50:59    230s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2673.25 (MB), peak = 2953.49 (MB)
[04/02 18:50:59    230s] #Start building rc corner(s)...
[04/02 18:50:59    230s] #Number of RC Corner = 1
[04/02 18:50:59    230s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[04/02 18:50:59    230s] #M1 -> M1 (1)
[04/02 18:50:59    230s] #M2 -> M2 (2)
[04/02 18:50:59    230s] #M3 -> M3 (3)
[04/02 18:50:59    230s] #M4 -> M4 (4)
[04/02 18:50:59    230s] #M5 -> M5 (5)
[04/02 18:50:59    230s] #M6 -> M6 (6)
[04/02 18:50:59    230s] #MQ -> MQ (7)
[04/02 18:50:59    230s] #LM -> LM (8)
[04/02 18:50:59    230s] #SADV-On
[04/02 18:50:59    230s] # Corner(s) : 
[04/02 18:50:59    230s] #rc-typ [25.00]
[04/02 18:51:00    231s] # Corner id: 0
[04/02 18:51:00    231s] # Layout Scale: 1.000000
[04/02 18:51:00    231s] # Has Metal Fill model: yes
[04/02 18:51:00    231s] # Temperature was set
[04/02 18:51:00    231s] # Temperature : 25.000000
[04/02 18:51:00    231s] # Ref. Temp   : 25.000000
[04/02 18:51:00    231s] #SADV-Off
[04/02 18:51:00    231s] #total pattern=120 [8, 324]
[04/02 18:51:00    231s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/02 18:51:00    231s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[04/02 18:51:00    231s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[04/02 18:51:00    231s] #number model r/c [1,1] [8,324] read
[04/02 18:51:01    231s] #0 rcmodel(s) requires rebuild
[04/02 18:51:01    231s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2673.78 (MB), peak = 2953.49 (MB)
[04/02 18:51:01    231s] #Finish check_net_pin_list step Enter extract
[04/02 18:51:01    231s] #Start init net ripin tree building
[04/02 18:51:01    231s] #Finish init net ripin tree building
[04/02 18:51:01    231s] #Cpu time = 00:00:00
[04/02 18:51:01    231s] #Elapsed time = 00:00:00
[04/02 18:51:01    231s] #Increased memory = 0.00 (MB)
[04/02 18:51:01    231s] #Total memory = 2673.78 (MB)
[04/02 18:51:01    231s] #Peak memory = 2953.49 (MB)
[04/02 18:51:01    231s] #Using multithreading with 6 threads.
[04/02 18:51:01    231s] #begin processing metal fill model file
[04/02 18:51:01    231s] #end processing metal fill model file
[04/02 18:51:01    231s] #Length limit = 200 pitches
[04/02 18:51:01    231s] #opt mode = 2
[04/02 18:51:01    231s] #Finish check_net_pin_list step Fix net pin list
[04/02 18:51:01    231s] #Start generate extraction boxes.
[04/02 18:51:01    231s] #
[04/02 18:51:01    231s] #Extract using 30 x 30 Hboxes
[04/02 18:51:01    231s] #3x2 initial hboxes
[04/02 18:51:01    231s] #Use area based hbox pruning.
[04/02 18:51:01    231s] #0/0 hboxes pruned.
[04/02 18:51:01    231s] #Complete generating extraction boxes.
[04/02 18:51:01    231s] #Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
[04/02 18:51:01    231s] #Process 0 special clock nets for rc extraction
[04/02 18:51:01    231s] #Total 658 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/02 18:51:01    231s] #Run Statistics for Extraction:
[04/02 18:51:01    231s] #   Cpu time = 00:00:00, elapsed time = 00:00:01 .
[04/02 18:51:01    231s] #   Increased memory =    44.33 (MB), total memory =  2720.63 (MB), peak memory =  2953.49 (MB)
[04/02 18:51:01    231s] #Register nets and terms for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_RySh7Q.rcdb.d
[04/02 18:51:01    231s] #Finish registering nets and terms for rcdb.
[04/02 18:51:01    231s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2706.14 (MB), peak = 2953.49 (MB)
[04/02 18:51:01    231s] #RC Statistics: 3307 Res, 1754 Ground Cap, 367 XCap (Edge to Edge)
[04/02 18:51:01    231s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 2677.38 (1663), Avg L-Edge Length: 7316.08 (754)
[04/02 18:51:01    231s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_RySh7Q.rcdb.d.
[04/02 18:51:01    231s] #Start writing RC data.
[04/02 18:51:01    231s] #Finish writing RC data
[04/02 18:51:02    231s] #Finish writing rcdb with 3965 nodes, 3307 edges, and 754 xcaps
[04/02 18:51:02    231s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2702.59 (MB), peak = 2953.49 (MB)
[04/02 18:51:02    231s] Restoring parasitic data from file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_RySh7Q.rcdb.d' ...
[04/02 18:51:02    231s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_RySh7Q.rcdb.d' for reading (mem: 3974.215M)
[04/02 18:51:02    231s] Reading RCDB with compressed RC data.
[04/02 18:51:02    231s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_RySh7Q.rcdb.d' for content verification (mem: 3974.215M)
[04/02 18:51:02    231s] Reading RCDB with compressed RC data.
[04/02 18:51:02    231s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_RySh7Q.rcdb.d': 0 access done (mem: 3974.215M)
[04/02 18:51:02    231s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_RySh7Q.rcdb.d': 0 access done (mem: 3974.215M)
[04/02 18:51:02    231s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3974.215M)
[04/02 18:51:02    231s] Following multi-corner parasitics specified:
[04/02 18:51:02    231s] 	/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_RySh7Q.rcdb.d (rcdb)
[04/02 18:51:02    231s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_RySh7Q.rcdb.d' for reading (mem: 3974.215M)
[04/02 18:51:02    231s] Reading RCDB with compressed RC data.
[04/02 18:51:02    231s] 		Cell Main_controller has rcdb /tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_RySh7Q.rcdb.d specified
[04/02 18:51:02    231s] Cell Main_controller, hinst 
[04/02 18:51:02    231s] processing rcdb (/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_RySh7Q.rcdb.d) for hinst (top) of cell (Main_controller);
[04/02 18:51:02    231s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/nr1311766_RySh7Q.rcdb.d': 0 access done (mem: 3990.215M)
[04/02 18:51:02    231s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3974.215M)
[04/02 18:51:02    231s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_74AfPg.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3974.215M)
[04/02 18:51:02    231s] Reading RCDB with compressed RC data.
[04/02 18:51:03    232s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_74AfPg.rcdb.d/Main_controller.rcdb.d': 0 access done (mem: 3974.215M)
[04/02 18:51:03    232s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=3974.215M)
[04/02 18:51:03    232s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3974.215M)
[04/02 18:51:03    232s] #
[04/02 18:51:03    232s] #Restore RCDB.
[04/02 18:51:03    232s] #
[04/02 18:51:03    232s] #Complete tQuantus RC extraction.
[04/02 18:51:03    232s] #Cpu time = 00:00:03
[04/02 18:51:03    232s] #Elapsed time = 00:00:05
[04/02 18:51:03    232s] #Increased memory = 30.71 (MB)
[04/02 18:51:03    232s] #Total memory = 2702.57 (MB)
[04/02 18:51:03    232s] #Peak memory = 2953.49 (MB)
[04/02 18:51:03    232s] #
[04/02 18:51:03    232s] #1 inserted nodes are removed
[04/02 18:51:03    232s] ### export design design signature (147): route=730136189 fixed_route=730136189 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1383485606 dirty_area=0 del_dirty_area=0 cell=201046898 placement=1187356117 pin_access=848258327 inst_pattern=1
[04/02 18:51:03    232s] #	no debugging net set
[04/02 18:51:03    232s] ### import design signature (148): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=848258327 inst_pattern=1
[04/02 18:51:03    232s] #Start Inst Signature in MT(0)
[04/02 18:51:03    232s] #Start Net Signature in MT(50484483)
[04/02 18:51:03    232s] #Calculate SNet Signature in MT (79280325)
[04/02 18:51:03    232s] #Run time and memory report for RC extraction:
[04/02 18:51:03    232s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[04/02 18:51:03    232s] #Run Statistics for snet signature:
[04/02 18:51:03    232s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.12/6, scale score = 0.19.
[04/02 18:51:03    232s] #    Increased memory =     0.00 (MB), total memory =  2488.32 (MB), peak memory =  2953.49 (MB)
[04/02 18:51:03    232s] #Run Statistics for Net Final Signature:
[04/02 18:51:03    232s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:51:03    232s] #   Increased memory =     0.00 (MB), total memory =  2488.32 (MB), peak memory =  2953.49 (MB)
[04/02 18:51:03    232s] #Run Statistics for Net launch:
[04/02 18:51:03    232s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.82/6, scale score = 0.47.
[04/02 18:51:03    232s] #    Increased memory =     0.00 (MB), total memory =  2488.32 (MB), peak memory =  2953.49 (MB)
[04/02 18:51:03    232s] #Run Statistics for Net init_dbsNet_slist:
[04/02 18:51:03    232s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/02 18:51:03    232s] #   Increased memory =     0.00 (MB), total memory =  2488.32 (MB), peak memory =  2953.49 (MB)
[04/02 18:51:03    232s] #Run Statistics for net signature:
[04/02 18:51:03    232s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.85/6, scale score = 0.31.
[04/02 18:51:03    232s] #    Increased memory =     0.00 (MB), total memory =  2488.32 (MB), peak memory =  2953.49 (MB)
[04/02 18:51:03    232s] #Run Statistics for inst signature:
[04/02 18:51:03    232s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.87/6, scale score = 0.31.
[04/02 18:51:03    232s] #    Increased memory =    -0.12 (MB), total memory =  2488.32 (MB), peak memory =  2953.49 (MB)
[04/02 18:51:03    232s] Starting delay calculation for Setup views
[04/02 18:51:04    233s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:51:04    233s] AAE_INFO: resetNetProps viewIdx 0 
[04/02 18:51:04    233s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:51:04    233s] #################################################################################
[04/02 18:51:04    233s] # Design Stage: PostRoute
[04/02 18:51:04    233s] # Design Name: Main_controller
[04/02 18:51:04    233s] # Design Mode: 130nm
[04/02 18:51:04    233s] # Analysis Mode: MMMC OCV 
[04/02 18:51:04    233s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:51:04    233s] # Signoff Settings: SI On 
[04/02 18:51:04    233s] #################################################################################
[04/02 18:51:04    233s] Topological Sorting (REAL = 0:00:00.0, MEM = 3729.1M, InitMEM = 3729.1M)
[04/02 18:51:04    233s] Setting infinite Tws ...
[04/02 18:51:04    233s] First Iteration Infinite Tw... 
[04/02 18:51:04    233s] Calculate early delays in OCV mode...
[04/02 18:51:04    233s] Calculate late delays in OCV mode...
[04/02 18:51:04    233s] Start delay calculation (fullDC) (6 T). (MEM=3729.07)
[04/02 18:51:04    233s] End AAE Lib Interpolated Model. (MEM=3740.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:04    233s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_74AfPg.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3740.676M)
[04/02 18:51:04    233s] Reading RCDB with compressed RC data.
[04/02 18:51:04    233s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3742.7M)
[04/02 18:51:04    233s] Total number of fetched objects 658
[04/02 18:51:04    233s] AAE_INFO-618: Total number of nets in the design is 660,  100.0 percent of the nets selected for SI analysis
[04/02 18:51:04    233s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:04    233s] End delay calculation. (MEM=3994.29 CPU=0:00:00.3 REAL=0:00:00.0)
[04/02 18:51:04    233s] End delay calculation (fullDC). (MEM=3994.29 CPU=0:00:00.4 REAL=0:00:00.0)
[04/02 18:51:04    233s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3994.3M) ***
[04/02 18:51:05    233s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4074.3M)
[04/02 18:51:05    233s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:51:05    234s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4074.3M)
[04/02 18:51:05    234s] Starting SI iteration 2
[04/02 18:51:05    234s] Calculate early delays in OCV mode...
[04/02 18:51:05    234s] Calculate late delays in OCV mode...
[04/02 18:51:05    234s] Start delay calculation (fullDC) (6 T). (MEM=3837.45)
[04/02 18:51:05    234s] End AAE Lib Interpolated Model. (MEM=3837.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:05    234s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:51:05    234s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:51:05    234s] Total number of fetched objects 658
[04/02 18:51:05    234s] AAE_INFO-618: Total number of nets in the design is 660,  7.7 percent of the nets selected for SI analysis
[04/02 18:51:05    234s] End delay calculation. (MEM=4104.57 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:51:05    234s] End delay calculation (fullDC). (MEM=4104.57 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:51:05    234s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4104.6M) ***
[04/02 18:51:05    234s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:03:54 mem=4126.6M)
[04/02 18:51:05    234s] Critical nets number = 0.
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option '0'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option '2'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option '0'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option '2'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option '0'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option '2'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option '0'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[04/02 18:51:05    234s] **WARN: (from .metalfill_1311766.conf) Unknown option '2'!
[04/02 18:51:05    234s] Layer [M0] : Size_X changed to (240.000) due to window size.
[04/02 18:51:05    234s] Layer [M0] : Size_y changed to (180.000) due to window size.
[04/02 18:51:05    234s] Layer [M1] : Size_X changed to (240.000) due to window size.
[04/02 18:51:05    234s] Layer [M1] : Size_y changed to (180.000) due to window size.
[04/02 18:51:05    234s] Layer [M2] : Size_X changed to (240.000) due to window size.
[04/02 18:51:05    234s] Layer [M2] : Size_y changed to (180.000) due to window size.
[04/02 18:51:05    234s] Layer [M3] : Size_X changed to (240.000) due to window size.
[04/02 18:51:05    234s] Layer [M3] : Size_y changed to (180.000) due to window size.
[04/02 18:51:05    234s] ************************
[04/02 18:51:05    234s] Timing Aware sta
[04/02 18:51:05    234s] P/G Nets: 2
[04/02 18:51:05    234s] Non-Critical Signal Nets: 654
[04/02 18:51:05    234s] Critical Signal Nets: 0
[04/02 18:51:05    234s] Clock Nets:4
[04/02 18:51:05    234s] ************************
[04/02 18:51:05    234s] Multi-CPU acceleration using 6 CPU(s).
[04/02 18:51:05    234s] Density calculation ...... Slot :   0 of   1 Thread : 0
[04/02 18:51:06    234s] End of Density Calculation : cpu time : 0:00:00.4, real time : 0:00:01.0, peak mem : 4142.57 megs
[04/02 18:51:06    234s] Multi-CPU acceleration using 6 CPU(s).
[04/02 18:51:06    234s] Thread/Slave: 0  process data during iteration  1  in region 0 of 1
[04/02 18:51:07    235s] Multi-CPU acceleration using 6 CPU(s).
[04/02 18:51:07    235s] Multi-CPU acceleration using 6 CPU(s).
[04/02 18:51:08    235s] Multi-CPU acceleration using 6 CPU(s).
[04/02 18:51:08    235s] End metal filling: cpu:  0:00:01.4,  real:  0:00:03.0,  peak mem:  4134.57  megs.
[04/02 18:51:08    235s] <CMD> clearDrc
[04/02 18:51:08    235s]  *** Starting Verify Geometry (MEM: 4134.6) ***
[04/02 18:51:08    235s] 
[04/02 18:51:08    235s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[04/02 18:51:08    235s]   VERIFY GEOMETRY ...... Starting Verification
[04/02 18:51:08    235s]   VERIFY GEOMETRY ...... Initializing
[04/02 18:51:08    235s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[04/02 18:51:08    235s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[04/02 18:51:08    235s]                   ...... bin size: 2560
[04/02 18:51:08    235s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[04/02 18:51:08    235s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[04/02 18:51:09    236s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/02 18:51:09    236s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/02 18:51:09    236s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/02 18:51:09    236s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/02 18:51:09    236s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[04/02 18:51:09    236s] VG: elapsed time: 1.00
[04/02 18:51:09    236s] Begin Summary ...
[04/02 18:51:09    236s]   Cells       : 0
[04/02 18:51:09    236s]   SameNet     : 0
[04/02 18:51:09    236s]   Wiring      : 0
[04/02 18:51:09    236s]   Antenna     : 0
[04/02 18:51:09    236s]   Short       : 0
[04/02 18:51:09    236s]   Overlap     : 0
[04/02 18:51:09    236s] End Summary
[04/02 18:51:09    236s] 
[04/02 18:51:09    236s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/02 18:51:09    236s] 
[04/02 18:51:09    236s] **********End: VERIFY GEOMETRY**********
[04/02 18:51:09    236s]  *** verify geometry (CPU: 0:00:00.3  MEM: 256.1M)
[04/02 18:51:09    236s] 
[04/02 18:51:09    236s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[04/02 18:51:09    236s] VERIFY_CONNECTIVITY use new engine.
[04/02 18:51:09    236s] 
[04/02 18:51:09    236s] ******** Start: VERIFY CONNECTIVITY ********
[04/02 18:51:09    236s] Start Time: Sun Apr  2 18:51:09 2023
[04/02 18:51:09    236s] 
[04/02 18:51:09    236s] Design Name: Main_controller
[04/02 18:51:09    236s] Database Units: 1000
[04/02 18:51:09    236s] Design Boundary: (0.0000, 0.0000) (240.0000, 180.0000)
[04/02 18:51:09    236s] Error Limit = 1000000; Warning Limit = 500000
[04/02 18:51:09    236s] Check specified nets
[04/02 18:51:09    236s] Use 6 pthreads
[04/02 18:51:09    236s] 
[04/02 18:51:09    236s] Begin Summary 
[04/02 18:51:09    236s]   Found no problems or warnings.
[04/02 18:51:09    236s] End Summary
[04/02 18:51:09    236s] 
[04/02 18:51:09    236s] End Time: Sun Apr  2 18:51:09 2023
[04/02 18:51:09    236s] Time Elapsed: 0:00:00.0
[04/02 18:51:09    236s] 
[04/02 18:51:09    236s] ******** End: VERIFY CONNECTIVITY ********
[04/02 18:51:09    236s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/02 18:51:09    236s]   (CPU Time: 0:00:00.0  MEM: 24.000M)
[04/02 18:51:09    236s] 
[04/02 18:51:09    236s] <CMD> verifyProcessAntenna -error 1000000
[04/02 18:51:09    236s] 
[04/02 18:51:09    236s] ******* START VERIFY ANTENNA ********
[04/02 18:51:09    236s] Report File: Main_controller.antenna.rpt
[04/02 18:51:09    236s] LEF Macro File: Main_controller.antenna.lef
[04/02 18:51:09    236s] Verification Complete: 0 Violations
[04/02 18:51:09    236s] ******* DONE VERIFY ANTENNA ********
[04/02 18:51:09    236s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/02 18:51:09    236s] 
[04/02 18:51:09    236s] <CMD> trimMetalFill -deleteViols
[04/02 18:51:09    236s]  *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 4414.645M)
[04/02 18:51:09    236s] trimMetalFill...............SubArea: 1 of 100
[04/02 18:51:09    236s] trimMetalFill...............SubArea: 11 of 100
[04/02 18:51:09    236s] trimMetalFill...............SubArea: 21 of 100
[04/02 18:51:09    236s] trimMetalFill...............SubArea: 31 of 100
[04/02 18:51:09    236s] trimMetalFill...............SubArea: 41 of 100
[04/02 18:51:09    236s] trimMetalFill...............SubArea: 51 of 100
[04/02 18:51:09    236s] trimMetalFill...............SubArea: 61 of 100
[04/02 18:51:09    236s] trimMetalFill...............SubArea: 71 of 100
[04/02 18:51:09    236s] trimMetalFill...............SubArea: 81 of 100
[04/02 18:51:09    236s] trimMetalFill...............SubArea: 91 of 100
[04/02 18:51:09    236s]  Number of metal fills with spacing or/and short violations:0
[04/02 18:51:09    236s]  Total number of deleted metal fills: 0
[04/02 18:51:09    236s]  Total number of added metal fills:   0
[04/02 18:51:09    236s]  (CPU Time: 0:00:00.3  MEM: 4414.645M)
[04/02 18:51:09    236s]  *** END OF TRIM METALFILL ***
[04/02 18:51:09    236s] <CMD> saveDesign db/Main_controller_final.enc
[04/02 18:51:09    236s] The in-memory database contained RC information but was not saved. To save 
[04/02 18:51:09    236s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/02 18:51:09    236s] so it should only be saved when it is really desired.
[04/02 18:51:09    236s] #% Begin save design ... (date=04/02 18:51:09, mem=2687.3M)
[04/02 18:51:10    236s] % Begin Save ccopt configuration ... (date=04/02 18:51:09, mem=2687.3M)
[04/02 18:51:10    236s] % End Save ccopt configuration ... (date=04/02 18:51:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2687.9M, current mem=2687.9M)
[04/02 18:51:10    236s] % Begin Save netlist data ... (date=04/02 18:51:10, mem=2687.9M)
[04/02 18:51:10    236s] Writing Binary DB to db/Main_controller_final.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
[04/02 18:51:10    236s] % End Save netlist data ... (date=04/02 18:51:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2687.9M, current mem=2687.9M)
[04/02 18:51:10    236s] Saving symbol-table file in separate thread ...
[04/02 18:51:10    236s] Saving congestion map file in separate thread ...
[04/02 18:51:10    236s] Saving congestion map file db/Main_controller_final.enc.dat.tmp/Main_controller.route.congmap.gz ...
[04/02 18:51:10    236s] % Begin Save AAE data ... (date=04/02 18:51:10, mem=2688.2M)
[04/02 18:51:10    236s] Saving AAE Data ...
[04/02 18:51:10    236s] % End Save AAE data ... (date=04/02 18:51:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2688.2M, current mem=2688.2M)
[04/02 18:51:11    237s] Saving preference file db/Main_controller_final.enc.dat.tmp/gui.pref.tcl ...
[04/02 18:51:11    237s] Saving mode setting ...
[04/02 18:51:11    237s] Saving global file ...
[04/02 18:51:11    237s] Saving Drc markers ...
[04/02 18:51:11    237s] ... No Drc file written since there is no markers found.
[04/02 18:51:11    237s] % Begin Save routing data ... (date=04/02 18:51:11, mem=2688.7M)
[04/02 18:51:11    237s] Saving route file ...
[04/02 18:51:12    237s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3907.2M) ***
[04/02 18:51:12    237s] % End Save routing data ... (date=04/02 18:51:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=2688.8M, current mem=2688.8M)
[04/02 18:51:12    237s] Saving special route data file in separate thread ...
[04/02 18:51:12    237s] Saving PG file in separate thread ...
[04/02 18:51:12    237s] Saving placement file in separate thread ...
[04/02 18:51:12    237s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/02 18:51:12    237s] Save Adaptive View Pruning View Names to Binary file
[04/02 18:51:12    237s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3953.2M) ***
[04/02 18:51:12    237s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:51:12    237s] Saving PG file db/Main_controller_final.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:51:12 2023)
[04/02 18:51:12    237s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3945.2M) ***
[04/02 18:51:12    237s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:51:12    237s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/02 18:51:12    237s] Saving property file db/Main_controller_final.enc.dat.tmp/Main_controller.prop
[04/02 18:51:12    237s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3929.2M) ***
[04/02 18:51:13    237s] #Saving pin access data to file db/Main_controller_final.enc.dat.tmp/Main_controller.apa ...
[04/02 18:51:13    237s] #
[04/02 18:51:13    237s] Saving preRoute extracted patterns in file 'db/Main_controller_final.enc.dat.tmp/Main_controller.techData.gz' ...
[04/02 18:51:13    237s] Saving preRoute extraction data in directory 'db/Main_controller_final.enc.dat.tmp/extraction/' ...
[04/02 18:51:13    237s] Checksum of RCGrid density data::96
[04/02 18:51:13    237s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:51:13    237s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[04/02 18:51:13    237s] % Begin Save power constraints data ... (date=04/02 18:51:13, mem=2688.9M)
[04/02 18:51:13    237s] % End Save power constraints data ... (date=04/02 18:51:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2688.9M, current mem=2688.9M)
[04/02 18:51:14    237s] Generated self-contained design Main_controller_final.enc.dat.tmp
[04/02 18:51:14    237s] #% End save design ... (date=04/02 18:51:14, total cpu=0:00:01.2, real=0:00:05.0, peak res=2691.6M, current mem=2689.2M)
[04/02 18:51:14    237s] *** Message Summary: 0 warning(s), 0 error(s)
[04/02 18:51:14    237s] 
[04/02 18:51:14    237s] <CMD> setAnalysisMode -skew true -warn false -checkType hold
[04/02 18:51:14    237s] <CMD> report_timing > ${REPORT_PATH}/final_hold_timing.rpt
[04/02 18:51:14    238s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:51:14    238s] AAE_INFO: resetNetProps viewIdx 1 
[04/02 18:51:14    238s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:51:15    238s] #################################################################################
[04/02 18:51:15    238s] # Design Stage: PostRoute
[04/02 18:51:15    238s] # Design Name: Main_controller
[04/02 18:51:15    238s] # Design Mode: 130nm
[04/02 18:51:15    238s] # Analysis Mode: MMMC OCV 
[04/02 18:51:15    238s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:51:15    238s] # Signoff Settings: SI On 
[04/02 18:51:15    238s] #################################################################################
[04/02 18:51:15    238s] Topological Sorting (REAL = 0:00:00.0, MEM = 3773.4M, InitMEM = 3773.4M)
[04/02 18:51:15    238s] Setting infinite Tws ...
[04/02 18:51:15    238s] First Iteration Infinite Tw... 
[04/02 18:51:15    238s] Calculate late delays in OCV mode...
[04/02 18:51:15    238s] Calculate early delays in OCV mode...
[04/02 18:51:15    238s] Start delay calculation (fullDC) (6 T). (MEM=3773.42)
[04/02 18:51:15    238s] End AAE Lib Interpolated Model. (MEM=3785.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:15    238s] Total number of fetched objects 658
[04/02 18:51:15    238s] AAE_INFO-618: Total number of nets in the design is 661,  100.0 percent of the nets selected for SI analysis
[04/02 18:51:15    238s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:15    238s] End delay calculation. (MEM=4055.2 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:51:15    238s] End delay calculation (fullDC). (MEM=4055.2 CPU=0:00:00.3 REAL=0:00:00.0)
[04/02 18:51:15    238s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 4055.2M) ***
[04/02 18:51:15    238s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4111.2M)
[04/02 18:51:15    238s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:51:15    238s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4111.2M)
[04/02 18:51:15    238s] Starting SI iteration 2
[04/02 18:51:15    239s] Calculate late delays in OCV mode...
[04/02 18:51:15    239s] Calculate early delays in OCV mode...
[04/02 18:51:15    239s] Start delay calculation (fullDC) (6 T). (MEM=3862.36)
[04/02 18:51:15    239s] End AAE Lib Interpolated Model. (MEM=3862.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:15    239s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:51:15    239s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:51:15    239s] Total number of fetched objects 658
[04/02 18:51:15    239s] AAE_INFO-618: Total number of nets in the design is 661,  0.0 percent of the nets selected for SI analysis
[04/02 18:51:15    239s] End delay calculation. (MEM=4098.35 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:51:15    239s] End delay calculation (fullDC). (MEM=4098.35 CPU=0:00:00.0 REAL=0:00:00.0)
[04/02 18:51:15    239s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4098.3M) ***
[04/02 18:51:16    239s] <CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
[04/02 18:51:16    239s] <CMD> setAnalysisMode -skew true -warn false -checkType setup
[04/02 18:51:16    239s] <CMD> report_timing > ${REPORT_PATH}/final_setup_timing.rpt
[04/02 18:51:16    239s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:51:16    239s] AAE_INFO: resetNetProps viewIdx 0 
[04/02 18:51:16    239s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:51:16    239s] #################################################################################
[04/02 18:51:16    239s] # Design Stage: PostRoute
[04/02 18:51:16    239s] # Design Name: Main_controller
[04/02 18:51:16    239s] # Design Mode: 130nm
[04/02 18:51:16    239s] # Analysis Mode: MMMC OCV 
[04/02 18:51:16    239s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:51:16    239s] # Signoff Settings: SI On 
[04/02 18:51:16    239s] #################################################################################
[04/02 18:51:16    239s] Topological Sorting (REAL = 0:00:00.0, MEM = 3994.6M, InitMEM = 3994.6M)
[04/02 18:51:16    239s] Setting infinite Tws ...
[04/02 18:51:16    239s] First Iteration Infinite Tw... 
[04/02 18:51:16    239s] Calculate early delays in OCV mode...
[04/02 18:51:16    239s] Calculate late delays in OCV mode...
[04/02 18:51:16    239s] Start delay calculation (fullDC) (6 T). (MEM=3994.58)
[04/02 18:51:16    239s] End AAE Lib Interpolated Model. (MEM=4006.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:16    240s] Total number of fetched objects 658
[04/02 18:51:16    240s] AAE_INFO-618: Total number of nets in the design is 661,  100.0 percent of the nets selected for SI analysis
[04/02 18:51:16    240s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:16    240s] End delay calculation. (MEM=4049.85 CPU=0:00:00.2 REAL=0:00:00.0)
[04/02 18:51:16    240s] End delay calculation (fullDC). (MEM=4049.85 CPU=0:00:00.3 REAL=0:00:00.0)
[04/02 18:51:16    240s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 4049.8M) ***
[04/02 18:51:17    240s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4121.8M)
[04/02 18:51:17    240s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:51:17    240s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4121.8M)
[04/02 18:51:17    240s] Starting SI iteration 2
[04/02 18:51:17    240s] Calculate early delays in OCV mode...
[04/02 18:51:17    240s] Calculate late delays in OCV mode...
[04/02 18:51:17    240s] Start delay calculation (fullDC) (6 T). (MEM=3893)
[04/02 18:51:17    240s] End AAE Lib Interpolated Model. (MEM=3893 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:17    240s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:51:17    240s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:51:17    240s] Total number of fetched objects 658
[04/02 18:51:17    240s] AAE_INFO-618: Total number of nets in the design is 661,  7.7 percent of the nets selected for SI analysis
[04/02 18:51:17    240s] End delay calculation. (MEM=4163.14 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:51:17    240s] End delay calculation (fullDC). (MEM=4163.14 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:51:17    240s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4163.1M) ***
[04/02 18:51:17    240s] <CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
[04/02 18:51:17    240s] <CMD> write_sdf -version 3.0 -target_application verilog -collapse_internal_pins ${OUTPUT_PATH}/${DESIGN_NAME}.apr.sdf
[04/02 18:51:17    240s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:51:17    240s] AAE_INFO: resetNetProps viewIdx 0 
[04/02 18:51:17    240s] AAE_INFO: resetNetProps viewIdx 1 
[04/02 18:51:17    240s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:51:18    241s] #################################################################################
[04/02 18:51:18    241s] # Design Stage: PostRoute
[04/02 18:51:18    241s] # Design Name: Main_controller
[04/02 18:51:18    241s] # Design Mode: 130nm
[04/02 18:51:18    241s] # Analysis Mode: MMMC OCV 
[04/02 18:51:18    241s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:51:18    241s] # Signoff Settings: SI On 
[04/02 18:51:18    241s] #################################################################################
[04/02 18:51:18    241s] Topological Sorting (REAL = 0:00:00.0, MEM = 4059.4M, InitMEM = 4059.4M)
[04/02 18:51:18    241s] Setting infinite Tws ...
[04/02 18:51:18    241s] First Iteration Infinite Tw... 
[04/02 18:51:18    241s] Calculate early delays in OCV mode...
[04/02 18:51:18    241s] Calculate late delays in OCV mode...
[04/02 18:51:18    241s] Calculate late delays in OCV mode...
[04/02 18:51:18    241s] Calculate early delays in OCV mode...
[04/02 18:51:18    241s] Start delay calculation (fullDC) (6 T). (MEM=4059.37)
[04/02 18:51:18    241s] End AAE Lib Interpolated Model. (MEM=4071.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:18    241s] Total number of fetched objects 658
[04/02 18:51:18    241s] AAE_INFO-618: Total number of nets in the design is 661,  100.0 percent of the nets selected for SI analysis
[04/02 18:51:18    241s] Total number of fetched objects 658
[04/02 18:51:18    241s] AAE_INFO-618: Total number of nets in the design is 661,  100.0 percent of the nets selected for SI analysis
[04/02 18:51:18    241s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:18    241s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:18    241s] End delay calculation. (MEM=4123.82 CPU=0:00:00.4 REAL=0:00:00.0)
[04/02 18:51:18    241s] End delay calculation (fullDC). (MEM=4123.82 CPU=0:00:00.5 REAL=0:00:00.0)
[04/02 18:51:18    241s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 4123.8M) ***
[04/02 18:51:18    241s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4195.8M)
[04/02 18:51:18    241s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:51:18    241s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4195.8M)
[04/02 18:51:18    241s] Starting SI iteration 2
[04/02 18:51:18    242s] Calculate early delays in OCV mode...
[04/02 18:51:18    242s] Calculate late delays in OCV mode...
[04/02 18:51:18    242s] Calculate late delays in OCV mode...
[04/02 18:51:18    242s] Calculate early delays in OCV mode...
[04/02 18:51:19    242s] Start delay calculation (fullDC) (6 T). (MEM=3971.07)
[04/02 18:51:19    242s] End AAE Lib Interpolated Model. (MEM=3971.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:19    242s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:51:19    242s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
[04/02 18:51:19    242s] Total number of fetched objects 658
[04/02 18:51:19    242s] AAE_INFO-618: Total number of nets in the design is 661,  7.7 percent of the nets selected for SI analysis
[04/02 18:51:19    242s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:51:19    242s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:51:19    242s] Total number of fetched objects 658
[04/02 18:51:19    242s] AAE_INFO-618: Total number of nets in the design is 661,  0.3 percent of the nets selected for SI analysis
[04/02 18:51:19    242s] End delay calculation. (MEM=4240.19 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:51:19    242s] End delay calculation (fullDC). (MEM=4240.19 CPU=0:00:00.1 REAL=0:00:01.0)
[04/02 18:51:19    242s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 4240.2M) ***
[04/02 18:51:19    242s] <CMD> setStreamOutMode -snapToMGrid true -virtualConnection false
[04/02 18:51:19    242s] <CMD> streamOut /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/data/Main_controller.gds -mapFile /afs/umich.edu/class/eecs627/w23/lab_resource/lab2_Innovus/apr/enc2gdsLM.map -libName Main_controller -structureName Main_controller -mode ALL
[04/02 18:51:19    242s] Parse flat map file...
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[04/02 18:51:19    242s] Type 'man IMPOGDS-392' for more detail.
[04/02 18:51:19    242s] **WARN: (EMS-27):	Message (IMPOGDS-392) has exceeded the current message display limit of 20.
[04/02 18:51:19    242s] To increase the message display limit, refer to the product command reference manual.
[04/02 18:51:19    242s] Writing GDSII file ...
[04/02 18:51:19    242s] Library name 'Main_controller' is too long(>16) in gdWriteLibName.
[04/02 18:51:19    242s] 	****** db unit per micron = 1000 ******
[04/02 18:51:19    242s] 	****** output gds2 file unit per micron = 1000 ******
[04/02 18:51:19    242s] 	****** unit scaling factor = 1 ******
[04/02 18:51:19    242s] Output for instance
[04/02 18:51:19    242s] Output for bump
[04/02 18:51:19    242s] Output for physical terminals
[04/02 18:51:19    242s] Output for logical terminals
[04/02 18:51:19    242s] Output for regular nets
[04/02 18:51:19    242s] Output for special nets and metal fills
[04/02 18:51:19    242s] Output for via structure generation total number 21
[04/02 18:51:19    242s] Statistics for GDS generated (version 3)
[04/02 18:51:19    242s] ----------------------------------------
[04/02 18:51:19    242s] Stream Out Layer Mapping Information:
[04/02 18:51:19    242s] GDS Layer Number          GDS Layer Name
[04/02 18:51:19    242s] ----------------------------------------
[04/02 18:51:19    242s]     6                            DIEAREA
[04/02 18:51:19    242s]     24                                LM
[04/02 18:51:19    242s]     33                                VQ
[04/02 18:51:19    242s]     34                                MQ
[04/02 18:51:19    242s]     35                                VL
[04/02 18:51:19    242s]     44                                M6
[04/02 18:51:19    242s]     32                                V5
[04/02 18:51:19    242s]     31                                M5
[04/02 18:51:19    242s]     18                                V2
[04/02 18:51:19    242s]     17                                M2
[04/02 18:51:19    242s]     15                                M1
[04/02 18:51:19    242s]     21                                M4
[04/02 18:51:19    242s]     19                                M3
[04/02 18:51:19    242s]     16                                V1
[04/02 18:51:19    242s]     20                                V3
[04/02 18:51:19    242s]     22                                V4
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Stream Out Information Processed for GDS version 3:
[04/02 18:51:19    242s] Units: 1000 DBU
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Object                             Count
[04/02 18:51:19    242s] ----------------------------------------
[04/02 18:51:19    242s] Instances                           2297
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Ports/Pins                            55
[04/02 18:51:19    242s]     metal layer M2                    29
[04/02 18:51:19    242s]     metal layer M3                    26
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Nets                                4176
[04/02 18:51:19    242s]     metal layer M2                  2612
[04/02 18:51:19    242s]     metal layer M3                  1378
[04/02 18:51:19    242s]     metal layer M4                   186
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s]     Via Instances                   4451
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Special Nets                         115
[04/02 18:51:19    242s]     metal layer M1                    89
[04/02 18:51:19    242s]     metal layer M2                     4
[04/02 18:51:19    242s]     metal layer M3                     4
[04/02 18:51:19    242s]     metal layer M4                    18
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s]     Via Instances                   1115
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Metal Fills                         8025
[04/02 18:51:19    242s]     metal layer M1                   807
[04/02 18:51:19    242s]     metal layer M2                  3772
[04/02 18:51:19    242s]     metal layer M3                  2184
[04/02 18:51:19    242s]     metal layer M4                  1262
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s]     Via Instances                      0
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Metal FillOPCs                         0
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s]     Via Instances                      0
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Metal FillDRCs                         0
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s]     Via Instances                      0
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Text                                  57
[04/02 18:51:19    242s]     metal layer M2                    31
[04/02 18:51:19    242s]     metal layer M3                    26
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Blockages                              0
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Custom Text                            0
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Custom Box                             0
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] Trim Metal                             0
[04/02 18:51:19    242s] 
[04/02 18:51:19    242s] ######Streamout is finished!
[04/02 18:51:19    242s] <CMD> saveNetlist -excludeLeafCell /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/data/Main_controller.apr.v
[04/02 18:51:19    242s] Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/data/Main_controller.apr.v" ...
[04/02 18:51:19    242s] <CMD> saveNetlist /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/data/Main_controller.apr.physical.v -excludeLeafCell -phys -includePowerGround -excludeCellInst {PCORNER PFILLH PFILLQ PFILL1  FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR}
[04/02 18:51:19    242s] Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/data/Main_controller.apr.physical.v" ...
[04/02 18:51:19    242s] Pwr name (VDD).
[04/02 18:51:19    242s] Gnd name (VSS).
[04/02 18:51:19    242s] 1 Pwr names and 1 Gnd names.
[04/02 18:51:19    242s] <CMD> set_analysis_view -setup {setupAnalysis} -hold {holdAnalysis setupAnalysis}
[04/02 18:51:19    242s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/02 18:51:19    242s] Type 'man IMPCTE-104' for more detail.
[04/02 18:51:20    242s] Extraction setup Started 
[04/02 18:51:20    242s] 
[04/02 18:51:20    242s] Trim Metal Layers:
[04/02 18:51:20    242s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/02 18:51:20    242s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[04/02 18:51:20    242s] __QRC_SADV_USE_LE__ is set 0
[04/02 18:51:20    242s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction0
[04/02 18:51:20    242s] eee: PatternAvail:0, PreRoutePatternReadFailed:0
[04/02 18:51:20    242s] Restore PreRoute Pattern Extraction data successful.
[04/02 18:51:20    242s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[04/02 18:51:20    242s] Set Shrink Factor to 1.00000
[04/02 18:51:20    242s] Summary of Active RC-Corners : 
[04/02 18:51:20    242s]  
[04/02 18:51:20    242s]  Analysis View: setupAnalysis
[04/02 18:51:20    242s]     RC-Corner Name        : rc-typ
[04/02 18:51:20    242s]     RC-Corner Index       : 0
[04/02 18:51:20    242s]     RC-Corner Temperature : 25 Celsius
[04/02 18:51:20    242s]     RC-Corner Cap Table   : ''
[04/02 18:51:20    242s]     RC-Corner PreRoute Res Factor         : 1
[04/02 18:51:20    242s]     RC-Corner PreRoute Cap Factor         : 1
[04/02 18:51:20    242s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/02 18:51:20    242s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/02 18:51:20    242s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/02 18:51:20    242s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/02 18:51:20    242s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/02 18:51:20    242s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[04/02 18:51:20    242s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[04/02 18:51:20    242s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
[04/02 18:51:20    242s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[04/02 18:51:20    242s]  
[04/02 18:51:20    242s]  Analysis View: holdAnalysis
[04/02 18:51:20    242s]     RC-Corner Name        : rc-typ
[04/02 18:51:20    242s]     RC-Corner Index       : 0
[04/02 18:51:20    242s]     RC-Corner Temperature : 25 Celsius
[04/02 18:51:20    242s]     RC-Corner Cap Table   : ''
[04/02 18:51:20    242s]     RC-Corner PreRoute Res Factor         : 1
[04/02 18:51:20    242s]     RC-Corner PreRoute Cap Factor         : 1
[04/02 18:51:20    242s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/02 18:51:20    242s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/02 18:51:20    242s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/02 18:51:20    242s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/02 18:51:20    242s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/02 18:51:20    242s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[04/02 18:51:20    242s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[04/02 18:51:20    242s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
[04/02 18:51:20    242s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[04/02 18:51:20    242s] Closing parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_74AfPg.rcdb.d/Main_controller.rcdb.d': 658 access done (mem: 4055.809M)
[04/02 18:51:20    242s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[04/02 18:51:20    243s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2689.2M, current mem=2215.4M)
[04/02 18:51:21    243s] Reading timing constraints file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/.mmmcfpnmp2/modes/typConstraintMode/typConstraintMode.sdc' ...
[04/02 18:51:21    243s] Current (total cpu=0:04:03, real=0:07:40, peak res=2953.5M, current mem=2492.8M)
[04/02 18:51:21    243s] INFO (CTE): Constraints read successfully.
[04/02 18:51:21    243s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2503.7M, current mem=2503.7M)
[04/02 18:51:21    243s] Current (total cpu=0:04:04, real=0:07:40, peak res=2953.5M, current mem=2503.7M)
[04/02 18:51:21    243s] Reading latency file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/.mmmcfpnmp2/views/setupAnalysis/latency.sdc' ...
[04/02 18:51:21    243s] Reading latency file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/.mmmcfpnmp2/views/holdAnalysis/latency.sdc' ...
[04/02 18:51:21    243s] 
[04/02 18:51:21    243s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/02 18:51:21    243s] Summary for sequential cells identification: 
[04/02 18:51:21    243s]   Identified SBFF number: 112
[04/02 18:51:21    243s]   Identified MBFF number: 0
[04/02 18:51:21    243s]   Identified SB Latch number: 0
[04/02 18:51:21    243s]   Identified MB Latch number: 0
[04/02 18:51:21    243s]   Not identified SBFF number: 8
[04/02 18:51:21    243s]   Not identified MBFF number: 0
[04/02 18:51:21    243s]   Not identified SB Latch number: 0
[04/02 18:51:21    243s]   Not identified MB Latch number: 0
[04/02 18:51:21    243s]   Number of sequential cells which are not FFs: 34
[04/02 18:51:21    243s] Total number of combinational cells: 363
[04/02 18:51:21    243s] Total number of sequential cells: 154
[04/02 18:51:21    243s] Total number of tristate cells: 10
[04/02 18:51:21    243s] Total number of level shifter cells: 0
[04/02 18:51:21    243s] Total number of power gating cells: 0
[04/02 18:51:21    243s] Total number of isolation cells: 0
[04/02 18:51:21    243s] Total number of power switch cells: 0
[04/02 18:51:21    243s] Total number of pulse generator cells: 0
[04/02 18:51:21    243s] Total number of always on buffers: 0
[04/02 18:51:21    243s] Total number of retention cells: 0
[04/02 18:51:21    243s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[04/02 18:51:21    243s] Total number of usable buffers: 16
[04/02 18:51:21    243s] List of unusable buffers:
[04/02 18:51:21    243s] Total number of unusable buffers: 0
[04/02 18:51:21    243s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[04/02 18:51:21    243s] Total number of usable inverters: 19
[04/02 18:51:21    243s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[04/02 18:51:21    243s] Total number of unusable inverters: 3
[04/02 18:51:21    243s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[04/02 18:51:21    243s] Total number of identified usable delay cells: 8
[04/02 18:51:21    243s] List of identified unusable delay cells:
[04/02 18:51:21    243s] Total number of identified unusable delay cells: 0
[04/02 18:51:21    243s] 
[04/02 18:51:21    243s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/02 18:51:21    243s] 
[04/02 18:51:21    243s] TimeStamp Deleting Cell Server Begin ...
[04/02 18:51:21    243s] 
[04/02 18:51:21    243s] TimeStamp Deleting Cell Server End ...
[04/02 18:51:21    243s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2504.3M, current mem=2504.3M)
[04/02 18:51:21    243s] 
[04/02 18:51:21    243s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/02 18:51:21    243s] Summary for sequential cells identification: 
[04/02 18:51:21    243s]   Identified SBFF number: 112
[04/02 18:51:21    243s]   Identified MBFF number: 0
[04/02 18:51:21    243s]   Identified SB Latch number: 0
[04/02 18:51:21    243s]   Identified MB Latch number: 0
[04/02 18:51:21    243s]   Not identified SBFF number: 8
[04/02 18:51:21    243s]   Not identified MBFF number: 0
[04/02 18:51:21    243s]   Not identified SB Latch number: 0
[04/02 18:51:21    243s]   Not identified MB Latch number: 0
[04/02 18:51:21    243s]   Number of sequential cells which are not FFs: 34
[04/02 18:51:21    243s]  Visiting view : setupAnalysis
[04/02 18:51:21    243s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:51:21    243s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:51:21    243s]  Visiting view : holdAnalysis
[04/02 18:51:21    243s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:51:21    243s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:51:21    243s]  Visiting view : setupAnalysis
[04/02 18:51:21    243s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[04/02 18:51:21    243s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[04/02 18:51:21    243s] TLC MultiMap info (StdDelay):
[04/02 18:51:21    243s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[04/02 18:51:21    243s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[04/02 18:51:21    243s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[04/02 18:51:21    243s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[04/02 18:51:21    243s]  Setting StdDelay to: 22.7ps
[04/02 18:51:21    243s] 
[04/02 18:51:21    243s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/02 18:51:21    243s] <CMD> do_extract_model -view setupAnalysis ${OUTPUT_PATH}/${DESIGN_NAME}.lib
[04/02 18:51:21    243s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:51:21    243s] AAE DB initialization (MEM=3704.71 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/02 18:51:21    243s] AAE_INFO: resetNetProps viewIdx 0 
[04/02 18:51:21    243s] AAE_INFO: resetNetProps viewIdx 1 
[04/02 18:51:21    243s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:51:22    244s] #################################################################################
[04/02 18:51:22    244s] # Design Stage: PostRoute
[04/02 18:51:22    244s] # Design Name: Main_controller
[04/02 18:51:22    244s] # Design Mode: 130nm
[04/02 18:51:22    244s] # Analysis Mode: MMMC OCV 
[04/02 18:51:22    244s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:51:22    244s] # Signoff Settings: SI On 
[04/02 18:51:22    244s] #################################################################################
[04/02 18:51:22    244s] Topological Sorting (REAL = 0:00:00.0, MEM = 3783.4M, InitMEM = 3783.4M)
[04/02 18:51:22    244s] Setting infinite Tws ...
[04/02 18:51:22    244s] First Iteration Infinite Tw... 
[04/02 18:51:22    244s] Calculate late delays in OCV mode...
[04/02 18:51:22    244s] Calculate early delays in OCV mode...
[04/02 18:51:22    244s] Start delay calculation (fullDC) (6 T). (MEM=3783.43)
[04/02 18:51:22    244s] Start AAE Lib Loading. (MEM=3793.61)
[04/02 18:51:22    244s] End AAE Lib Loading. (MEM=3812.68 CPU=0:00:00.0 Real=0:00:00.0)
[04/02 18:51:22    244s] End AAE Lib Interpolated Model. (MEM=3812.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:22    244s] Opening parasitic data file '/tmp/innovus_temp_1311766_caen-vnc-mi11.engin.umich.edu_tfchen_b9RqBf/Main_controller_1311766_74AfPg.rcdb.d/Main_controller.rcdb.d' for reading (mem: 3812.684M)
[04/02 18:51:22    244s] Reading RCDB with compressed RC data.
[04/02 18:51:22    244s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3836.7M)
[04/02 18:51:22    244s] Total number of fetched objects 658
[04/02 18:51:22    244s] AAE_INFO-618: Total number of nets in the design is 661,  100.0 percent of the nets selected for SI analysis
[04/02 18:51:22    244s] Total number of fetched objects 658
[04/02 18:51:22    244s] AAE_INFO-618: Total number of nets in the design is 661,  100.0 percent of the nets selected for SI analysis
[04/02 18:51:22    244s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:22    244s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:22    244s] End delay calculation. (MEM=4209.04 CPU=0:00:00.5 REAL=0:00:00.0)
[04/02 18:51:23    245s] End delay calculation (fullDC). (MEM=4209.04 CPU=0:00:00.8 REAL=0:00:01.0)
[04/02 18:51:23    245s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4209.0M) ***
[04/02 18:51:23    245s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4249.0M)
[04/02 18:51:23    245s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:51:23    245s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4249.0M)
[04/02 18:51:23    245s] Starting SI iteration 2
[04/02 18:51:23    245s] Calculate late delays in OCV mode...
[04/02 18:51:23    245s] Calculate early delays in OCV mode...
[04/02 18:51:23    245s] Start delay calculation (fullDC) (6 T). (MEM=4046.48)
[04/02 18:51:23    245s] End AAE Lib Interpolated Model. (MEM=4046.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:23    245s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:51:23    245s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
[04/02 18:51:23    245s] Total number of fetched objects 658
[04/02 18:51:23    245s] AAE_INFO-618: Total number of nets in the design is 661,  7.7 percent of the nets selected for SI analysis
[04/02 18:51:23    245s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:51:23    245s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:51:23    245s] Total number of fetched objects 658
[04/02 18:51:23    245s] AAE_INFO-618: Total number of nets in the design is 661,  0.3 percent of the nets selected for SI analysis
[04/02 18:51:23    245s] End delay calculation. (MEM=4315.57 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:51:23    245s] End delay calculation (fullDC). (MEM=4315.57 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:51:23    245s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4315.6M) ***
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:23    245s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[04/02 18:51:28    249s] <CMD> set lefDefOutVersion 5.8
[04/02 18:51:28    249s] <CMD> write_lef_abstract /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/data/Main_controller.lef -specifyTopLayer 4 -stripePin -PGpinLayers 4
[04/02 18:51:28    249s] **ERROR: (IMPLF-109):	Cannot create OBS on overlap layer for rectilinear
partition 'Main_controller' because there is no overlap layer defined
in any LEF file. You need to define an overlap layer in the technology
LEF file after last routing or cut layer similar to the following sample:

LAYER OVERLAP
  TYPE OVERLAP ;
END OVERLAP

<CMD> reportFanoutViolation -all -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/report_fanout_viol.rpt
[04/02 18:51:28    250s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/02 18:51:28    250s] AAE_INFO: resetNetProps viewIdx 0 
[04/02 18:51:28    250s] Starting SI iteration 1 using Infinite Timing Windows
[04/02 18:51:28    250s] #################################################################################
[04/02 18:51:28    250s] # Design Stage: PostRoute
[04/02 18:51:28    250s] # Design Name: Main_controller
[04/02 18:51:28    250s] # Design Mode: 130nm
[04/02 18:51:28    250s] # Analysis Mode: MMMC OCV 
[04/02 18:51:28    250s] # Parasitics Mode: SPEF/RCDB 
[04/02 18:51:28    250s] # Signoff Settings: SI On 
[04/02 18:51:28    250s] #################################################################################
[04/02 18:51:28    250s] Topological Sorting (REAL = 0:00:00.0, MEM = 4293.0M, InitMEM = 4293.0M)
[04/02 18:51:28    250s] Setting infinite Tws ...
[04/02 18:51:28    250s] First Iteration Infinite Tw... 
[04/02 18:51:28    250s] Calculate early delays in OCV mode...
[04/02 18:51:28    250s] Calculate late delays in OCV mode...
[04/02 18:51:28    250s] Start delay calculation (fullDC) (6 T). (MEM=4292.96)
[04/02 18:51:28    250s] End AAE Lib Interpolated Model. (MEM=4304.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:28    250s] Total number of fetched objects 658
[04/02 18:51:28    250s] AAE_INFO-618: Total number of nets in the design is 661,  100.0 percent of the nets selected for SI analysis
[04/02 18:51:28    250s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:29    250s] End delay calculation. (MEM=4331.65 CPU=0:00:00.3 REAL=0:00:01.0)
[04/02 18:51:29    250s] End delay calculation (fullDC). (MEM=4331.65 CPU=0:00:00.3 REAL=0:00:01.0)
[04/02 18:51:29    250s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 4331.7M) ***
[04/02 18:51:29    250s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4409.7M)
[04/02 18:51:29    250s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/02 18:51:29    250s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4409.7M)
[04/02 18:51:29    250s] Starting SI iteration 2
[04/02 18:51:29    251s] Calculate early delays in OCV mode...
[04/02 18:51:29    251s] Calculate late delays in OCV mode...
[04/02 18:51:29    251s] Start delay calculation (fullDC) (6 T). (MEM=4151.81)
[04/02 18:51:29    251s] End AAE Lib Interpolated Model. (MEM=4151.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/02 18:51:29    251s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[04/02 18:51:29    251s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 658. 
[04/02 18:51:29    251s] Total number of fetched objects 658
[04/02 18:51:29    251s] AAE_INFO-618: Total number of nets in the design is 661,  7.7 percent of the nets selected for SI analysis
[04/02 18:51:29    251s] End delay calculation. (MEM=4420.01 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:51:29    251s] End delay calculation (fullDC). (MEM=4420.01 CPU=0:00:00.1 REAL=0:00:00.0)
[04/02 18:51:29    251s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4420.0M) ***
[04/02 18:51:29    251s] *info: 4 clock nets excluded
[04/02 18:51:29    251s] *info: 1 special net excluded.
[04/02 18:51:29    251s] *info: 1 no-driver net excluded.
[04/02 18:51:29    251s] *info: fanout load violations report
[04/02 18:51:29    251s] 
[04/02 18:51:29    251s] *info: there is 0 max fanout load violation in the design.
[04/02 18:51:29    251s] <CMD> reportGateCount -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_gateCount.rpt
[04/02 18:51:29    251s] Gate area 4.3200 um^2
[04/02 18:51:29    251s] [0] Main_controller Gates=1550 Cells=656 Area=6697.4 um^2
[04/02 18:51:29    251s] <CMD> summaryReport -noHtml -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_summaryReport.rpt
[04/02 18:51:29    251s] Start to collect the design information.
[04/02 18:51:29    251s] Build netlist information for Cell Main_controller.
[04/02 18:51:29    251s] Finished collecting the design information.
[04/02 18:51:29    251s] Generating standard cells used in the design report.
[04/02 18:51:29    251s] Analyze library ... 
[04/02 18:51:29    251s] Analyze netlist ... 
[04/02 18:51:29    251s] Generate no-driven nets information report.
[04/02 18:51:29    251s] Analyze timing ... 
[04/02 18:51:29    251s] Analyze floorplan/placement ... 
[04/02 18:51:29    251s] All LLGs are deleted
[04/02 18:51:29    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:51:29    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:51:29    251s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4442.0M, EPOCH TIME: 1680475889.779816
[04/02 18:51:29    251s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4442.0M, EPOCH TIME: 1680475889.780244
[04/02 18:51:29    251s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4442.0M, EPOCH TIME: 1680475889.781243
[04/02 18:51:29    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:51:29    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:51:29    251s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4538.0M, EPOCH TIME: 1680475889.785338
[04/02 18:51:29    251s] Max number of tech site patterns supported in site array is 256.
[04/02 18:51:29    251s] Core basic site is IBM13SITE
[04/02 18:51:29    251s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4538.0M, EPOCH TIME: 1680475889.799185
[04/02 18:51:29    251s] After signature check, allow fast init is false, keep pre-filter is true.
[04/02 18:51:29    251s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/02 18:51:29    251s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.006, MEM:4570.0M, EPOCH TIME: 1680475889.805177
[04/02 18:51:29    251s] SiteArray: non-trimmed site array dimensions = 46 x 565
[04/02 18:51:29    251s] SiteArray: use 180,224 bytes
[04/02 18:51:29    251s] SiteArray: current memory after site array memory allocation 4570.2M
[04/02 18:51:29    251s] SiteArray: FP blocked sites are writable
[04/02 18:51:29    251s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:4538.2M, EPOCH TIME: 1680475889.870140
[04/02 18:51:29    251s] Process 8451 wires and vias for routing blockage analysis
[04/02 18:51:29    251s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.013, REAL:0.010, MEM:4570.2M, EPOCH TIME: 1680475889.880269
[04/02 18:51:29    251s] SiteArray: number of non floorplan blocked sites for llg default is 25990
[04/02 18:51:29    251s] Atter site array init, number of instance map data is 0.
[04/02 18:51:29    251s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.096, MEM:4570.2M, EPOCH TIME: 1680475889.881325
[04/02 18:51:29    251s] 
[04/02 18:51:29    251s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[04/02 18:51:29    251s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.103, MEM:4474.2M, EPOCH TIME: 1680475889.883871
[04/02 18:51:29    251s] All LLGs are deleted
[04/02 18:51:29    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[04/02 18:51:29    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/02 18:51:29    251s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4474.2M, EPOCH TIME: 1680475889.885564
[04/02 18:51:29    251s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4474.2M, EPOCH TIME: 1680475889.886003
[04/02 18:51:29    251s] Analysis Routing ...
[04/02 18:51:29    251s] Report saved in file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_summaryReport.rpt
[04/02 18:51:29    251s] <CMD> verifyConnectivity -type all -report /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/connectivity.rpt
[04/02 18:51:29    251s] VERIFY_CONNECTIVITY use new engine.
[04/02 18:51:29    251s] 
[04/02 18:51:29    251s] ******** Start: VERIFY CONNECTIVITY ********
[04/02 18:51:29    251s] Start Time: Sun Apr  2 18:51:29 2023
[04/02 18:51:29    251s] 
[04/02 18:51:29    251s] Design Name: Main_controller
[04/02 18:51:29    251s] Database Units: 1000
[04/02 18:51:29    251s] Design Boundary: (0.0000, 0.0000) (240.0000, 180.0000)
[04/02 18:51:29    251s] Error Limit = 1000; Warning Limit = 50
[04/02 18:51:29    251s] Check all nets
[04/02 18:51:29    251s] Use 6 pthreads
[04/02 18:51:29    251s] 
[04/02 18:51:29    251s] Begin Summary 
[04/02 18:51:29    251s]   Found no problems or warnings.
[04/02 18:51:29    251s] End Summary
[04/02 18:51:29    251s] 
[04/02 18:51:29    251s] End Time: Sun Apr  2 18:51:29 2023
[04/02 18:51:29    251s] Time Elapsed: 0:00:00.0
[04/02 18:51:29    251s] 
[04/02 18:51:29    251s] ******** End: VERIFY CONNECTIVITY ********
[04/02 18:51:29    251s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/02 18:51:29    251s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[04/02 18:51:29    251s] 
[04/02 18:51:29    251s]  *** Starting Verify Geometry (MEM: 4474.2) ***
[04/02 18:51:29    251s] 
[04/02 18:51:29    251s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[04/02 18:51:29    251s]   VERIFY GEOMETRY ...... Starting Verification
[04/02 18:51:29    251s]   VERIFY GEOMETRY ...... Initializing
[04/02 18:51:29    251s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[04/02 18:51:29    251s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[04/02 18:51:29    251s]                   ...... bin size: 2560
[04/02 18:51:29    251s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[04/02 18:51:29    251s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[04/02 18:51:30    251s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/02 18:51:30    251s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/02 18:51:30    251s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/02 18:51:30    251s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/02 18:51:30    251s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[04/02 18:51:30    251s] VG: elapsed time: 1.00
[04/02 18:51:30    251s] Begin Summary ...
[04/02 18:51:30    251s]   Cells       : 0
[04/02 18:51:30    251s]   SameNet     : 0
[04/02 18:51:30    251s]   Wiring      : 0
[04/02 18:51:30    251s]   Antenna     : 0
[04/02 18:51:30    251s]   Short       : 0
[04/02 18:51:30    251s]   Overlap     : 0
[04/02 18:51:30    251s] End Summary
[04/02 18:51:30    251s] 
[04/02 18:51:30    251s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/02 18:51:30    251s] 
[04/02 18:51:30    251s] **********End: VERIFY GEOMETRY**********
[04/02 18:51:30    251s]  *** verify geometry (CPU: 0:00:00.3  MEM: 256.1M)
[04/02 18:51:30    251s] 
[04/02 18:51:30    251s] <CMD> verifyProcessAntenna -reportfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/antenna.rpt -error 100000 -pgnet
[04/02 18:51:30    251s] 
[04/02 18:51:30    251s] ******* START VERIFY ANTENNA ********
[04/02 18:51:30    251s] Report File: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/antenna.rpt
[04/02 18:51:30    251s] LEF Macro File: Main_controller.antenna.lef
[04/02 18:51:30    251s] Verification Complete: 0 Violations
[04/02 18:51:30    251s] ******* DONE VERIFY ANTENNA ********
[04/02 18:51:30    251s] (CPU Time: 0:00:00.1  MEM: 0.000M)
[04/02 18:51:30    251s] 
[04/02 19:11:18    341s] <CMD> zoomBox -100.84100 -138.52900 326.91800 244.40700
[04/02 19:11:19    341s] <CMD> zoomBox -64.06900 -106.15600 299.52600 219.33900
[04/02 19:11:20    341s] <CMD> zoomBox -32.81300 -78.64000 276.24300 198.03100
[04/02 19:13:49    351s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sun Apr  2 19:13:49 2023
  Total CPU time:     0:06:58
  Total real time:    0:30:10
  Peak memory (main): 2973.76MB

[04/02 19:13:49    351s] 
[04/02 19:13:49    351s] *** Memory Usage v#1 (Current mem = 4730.254M, initial mem = 397.922M) ***
[04/02 19:13:49    351s] 
[04/02 19:13:49    351s] *** Summary of all messages that are not suppressed in this session:
[04/02 19:13:49    351s] Severity  ID               Count  Summary                                  
[04/02 19:13:49    351s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/02 19:13:49    351s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[04/02 19:13:49    351s] ERROR     IMPLF-109            1  Cannot create OBS on overlap layer for r...
[04/02 19:13:49    351s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/02 19:13:49    351s] WARNING   IMPOGDS-392         42  Unknown layer %s                         
[04/02 19:13:49    351s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/02 19:13:49    351s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[04/02 19:13:49    351s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/02 19:13:49    351s] WARNING   IMPESI-3106          1  Delay calculation extrapolated slew on m...
[04/02 19:13:49    351s] WARNING   IMPESI-3025       1844  Delay calculation was forced to extrapol...
[04/02 19:13:49    351s] WARNING   IMPVFG-257           3  setVerifyGeometryMode/verifyGeometry com...
[04/02 19:13:49    351s] WARNING   IMPVFG-198           3  Area to be verified is small to see any ...
[04/02 19:13:49    351s] WARNING   IMPPP-532            4  ViaGen Warning: The top layer and bottom...
[04/02 19:13:49    351s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[04/02 19:13:49    351s] WARNING   IMPPP-592            1  No MINSTEP rule defined.                 
[04/02 19:13:49    351s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[04/02 19:13:49    351s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[04/02 19:13:49    351s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[04/02 19:13:49    351s] WARNING   IMPSR-4053           1  Option %s is obsolete and has been repla...
[04/02 19:13:49    351s] WARNING   IMPSR-486            1  Ring/Stripe at (%.3f, %.3f) (%.3f, %.3f)...
[04/02 19:13:49    351s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[04/02 19:13:49    351s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[04/02 19:13:49    351s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[04/02 19:13:49    351s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[04/02 19:13:49    351s] WARNING   IMPOPT-7155          1  Option %s in 'setOptMode' will be obsole...
[04/02 19:13:49    351s] WARNING   IMPCCOPT-2315        1  The command 'set_ccopt_effort' will be o...
[04/02 19:13:49    351s] WARNING   IMPCCOPT-1059        6  Slackened off %s from %s to %s.          
[04/02 19:13:49    351s] WARNING   IMPTR-9998           2  The setTrialRouteMode command is obsolet...
[04/02 19:13:49    351s] WARNING   IMPCTE-104           2  The constraint mode of this inactive vie...
[04/02 19:13:49    351s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/02 19:13:49    351s] WARNING   IMPPSP-1003         68  Found use of '%s'. This will continue to...
[04/02 19:13:49    351s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[04/02 19:13:49    351s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[04/02 19:13:49    351s] WARNING   TCLCMD-1403          1  '%s'                                     
[04/02 19:13:49    351s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/02 19:13:49    351s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[04/02 19:13:49    351s] *** Message Summary: 3078 warning(s), 1 error(s)
[04/02 19:13:49    351s] 
[04/02 19:13:49    351s] --- Ending "Innovus" (totcpu=0:05:52, real=0:30:08, mem=4730.3M) ---
