#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000092ee40 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0000000000ede8f0_0 .var "Clk", 0 0;
v0000000000edf1b0_0 .var "Reset", 0 0;
v0000000000ede030_0 .var "Start", 0 0;
v0000000000edef30_0 .var "address", 26 0;
v0000000000edf070_0 .var/i "counter", 31 0;
v0000000000edecb0_0 .net "cpu_mem_addr", 31 0, L_0000000000ee2ea0;  1 drivers
v0000000000ede990_0 .net "cpu_mem_data", 255 0, L_0000000000916390;  1 drivers
v0000000000edeb70_0 .net "cpu_mem_enable", 0 0, L_0000000000917040;  1 drivers
v0000000000edf250_0 .net "cpu_mem_write", 0 0, L_0000000000916400;  1 drivers
v0000000000edf390_0 .var "flag", 0 0;
v0000000000eddef0_0 .var/i "i", 31 0;
v0000000000eddd10_0 .var "index", 4 0;
v0000000000ede0d0_0 .net "mem_cpu_ack", 0 0, L_0000000000f3cd30;  1 drivers
v0000000000ee1500_0 .net "mem_cpu_data", 255 0, v0000000000eded50_0;  1 drivers
v0000000000ee1aa0_0 .var/i "outfile", 31 0;
v0000000000ee1780_0 .var/i "outfile2", 31 0;
v0000000000ee1be0_0 .var "tag", 23 0;
S_0000000000e6f290 .scope module, "CPU" "CPU" 2 23, 3 1 0, S_000000000092ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
v0000000000edad50_0 .net "ALU_Control_ALUCtrl_o", 3 0, L_0000000000e52430;  1 drivers
v0000000000eda850_0 .net "ALU_data_o", 31 0, v0000000000e5b0d0_0;  1 drivers
v0000000000edadf0_0 .net "ALU_zero_o", 0 0, v0000000000e595f0_0;  1 drivers
v0000000000edafd0_0 .net "Add_PC_data_o", 31 0, L_0000000000ee1640;  1 drivers
v0000000000edcf50_0 .net "Add_imm_data_o", 31 0, L_0000000000edf700;  1 drivers
v0000000000edb830_0 .net "Control_ALUOp_o", 1 0, v0000000000e5a3b0_0;  1 drivers
v0000000000edce10_0 .net "Control_ALU_Src_o", 0 0, v0000000000e59230_0;  1 drivers
v0000000000edc870_0 .net "Control_Branch_o", 0 0, v0000000000e59c30_0;  1 drivers
v0000000000edd810_0 .net "Control_MemRead_o", 0 0, v0000000000e5a450_0;  1 drivers
v0000000000edd090_0 .net "Control_MemWrite_o", 0 0, v0000000000e5aa90_0;  1 drivers
v0000000000edb8d0_0 .net "Control_MemtoReg_o", 0 0, v0000000000e5ab30_0;  1 drivers
v0000000000edd310_0 .net "Control_RegWrite_o", 0 0, v0000000000e5ac70_0;  1 drivers
v0000000000edc910_0 .net "Data_Memory_data_o", 31 0, L_00000000008b3a20;  1 drivers
v0000000000edd590_0 .net "EX_MEM_ALU_data_o", 31 0, v0000000000867e80_0;  1 drivers
v0000000000edcff0_0 .net "EX_MEM_MemRead_o", 0 0, v0000000000869280_0;  1 drivers
v0000000000edbf10_0 .net "EX_MEM_MemWrite_o", 0 0, v00000000008be010_0;  1 drivers
v0000000000edc4b0_0 .net "EX_MEM_MemtoReg_o", 0 0, v0000000000ec5a60_0;  1 drivers
v0000000000edc230_0 .net "EX_MEM_RDaddr_o", 4 0, v0000000000ec5100_0;  1 drivers
v0000000000edc410_0 .net "EX_MEM_RegWrite_o", 0 0, v0000000000ec5420_0;  1 drivers
v0000000000edc550_0 .net "EX_MEM_Zero_o", 0 0, v0000000000ec52e0_0;  1 drivers
v0000000000edd3b0_0 .net "EX_MEM_writeData_o", 31 0, v0000000000ec4e80_0;  1 drivers
v0000000000edd130_0 .net "Forwording_Unit_ForwardA_o", 1 0, v0000000000ec4fc0_0;  1 drivers
v0000000000edc0f0_0 .net "Forwording_Unit_ForwardB_o", 1 0, v0000000000ec5060_0;  1 drivers
v0000000000eddb30_0 .net "Hazzard_Detection_PCWrite_o", 0 0, v0000000000ec4520_0;  1 drivers
v0000000000edc5f0_0 .net "Hazzard_Detection_flush_o", 0 0, v0000000000ec5ce0_0;  1 drivers
v0000000000edb650_0 .net "Hazzard_Detection_mux8_o", 0 0, v0000000000ec5d80_0;  1 drivers
v0000000000edbe70_0 .net "ID_EX_ALUOp_o", 1 0, v0000000000ec5f60_0;  1 drivers
v0000000000edba10_0 .net "ID_EX_ALUSrc_o", 0 0, v0000000000ec5560_0;  1 drivers
v0000000000edd8b0_0 .net "ID_EX_Branch_o", 0 0, v0000000000ec5600_0;  1 drivers
v0000000000edceb0_0 .net "ID_EX_MemRead_o", 0 0, v0000000000ec5ec0_0;  1 drivers
v0000000000edd9f0_0 .net "ID_EX_MemWrite_o", 0 0, v0000000000ec60a0_0;  1 drivers
v0000000000edd6d0_0 .net "ID_EX_MemtoReg_o", 0 0, v0000000000ec4700_0;  1 drivers
v0000000000edb5b0_0 .net "ID_EX_RDaddr_o", 4 0, v0000000000ec48e0_0;  1 drivers
v0000000000edcb90_0 .net "ID_EX_RS1addr_o", 4 0, v0000000000ec4980_0;  1 drivers
v0000000000edd1d0_0 .net "ID_EX_RS1data_o", 31 0, v0000000000ec4ac0_0;  1 drivers
v0000000000edc190_0 .net "ID_EX_RS2addr_o", 4 0, v0000000000ecf1c0_0;  1 drivers
v0000000000edd270_0 .net "ID_EX_RS2data_o", 31 0, v0000000000ecf9e0_0;  1 drivers
v0000000000edcaf0_0 .net "ID_EX_RegWrite_o", 0 0, v0000000000ecfd00_0;  1 drivers
v0000000000edb970_0 .net "ID_EX_funct_o", 9 0, v0000000000ecf080_0;  1 drivers
v0000000000eddc70_0 .net "ID_EX_imm_o", 31 0, v0000000000ecf120_0;  1 drivers
v0000000000edccd0_0 .net "IF_ID_instruction", 31 0, v0000000000ed0160_0;  1 drivers
v0000000000edd630_0 .net "IF_ID_pc_o", 31 0, v0000000000ecfa80_0;  1 drivers
v0000000000edd450_0 .net "Imm_Gen_data_o", 31 0, v0000000000ecea40_0;  1 drivers
v0000000000edc2d0_0 .net "MEM_WB_ALU_data_o", 31 0, v0000000000ecfee0_0;  1 drivers
v0000000000edc690_0 .net "MEM_WB_MemtoReg_o", 0 0, v0000000000ecfc60_0;  1 drivers
v0000000000edbdd0_0 .net "MEM_WB_RDaddr_o", 4 0, v0000000000ececc0_0;  1 drivers
v0000000000edbd30_0 .net "MEM_WB_ReadData_o", 31 0, v0000000000ecf760_0;  1 drivers
v0000000000edd4f0_0 .net "MEM_WB_RegWrite_o", 0 0, v0000000000ecf800_0;  1 drivers
v0000000000edca50_0 .net "MUX8_data_o", 7 0, L_0000000000ee02e0;  1 drivers
v0000000000edc370_0 .net "MUX_ALUSrcA_data_o", 31 0, L_0000000000ee0e20;  1 drivers
v0000000000edbfb0_0 .net "MUX_ALUSrcB_data_o", 31 0, L_0000000000ee0ba0;  1 drivers
v0000000000edc730_0 .net "MUX_ALUSrc_data_o", 31 0, L_0000000000ee11e0;  1 drivers
v0000000000edc7d0_0 .net "MUX_PCSrc_data_o", 31 0, L_0000000000edfd40;  1 drivers
v0000000000edc9b0_0 .net "MUX_RegDst_data_o", 31 0, L_0000000000ee0b00;  1 drivers
v0000000000edd950_0 .net "PC_instruction_addr", 31 0, v0000000000ed20d0_0;  1 drivers
v0000000000edc050_0 .net "Registers_RS1data_o", 31 0, L_0000000000edf980;  1 drivers
v0000000000edcc30_0 .net "Registers_RS2data_o", 31 0, L_0000000000ee18c0;  1 drivers
v0000000000edbab0_0 .net *"_s17", 6 0, L_0000000000ee10a0;  1 drivers
v0000000000edcd70_0 .net *"_s19", 2 0, L_0000000000edf8e0;  1 drivers
v0000000000edd770_0 .net *"_s32", 30 0, L_0000000000ee1280;  1 drivers
L_0000000000ee3520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000edb6f0_0 .net *"_s34", 0 0, L_0000000000ee3520;  1 drivers
v0000000000edda90_0 .net "clk_i", 0 0, v0000000000ede8f0_0;  1 drivers
v0000000000eddbd0_0 .net "dcache_stall", 0 0, L_00000000008b4350;  1 drivers
v0000000000edb510_0 .net "instruction", 31 0, L_0000000000e530e0;  1 drivers
v0000000000edb790_0 .net "mem_ack_i", 0 0, L_0000000000f3cd30;  alias, 1 drivers
v0000000000edbb50_0 .net "mem_addr_o", 31 0, L_0000000000ee2ea0;  alias, 1 drivers
v0000000000edbbf0_0 .net "mem_data_i", 255 0, v0000000000eded50_0;  alias, 1 drivers
v0000000000edbc90_0 .net "mem_data_o", 255 0, L_0000000000916390;  alias, 1 drivers
v0000000000ede710_0 .net "mem_enable_o", 0 0, L_0000000000917040;  alias, 1 drivers
v0000000000edefd0_0 .net "mem_write_o", 0 0, L_0000000000916400;  alias, 1 drivers
v0000000000ededf0_0 .net "rst_i", 0 0, v0000000000edf1b0_0;  1 drivers
v0000000000ede670_0 .net "start_i", 0 0, v0000000000ede030_0;  1 drivers
L_0000000000ee07e0 .part v0000000000ed0160_0, 0, 7;
L_0000000000edffc0 .part L_0000000000ee02e0, 6, 2;
L_0000000000ee09c0 .part L_0000000000ee02e0, 5, 1;
L_0000000000ee0a60 .part L_0000000000ee02e0, 4, 1;
L_0000000000edfac0 .part L_0000000000ee02e0, 3, 1;
L_0000000000ee15a0 .part L_0000000000ee02e0, 2, 1;
L_0000000000ee0060 .part L_0000000000ee02e0, 1, 1;
L_0000000000ee1a00 .part L_0000000000ee02e0, 0, 1;
L_0000000000ee10a0 .part v0000000000ed0160_0, 25, 7;
L_0000000000edf8e0 .part v0000000000ed0160_0, 12, 3;
L_0000000000ee1b40 .concat [ 3 7 0 0], L_0000000000edf8e0, L_0000000000ee10a0;
L_0000000000ee1320 .part v0000000000ed0160_0, 7, 5;
L_0000000000ee1c80 .part v0000000000ed0160_0, 15, 5;
L_0000000000edf520 .part v0000000000ed0160_0, 20, 5;
L_0000000000ee1280 .part v0000000000ecea40_0, 0, 31;
L_0000000000edfc00 .concat [ 1 31 0 0], L_0000000000ee3520, L_0000000000ee1280;
L_0000000000ee0100 .part v0000000000ed0160_0, 15, 5;
L_0000000000ee1960 .part v0000000000ed0160_0, 20, 5;
L_0000000000ee0240 .part v0000000000ed0160_0, 15, 5;
L_0000000000ee0c40 .part v0000000000ed0160_0, 20, 5;
LS_0000000000ee04c0_0_0 .concat [ 1 1 1 1], v0000000000e59c30_0, v0000000000e5ab30_0, v0000000000e5a450_0, v0000000000e5aa90_0;
LS_0000000000ee04c0_0_4 .concat [ 1 1 2 0], v0000000000e5ac70_0, v0000000000e59230_0, v0000000000e5a3b0_0;
L_0000000000ee04c0 .concat [ 4 4 0 0], LS_0000000000ee04c0_0_0, LS_0000000000ee04c0_0_4;
S_0000000000e74c20 .scope module, "ALU" "ALU" 3 311, 4 7 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0000000000e59f50_0 .net "ALUCtrl_i", 3 0, L_0000000000e52430;  alias, 1 drivers
v0000000000e595f0_0 .var "Zero_o", 0 0;
v0000000000e59d70_0 .net "data1_i", 31 0, L_0000000000ee0e20;  alias, 1 drivers
v0000000000e5b030_0 .net "data2_i", 31 0, L_0000000000ee11e0;  alias, 1 drivers
v0000000000e5b0d0_0 .var "data_o", 31 0;
E_0000000000e4d970 .event edge, v0000000000e59d70_0, v0000000000e5b030_0, v0000000000e59f50_0;
S_00000000008b4930 .scope module, "ALU_Control" "ALU_Control" 3 319, 5 16 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
L_0000000000e52430 .functor BUFZ 4, v0000000000e59ff0_0, C4<0000>, C4<0000>, C4<0000>;
v0000000000e5a950_0 .net "ALUCtrl_o", 3 0, L_0000000000e52430;  alias, 1 drivers
v0000000000e59ff0_0 .var "ALUCtrl_r", 3 0;
v0000000000e59690_0 .net "ALUOp_i", 1 0, v0000000000ec5f60_0;  alias, 1 drivers
v0000000000e5a6d0_0 .net "funct_i", 9 0, v0000000000ecf080_0;  alias, 1 drivers
E_0000000000e4dfb0 .event edge, v0000000000e59690_0, v0000000000e5a6d0_0;
S_00000000008b4ac0 .scope module, "Add_PC" "Adder" 3 226, 6 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0000000000e5a310_0 .net "data1_in", 31 0, v0000000000ed20d0_0;  alias, 1 drivers
L_0000000000ee34d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000e59730_0 .net "data2_in", 31 0, L_0000000000ee34d8;  1 drivers
v0000000000e599b0_0 .net "data_o", 31 0, L_0000000000ee1640;  alias, 1 drivers
L_0000000000ee1640 .arith/sum 32, v0000000000ed20d0_0, L_0000000000ee34d8;
S_00000000008afc30 .scope module, "Add_imm" "Adder" 3 233, 6 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0000000000e5a090_0 .net "data1_in", 31 0, L_0000000000edfc00;  1 drivers
v0000000000e5abd0_0 .net "data2_in", 31 0, v0000000000ecfa80_0;  alias, 1 drivers
v0000000000e59a50_0 .net "data_o", 31 0, L_0000000000edf700;  alias, 1 drivers
L_0000000000edf700 .arith/sum 32, L_0000000000edfc00, v0000000000ecfa80_0;
S_00000000008afdc0 .scope module, "Control" "Control" 3 118, 7 8 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
    .port_info 4 /OUTPUT 1 "MemWrite_o";
    .port_info 5 /OUTPUT 1 "MemRead_o";
    .port_info 6 /OUTPUT 1 "MemtoReg_o";
    .port_info 7 /OUTPUT 1 "Branch_o";
    .port_info 8 /NODIR 0 "";
v0000000000e5a3b0_0 .var "ALUOp_o", 1 0;
v0000000000e59230_0 .var "ALUSrc_o", 0 0;
v0000000000e59c30_0 .var "Branch_o", 0 0;
v0000000000e5a450_0 .var "MemRead_o", 0 0;
v0000000000e5aa90_0 .var "MemWrite_o", 0 0;
v0000000000e5ab30_0 .var "MemtoReg_o", 0 0;
v0000000000e59af0_0 .net "Op_i", 6 0, L_0000000000ee07e0;  1 drivers
v0000000000e5ac70_0 .var "RegWrite_o", 0 0;
E_0000000000e4d330 .event edge, v0000000000e59af0_0;
S_00000000008a6320 .scope module, "EX_MEM" "EX_MEM" 3 181, 8 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemWrite_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /OUTPUT 1 "RegWrite_o";
    .port_info 6 /OUTPUT 1 "MemWrite_o";
    .port_info 7 /OUTPUT 1 "MemRead_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /INPUT 1 "Zero_i";
    .port_info 10 /INPUT 32 "ALU_data_i";
    .port_info 11 /INPUT 32 "writeData_i";
    .port_info 12 /INPUT 5 "RDaddr_i";
    .port_info 13 /OUTPUT 1 "Zero_o";
    .port_info 14 /OUTPUT 32 "ALU_data_o";
    .port_info 15 /OUTPUT 32 "writeData_o";
    .port_info 16 /OUTPUT 5 "RDaddr_o";
    .port_info 17 /INPUT 1 "stall_i";
v0000000000e5aef0_0 .net "ALU_data_i", 31 0, v0000000000e5b0d0_0;  alias, 1 drivers
v0000000000867e80_0 .var "ALU_data_o", 31 0;
v0000000000868100_0 .net "MemRead_i", 0 0, v0000000000ec5ec0_0;  alias, 1 drivers
v0000000000869280_0 .var "MemRead_o", 0 0;
v0000000000868560_0 .net "MemWrite_i", 0 0, v0000000000ec60a0_0;  alias, 1 drivers
v00000000008be010_0 .var "MemWrite_o", 0 0;
v0000000000ec4d40_0 .net "MemtoReg_i", 0 0, v0000000000ec4700_0;  alias, 1 drivers
v0000000000ec5a60_0 .var "MemtoReg_o", 0 0;
v0000000000ec4de0_0 .net "RDaddr_i", 4 0, v0000000000ec48e0_0;  alias, 1 drivers
v0000000000ec5100_0 .var "RDaddr_o", 4 0;
v0000000000ec4b60_0 .net "RegWrite_i", 0 0, v0000000000ecfd00_0;  alias, 1 drivers
v0000000000ec5420_0 .var "RegWrite_o", 0 0;
v0000000000ec6280_0 .net "Zero_i", 0 0, v0000000000e595f0_0;  alias, 1 drivers
v0000000000ec52e0_0 .var "Zero_o", 0 0;
v0000000000ec5ba0_0 .net "clk_i", 0 0, v0000000000ede8f0_0;  alias, 1 drivers
v0000000000ec5e20_0 .net "stall_i", 0 0, L_00000000008b4350;  alias, 1 drivers
v0000000000ec5740_0 .net "writeData_i", 31 0, L_0000000000ee0ba0;  alias, 1 drivers
v0000000000ec4e80_0 .var "writeData_o", 31 0;
E_0000000000e4d870 .event posedge, v0000000000ec5ba0_0;
S_00000000008a64b0 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 333, 9 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_MEM_RegisterRd_i";
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite_i";
    .port_info 2 /INPUT 5 "MEM_WB_RegisterRd_i";
    .port_info 3 /INPUT 1 "MEM_WB_RegWrite_i";
    .port_info 4 /INPUT 5 "ID_EX_RS1_i";
    .port_info 5 /INPUT 5 "ID_EX_RS2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
    .port_info 8 /NODIR 0 "";
v0000000000ec5880_0 .net "EX_MEM_RegWrite_i", 0 0, v0000000000ec5420_0;  alias, 1 drivers
v0000000000ec4c00_0 .net "EX_MEM_RegisterRd_i", 4 0, v0000000000ec5100_0;  alias, 1 drivers
v0000000000ec4fc0_0 .var "ForwardA_o", 1 0;
v0000000000ec5060_0 .var "ForwardB_o", 1 0;
v0000000000ec5920_0 .net "ID_EX_RS1_i", 4 0, v0000000000ec4980_0;  alias, 1 drivers
v0000000000ec5240_0 .net "ID_EX_RS2_i", 4 0, v0000000000ecf1c0_0;  alias, 1 drivers
v0000000000ec57e0_0 .net "MEM_WB_RegWrite_i", 0 0, v0000000000ecf800_0;  alias, 1 drivers
v0000000000ec4f20_0 .net "MEM_WB_RegisterRd_i", 4 0, v0000000000ececc0_0;  alias, 1 drivers
E_0000000000e4e7f0/0 .event edge, v0000000000ec5240_0, v0000000000ec5920_0, v0000000000ec57e0_0, v0000000000ec4f20_0;
E_0000000000e4e7f0/1 .event edge, v0000000000ec5420_0, v0000000000ec5100_0;
E_0000000000e4e7f0 .event/or E_0000000000e4e7f0/0, E_0000000000e4e7f0/1;
S_00000000008e7c60 .scope module, "Hazzard_Detection" "Hazzard_Detection" 3 345, 10 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_EX_MemWrite_i";
    .port_info 1 /INPUT 1 "ID_EX_MemRead_i";
    .port_info 2 /INPUT 5 "ID_EX_RegisterRd_i";
    .port_info 3 /INPUT 5 "IF_ID_RS1_i";
    .port_info 4 /INPUT 5 "IF_ID_RS2_i";
    .port_info 5 /INPUT 32 "Registers_RS1data_i";
    .port_info 6 /INPUT 32 "Registers_RS2data_i";
    .port_info 7 /INPUT 1 "branch_i";
    .port_info 8 /OUTPUT 1 "stall_o";
    .port_info 9 /OUTPUT 1 "flush_o";
    .port_info 10 /OUTPUT 1 "PCWrite_o";
v0000000000ec59c0_0 .net "ID_EX_MemRead_i", 0 0, v0000000000ec5ec0_0;  alias, 1 drivers
v0000000000ec4660_0 .net "ID_EX_MemWrite_i", 0 0, v0000000000ec60a0_0;  alias, 1 drivers
v0000000000ec6140_0 .net "ID_EX_RegisterRd_i", 4 0, v0000000000ec48e0_0;  alias, 1 drivers
v0000000000ec5380_0 .net "IF_ID_RS1_i", 4 0, L_0000000000ee0240;  1 drivers
v0000000000ec5c40_0 .net "IF_ID_RS2_i", 4 0, L_0000000000ee0c40;  1 drivers
v0000000000ec4520_0 .var "PCWrite_o", 0 0;
v0000000000ec47a0_0 .net "Registers_RS1data_i", 31 0, L_0000000000edf980;  alias, 1 drivers
v0000000000ec4ca0_0 .net "Registers_RS2data_i", 31 0, L_0000000000ee18c0;  alias, 1 drivers
v0000000000ec5b00_0 .net "branch_i", 0 0, v0000000000e59c30_0;  alias, 1 drivers
v0000000000ec5ce0_0 .var "flush_o", 0 0;
v0000000000ec5d80_0 .var "stall_o", 0 0;
E_0000000000e50030/0 .event edge, v0000000000868100_0, v0000000000ec4de0_0, v0000000000ec5380_0, v0000000000ec5c40_0;
E_0000000000e50030/1 .event edge, v0000000000e59c30_0, v0000000000ec47a0_0, v0000000000ec4ca0_0;
E_0000000000e50030 .event/or E_0000000000e50030/0, E_0000000000e50030/1;
S_00000000008e7df0 .scope module, "ID_EX" "ID_EX" 3 143, 11 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 2 "ALUOp_i";
    .port_info 3 /INPUT 1 "ALUSrc_i";
    .port_info 4 /INPUT 1 "RegWrite_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 1 "MemRead_i";
    .port_info 7 /INPUT 1 "MemtoReg_i";
    .port_info 8 /INPUT 1 "Branch_i";
    .port_info 9 /OUTPUT 2 "ALUOp_o";
    .port_info 10 /OUTPUT 1 "ALUSrc_o";
    .port_info 11 /OUTPUT 1 "RegWrite_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /OUTPUT 1 "MemRead_o";
    .port_info 14 /OUTPUT 1 "MemtoReg_o";
    .port_info 15 /OUTPUT 1 "Branch_o";
    .port_info 16 /INPUT 32 "RS1data_i";
    .port_info 17 /INPUT 32 "RS2data_i";
    .port_info 18 /INPUT 32 "imm_i";
    .port_info 19 /INPUT 10 "funct_i";
    .port_info 20 /INPUT 5 "RDaddr_i";
    .port_info 21 /OUTPUT 32 "RS1data_o";
    .port_info 22 /OUTPUT 32 "RS2data_o";
    .port_info 23 /OUTPUT 32 "imm_o";
    .port_info 24 /OUTPUT 10 "funct_o";
    .port_info 25 /OUTPUT 5 "RDaddr_o";
    .port_info 26 /INPUT 5 "RSaddr_i";
    .port_info 27 /INPUT 5 "RS2addr_i";
    .port_info 28 /OUTPUT 5 "RS1addr_o";
    .port_info 29 /OUTPUT 5 "RS2addr_o";
    .port_info 30 /INPUT 1 "stall_i";
v0000000000ec4480_0 .net "ALUOp_i", 1 0, L_0000000000edffc0;  1 drivers
v0000000000ec5f60_0 .var "ALUOp_o", 1 0;
v0000000000ec54c0_0 .net "ALUSrc_i", 0 0, L_0000000000ee09c0;  1 drivers
v0000000000ec5560_0 .var "ALUSrc_o", 0 0;
v0000000000ec45c0_0 .net "Branch_i", 0 0, L_0000000000ee1a00;  1 drivers
v0000000000ec5600_0 .var "Branch_o", 0 0;
v0000000000ec56a0_0 .net "MemRead_i", 0 0, L_0000000000ee15a0;  1 drivers
v0000000000ec5ec0_0 .var "MemRead_o", 0 0;
v0000000000ec6000_0 .net "MemWrite_i", 0 0, L_0000000000edfac0;  1 drivers
v0000000000ec60a0_0 .var "MemWrite_o", 0 0;
v0000000000ec61e0_0 .net "MemtoReg_i", 0 0, L_0000000000ee0060;  1 drivers
v0000000000ec4700_0 .var "MemtoReg_o", 0 0;
v0000000000ec4840_0 .net "RDaddr_i", 4 0, L_0000000000ee1320;  1 drivers
v0000000000ec48e0_0 .var "RDaddr_o", 4 0;
v0000000000ec4980_0 .var "RS1addr_o", 4 0;
v0000000000ec4a20_0 .net "RS1data_i", 31 0, L_0000000000edf980;  alias, 1 drivers
v0000000000ec4ac0_0 .var "RS1data_o", 31 0;
v0000000000e5adb0_0 .net "RS2addr_i", 4 0, L_0000000000edf520;  1 drivers
v0000000000ecf1c0_0 .var "RS2addr_o", 4 0;
v0000000000ecff80_0 .net "RS2data_i", 31 0, L_0000000000ee18c0;  alias, 1 drivers
v0000000000ecf9e0_0 .var "RS2data_o", 31 0;
v0000000000ecfe40_0 .net "RSaddr_i", 4 0, L_0000000000ee1c80;  1 drivers
v0000000000ecf440_0 .net "RegWrite_i", 0 0, L_0000000000ee0a60;  1 drivers
v0000000000ecfd00_0 .var "RegWrite_o", 0 0;
v0000000000ecfbc0_0 .net "clk_i", 0 0, v0000000000ede8f0_0;  alias, 1 drivers
v0000000000ecf260_0 .net "funct_i", 9 0, L_0000000000ee1b40;  1 drivers
v0000000000ecf080_0 .var "funct_o", 9 0;
v0000000000eceea0_0 .net "imm_i", 31 0, v0000000000ecea40_0;  alias, 1 drivers
v0000000000ecf120_0 .var "imm_o", 31 0;
o0000000000e79b88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000ecee00_0 .net "pc_i", 31 0, o0000000000e79b88;  0 drivers
v0000000000eced60_0 .var "pc_o", 31 0;
v0000000000ecf580_0 .net "stall_i", 0 0, L_00000000008b4350;  alias, 1 drivers
v0000000000ed02a0_0 .net "start_i", 0 0, v0000000000ede030_0;  alias, 1 drivers
S_00000000008d8e30 .scope module, "IF_ID" "IF_ID" 3 131, 12 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "pc_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "flush_i";
    .port_info 5 /OUTPUT 32 "pc_o";
    .port_info 6 /OUTPUT 32 "instr_o";
v0000000000ed00c0_0 .net "clk_i", 0 0, v0000000000ede8f0_0;  alias, 1 drivers
v0000000000ecf300_0 .net "flush_i", 0 0, v0000000000ec5ce0_0;  alias, 1 drivers
v0000000000ece900_0 .net "instr_i", 31 0, L_0000000000e530e0;  alias, 1 drivers
v0000000000ed0160_0 .var "instr_o", 31 0;
v0000000000ecf620_0 .net "pc_i", 31 0, v0000000000ed20d0_0;  alias, 1 drivers
v0000000000ecfa80_0 .var "pc_o", 31 0;
v0000000000ecec20_0 .net "stall_i", 0 0, L_00000000008b4350;  alias, 1 drivers
S_00000000008d8fc0 .scope module, "Imm_Gen" "Imm_Gen" 3 305, 13 6 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "data_o";
v0000000000ed0200_0 .net "data_o", 31 0, v0000000000ecea40_0;  alias, 1 drivers
v0000000000ecea40_0 .var "data_r", 31 0;
v0000000000ecef40_0 .net "instruction", 31 0, v0000000000ed0160_0;  alias, 1 drivers
E_0000000000e518b0 .event edge, v0000000000ed0160_0;
S_00000000008d59f0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 251, 14 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0000000000e530e0 .functor BUFZ 32, L_0000000000ee16e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ece860_0 .net *"_s0", 31 0, L_0000000000ee16e0;  1 drivers
v0000000000ece9a0_0 .net *"_s2", 31 0, L_0000000000edf660;  1 drivers
v0000000000ed0340_0 .net *"_s4", 29 0, L_0000000000edf5c0;  1 drivers
L_0000000000ee3568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ece4a0_0 .net *"_s6", 1 0, L_0000000000ee3568;  1 drivers
v0000000000ecfb20_0 .net "addr_i", 31 0, v0000000000ed20d0_0;  alias, 1 drivers
v0000000000ecf3a0_0 .net "instr_o", 31 0, L_0000000000e530e0;  alias, 1 drivers
v0000000000ece5e0 .array "memory", 255 0, 31 0;
L_0000000000ee16e0 .array/port v0000000000ece5e0, L_0000000000edf660;
L_0000000000edf5c0 .part v0000000000ed20d0_0, 2, 30;
L_0000000000edf660 .concat [ 30 2 0 0], L_0000000000edf5c0, L_0000000000ee3568;
S_00000000008d5b80 .scope module, "MEM_WB" "MEM_WB" 3 208, 15 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
    .port_info 4 /OUTPUT 1 "MemtoReg_o";
    .port_info 5 /INPUT 32 "ReadData_i";
    .port_info 6 /INPUT 32 "ALU_data_i";
    .port_info 7 /INPUT 5 "RDaddr_i";
    .port_info 8 /OUTPUT 32 "ReadData_o";
    .port_info 9 /OUTPUT 32 "ALU_data_o";
    .port_info 10 /OUTPUT 5 "RDaddr_o";
    .port_info 11 /INPUT 1 "stall_i";
v0000000000ecf4e0_0 .net "ALU_data_i", 31 0, v0000000000867e80_0;  alias, 1 drivers
v0000000000ecfee0_0 .var "ALU_data_o", 31 0;
v0000000000ece540_0 .net "MemtoReg_i", 0 0, v0000000000ec5a60_0;  alias, 1 drivers
v0000000000ecfc60_0 .var "MemtoReg_o", 0 0;
v0000000000ecf6c0_0 .net "RDaddr_i", 4 0, v0000000000ec5100_0;  alias, 1 drivers
v0000000000ececc0_0 .var "RDaddr_o", 4 0;
v0000000000ecfda0_0 .net "ReadData_i", 31 0, L_00000000008b3a20;  alias, 1 drivers
v0000000000ecf760_0 .var "ReadData_o", 31 0;
v0000000000ed0020_0 .net "RegWrite_i", 0 0, v0000000000ec5420_0;  alias, 1 drivers
v0000000000ecf800_0 .var "RegWrite_o", 0 0;
v0000000000ece680_0 .net "clk_i", 0 0, v0000000000ede8f0_0;  alias, 1 drivers
v0000000000ecf8a0_0 .net "stall_i", 0 0, L_00000000008b4350;  alias, 1 drivers
S_00000000008cad80 .scope module, "MUX8" "MUX8" 3 359, 16 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_i";
    .port_info 1 /INPUT 1 "select_i";
    .port_info 2 /OUTPUT 8 "data_o";
L_0000000000ee3958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000000e524a0 .functor XNOR 1, v0000000000ec5d80_0, L_0000000000ee3958, C4<0>, C4<0>;
v0000000000ecf940_0 .net/2u *"_s0", 0 0, L_0000000000ee3958;  1 drivers
v0000000000ece720_0 .net *"_s2", 0 0, L_0000000000e524a0;  1 drivers
L_0000000000ee39a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000000eceae0_0 .net/2u *"_s4", 7 0, L_0000000000ee39a0;  1 drivers
v0000000000ece7c0_0 .net "data_i", 7 0, L_0000000000ee04c0;  1 drivers
v0000000000ecefe0_0 .net "data_o", 7 0, L_0000000000ee02e0;  alias, 1 drivers
v0000000000eceb80_0 .net "select_i", 0 0, v0000000000ec5d80_0;  alias, 1 drivers
L_0000000000ee02e0 .functor MUXZ 8, L_0000000000ee04c0, L_0000000000ee39a0, L_0000000000e524a0, C4<>;
S_00000000008caf10 .scope module, "MUX_ALUSrc" "MUX5" 3 282, 17 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0000000000ee37f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000e525f0 .functor XNOR 1, v0000000000ec5560_0, L_0000000000ee37f0, C4<0>, C4<0>;
v0000000000ed1bd0_0 .net/2u *"_s0", 0 0, L_0000000000ee37f0;  1 drivers
v0000000000ed1c70_0 .net *"_s2", 0 0, L_0000000000e525f0;  1 drivers
v0000000000ed16d0_0 .net "data1_i", 31 0, L_0000000000ee0ba0;  alias, 1 drivers
v0000000000ed0730_0 .net "data2_i", 31 0, v0000000000ecf120_0;  alias, 1 drivers
v0000000000ed09b0_0 .net "data_o", 31 0, L_0000000000ee11e0;  alias, 1 drivers
v0000000000ed0f50_0 .net "select_i", 0 0, v0000000000ec5560_0;  alias, 1 drivers
L_0000000000ee11e0 .functor MUXZ 32, v0000000000ecf120_0, L_0000000000ee0ba0, L_0000000000e525f0, C4<>;
S_0000000000ed27e0 .scope module, "MUX_ALUSrcA" "MUX32" 3 289, 18 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
L_0000000000ee3838 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ed0ff0_0 .net/2u *"_s0", 1 0, L_0000000000ee3838;  1 drivers
v0000000000ed1090_0 .net *"_s2", 0 0, L_0000000000edfde0;  1 drivers
L_0000000000ee3880 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000000ed0910_0 .net/2u *"_s4", 1 0, L_0000000000ee3880;  1 drivers
v0000000000ed11d0_0 .net *"_s6", 0 0, L_0000000000edfe80;  1 drivers
v0000000000ed14f0_0 .net *"_s8", 31 0, L_0000000000ee0ce0;  1 drivers
v0000000000ed0af0_0 .net "data1_i", 31 0, v0000000000ec4ac0_0;  alias, 1 drivers
v0000000000ed0a50_0 .net "data2_i", 31 0, L_0000000000ee0b00;  alias, 1 drivers
v0000000000ed1ef0_0 .net "data3_i", 31 0, v0000000000867e80_0;  alias, 1 drivers
v0000000000ed1810_0 .net "data_o", 31 0, L_0000000000ee0e20;  alias, 1 drivers
v0000000000ed1270_0 .net "select_i", 1 0, v0000000000ec4fc0_0;  alias, 1 drivers
L_0000000000edfde0 .cmp/eq 2, v0000000000ec4fc0_0, L_0000000000ee3838;
L_0000000000edfe80 .cmp/eq 2, v0000000000ec4fc0_0, L_0000000000ee3880;
L_0000000000ee0ce0 .functor MUXZ 32, v0000000000867e80_0, L_0000000000ee0b00, L_0000000000edfe80, C4<>;
L_0000000000ee0e20 .functor MUXZ 32, L_0000000000ee0ce0, v0000000000ec4ac0_0, L_0000000000edfde0, C4<>;
S_0000000000ed24c0 .scope module, "MUX_ALUSrcB" "MUX32" 3 297, 18 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
L_0000000000ee38c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ed13b0_0 .net/2u *"_s0", 1 0, L_0000000000ee38c8;  1 drivers
v0000000000ed0690_0 .net *"_s2", 0 0, L_0000000000ee0560;  1 drivers
L_0000000000ee3910 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000000ed07d0_0 .net/2u *"_s4", 1 0, L_0000000000ee3910;  1 drivers
v0000000000ed1450_0 .net *"_s6", 0 0, L_0000000000edff20;  1 drivers
v0000000000ed1d10_0 .net *"_s8", 31 0, L_0000000000ee0380;  1 drivers
v0000000000ed1310_0 .net "data1_i", 31 0, v0000000000ecf9e0_0;  alias, 1 drivers
v0000000000ed1130_0 .net "data2_i", 31 0, L_0000000000ee0b00;  alias, 1 drivers
v0000000000ed0eb0_0 .net "data3_i", 31 0, v0000000000867e80_0;  alias, 1 drivers
v0000000000ed1590_0 .net "data_o", 31 0, L_0000000000ee0ba0;  alias, 1 drivers
v0000000000ed0e10_0 .net "select_i", 1 0, v0000000000ec5060_0;  alias, 1 drivers
L_0000000000ee0560 .cmp/eq 2, v0000000000ec5060_0, L_0000000000ee38c8;
L_0000000000edff20 .cmp/eq 2, v0000000000ec5060_0, L_0000000000ee3910;
L_0000000000ee0380 .functor MUXZ 32, v0000000000867e80_0, L_0000000000ee0b00, L_0000000000edff20, C4<>;
L_0000000000ee0ba0 .functor MUXZ 32, L_0000000000ee0380, v0000000000ecf9e0_0, L_0000000000ee0560, C4<>;
S_0000000000ed2970 .scope module, "MUX_PCSrc" "MUX5" 3 275, 17 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0000000000ee37a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000e52200 .functor XNOR 1, v0000000000ec5ce0_0, L_0000000000ee37a8, C4<0>, C4<0>;
v0000000000ed0c30_0 .net/2u *"_s0", 0 0, L_0000000000ee37a8;  1 drivers
v0000000000ed2170_0 .net *"_s2", 0 0, L_0000000000e52200;  1 drivers
v0000000000ed18b0_0 .net "data1_i", 31 0, L_0000000000ee1640;  alias, 1 drivers
v0000000000ed1630_0 .net "data2_i", 31 0, L_0000000000edf700;  alias, 1 drivers
v0000000000ed0870_0 .net "data_o", 31 0, L_0000000000edfd40;  alias, 1 drivers
v0000000000ed1770_0 .net "select_i", 0 0, v0000000000ec5ce0_0;  alias, 1 drivers
L_0000000000edfd40 .functor MUXZ 32, L_0000000000edf700, L_0000000000ee1640, L_0000000000e52200, C4<>;
S_0000000000ed2b00 .scope module, "MUX_RegDst" "MUX5" 3 268, 17 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0000000000ee3760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000e52ac0 .functor XNOR 1, v0000000000ecfc60_0, L_0000000000ee3760, C4<0>, C4<0>;
v0000000000ed0b90_0 .net/2u *"_s0", 0 0, L_0000000000ee3760;  1 drivers
v0000000000ed1950_0 .net *"_s2", 0 0, L_0000000000e52ac0;  1 drivers
v0000000000ed19f0_0 .net "data1_i", 31 0, v0000000000ecfee0_0;  alias, 1 drivers
v0000000000ed1f90_0 .net "data2_i", 31 0, v0000000000ecf760_0;  alias, 1 drivers
v0000000000ed1a90_0 .net "data_o", 31 0, L_0000000000ee0b00;  alias, 1 drivers
v0000000000ed1e50_0 .net "select_i", 0 0, v0000000000ecfc60_0;  alias, 1 drivers
L_0000000000ee0b00 .functor MUXZ 32, v0000000000ecf760_0, v0000000000ecfee0_0, L_0000000000e52ac0, C4<>;
S_0000000000ed2c90 .scope module, "PC" "PC" 3 241, 19 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "PCWrite_i";
    .port_info 5 /INPUT 32 "pc_i";
    .port_info 6 /OUTPUT 32 "pc_o";
v0000000000ed1b30_0 .net "PCWrite_i", 0 0, v0000000000ec4520_0;  alias, 1 drivers
v0000000000ed1db0_0 .net "clk_i", 0 0, v0000000000ede8f0_0;  alias, 1 drivers
v0000000000ed2030_0 .net "pc_i", 31 0, L_0000000000edfd40;  alias, 1 drivers
v0000000000ed20d0_0 .var "pc_o", 31 0;
v0000000000ed0cd0_0 .net "rst_i", 0 0, v0000000000edf1b0_0;  alias, 1 drivers
v0000000000ed2210_0 .net "stall_i", 0 0, L_00000000008b4350;  alias, 1 drivers
v0000000000ed22b0_0 .net "start_i", 0 0, v0000000000ede030_0;  alias, 1 drivers
E_0000000000e51430/0 .event negedge, v0000000000ed0cd0_0;
E_0000000000e51430/1 .event posedge, v0000000000ec5ba0_0;
E_0000000000e51430 .event/or E_0000000000e51430/0, E_0000000000e51430/1;
S_0000000000ed2650 .scope module, "Registers" "Registers" 3 257, 20 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0000000000e526d0 .functor AND 1, L_0000000000ee13c0, v0000000000ecf800_0, C4<1>, C4<1>;
L_0000000000e52660 .functor AND 1, L_0000000000e526d0, L_0000000000edf7a0, C4<1>, C4<1>;
L_0000000000e52f90 .functor AND 1, L_0000000000edfa20, v0000000000ecf800_0, C4<1>, C4<1>;
L_0000000000e52970 .functor AND 1, L_0000000000e52f90, L_0000000000ee1460, C4<1>, C4<1>;
v0000000000ed0d70_0 .net "RDaddr_i", 4 0, v0000000000ececc0_0;  alias, 1 drivers
v0000000000ed2350_0 .net "RDdata_i", 31 0, L_0000000000ee0b00;  alias, 1 drivers
v0000000000ed04b0_0 .net "RS1addr_i", 4 0, L_0000000000ee0100;  1 drivers
v0000000000ed0550_0 .net "RS1data_o", 31 0, L_0000000000edf980;  alias, 1 drivers
v0000000000ed05f0_0 .net "RS2addr_i", 4 0, L_0000000000ee1960;  1 drivers
v0000000000ed8340_0 .net "RS2data_o", 31 0, L_0000000000ee18c0;  alias, 1 drivers
v0000000000ed7d00_0 .net "RegWrite_i", 0 0, v0000000000ecf800_0;  alias, 1 drivers
v0000000000ed7f80_0 .net *"_s0", 0 0, L_0000000000ee13c0;  1 drivers
v0000000000ed8480_0 .net *"_s10", 0 0, L_0000000000edf7a0;  1 drivers
v0000000000ed8520_0 .net *"_s12", 0 0, L_0000000000e52660;  1 drivers
v0000000000ed8660_0 .net *"_s14", 31 0, L_0000000000edf840;  1 drivers
v0000000000ed78a0_0 .net *"_s16", 6 0, L_0000000000edfca0;  1 drivers
L_0000000000ee3640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ed8de0_0 .net *"_s19", 1 0, L_0000000000ee3640;  1 drivers
v0000000000ed8700_0 .net *"_s2", 0 0, L_0000000000e526d0;  1 drivers
v0000000000ed91a0_0 .net *"_s22", 0 0, L_0000000000edfa20;  1 drivers
v0000000000ed7a80_0 .net *"_s24", 0 0, L_0000000000e52f90;  1 drivers
v0000000000ed9240_0 .net *"_s26", 31 0, L_0000000000ee1820;  1 drivers
L_0000000000ee3688 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ed8020_0 .net *"_s29", 26 0, L_0000000000ee3688;  1 drivers
L_0000000000ee36d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ed8160_0 .net/2u *"_s30", 31 0, L_0000000000ee36d0;  1 drivers
v0000000000ed7580_0 .net *"_s32", 0 0, L_0000000000ee1460;  1 drivers
v0000000000ed7bc0_0 .net *"_s34", 0 0, L_0000000000e52970;  1 drivers
v0000000000ed85c0_0 .net *"_s36", 31 0, L_0000000000ee0420;  1 drivers
v0000000000ed7e40_0 .net *"_s38", 6 0, L_0000000000ee01a0;  1 drivers
v0000000000ed8c00_0 .net *"_s4", 31 0, L_0000000000edfb60;  1 drivers
L_0000000000ee3718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ed76c0_0 .net *"_s41", 1 0, L_0000000000ee3718;  1 drivers
L_0000000000ee35b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ed92e0_0 .net *"_s7", 26 0, L_0000000000ee35b0;  1 drivers
L_0000000000ee35f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ed8ac0_0 .net/2u *"_s8", 31 0, L_0000000000ee35f8;  1 drivers
v0000000000ed8e80_0 .net "clk_i", 0 0, v0000000000ede8f0_0;  alias, 1 drivers
v0000000000ed7c60 .array "register", 31 0, 31 0;
L_0000000000ee13c0 .cmp/eq 5, L_0000000000ee0100, v0000000000ececc0_0;
L_0000000000edfb60 .concat [ 5 27 0 0], v0000000000ececc0_0, L_0000000000ee35b0;
L_0000000000edf7a0 .cmp/ne 32, L_0000000000edfb60, L_0000000000ee35f8;
L_0000000000edf840 .array/port v0000000000ed7c60, L_0000000000edfca0;
L_0000000000edfca0 .concat [ 5 2 0 0], L_0000000000ee0100, L_0000000000ee3640;
L_0000000000edf980 .functor MUXZ 32, L_0000000000edf840, L_0000000000ee0b00, L_0000000000e52660, C4<>;
L_0000000000edfa20 .cmp/eq 5, L_0000000000ee1960, v0000000000ececc0_0;
L_0000000000ee1820 .concat [ 5 27 0 0], v0000000000ececc0_0, L_0000000000ee3688;
L_0000000000ee1460 .cmp/ne 32, L_0000000000ee1820, L_0000000000ee36d0;
L_0000000000ee0420 .array/port v0000000000ed7c60, L_0000000000ee01a0;
L_0000000000ee01a0 .concat [ 5 2 0 0], L_0000000000ee1960, L_0000000000ee3718;
L_0000000000ee18c0 .functor MUXZ 32, L_0000000000ee0420, L_0000000000ee0b00, L_0000000000e52970, C4<>;
S_0000000000ed2e20 .scope module, "dcache" "dcache_top" 3 395, 21 1 0, S_0000000000e6f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "p1_data_i";
    .port_info 9 /INPUT 32 "p1_addr_i";
    .port_info 10 /INPUT 1 "p1_MemRead_i";
    .port_info 11 /INPUT 1 "p1_MemWrite_i";
    .port_info 12 /OUTPUT 32 "p1_data_o";
    .port_info 13 /OUTPUT 1 "p1_stall_o";
P_0000000000e5d520 .param/l "STATE_IDLE" 0 21 68, C4<000>;
P_0000000000e5d558 .param/l "STATE_MISS" 0 21 72, C4<100>;
P_0000000000e5d590 .param/l "STATE_READMISS" 0 21 69, C4<001>;
P_0000000000e5d5c8 .param/l "STATE_READMISSOK" 0 21 70, C4<010>;
P_0000000000e5d600 .param/l "STATE_WRITEBACK" 0 21 71, C4<011>;
L_0000000000e529e0 .functor OR 1, v0000000000869280_0, v00000000008be010_0, C4<0>, C4<0>;
L_00000000008b47b0 .functor NOT 1, L_0000000000ee2d60, C4<0>, C4<0>, C4<0>;
L_00000000008b4350 .functor AND 1, L_00000000008b47b0, L_0000000000e529e0, C4<1>, C4<1>;
L_00000000008b3a20 .functor BUFZ 32, v0000000000ed9770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008b4120 .functor BUFZ 5, L_0000000000ee06a0, C4<00000>, C4<00000>, C4<00000>;
L_00000000008b4270 .functor BUFZ 1, L_0000000000e529e0, C4<0>, C4<0>, C4<0>;
L_0000000000916d30 .functor OR 1, v0000000000ed9bd0_0, L_0000000000888060, C4<0>, C4<0>;
L_0000000000917040 .functor BUFZ 1, v0000000000eda2b0_0, C4<0>, C4<0>, C4<0>;
L_0000000000916390 .functor BUFZ 256, L_0000000000ee2cc0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000000000916400 .functor BUFZ 1, v0000000000edaad0_0, C4<0>, C4<0>, C4<0>;
L_0000000000888060 .functor AND 1, L_0000000000ee2d60, v00000000008be010_0, C4<1>, C4<1>;
L_0000000000887ff0 .functor BUFZ 1, L_0000000000888060, C4<0>, C4<0>, C4<0>;
L_0000000000f3d430 .functor AND 1, L_0000000000ee0880, L_0000000000ee2fe0, C4<1>, C4<1>;
L_0000000000ee39e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000ed7b20_0 .net/2u *"_s26", 0 0, L_0000000000ee39e8;  1 drivers
L_0000000000ee3a30 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000000ed7da0_0 .net/2u *"_s34", 4 0, L_0000000000ee3a30;  1 drivers
v0000000000ed8980_0 .net *"_s36", 31 0, L_0000000000ee1000;  1 drivers
L_0000000000ee3a78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000000ed7ee0_0 .net/2u *"_s38", 4 0, L_0000000000ee3a78;  1 drivers
v0000000000edb250_0 .net *"_s40", 31 0, L_0000000000ee1140;  1 drivers
v0000000000edb390_0 .net *"_s52", 0 0, L_0000000000ee2fe0;  1 drivers
v0000000000eda350_0 .net *"_s54", 0 0, L_0000000000f3d430;  1 drivers
L_0000000000ee3ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000edac10_0 .net/2u *"_s56", 0 0, L_0000000000ee3ac0;  1 drivers
L_0000000000ee3b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000ed96d0_0 .net/2u *"_s58", 0 0, L_0000000000ee3b08;  1 drivers
v0000000000eda5d0_0 .net *"_s8", 0 0, L_00000000008b47b0;  1 drivers
v0000000000eda8f0_0 .net "cache_dirty", 0 0, L_0000000000887ff0;  1 drivers
v0000000000edae90_0 .net "cache_sram_data", 255 0, L_0000000000ee0f60;  1 drivers
v0000000000ed9b30_0 .net "cache_sram_enable", 0 0, L_00000000008b4270;  1 drivers
v0000000000eda030_0 .net "cache_sram_index", 4 0, L_00000000008b4120;  1 drivers
v0000000000ed9950_0 .net "cache_sram_tag", 23 0, L_0000000000ee0d80;  1 drivers
v0000000000edaf30_0 .net "cache_sram_write", 0 0, L_0000000000916d30;  1 drivers
v0000000000ed9bd0_0 .var "cache_we", 0 0;
v0000000000eda0d0_0 .net "clk_i", 0 0, v0000000000ede8f0_0;  alias, 1 drivers
v0000000000eda210_0 .net "hit", 0 0, L_0000000000ee2d60;  1 drivers
v0000000000ed9810_0 .var/i "index", 31 0;
v0000000000edab70_0 .net "mem_ack_i", 0 0, L_0000000000f3cd30;  alias, 1 drivers
v0000000000ed94f0_0 .net "mem_addr_o", 31 0, L_0000000000ee2ea0;  alias, 1 drivers
v0000000000eda530_0 .net "mem_data_i", 255 0, v0000000000eded50_0;  alias, 1 drivers
v0000000000ed98b0_0 .net "mem_data_o", 255 0, L_0000000000916390;  alias, 1 drivers
v0000000000eda2b0_0 .var "mem_enable", 0 0;
v0000000000ed9f90_0 .net "mem_enable_o", 0 0, L_0000000000917040;  alias, 1 drivers
v0000000000edaad0_0 .var "mem_write", 0 0;
v0000000000ed9590_0 .net "mem_write_o", 0 0, L_0000000000916400;  alias, 1 drivers
v0000000000ed99f0_0 .net "p1_MemRead_i", 0 0, v0000000000869280_0;  alias, 1 drivers
v0000000000edb2f0_0 .net "p1_MemWrite_i", 0 0, v00000000008be010_0;  alias, 1 drivers
v0000000000eda990_0 .net "p1_addr_i", 31 0, v0000000000867e80_0;  alias, 1 drivers
v0000000000ed9770_0 .var "p1_data", 31 0;
v0000000000ed9c70_0 .net "p1_data_i", 31 0, v0000000000ec4e80_0;  alias, 1 drivers
v0000000000ed9a90_0 .net "p1_data_o", 31 0, L_00000000008b3a20;  alias, 1 drivers
v0000000000ed9630_0 .net "p1_index", 4 0, L_0000000000ee06a0;  1 drivers
v0000000000ed9d10_0 .net "p1_offset", 4 0, L_0000000000ee0600;  1 drivers
v0000000000edb070_0 .net "p1_req", 0 0, L_0000000000e529e0;  1 drivers
v0000000000eda3f0_0 .net "p1_stall_o", 0 0, L_00000000008b4350;  alias, 1 drivers
v0000000000ed9db0_0 .net "p1_tag", 21 0, L_0000000000ee0740;  1 drivers
v0000000000edb110_0 .net "r_hit_data", 255 0, L_0000000000ee2c20;  1 drivers
v0000000000edaa30_0 .net "rst_i", 0 0, v0000000000edf1b0_0;  alias, 1 drivers
v0000000000ed9e50_0 .net "sram_cache_data", 255 0, L_0000000000ee2cc0;  1 drivers
v0000000000eda170_0 .net "sram_cache_tag", 23 0, L_0000000000ee33a0;  1 drivers
v0000000000edacb0_0 .net "sram_dirty", 0 0, L_0000000000ee0ec0;  1 drivers
v0000000000ed9ef0_0 .net "sram_tag", 21 0, L_0000000000ee0920;  1 drivers
v0000000000eda490_0 .net "sram_valid", 0 0, L_0000000000ee0880;  1 drivers
v0000000000eda670_0 .var "state", 2 0;
v0000000000eda710_0 .var "w_hit_data", 255 0;
v0000000000edb1b0_0 .var "write_back", 0 0;
v0000000000eda7b0_0 .net "write_hit", 0 0, L_0000000000888060;  1 drivers
E_0000000000e51470 .event edge, v0000000000ec4e80_0, v0000000000edb110_0, v0000000000ed9d10_0;
E_0000000000e519b0 .event edge, v0000000000edb110_0, v0000000000ed9d10_0;
L_0000000000ee0600 .part v0000000000867e80_0, 0, 5;
L_0000000000ee06a0 .part v0000000000867e80_0, 5, 5;
L_0000000000ee0740 .part v0000000000867e80_0, 10, 22;
L_0000000000ee0880 .part L_0000000000ee33a0, 23, 1;
L_0000000000ee0ec0 .part L_0000000000ee33a0, 22, 1;
L_0000000000ee0920 .part L_0000000000ee33a0, 0, 22;
L_0000000000ee0d80 .concat [ 22 1 1 0], L_0000000000ee0740, L_0000000000887ff0, L_0000000000ee39e8;
L_0000000000ee0f60 .functor MUXZ 256, v0000000000eded50_0, v0000000000eda710_0, L_0000000000ee2d60, C4<>;
L_0000000000ee1000 .concat [ 5 5 22 0], L_0000000000ee3a30, L_0000000000ee06a0, L_0000000000ee0920;
L_0000000000ee1140 .concat [ 5 5 22 0], L_0000000000ee3a78, L_0000000000ee06a0, L_0000000000ee0740;
L_0000000000ee2ea0 .functor MUXZ 32, L_0000000000ee1140, L_0000000000ee1000, v0000000000edb1b0_0, C4<>;
L_0000000000ee2fe0 .cmp/eq 22, L_0000000000ee0920, L_0000000000ee0740;
L_0000000000ee2d60 .functor MUXZ 1, L_0000000000ee3b08, L_0000000000ee3ac0, L_0000000000f3d430, C4<>;
L_0000000000ee2c20 .functor MUXZ 256, v0000000000eded50_0, L_0000000000ee2cc0, L_0000000000ee2d60, C4<>;
S_0000000000ed2fb0 .scope module, "dcache_data_sram" "dcache_data_sram" 21 268, 22 5 0, S_0000000000ed2e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "addr_i";
    .port_info 2 /INPUT 256 "data_i";
    .port_info 3 /INPUT 1 "enable_i";
    .port_info 4 /INPUT 1 "write_i";
    .port_info 5 /OUTPUT 256 "data_o";
v0000000000ed7760_0 .net *"_s0", 255 0, L_0000000000ee3080;  1 drivers
v0000000000ed8840_0 .net *"_s2", 6 0, L_0000000000ee1e60;  1 drivers
L_0000000000ee3be0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ed8f20_0 .net *"_s5", 1 0, L_0000000000ee3be0;  1 drivers
L_0000000000ee3c28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ed9380_0 .net/2u *"_s6", 255 0, L_0000000000ee3c28;  1 drivers
v0000000000ed74e0_0 .net "addr_i", 4 0, L_00000000008b4120;  alias, 1 drivers
v0000000000ed8fc0_0 .net "clk_i", 0 0, v0000000000ede8f0_0;  alias, 1 drivers
v0000000000ed8a20_0 .net "data_i", 255 0, L_0000000000ee0f60;  alias, 1 drivers
v0000000000ed82a0_0 .net "data_o", 255 0, L_0000000000ee2cc0;  alias, 1 drivers
v0000000000ed7800_0 .net "enable_i", 0 0, L_00000000008b4270;  alias, 1 drivers
v0000000000ed83e0 .array "memory", 31 0, 255 0;
v0000000000ed8200_0 .net "write_i", 0 0, L_0000000000916d30;  alias, 1 drivers
L_0000000000ee3080 .array/port v0000000000ed83e0, L_0000000000ee1e60;
L_0000000000ee1e60 .concat [ 5 2 0 0], L_00000000008b4120, L_0000000000ee3be0;
L_0000000000ee2cc0 .functor MUXZ 256, L_0000000000ee3c28, L_0000000000ee3080, L_00000000008b4270, C4<>;
S_0000000000ed3140 .scope module, "dcache_tag_sram" "dcache_tag_sram" 21 255, 23 5 0, S_0000000000ed2e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "addr_i";
    .port_info 2 /INPUT 24 "data_i";
    .port_info 3 /INPUT 1 "enable_i";
    .port_info 4 /INPUT 1 "write_i";
    .port_info 5 /OUTPUT 24 "data_o";
v0000000000ed7620_0 .net *"_s0", 23 0, L_0000000000ee3260;  1 drivers
v0000000000ed7940_0 .net *"_s2", 6 0, L_0000000000ee27c0;  1 drivers
L_0000000000ee3b50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ed8ca0_0 .net *"_s5", 1 0, L_0000000000ee3b50;  1 drivers
L_0000000000ee3b98 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ed8b60_0 .net/2u *"_s6", 23 0, L_0000000000ee3b98;  1 drivers
v0000000000ed9060_0 .net "addr_i", 4 0, L_00000000008b4120;  alias, 1 drivers
v0000000000ed8d40_0 .net "clk_i", 0 0, v0000000000ede8f0_0;  alias, 1 drivers
v0000000000ed87a0_0 .net "data_i", 23 0, L_0000000000ee0d80;  alias, 1 drivers
v0000000000ed79e0_0 .net "data_o", 23 0, L_0000000000ee33a0;  alias, 1 drivers
v0000000000ed88e0_0 .net "enable_i", 0 0, L_00000000008b4270;  alias, 1 drivers
v0000000000ed9100 .array "memory", 31 0, 23 0;
v0000000000ed80c0_0 .net "write_i", 0 0, L_0000000000916d30;  alias, 1 drivers
L_0000000000ee3260 .array/port v0000000000ed9100, L_0000000000ee27c0;
L_0000000000ee27c0 .concat [ 5 2 0 0], L_00000000008b4120, L_0000000000ee3b50;
L_0000000000ee33a0 .functor MUXZ 24, L_0000000000ee3b98, L_0000000000ee3260, L_00000000008b4270, C4<>;
S_0000000000ed32d0 .scope module, "Data_Memory" "Data_Memory" 2 36, 24 5 0, S_000000000092ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_000000000090d280 .param/l "STATE_IDLE" 0 24 35, C4<0>;
P_000000000090d2b8 .param/l "STATE_WAIT" 0 24 36, C4<1>;
L_0000000000f3cd30 .functor AND 1, L_0000000000ee2b80, L_0000000000ee2220, C4<1>, C4<1>;
L_0000000000ee3c70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000000ede2b0_0 .net/2u *"_s0", 1 0, L_0000000000ee3c70;  1 drivers
v0000000000ede530_0 .net *"_s10", 31 0, L_0000000000ee1f00;  1 drivers
v0000000000ede5d0_0 .net *"_s12", 26 0, L_0000000000ee2540;  1 drivers
L_0000000000ee3d00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000000ede350_0 .net *"_s14", 4 0, L_0000000000ee3d00;  1 drivers
v0000000000ede7b0_0 .net *"_s2", 0 0, L_0000000000ee2b80;  1 drivers
L_0000000000ee3cb8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0000000000ede490_0 .net/2u *"_s4", 3 0, L_0000000000ee3cb8;  1 drivers
v0000000000ede170_0 .net *"_s6", 0 0, L_0000000000ee2220;  1 drivers
v0000000000ede3f0_0 .net "ack_o", 0 0, L_0000000000f3cd30;  alias, 1 drivers
v0000000000ede210_0 .net "addr", 26 0, L_0000000000ee20e0;  1 drivers
v0000000000edead0_0 .net "addr_i", 31 0, L_0000000000ee2ea0;  alias, 1 drivers
v0000000000edddb0_0 .net "clk_i", 0 0, v0000000000ede8f0_0;  alias, 1 drivers
v0000000000edea30_0 .var "count", 3 0;
v0000000000eded50_0 .var "data", 255 0;
v0000000000edec10_0 .net "data_i", 255 0, L_0000000000916390;  alias, 1 drivers
v0000000000edf2f0_0 .net "data_o", 255 0, v0000000000eded50_0;  alias, 1 drivers
v0000000000edee90_0 .net "enable_i", 0 0, L_0000000000917040;  alias, 1 drivers
v0000000000ede850 .array "memory", 511 0, 255 0;
v0000000000edf110_0 .net "rst_i", 0 0, v0000000000edf1b0_0;  alias, 1 drivers
v0000000000eddf90_0 .var "state", 1 0;
v0000000000edde50_0 .net "write_i", 0 0, L_0000000000916400;  alias, 1 drivers
L_0000000000ee2b80 .cmp/eq 2, v0000000000eddf90_0, L_0000000000ee3c70;
L_0000000000ee2220 .cmp/eq 4, v0000000000edea30_0, L_0000000000ee3cb8;
L_0000000000ee2540 .part L_0000000000ee2ea0, 5, 27;
L_0000000000ee1f00 .concat [ 27 5 0 0], L_0000000000ee2540, L_0000000000ee3d00;
L_0000000000ee20e0 .part L_0000000000ee1f00, 0, 27;
    .scope S_00000000008afdc0;
T_0 ;
    %wait E_0000000000e4d330;
    %load/vec4 v0000000000e59af0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000000e5a3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e59230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e5ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5a450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5ab30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e59c30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000e59af0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000e5a3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e59230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5a450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5ab30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e59c30_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000000e59af0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000000e5a3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e59230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e5ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5a450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5ab30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e59c30_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000000000e59af0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000e5a3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e59230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5a450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5ab30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e59c30_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000000000e59af0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000e5a3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e59230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e59c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5ac70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e5aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5a450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5ab30_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000000000e59af0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000e5a3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e59230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e59c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e5ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e5aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e5a450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e5ab30_0, 0;
T_0.10 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008d8e30;
T_1 ;
    %wait E_0000000000e4d870;
    %load/vec4 v0000000000ecf300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000000ecf620_0;
    %assign/vec4 v0000000000ecfa80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ed0160_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000ecec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000000ecfa80_0;
    %assign/vec4 v0000000000ecfa80_0, 0;
    %load/vec4 v0000000000ed0160_0;
    %assign/vec4 v0000000000ed0160_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000000000ecf620_0;
    %assign/vec4 v0000000000ecfa80_0, 0;
    %load/vec4 v0000000000ece900_0;
    %assign/vec4 v0000000000ed0160_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008e7df0;
T_2 ;
    %wait E_0000000000e4d870;
    %load/vec4 v0000000000ecf580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000000ec4480_0;
    %assign/vec4 v0000000000ec5f60_0, 0;
    %load/vec4 v0000000000ec54c0_0;
    %assign/vec4 v0000000000ec5560_0, 0;
    %load/vec4 v0000000000ecf440_0;
    %assign/vec4 v0000000000ecfd00_0, 0;
    %load/vec4 v0000000000ec6000_0;
    %assign/vec4 v0000000000ec60a0_0, 0;
    %load/vec4 v0000000000ec56a0_0;
    %assign/vec4 v0000000000ec5ec0_0, 0;
    %load/vec4 v0000000000ec61e0_0;
    %assign/vec4 v0000000000ec4700_0, 0;
    %load/vec4 v0000000000ec4a20_0;
    %assign/vec4 v0000000000ec4ac0_0, 0;
    %load/vec4 v0000000000ecff80_0;
    %assign/vec4 v0000000000ecf9e0_0, 0;
    %load/vec4 v0000000000eceea0_0;
    %assign/vec4 v0000000000ecf120_0, 0;
    %load/vec4 v0000000000ecf260_0;
    %assign/vec4 v0000000000ecf080_0, 0;
    %load/vec4 v0000000000ec4840_0;
    %assign/vec4 v0000000000ec48e0_0, 0;
    %load/vec4 v0000000000ec45c0_0;
    %assign/vec4 v0000000000ec5600_0, 0;
    %load/vec4 v0000000000ecfe40_0;
    %assign/vec4 v0000000000ec4980_0, 0;
    %load/vec4 v0000000000e5adb0_0;
    %assign/vec4 v0000000000ecf1c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000ec5f60_0;
    %assign/vec4 v0000000000ec5f60_0, 0;
    %load/vec4 v0000000000ec5560_0;
    %assign/vec4 v0000000000ec5560_0, 0;
    %load/vec4 v0000000000ecfd00_0;
    %assign/vec4 v0000000000ecfd00_0, 0;
    %load/vec4 v0000000000ec60a0_0;
    %assign/vec4 v0000000000ec60a0_0, 0;
    %load/vec4 v0000000000ec5ec0_0;
    %assign/vec4 v0000000000ec5ec0_0, 0;
    %load/vec4 v0000000000ec4700_0;
    %assign/vec4 v0000000000ec4700_0, 0;
    %load/vec4 v0000000000ec4ac0_0;
    %assign/vec4 v0000000000ec4ac0_0, 0;
    %load/vec4 v0000000000ecf9e0_0;
    %assign/vec4 v0000000000ecf9e0_0, 0;
    %load/vec4 v0000000000ecf120_0;
    %assign/vec4 v0000000000ecf120_0, 0;
    %load/vec4 v0000000000ecf080_0;
    %assign/vec4 v0000000000ecf080_0, 0;
    %load/vec4 v0000000000ec48e0_0;
    %assign/vec4 v0000000000ec48e0_0, 0;
    %load/vec4 v0000000000ec5600_0;
    %assign/vec4 v0000000000ec5600_0, 0;
    %load/vec4 v0000000000ec4980_0;
    %assign/vec4 v0000000000ec4980_0, 0;
    %load/vec4 v0000000000ecf1c0_0;
    %assign/vec4 v0000000000ecf1c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008a6320;
T_3 ;
    %wait E_0000000000e4d870;
    %load/vec4 v0000000000ec5e20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000000000ec4b60_0;
    %assign/vec4 v0000000000ec5420_0, 0;
    %load/vec4 v0000000000868560_0;
    %assign/vec4 v00000000008be010_0, 0;
    %load/vec4 v0000000000868100_0;
    %assign/vec4 v0000000000869280_0, 0;
    %load/vec4 v0000000000ec4d40_0;
    %assign/vec4 v0000000000ec5a60_0, 0;
    %load/vec4 v0000000000ec6280_0;
    %assign/vec4 v0000000000ec52e0_0, 0;
    %load/vec4 v0000000000e5aef0_0;
    %assign/vec4 v0000000000867e80_0, 0;
    %load/vec4 v0000000000ec5740_0;
    %assign/vec4 v0000000000ec4e80_0, 0;
    %load/vec4 v0000000000ec4de0_0;
    %assign/vec4 v0000000000ec5100_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000ec5420_0;
    %assign/vec4 v0000000000ec5420_0, 0;
    %load/vec4 v00000000008be010_0;
    %assign/vec4 v00000000008be010_0, 0;
    %load/vec4 v0000000000869280_0;
    %assign/vec4 v0000000000869280_0, 0;
    %load/vec4 v0000000000ec5a60_0;
    %assign/vec4 v0000000000ec5a60_0, 0;
    %load/vec4 v0000000000ec52e0_0;
    %assign/vec4 v0000000000ec52e0_0, 0;
    %load/vec4 v0000000000867e80_0;
    %assign/vec4 v0000000000867e80_0, 0;
    %load/vec4 v0000000000ec4e80_0;
    %assign/vec4 v0000000000ec4e80_0, 0;
    %load/vec4 v0000000000ec5100_0;
    %assign/vec4 v0000000000ec5100_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008d5b80;
T_4 ;
    %wait E_0000000000e4d870;
    %load/vec4 v0000000000ecf8a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000000000ed0020_0;
    %assign/vec4 v0000000000ecf800_0, 0;
    %load/vec4 v0000000000ece540_0;
    %assign/vec4 v0000000000ecfc60_0, 0;
    %load/vec4 v0000000000ecfda0_0;
    %assign/vec4 v0000000000ecf760_0, 0;
    %load/vec4 v0000000000ecf4e0_0;
    %assign/vec4 v0000000000ecfee0_0, 0;
    %load/vec4 v0000000000ecf6c0_0;
    %assign/vec4 v0000000000ececc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000ecf800_0;
    %assign/vec4 v0000000000ecf800_0, 0;
    %load/vec4 v0000000000ecfc60_0;
    %assign/vec4 v0000000000ecfc60_0, 0;
    %load/vec4 v0000000000ecf760_0;
    %assign/vec4 v0000000000ecf760_0, 0;
    %load/vec4 v0000000000ecfee0_0;
    %assign/vec4 v0000000000ecfee0_0, 0;
    %load/vec4 v0000000000ececc0_0;
    %assign/vec4 v0000000000ececc0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000ed2c90;
T_5 ;
    %wait E_0000000000e51430;
    %load/vec4 v0000000000ed0cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ed20d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000ed2210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000000ed1b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000000000ed22b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0000000000ed2030_0;
    %assign/vec4 v0000000000ed20d0_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ed20d0_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000ed2650;
T_6 ;
    %wait E_0000000000e4d870;
    %load/vec4 v0000000000ed7d00_0;
    %load/vec4 v0000000000ed0d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000000ed2350_0;
    %load/vec4 v0000000000ed0d70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ed7c60, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000008d8fc0;
T_7 ;
    %wait E_0000000000e518b0;
    %load/vec4 v0000000000ecef40_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v0000000000ecef40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000000ecea40_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0000000000ecef40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000000ecef40_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ecea40_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0000000000ecef40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000000ecef40_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ecea40_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0000000000ecef40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000000ecef40_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ecef40_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ecea40_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000000000ecef40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000000ecef40_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ecef40_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ecef40_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ecef40_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ecea40_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000e74c20;
T_8 ;
    %wait E_0000000000e4d970;
    %load/vec4 v0000000000e59d70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000000000e5b030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000000000e59f50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %load/vec4 v0000000000e59d70_0;
    %load/vec4 v0000000000e5b030_0;
    %and;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0000000000e59d70_0;
    %load/vec4 v0000000000e5b030_0;
    %add;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0000000000e59d70_0;
    %load/vec4 v0000000000e5b030_0;
    %mul;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0000000000e59d70_0;
    %load/vec4 v0000000000e5b030_0;
    %sub;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0000000000e59d70_0;
    %load/vec4 v0000000000e5b030_0;
    %and;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0000000000e59d70_0;
    %load/vec4 v0000000000e5b030_0;
    %or;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000e59d70_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %load/vec4 v0000000000e59f50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %load/vec4 v0000000000e59d70_0;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.17;
T_8.11 ;
    %load/vec4 v0000000000e59d70_0;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.17;
T_8.12 ;
    %load/vec4 v0000000000e59d70_0;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.17;
T_8.13 ;
    %load/vec4 v0000000000e59d70_0;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.17;
T_8.14 ;
    %load/vec4 v0000000000e59d70_0;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.17;
T_8.15 ;
    %load/vec4 v0000000000e59d70_0;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0000000000e59f50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %load/vec4 v0000000000e5b030_0;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.24;
T_8.18 ;
    %load/vec4 v0000000000e5b030_0;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.24;
T_8.19 ;
    %load/vec4 v0000000000e5b030_0;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.24;
T_8.20 ;
    %load/vec4 v0000000000e5b030_0;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.24;
T_8.21 ;
    %load/vec4 v0000000000e5b030_0;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.24;
T_8.22 ;
    %load/vec4 v0000000000e5b030_0;
    %assign/vec4 v0000000000e5b0d0_0, 0;
    %jmp T_8.24;
T_8.24 ;
    %pop/vec4 1;
T_8.10 ;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e595f0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000008b4930;
T_9 ;
    %wait E_0000000000e4dfb0;
    %load/vec4 v0000000000e59690_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000e59ff0_0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000000e59690_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000e59ff0_0, 0, 4;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000000000e59690_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000e59ff0_0, 0, 4;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000000000e5a6d0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000e59ff0_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000000e59ff0_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000e59ff0_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000e59ff0_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000000e59ff0_0, 0;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000000e59ff0_0, 0;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000008a64b0;
T_10 ;
    %wait E_0000000000e4e7f0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000ec4fc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000ec5060_0, 0;
    %load/vec4 v0000000000ec5880_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ec4c00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ec4c00_0;
    %load/vec4 v0000000000ec5920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000000ec4fc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000000ec57e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ec4f20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ec4f20_0;
    %load/vec4 v0000000000ec5920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000ec4fc0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000ec4fc0_0, 0;
T_10.3 ;
T_10.1 ;
    %load/vec4 v0000000000ec5880_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ec4c00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ec4c00_0;
    %load/vec4 v0000000000ec5240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000000ec5060_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000000000ec57e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ec4f20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ec4f20_0;
    %load/vec4 v0000000000ec5240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000ec5060_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000ec5060_0, 0;
T_10.7 ;
T_10.5 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000008e7c60;
T_11 ;
    %wait E_0000000000e50030;
    %load/vec4 v0000000000ec59c0_0;
    %load/vec4 v0000000000ec6140_0;
    %load/vec4 v0000000000ec5380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ec6140_0;
    %load/vec4 v0000000000ec5c40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ec5d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ec4520_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ec5d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ec4520_0, 0;
T_11.1 ;
    %load/vec4 v0000000000ec5b00_0;
    %load/vec4 v0000000000ec47a0_0;
    %load/vec4 v0000000000ec4ca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ec5ce0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ec5ce0_0, 0;
T_11.3 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000ed3140;
T_12 ;
    %wait E_0000000000e4d870;
    %load/vec4 v0000000000ed88e0_0;
    %load/vec4 v0000000000ed80c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000ed87a0_0;
    %load/vec4 v0000000000ed9060_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ed9100, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000ed2fb0;
T_13 ;
    %wait E_0000000000e4d870;
    %load/vec4 v0000000000ed7800_0;
    %load/vec4 v0000000000ed8200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000ed8a20_0;
    %load/vec4 v0000000000ed74e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ed83e0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000ed2e20;
T_14 ;
    %wait E_0000000000e519b0;
    %load/vec4 v0000000000ed9d10_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %assign/vec4 v0000000000ed9810_0, 0;
    %load/vec4 v0000000000edb110_0;
    %load/vec4 v0000000000ed9810_0;
    %part/s 32;
    %store/vec4 v0000000000ed9770_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000ed2e20;
T_15 ;
    %wait E_0000000000e51470;
    %load/vec4 v0000000000edb110_0;
    %assign/vec4 v0000000000eda710_0, 0;
    %load/vec4 v0000000000ed9d10_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %assign/vec4 v0000000000ed9810_0, 0;
    %load/vec4 v0000000000ed9c70_0;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0000000000ed9810_0;
    %assign/vec4/off/d v0000000000eda710_0, 4, 5;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000ed2e20;
T_16 ;
    %wait E_0000000000e51430;
    %load/vec4 v0000000000edaa30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000eda670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000eda2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000edaad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ed9bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000edb1b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000eda670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %jmp T_16.7;
T_16.2 ;
    %load/vec4 v0000000000edb070_0;
    %load/vec4 v0000000000eda210_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000000eda670_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000eda670_0, 0;
T_16.9 ;
    %jmp T_16.7;
T_16.3 ;
    %load/vec4 v0000000000edacb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000eda2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000edaad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ed9bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000edb1b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000eda670_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000eda2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000edaad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ed9bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000edb1b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000eda670_0, 0;
T_16.11 ;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v0000000000edab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000eda2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ed9bd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000eda670_0, 0;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000eda670_0, 0;
T_16.13 ;
    %jmp T_16.7;
T_16.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ed9bd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000eda670_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0000000000edab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000edaad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000edb1b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000eda670_0, 0;
    %jmp T_16.15;
T_16.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000eda670_0, 0;
T_16.15 ;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000ed32d0;
T_17 ;
    %wait E_0000000000e51430;
    %load/vec4 v0000000000edf110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000eddf90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000edea30_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000eddf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0000000000edee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000eddf90_0, 0;
    %load/vec4 v0000000000edea30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000000edea30_0, 0;
T_17.5 ;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0000000000edea30_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_17.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000eddf90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000edea30_0, 0;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0000000000edea30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000000edea30_0, 0;
T_17.8 ;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000ed32d0;
T_18 ;
    %wait E_0000000000e4d870;
    %load/vec4 v0000000000ede3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000edde50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000edec10_0;
    %ix/getv 3, v0000000000ede210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ede850, 0, 4;
    %load/vec4 v0000000000edec10_0;
    %assign/vec4 v0000000000eded50_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %ix/getv 4, v0000000000ede210_0;
    %load/vec4a v0000000000ede850, 4;
    %store/vec4 v0000000000eded50_0, 0, 256;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000000000092ee40;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0000000000ede8f0_0;
    %inv;
    %store/vec4 v0000000000ede8f0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_000000000092ee40;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000edf070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000eddef0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0000000000eddef0_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000000eddef0_0;
    %store/vec4a v0000000000ece5e0, 4, 0;
    %load/vec4 v0000000000eddef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000eddef0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000eddef0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0000000000eddef0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0000000000eddef0_0;
    %store/vec4a v0000000000ede850, 4, 0;
    %load/vec4 v0000000000eddef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000eddef0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000eddef0_0, 0, 32;
T_20.4 ;
    %load/vec4 v0000000000eddef0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0000000000eddef0_0;
    %store/vec4a v0000000000ed9100, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0000000000eddef0_0;
    %store/vec4a v0000000000ed83e0, 4, 0;
    %load/vec4 v0000000000eddef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000eddef0_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000eddef0_0, 0, 32;
T_20.6 ;
    %load/vec4 v0000000000eddef0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000000eddef0_0;
    %store/vec4a v0000000000ed7c60, 4, 0;
    %load/vec4 v0000000000eddef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000eddef0_0, 0, 32;
    %jmp T_20.6;
T_20.7 ;
    %vpi_call 2 73 "$readmemb", "../testdata/instruction.txt", v0000000000ece5e0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ecfa80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ed0160_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000ec4980_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000ecf1c0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ec4ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ecf9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ecf120_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000ecf080_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000ec48e0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000eced60_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ec5f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ec5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ecfd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ec60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ec5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ec4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ec5600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ec52e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000867e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ec4e80_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000ec5100_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ec5420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008be010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000869280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ecf760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ecfee0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000ececc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ecf800_0, 0, 1;
    %vpi_func 2 129 "$fopen" 32, "../testdata/output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0000000000ee1aa0_0, 0, 32;
    %vpi_func 2 130 "$fopen" 32, "../testdata/cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0000000000ee1780_0, 0, 32;
    %pushi/vec4 5, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000ede850, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ede8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000edf1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ede030_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000edf1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ede030_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_000000000092ee40;
T_21 ;
    %wait E_0000000000e4d870;
    %load/vec4 v0000000000edf070_0;
    %cmpi/e 150, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 149 "$fdisplay", v0000000000ee1aa0_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000eddef0_0, 0, 32;
T_21.2 ;
    %load/vec4 v0000000000eddef0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.3, 5;
    %ix/getv/s 4, v0000000000eddef0_0;
    %load/vec4a v0000000000ed9100, 4;
    %store/vec4 v0000000000ee1be0_0, 0, 24;
    %load/vec4 v0000000000eddef0_0;
    %pad/s 5;
    %store/vec4 v0000000000eddd10_0, 0, 5;
    %load/vec4 v0000000000ee1be0_0;
    %parti/s 22, 0, 2;
    %load/vec4 v0000000000eddd10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000edef30_0, 0, 27;
    %ix/getv/s 4, v0000000000eddef0_0;
    %load/vec4a v0000000000ed83e0, 4;
    %ix/getv 4, v0000000000edef30_0;
    %store/vec4a v0000000000ede850, 4, 0;
    %load/vec4 v0000000000eddef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000eddef0_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
T_21.0 ;
    %load/vec4 v0000000000edf070_0;
    %cmpi/s 150, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.4, 5;
    %vpi_call 2 158 "$finish" {0 0 0};
T_21.4 ;
    %vpi_call 2 162 "$fdisplay", v0000000000ee1aa0_0, "cycle = %0d, Start = %b\012PC = %d", v0000000000edf070_0, v0000000000ede030_0, v0000000000ed20d0_0 {0 0 0};
    %vpi_call 2 165 "$fdisplay", v0000000000ee1aa0_0, "Registers" {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0000000000ee1aa0_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0000000000ed7c60, 0>, &A<v0000000000ed7c60, 8>, &A<v0000000000ed7c60, 16>, &A<v0000000000ed7c60, 24> {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0000000000ee1aa0_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0000000000ed7c60, 1>, &A<v0000000000ed7c60, 9>, &A<v0000000000ed7c60, 17>, &A<v0000000000ed7c60, 25> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0000000000ee1aa0_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0000000000ed7c60, 2>, &A<v0000000000ed7c60, 10>, &A<v0000000000ed7c60, 18>, &A<v0000000000ed7c60, 26> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0000000000ee1aa0_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0000000000ed7c60, 3>, &A<v0000000000ed7c60, 11>, &A<v0000000000ed7c60, 19>, &A<v0000000000ed7c60, 27> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0000000000ee1aa0_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0000000000ed7c60, 4>, &A<v0000000000ed7c60, 12>, &A<v0000000000ed7c60, 20>, &A<v0000000000ed7c60, 28> {0 0 0};
    %vpi_call 2 171 "$fdisplay", v0000000000ee1aa0_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0000000000ed7c60, 5>, &A<v0000000000ed7c60, 13>, &A<v0000000000ed7c60, 21>, &A<v0000000000ed7c60, 29> {0 0 0};
    %vpi_call 2 172 "$fdisplay", v0000000000ee1aa0_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0000000000ed7c60, 6>, &A<v0000000000ed7c60, 14>, &A<v0000000000ed7c60, 22>, &A<v0000000000ed7c60, 30> {0 0 0};
    %vpi_call 2 173 "$fdisplay", v0000000000ee1aa0_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0000000000ed7c60, 7>, &A<v0000000000ed7c60, 15>, &A<v0000000000ed7c60, 23>, &A<v0000000000ed7c60, 31> {0 0 0};
    %vpi_call 2 176 "$fdisplay", v0000000000ee1aa0_0, "Data Memory: 0x0000 = %h", &A<v0000000000ede850, 0> {0 0 0};
    %vpi_call 2 177 "$fdisplay", v0000000000ee1aa0_0, "Data Memory: 0x0020 = %h", &A<v0000000000ede850, 1> {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0000000000ee1aa0_0, "Data Memory: 0x0040 = %h", &A<v0000000000ede850, 2> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0000000000ee1aa0_0, "Data Memory: 0x0060 = %h", &A<v0000000000ede850, 3> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0000000000ee1aa0_0, "Data Memory: 0x0080 = %h", &A<v0000000000ede850, 4> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0000000000ee1aa0_0, "Data Memory: 0x00A0 = %h", &A<v0000000000ede850, 5> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0000000000ee1aa0_0, "Data Memory: 0x00C0 = %h", &A<v0000000000ede850, 6> {0 0 0};
    %vpi_call 2 183 "$fdisplay", v0000000000ee1aa0_0, "Data Memory: 0x00E0 = %h", &A<v0000000000ede850, 7> {0 0 0};
    %vpi_call 2 184 "$fdisplay", v0000000000ee1aa0_0, "Data Memory: 0x0400 = %h", &A<v0000000000ede850, 32> {0 0 0};
    %vpi_call 2 186 "$fdisplay", v0000000000ee1aa0_0, "\012" {0 0 0};
    %load/vec4 v0000000000eda3f0_0;
    %load/vec4 v0000000000eda670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0000000000edacb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0000000000edb2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %vpi_call 2 192 "$fdisplay", v0000000000ee1780_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0000000000edf070_0, v0000000000eda990_0, v0000000000ed9c70_0 {0 0 0};
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0000000000ed99f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %vpi_call 2 194 "$fdisplay", v0000000000ee1780_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0000000000edf070_0, v0000000000eda990_0, v0000000000ed9a90_0 {0 0 0};
T_21.12 ;
T_21.11 ;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0000000000edb2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %vpi_call 2 198 "$fdisplay", v0000000000ee1780_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0000000000edf070_0, v0000000000eda990_0, v0000000000ed9c70_0 {0 0 0};
    %jmp T_21.15;
T_21.14 ;
    %load/vec4 v0000000000ed99f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %vpi_call 2 200 "$fdisplay", v0000000000ee1780_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0000000000edf070_0, v0000000000eda990_0, v0000000000ed9a90_0 {0 0 0};
T_21.16 ;
T_21.15 ;
T_21.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000edf390_0, 0, 1;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0000000000eda3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %load/vec4 v0000000000edf390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.20, 8;
    %load/vec4 v0000000000edb2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.22, 8;
    %vpi_call 2 207 "$fdisplay", v0000000000ee1780_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0000000000edf070_0, v0000000000eda990_0, v0000000000ed9c70_0 {0 0 0};
    %jmp T_21.23;
T_21.22 ;
    %load/vec4 v0000000000ed99f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.24, 8;
    %vpi_call 2 209 "$fdisplay", v0000000000ee1780_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0000000000edf070_0, v0000000000eda990_0, v0000000000ed9a90_0 {0 0 0};
T_21.24 ;
T_21.23 ;
T_21.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000edf390_0, 0, 1;
T_21.18 ;
T_21.7 ;
    %load/vec4 v0000000000edf070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000edf070_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EX_MEM.v";
    "Forwarding_Unit.v";
    "Hazard_Detection_Unit.v";
    "ID_EX.v";
    "IF_ID.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX8.v";
    "MUX5.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "dcache_top.v";
    "dcache_data_sram.v";
    "dcache_tag_sram.v";
    "Data_Memory.v";
