--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Lab8_fpga_top.twx Lab8_fpga_top.ncd -o Lab8_fpga_top.twr
Lab8_fpga_top.pcf

Design file:              Lab8_fpga_top.ncd
Physical constraint file: Lab8_fpga_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 156435699 paths analyzed, 308 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.690ns.
--------------------------------------------------------------------------------

Paths for end point MRT/rgb_next_5 (SLICE_X53Y28.BY), 52052886 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_1 (FF)
  Destination:          MRT/rgb_next_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.678ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.012ns (0.053 - 0.065)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_1 to MRT/rgb_next_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.XQ      Tcko                  0.515   tile_width<1>
                                                       tile_width_1
    SLICE_X52Y19.G2      net (fanout=53)       0.775   tile_width<1>
    SLICE_X52Y19.Y       Tilo                  0.660   MRT/Sh71
                                                       MRT/_shift0001<0>136
    SLICE_X47Y18.F4      net (fanout=10)       0.563   MRT/N89
    SLICE_X47Y18.X       Tilo                  0.612   MRT/Sh66
                                                       MRT/Sh661
    MULT18X18_X1Y2.A2    net (fanout=3)        1.005   MRT/Sh66
    MULT18X18_X1Y2.P7    Tmult                 3.861   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X46Y23.G3      net (fanout=3)        1.000   MRT/maze_pixel_w<7>
    SLICE_X46Y23.COUT    Topcyg                0.984   MRT/maze_border_x<5>
                                                       MRT/maze_pixel_w<7>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.Y       Tciny                 0.768   MRT/maze_border_x<7>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<8>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X47Y23.F3      net (fanout=4)        0.259   MRT/maze_border_x<8>
    SLICE_X47Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X47Y18.G4      net (fanout=4)        0.246   MRT/centered_tile_x_addsub0000<9>
    SLICE_X47Y18.Y       Tilo                  0.612   MRT/Sh66
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.G3      net (fanout=1)        0.266   MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.Y       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X47Y14.F3      net (fanout=3)        0.045   MRT/N111
    SLICE_X47Y14.X       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<1>
    MULT18X18_X1Y1.B1    net (fanout=66)       0.918   MRT/centered_tile_x<1>
    MULT18X18_X1Y1.P9    Tmult                 4.022   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X55Y22.G3      net (fanout=1)        0.991   MRT/_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                0.871   MRT/_sub0001<8>
                                                       MRT/Msub__sub0001_lut<9>
                                                       MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.Y       Tciny                 0.756   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_xor<11>
    SLICE_X53Y29.G4      net (fanout=2)        0.529   MRT/_sub0001<11>
    SLICE_X53Y29.Y       Tilo                  0.612   MRT/_shift0001<3>19
                                                       MRT/_shift0001<0>124
    SLICE_X53Y29.F4      net (fanout=1)        0.020   MRT/_shift0001<0>124/O
    SLICE_X53Y29.X       Tilo                  0.612   MRT/_shift0001<3>19
                                                       MRT/_shift0001<3>19
    SLICE_X52Y28.G4      net (fanout=1)        0.075   MRT/_shift0001<3>19
    SLICE_X52Y28.Y       Tilo                  0.660   N230
                                                       MRT/_shift0001<3>167
    SLICE_X52Y32.G4      net (fanout=2)        0.312   MRT/N9
    SLICE_X52Y32.Y       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>25
    SLICE_X52Y32.F4      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>25/O
    SLICE_X52Y32.X       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X55Y29.G2      net (fanout=1)        0.534   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X55Y29.Y       Tilo                  0.612   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X55Y29.F4      net (fanout=2)        0.043   MRT/rgb_next_and0002
    SLICE_X55Y29.X       Tilo                  0.612   MRT/rgb_next<0>
                                                       MRT/rgb_next_mux0000<0>2
    SLICE_X53Y28.BY      net (fanout=1)        0.384   MRT/N168
    SLICE_X53Y28.CLK     Tsrck                 0.953   MRT/rgb_next<5>
                                                       MRT/rgb_next_5
    -------------------------------------------------  ---------------------------
    Total                                     29.678ns (21.693ns logic, 7.985ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_1 (FF)
  Destination:          MRT/rgb_next_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.648ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.012ns (0.053 - 0.065)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_1 to MRT/rgb_next_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.XQ      Tcko                  0.515   tile_width<1>
                                                       tile_width_1
    SLICE_X52Y19.G2      net (fanout=53)       0.775   tile_width<1>
    SLICE_X52Y19.Y       Tilo                  0.660   MRT/Sh71
                                                       MRT/_shift0001<0>136
    SLICE_X47Y18.F4      net (fanout=10)       0.563   MRT/N89
    SLICE_X47Y18.X       Tilo                  0.612   MRT/Sh66
                                                       MRT/Sh661
    MULT18X18_X1Y2.A2    net (fanout=3)        1.005   MRT/Sh66
    MULT18X18_X1Y2.P7    Tmult                 3.861   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X46Y23.G3      net (fanout=3)        1.000   MRT/maze_pixel_w<7>
    SLICE_X46Y23.COUT    Topcyg                0.984   MRT/maze_border_x<5>
                                                       MRT/maze_pixel_w<7>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.Y       Tciny                 0.768   MRT/maze_border_x<7>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<8>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X47Y23.F3      net (fanout=4)        0.259   MRT/maze_border_x<8>
    SLICE_X47Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X47Y18.G4      net (fanout=4)        0.246   MRT/centered_tile_x_addsub0000<9>
    SLICE_X47Y18.Y       Tilo                  0.612   MRT/Sh66
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.G3      net (fanout=1)        0.266   MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.Y       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X47Y14.F3      net (fanout=3)        0.045   MRT/N111
    SLICE_X47Y14.X       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<1>
    MULT18X18_X1Y1.B1    net (fanout=66)       0.918   MRT/centered_tile_x<1>
    MULT18X18_X1Y1.P8    Tmult                 3.953   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X55Y22.F4      net (fanout=1)        0.890   MRT/_mult0000<8>
    SLICE_X55Y22.COUT    Topcyf                1.011   MRT/_sub0001<8>
                                                       MRT/Msub__sub0001_lut<8>
                                                       MRT/Msub__sub0001_cy<8>
                                                       MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.Y       Tciny                 0.756   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_xor<11>
    SLICE_X53Y29.G4      net (fanout=2)        0.529   MRT/_sub0001<11>
    SLICE_X53Y29.Y       Tilo                  0.612   MRT/_shift0001<3>19
                                                       MRT/_shift0001<0>124
    SLICE_X53Y29.F4      net (fanout=1)        0.020   MRT/_shift0001<0>124/O
    SLICE_X53Y29.X       Tilo                  0.612   MRT/_shift0001<3>19
                                                       MRT/_shift0001<3>19
    SLICE_X52Y28.G4      net (fanout=1)        0.075   MRT/_shift0001<3>19
    SLICE_X52Y28.Y       Tilo                  0.660   N230
                                                       MRT/_shift0001<3>167
    SLICE_X52Y32.G4      net (fanout=2)        0.312   MRT/N9
    SLICE_X52Y32.Y       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>25
    SLICE_X52Y32.F4      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>25/O
    SLICE_X52Y32.X       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X55Y29.G2      net (fanout=1)        0.534   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X55Y29.Y       Tilo                  0.612   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X55Y29.F4      net (fanout=2)        0.043   MRT/rgb_next_and0002
    SLICE_X55Y29.X       Tilo                  0.612   MRT/rgb_next<0>
                                                       MRT/rgb_next_mux0000<0>2
    SLICE_X53Y28.BY      net (fanout=1)        0.384   MRT/N168
    SLICE_X53Y28.CLK     Tsrck                 0.953   MRT/rgb_next<5>
                                                       MRT/rgb_next_5
    -------------------------------------------------  ---------------------------
    Total                                     29.648ns (21.764ns logic, 7.884ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_1 (FF)
  Destination:          MRT/rgb_next_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.639ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.012ns (0.053 - 0.065)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_1 to MRT/rgb_next_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.XQ      Tcko                  0.515   tile_width<1>
                                                       tile_width_1
    SLICE_X52Y19.G2      net (fanout=53)       0.775   tile_width<1>
    SLICE_X52Y19.Y       Tilo                  0.660   MRT/Sh71
                                                       MRT/_shift0001<0>136
    SLICE_X47Y18.F4      net (fanout=10)       0.563   MRT/N89
    SLICE_X47Y18.X       Tilo                  0.612   MRT/Sh66
                                                       MRT/Sh661
    MULT18X18_X1Y2.A2    net (fanout=3)        1.005   MRT/Sh66
    MULT18X18_X1Y2.P7    Tmult                 3.861   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X46Y23.G3      net (fanout=3)        1.000   MRT/maze_pixel_w<7>
    SLICE_X46Y23.COUT    Topcyg                0.984   MRT/maze_border_x<5>
                                                       MRT/maze_pixel_w<7>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.Y       Tciny                 0.768   MRT/maze_border_x<7>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<8>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X47Y23.F3      net (fanout=4)        0.259   MRT/maze_border_x<8>
    SLICE_X47Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X47Y18.G4      net (fanout=4)        0.246   MRT/centered_tile_x_addsub0000<9>
    SLICE_X47Y18.Y       Tilo                  0.612   MRT/Sh66
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.G3      net (fanout=1)        0.266   MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.Y       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X47Y14.F3      net (fanout=3)        0.045   MRT/N111
    SLICE_X47Y14.X       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<1>
    MULT18X18_X1Y1.B1    net (fanout=66)       0.918   MRT/centered_tile_x<1>
    MULT18X18_X1Y1.P9    Tmult                 4.022   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X55Y22.G3      net (fanout=1)        0.991   MRT/_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                0.871   MRT/_sub0001<8>
                                                       MRT/Msub__sub0001_lut<9>
                                                       MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.103   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<11>
    SLICE_X55Y24.Y       Tciny                 0.756   MRT/_sub0001<12>
                                                       MRT/Msub__sub0001_cy<12>
                                                       MRT/Msub__sub0001_xor<13>
    SLICE_X52Y21.G3      net (fanout=2)        0.499   MRT/_sub0001<13>
    SLICE_X52Y21.Y       Tilo                  0.660   MRT/Sh3921
                                                       MRT/_shift0001<3>139
    SLICE_X52Y28.G1      net (fanout=1)        0.547   MRT/_shift0001<3>139
    SLICE_X52Y28.Y       Tilo                  0.660   N230
                                                       MRT/_shift0001<3>167
    SLICE_X52Y32.G4      net (fanout=2)        0.312   MRT/N9
    SLICE_X52Y32.Y       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>25
    SLICE_X52Y32.F4      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>25/O
    SLICE_X52Y32.X       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X55Y29.G2      net (fanout=1)        0.534   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X55Y29.Y       Tilo                  0.612   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X55Y29.F4      net (fanout=2)        0.043   MRT/rgb_next_and0002
    SLICE_X55Y29.X       Tilo                  0.612   MRT/rgb_next<0>
                                                       MRT/rgb_next_mux0000<0>2
    SLICE_X53Y28.BY      net (fanout=1)        0.384   MRT/N168
    SLICE_X53Y28.CLK     Tsrck                 0.953   MRT/rgb_next<5>
                                                       MRT/rgb_next_5
    -------------------------------------------------  ---------------------------
    Total                                     29.639ns (21.232ns logic, 8.407ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point MRT/rgb_next_2 (SLICE_X54Y31.G1), 50355503 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_1 (FF)
  Destination:          MRT/rgb_next_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.839ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.005ns (0.060 - 0.065)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_1 to MRT/rgb_next_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.XQ      Tcko                  0.515   tile_width<1>
                                                       tile_width_1
    SLICE_X52Y19.G2      net (fanout=53)       0.775   tile_width<1>
    SLICE_X52Y19.Y       Tilo                  0.660   MRT/Sh71
                                                       MRT/_shift0001<0>136
    SLICE_X47Y18.F4      net (fanout=10)       0.563   MRT/N89
    SLICE_X47Y18.X       Tilo                  0.612   MRT/Sh66
                                                       MRT/Sh661
    MULT18X18_X1Y2.A2    net (fanout=3)        1.005   MRT/Sh66
    MULT18X18_X1Y2.P7    Tmult                 3.861   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X46Y23.G3      net (fanout=3)        1.000   MRT/maze_pixel_w<7>
    SLICE_X46Y23.COUT    Topcyg                0.984   MRT/maze_border_x<5>
                                                       MRT/maze_pixel_w<7>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.Y       Tciny                 0.768   MRT/maze_border_x<7>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<8>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X47Y23.F3      net (fanout=4)        0.259   MRT/maze_border_x<8>
    SLICE_X47Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X47Y18.G4      net (fanout=4)        0.246   MRT/centered_tile_x_addsub0000<9>
    SLICE_X47Y18.Y       Tilo                  0.612   MRT/Sh66
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.G3      net (fanout=1)        0.266   MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.Y       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X47Y14.F3      net (fanout=3)        0.045   MRT/N111
    SLICE_X47Y14.X       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<1>
    MULT18X18_X1Y1.B1    net (fanout=66)       0.918   MRT/centered_tile_x<1>
    MULT18X18_X1Y1.P9    Tmult                 4.022   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X55Y22.G3      net (fanout=1)        0.991   MRT/_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                0.871   MRT/_sub0001<8>
                                                       MRT/Msub__sub0001_lut<9>
                                                       MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.Y       Tciny                 0.756   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_xor<11>
    SLICE_X53Y29.G4      net (fanout=2)        0.529   MRT/_sub0001<11>
    SLICE_X53Y29.Y       Tilo                  0.612   MRT/_shift0001<3>19
                                                       MRT/_shift0001<0>124
    SLICE_X53Y29.F4      net (fanout=1)        0.020   MRT/_shift0001<0>124/O
    SLICE_X53Y29.X       Tilo                  0.612   MRT/_shift0001<3>19
                                                       MRT/_shift0001<3>19
    SLICE_X52Y28.G4      net (fanout=1)        0.075   MRT/_shift0001<3>19
    SLICE_X52Y28.Y       Tilo                  0.660   N230
                                                       MRT/_shift0001<3>167
    SLICE_X52Y32.G4      net (fanout=2)        0.312   MRT/N9
    SLICE_X52Y32.Y       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>25
    SLICE_X52Y32.F4      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>25/O
    SLICE_X52Y32.X       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X55Y29.G2      net (fanout=1)        0.534   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X55Y29.Y       Tilo                  0.612   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X54Y31.G1      net (fanout=2)        0.377   MRT/rgb_next_and0002
    SLICE_X54Y31.CLK     Tgck                  0.776   MRT/rgb_next<2>
                                                       MRT/rgb_next_mux0000<3>401
                                                       MRT/rgb_next_2
    -------------------------------------------------  ---------------------------
    Total                                     28.839ns (20.904ns logic, 7.935ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_1 (FF)
  Destination:          MRT/rgb_next_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.809ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.005ns (0.060 - 0.065)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_1 to MRT/rgb_next_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.XQ      Tcko                  0.515   tile_width<1>
                                                       tile_width_1
    SLICE_X52Y19.G2      net (fanout=53)       0.775   tile_width<1>
    SLICE_X52Y19.Y       Tilo                  0.660   MRT/Sh71
                                                       MRT/_shift0001<0>136
    SLICE_X47Y18.F4      net (fanout=10)       0.563   MRT/N89
    SLICE_X47Y18.X       Tilo                  0.612   MRT/Sh66
                                                       MRT/Sh661
    MULT18X18_X1Y2.A2    net (fanout=3)        1.005   MRT/Sh66
    MULT18X18_X1Y2.P7    Tmult                 3.861   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X46Y23.G3      net (fanout=3)        1.000   MRT/maze_pixel_w<7>
    SLICE_X46Y23.COUT    Topcyg                0.984   MRT/maze_border_x<5>
                                                       MRT/maze_pixel_w<7>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.Y       Tciny                 0.768   MRT/maze_border_x<7>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<8>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X47Y23.F3      net (fanout=4)        0.259   MRT/maze_border_x<8>
    SLICE_X47Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X47Y18.G4      net (fanout=4)        0.246   MRT/centered_tile_x_addsub0000<9>
    SLICE_X47Y18.Y       Tilo                  0.612   MRT/Sh66
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.G3      net (fanout=1)        0.266   MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.Y       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X47Y14.F3      net (fanout=3)        0.045   MRT/N111
    SLICE_X47Y14.X       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<1>
    MULT18X18_X1Y1.B1    net (fanout=66)       0.918   MRT/centered_tile_x<1>
    MULT18X18_X1Y1.P8    Tmult                 3.953   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X55Y22.F4      net (fanout=1)        0.890   MRT/_mult0000<8>
    SLICE_X55Y22.COUT    Topcyf                1.011   MRT/_sub0001<8>
                                                       MRT/Msub__sub0001_lut<8>
                                                       MRT/Msub__sub0001_cy<8>
                                                       MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.Y       Tciny                 0.756   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_xor<11>
    SLICE_X53Y29.G4      net (fanout=2)        0.529   MRT/_sub0001<11>
    SLICE_X53Y29.Y       Tilo                  0.612   MRT/_shift0001<3>19
                                                       MRT/_shift0001<0>124
    SLICE_X53Y29.F4      net (fanout=1)        0.020   MRT/_shift0001<0>124/O
    SLICE_X53Y29.X       Tilo                  0.612   MRT/_shift0001<3>19
                                                       MRT/_shift0001<3>19
    SLICE_X52Y28.G4      net (fanout=1)        0.075   MRT/_shift0001<3>19
    SLICE_X52Y28.Y       Tilo                  0.660   N230
                                                       MRT/_shift0001<3>167
    SLICE_X52Y32.G4      net (fanout=2)        0.312   MRT/N9
    SLICE_X52Y32.Y       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>25
    SLICE_X52Y32.F4      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>25/O
    SLICE_X52Y32.X       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X55Y29.G2      net (fanout=1)        0.534   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X55Y29.Y       Tilo                  0.612   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X54Y31.G1      net (fanout=2)        0.377   MRT/rgb_next_and0002
    SLICE_X54Y31.CLK     Tgck                  0.776   MRT/rgb_next<2>
                                                       MRT/rgb_next_mux0000<3>401
                                                       MRT/rgb_next_2
    -------------------------------------------------  ---------------------------
    Total                                     28.809ns (20.975ns logic, 7.834ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_1 (FF)
  Destination:          MRT/rgb_next_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.800ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.005ns (0.060 - 0.065)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_1 to MRT/rgb_next_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.XQ      Tcko                  0.515   tile_width<1>
                                                       tile_width_1
    SLICE_X52Y19.G2      net (fanout=53)       0.775   tile_width<1>
    SLICE_X52Y19.Y       Tilo                  0.660   MRT/Sh71
                                                       MRT/_shift0001<0>136
    SLICE_X47Y18.F4      net (fanout=10)       0.563   MRT/N89
    SLICE_X47Y18.X       Tilo                  0.612   MRT/Sh66
                                                       MRT/Sh661
    MULT18X18_X1Y2.A2    net (fanout=3)        1.005   MRT/Sh66
    MULT18X18_X1Y2.P7    Tmult                 3.861   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X46Y23.G3      net (fanout=3)        1.000   MRT/maze_pixel_w<7>
    SLICE_X46Y23.COUT    Topcyg                0.984   MRT/maze_border_x<5>
                                                       MRT/maze_pixel_w<7>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.Y       Tciny                 0.768   MRT/maze_border_x<7>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<8>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X47Y23.F3      net (fanout=4)        0.259   MRT/maze_border_x<8>
    SLICE_X47Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X47Y18.G4      net (fanout=4)        0.246   MRT/centered_tile_x_addsub0000<9>
    SLICE_X47Y18.Y       Tilo                  0.612   MRT/Sh66
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.G3      net (fanout=1)        0.266   MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.Y       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X47Y14.F3      net (fanout=3)        0.045   MRT/N111
    SLICE_X47Y14.X       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<1>
    MULT18X18_X1Y1.B1    net (fanout=66)       0.918   MRT/centered_tile_x<1>
    MULT18X18_X1Y1.P9    Tmult                 4.022   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X55Y22.G3      net (fanout=1)        0.991   MRT/_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                0.871   MRT/_sub0001<8>
                                                       MRT/Msub__sub0001_lut<9>
                                                       MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.103   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<11>
    SLICE_X55Y24.Y       Tciny                 0.756   MRT/_sub0001<12>
                                                       MRT/Msub__sub0001_cy<12>
                                                       MRT/Msub__sub0001_xor<13>
    SLICE_X52Y21.G3      net (fanout=2)        0.499   MRT/_sub0001<13>
    SLICE_X52Y21.Y       Tilo                  0.660   MRT/Sh3921
                                                       MRT/_shift0001<3>139
    SLICE_X52Y28.G1      net (fanout=1)        0.547   MRT/_shift0001<3>139
    SLICE_X52Y28.Y       Tilo                  0.660   N230
                                                       MRT/_shift0001<3>167
    SLICE_X52Y32.G4      net (fanout=2)        0.312   MRT/N9
    SLICE_X52Y32.Y       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>25
    SLICE_X52Y32.F4      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>25/O
    SLICE_X52Y32.X       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X55Y29.G2      net (fanout=1)        0.534   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X55Y29.Y       Tilo                  0.612   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X54Y31.G1      net (fanout=2)        0.377   MRT/rgb_next_and0002
    SLICE_X54Y31.CLK     Tgck                  0.776   MRT/rgb_next<2>
                                                       MRT/rgb_next_mux0000<3>401
                                                       MRT/rgb_next_2
    -------------------------------------------------  ---------------------------
    Total                                     28.800ns (20.443ns logic, 8.357ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Paths for end point MRT/rgb_next_0 (SLICE_X55Y29.F4), 50355503 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_1 (FF)
  Destination:          MRT/rgb_next_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.457ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.007ns (0.058 - 0.065)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_1 to MRT/rgb_next_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.XQ      Tcko                  0.515   tile_width<1>
                                                       tile_width_1
    SLICE_X52Y19.G2      net (fanout=53)       0.775   tile_width<1>
    SLICE_X52Y19.Y       Tilo                  0.660   MRT/Sh71
                                                       MRT/_shift0001<0>136
    SLICE_X47Y18.F4      net (fanout=10)       0.563   MRT/N89
    SLICE_X47Y18.X       Tilo                  0.612   MRT/Sh66
                                                       MRT/Sh661
    MULT18X18_X1Y2.A2    net (fanout=3)        1.005   MRT/Sh66
    MULT18X18_X1Y2.P7    Tmult                 3.861   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X46Y23.G3      net (fanout=3)        1.000   MRT/maze_pixel_w<7>
    SLICE_X46Y23.COUT    Topcyg                0.984   MRT/maze_border_x<5>
                                                       MRT/maze_pixel_w<7>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.Y       Tciny                 0.768   MRT/maze_border_x<7>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<8>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X47Y23.F3      net (fanout=4)        0.259   MRT/maze_border_x<8>
    SLICE_X47Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X47Y18.G4      net (fanout=4)        0.246   MRT/centered_tile_x_addsub0000<9>
    SLICE_X47Y18.Y       Tilo                  0.612   MRT/Sh66
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.G3      net (fanout=1)        0.266   MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.Y       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X47Y14.F3      net (fanout=3)        0.045   MRT/N111
    SLICE_X47Y14.X       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<1>
    MULT18X18_X1Y1.B1    net (fanout=66)       0.918   MRT/centered_tile_x<1>
    MULT18X18_X1Y1.P9    Tmult                 4.022   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X55Y22.G3      net (fanout=1)        0.991   MRT/_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                0.871   MRT/_sub0001<8>
                                                       MRT/Msub__sub0001_lut<9>
                                                       MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.Y       Tciny                 0.756   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_xor<11>
    SLICE_X53Y29.G4      net (fanout=2)        0.529   MRT/_sub0001<11>
    SLICE_X53Y29.Y       Tilo                  0.612   MRT/_shift0001<3>19
                                                       MRT/_shift0001<0>124
    SLICE_X53Y29.F4      net (fanout=1)        0.020   MRT/_shift0001<0>124/O
    SLICE_X53Y29.X       Tilo                  0.612   MRT/_shift0001<3>19
                                                       MRT/_shift0001<3>19
    SLICE_X52Y28.G4      net (fanout=1)        0.075   MRT/_shift0001<3>19
    SLICE_X52Y28.Y       Tilo                  0.660   N230
                                                       MRT/_shift0001<3>167
    SLICE_X52Y32.G4      net (fanout=2)        0.312   MRT/N9
    SLICE_X52Y32.Y       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>25
    SLICE_X52Y32.F4      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>25/O
    SLICE_X52Y32.X       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X55Y29.G2      net (fanout=1)        0.534   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X55Y29.Y       Tilo                  0.612   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X55Y29.F4      net (fanout=2)        0.043   MRT/rgb_next_and0002
    SLICE_X55Y29.CLK     Tfck                  0.728   MRT/rgb_next<0>
                                                       MRT/rgb_next_mux0000<0>2
                                                       MRT/rgb_next_0
    -------------------------------------------------  ---------------------------
    Total                                     28.457ns (20.856ns logic, 7.601ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_1 (FF)
  Destination:          MRT/rgb_next_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.427ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.007ns (0.058 - 0.065)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_1 to MRT/rgb_next_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.XQ      Tcko                  0.515   tile_width<1>
                                                       tile_width_1
    SLICE_X52Y19.G2      net (fanout=53)       0.775   tile_width<1>
    SLICE_X52Y19.Y       Tilo                  0.660   MRT/Sh71
                                                       MRT/_shift0001<0>136
    SLICE_X47Y18.F4      net (fanout=10)       0.563   MRT/N89
    SLICE_X47Y18.X       Tilo                  0.612   MRT/Sh66
                                                       MRT/Sh661
    MULT18X18_X1Y2.A2    net (fanout=3)        1.005   MRT/Sh66
    MULT18X18_X1Y2.P7    Tmult                 3.861   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X46Y23.G3      net (fanout=3)        1.000   MRT/maze_pixel_w<7>
    SLICE_X46Y23.COUT    Topcyg                0.984   MRT/maze_border_x<5>
                                                       MRT/maze_pixel_w<7>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.Y       Tciny                 0.768   MRT/maze_border_x<7>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<8>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X47Y23.F3      net (fanout=4)        0.259   MRT/maze_border_x<8>
    SLICE_X47Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X47Y18.G4      net (fanout=4)        0.246   MRT/centered_tile_x_addsub0000<9>
    SLICE_X47Y18.Y       Tilo                  0.612   MRT/Sh66
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.G3      net (fanout=1)        0.266   MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.Y       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X47Y14.F3      net (fanout=3)        0.045   MRT/N111
    SLICE_X47Y14.X       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<1>
    MULT18X18_X1Y1.B1    net (fanout=66)       0.918   MRT/centered_tile_x<1>
    MULT18X18_X1Y1.P8    Tmult                 3.953   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X55Y22.F4      net (fanout=1)        0.890   MRT/_mult0000<8>
    SLICE_X55Y22.COUT    Topcyf                1.011   MRT/_sub0001<8>
                                                       MRT/Msub__sub0001_lut<8>
                                                       MRT/Msub__sub0001_cy<8>
                                                       MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.Y       Tciny                 0.756   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_xor<11>
    SLICE_X53Y29.G4      net (fanout=2)        0.529   MRT/_sub0001<11>
    SLICE_X53Y29.Y       Tilo                  0.612   MRT/_shift0001<3>19
                                                       MRT/_shift0001<0>124
    SLICE_X53Y29.F4      net (fanout=1)        0.020   MRT/_shift0001<0>124/O
    SLICE_X53Y29.X       Tilo                  0.612   MRT/_shift0001<3>19
                                                       MRT/_shift0001<3>19
    SLICE_X52Y28.G4      net (fanout=1)        0.075   MRT/_shift0001<3>19
    SLICE_X52Y28.Y       Tilo                  0.660   N230
                                                       MRT/_shift0001<3>167
    SLICE_X52Y32.G4      net (fanout=2)        0.312   MRT/N9
    SLICE_X52Y32.Y       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>25
    SLICE_X52Y32.F4      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>25/O
    SLICE_X52Y32.X       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X55Y29.G2      net (fanout=1)        0.534   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X55Y29.Y       Tilo                  0.612   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X55Y29.F4      net (fanout=2)        0.043   MRT/rgb_next_and0002
    SLICE_X55Y29.CLK     Tfck                  0.728   MRT/rgb_next<0>
                                                       MRT/rgb_next_mux0000<0>2
                                                       MRT/rgb_next_0
    -------------------------------------------------  ---------------------------
    Total                                     28.427ns (20.927ns logic, 7.500ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_1 (FF)
  Destination:          MRT/rgb_next_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.418ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.007ns (0.058 - 0.065)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_1 to MRT/rgb_next_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.XQ      Tcko                  0.515   tile_width<1>
                                                       tile_width_1
    SLICE_X52Y19.G2      net (fanout=53)       0.775   tile_width<1>
    SLICE_X52Y19.Y       Tilo                  0.660   MRT/Sh71
                                                       MRT/_shift0001<0>136
    SLICE_X47Y18.F4      net (fanout=10)       0.563   MRT/N89
    SLICE_X47Y18.X       Tilo                  0.612   MRT/Sh66
                                                       MRT/Sh661
    MULT18X18_X1Y2.A2    net (fanout=3)        1.005   MRT/Sh66
    MULT18X18_X1Y2.P7    Tmult                 3.861   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X46Y23.G3      net (fanout=3)        1.000   MRT/maze_pixel_w<7>
    SLICE_X46Y23.COUT    Topcyg                0.984   MRT/maze_border_x<5>
                                                       MRT/maze_pixel_w<7>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   MRT/Madd_maze_border_x_sub0000_Madd_cy<7>
    SLICE_X46Y24.Y       Tciny                 0.768   MRT/maze_border_x<7>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_cy<8>
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X47Y23.F3      net (fanout=4)        0.259   MRT/maze_border_x<8>
    SLICE_X47Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X47Y18.G4      net (fanout=4)        0.246   MRT/centered_tile_x_addsub0000<9>
    SLICE_X47Y18.Y       Tilo                  0.612   MRT/Sh66
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.G3      net (fanout=1)        0.266   MRT/centered_tile_x_shift0000<0>126
    SLICE_X47Y14.Y       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X47Y14.F3      net (fanout=3)        0.045   MRT/N111
    SLICE_X47Y14.X       Tilo                  0.612   MRT/centered_tile_x<1>
                                                       MRT/centered_tile_x_shift0000<1>
    MULT18X18_X1Y1.B1    net (fanout=66)       0.918   MRT/centered_tile_x<1>
    MULT18X18_X1Y1.P9    Tmult                 4.022   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X55Y22.G3      net (fanout=1)        0.991   MRT/_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                0.871   MRT/_sub0001<8>
                                                       MRT/Msub__sub0001_lut<9>
                                                       MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.103   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<11>
    SLICE_X55Y24.Y       Tciny                 0.756   MRT/_sub0001<12>
                                                       MRT/Msub__sub0001_cy<12>
                                                       MRT/Msub__sub0001_xor<13>
    SLICE_X52Y21.G3      net (fanout=2)        0.499   MRT/_sub0001<13>
    SLICE_X52Y21.Y       Tilo                  0.660   MRT/Sh3921
                                                       MRT/_shift0001<3>139
    SLICE_X52Y28.G1      net (fanout=1)        0.547   MRT/_shift0001<3>139
    SLICE_X52Y28.Y       Tilo                  0.660   N230
                                                       MRT/_shift0001<3>167
    SLICE_X52Y32.G4      net (fanout=2)        0.312   MRT/N9
    SLICE_X52Y32.Y       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>25
    SLICE_X52Y32.F4      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>25/O
    SLICE_X52Y32.X       Tilo                  0.660   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X55Y29.G2      net (fanout=1)        0.534   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X55Y29.Y       Tilo                  0.612   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X55Y29.F4      net (fanout=2)        0.043   MRT/rgb_next_and0002
    SLICE_X55Y29.CLK     Tfck                  0.728   MRT/rgb_next<0>
                                                       MRT/rgb_next_mux0000<0>2
                                                       MRT/rgb_next_0
    -------------------------------------------------  ---------------------------
    Total                                     28.418ns (20.395ns logic, 8.023ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point KB/ps2_rx_unit/filter_reg_6 (SLICE_X50Y31.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               KB/ps2_rx_unit/filter_reg_7 (FF)
  Destination:          KB/ps2_rx_unit/filter_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.946ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: KB/ps2_rx_unit/filter_reg_7 to KB/ps2_rx_unit/filter_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y31.XQ      Tcko                  0.412   KB/ps2_rx_unit/filter_reg<7>
                                                       KB/ps2_rx_unit/filter_reg_7
    SLICE_X50Y31.BY      net (fanout=4)        0.402   KB/ps2_rx_unit/filter_reg<7>
    SLICE_X50Y31.CLK     Tckdi       (-Th)    -0.132   KB/ps2_rx_unit/filter_reg<7>
                                                       KB/ps2_rx_unit/filter_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.544ns logic, 0.402ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point KB/ps2_rx_unit/filter_reg_0 (SLICE_X65Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               KB/ps2_rx_unit/filter_reg_1 (FF)
  Destination:          KB/ps2_rx_unit/filter_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: KB/ps2_rx_unit/filter_reg_1 to KB/ps2_rx_unit/filter_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y33.XQ      Tcko                  0.411   KB/ps2_rx_unit/filter_reg<1>
                                                       KB/ps2_rx_unit/filter_reg_1
    SLICE_X65Y33.BY      net (fanout=4)        0.471   KB/ps2_rx_unit/filter_reg<1>
    SLICE_X65Y33.CLK     Tckdi       (-Th)    -0.117   KB/ps2_rx_unit/filter_reg<1>
                                                       KB/ps2_rx_unit/filter_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.528ns logic, 0.471ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point MRT/VGAS/h_count_reg_0 (SLICE_X51Y0.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MRT/VGAS/mod2_reg (FF)
  Destination:          MRT/VGAS/h_count_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.021 - 0.026)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MRT/VGAS/mod2_reg to MRT/VGAS/h_count_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y0.YQ       Tcko                  0.409   MRT/VGAS/mod2_reg
                                                       MRT/VGAS/mod2_reg
    SLICE_X51Y0.CE       net (fanout=7)        0.577   MRT/VGAS/mod2_reg
    SLICE_X51Y0.CLK      Tckce       (-Th)    -0.071   MRT/VGAS/h_count_reg<0>
                                                       MRT/VGAS/h_count_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.480ns logic, 0.577ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: MRT/rgb_next<2>/CLK
  Logical resource: MRT/rgb_next_2/CK
  Location pin: SLICE_X54Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: MRT/rgb_next<2>/CLK
  Logical resource: MRT/rgb_next_2/CK
  Location pin: SLICE_X54Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: KB/ps2_rx_unit/state_reg<2>/CLK
  Logical resource: KB/ps2_rx_unit/state_reg_2/CK
  Location pin: SLICE_X66Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   29.690|         |    2.578|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 7  Score: 48994  (Setup/Max: 48994, Hold: 0)

Constraints cover 156435699 paths, 0 nets, and 2863 connections

Design statistics:
   Minimum period:  29.690ns{1}   (Maximum frequency:  33.681MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 28 14:11:41 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



