,Function 0,Function 1,Function 2,Function 3,Function 4,Function 5,Function 6,Function 7
hwp_iomux->pad_spi_flash_clk_cfg_reg,spi_flash_clk,,,,,,,
hwp_iomux->pad_spi_flash_cs_cfg_reg,spi_flash_cs,,,,,,,
hwp_iomux->pad_spi_flash_sel_cfg_reg,spi_flash_sel,,,,,,,
hwp_iomux->pad_spi_flash_sio_0_cfg_reg,spi_flash_sio_0,,,,,,,
hwp_iomux->pad_spi_flash_sio_1_cfg_reg,spi_flash_sio_1,x--gpio_29,,,,,,
hwp_iomux->pad_spi_flash_sio_2_cfg_reg,spi_flash_sio_2,x--gpio_30,,,,,,
hwp_iomux->pad_spi_flash_sio_3_cfg_reg,spi_flash_sio_3,x--gpio_31,,,,,,
hwp_iomux->pad_sdmmc1_clk_cfg_reg,sdmmc1_clk,,x--camera_ref_clk,,,,,x--spi_2_cs_0
hwp_iomux->pad_sdmmc1_cmd_cfg_reg,sdmmc1_cmd,gpio_24,x--camera_rst_l,x--i2c_m3_scl,,,,
hwp_iomux->pad_sdmmc1_data_0_cfg_reg,sdmmc1_data_0,gpio_25,x--camera_pwdn,x--i2c_m3_sda,,x--uart_2_rxd,x--uart_3_cts,
hwp_iomux->pad_sdmmc1_data_1_cfg_reg,sdmmc1_data_1,gpio_26,x--spi_camera_si_0,x--spi_camera_si_1,,x--uart_2_txd,x--uart_3_rts,x--spi_2_clk
hwp_iomux->pad_sdmmc1_data_2_cfg_reg,sdmmc1_data_2,gpio_27,x--spi_camera_si_1,x--spi_camera_si_0,x--spi_camera_ssn,x--uart_2_cts,x--uart_3_rxd,x--spi_2_dio_0
hwp_iomux->pad_sdmmc1_data_3_cfg_reg,sdmmc1_data_3,gpio_28,x--spi_camera_sck,,,x--uart_2_rts,x--uart_3_txd,x--spi_2_di_1
hwp_iomux->pad_aud_da_sync_cfg_reg,aud_da_sync,i2s1_bck,x--gpio_27,,,,,
hwp_iomux->pad_aud_da_d1_cfg_reg,aud_da_d1,i2s1_lrck,x--gpio_28,,,,,
hwp_iomux->pad_aud_da_d0_cfg_reg,aud_da_d0,i2s1_sdat_i,x--gpio_29,,,,,
hwp_iomux->pad_aud_ad_sync_cfg_reg,aud_ad_sync,i2s1_sdat_o,x--gpio_30,,,,,
hwp_iomux->pad_aud_ad_d0_cfg_reg,aud_ad_d0,,x--gpio_31,,,,,
hwp_iomux->pad_aud_sclk_cfg_reg,aud_sclk,,,,,,,
hwp_iomux->pad_adi_sda_cfg_reg,adi_sda,,,,,,,
hwp_iomux->pad_adi_sync_cfg_reg,adi_sync,,,,,,,
hwp_iomux->pad_adi_scl_cfg_reg,adi_scl,,,,,,,
hwp_iomux->pad_spi_lcd_sio_cfg_reg,spi_lcd_sio,x--gpio_0,x--spi_flash1_clk,,,,,x--debug_bus_5
hwp_iomux->pad_spi_lcd_sdc_cfg_reg,spi_lcd_sdc,x--gpio_1,x--spi_flash1_cs,i2c_m3_sda,,,,x--debug_bus_6
hwp_iomux->pad_spi_lcd_clk_cfg_reg,spi_lcd_clk,x--gpio_2,x--spi_flash1_sio_0,,,,,x--debug_bus_7
hwp_iomux->pad_spi_lcd_cs_cfg_reg,spi_lcd_cs,x--gpio_3,x--spi_flash1_sio_1,,,,,x--debug_bus_8
hwp_iomux->pad_spi_lcd_select_cfg_reg,spi_lcd_select,x--gpio_4,x--spi_flash1_sio_2,,,,,x--debug_bus_9
hwp_iomux->pad_lcd_fmark_cfg_reg,lcd_fmark,gpio_5,x--spi_flash1_sio_3,,x--uart_2_txd,,,x--debug_bus_10
hwp_iomux->pad_lcd_rstb_cfg_reg,lcd_rstb,x--gpio_6,,i2c_m3_scl,x--uart_2_rxd,,,x--debug_bus_11
hwp_iomux->pad_i2c_m1_scl_cfg_reg,i2c_m1_scl,,,,x--gpio_16,,,x--debug_bus_0
hwp_iomux->pad_i2c_m1_sda_cfg_reg,i2c_m1_sda,,,,x--gpio_17,,,x--debug_bus_1
hwp_iomux->pad_camera_rst_l_cfg_reg,camera_rst_l,x--i2c_m1_scl,,,gpio_18,,,x--debug_bus_2
hwp_iomux->pad_camera_pwdn_cfg_reg,camera_pwdn,x--i2c_m1_sda,,,gpio_19,,,x--debug_bus_3
hwp_iomux->pad_camera_ref_clk_cfg_reg,camera_ref_clk,,,spi_lvds_di,gpio_20,,,x--debug_bus_4
hwp_iomux->pad_spi_camera_si_0_cfg_reg,spi_camera_si_0,x--spi_camera_si_1,,spi_lvds_do,gpio_21,,,x--debug_bus_5
hwp_iomux->pad_spi_camera_si_1_cfg_reg,spi_camera_si_1,x--spi_camera_si_0,spi_camera_ssn,spi_lvds_cs,gpio_22,,,x--debug_bus_6
hwp_iomux->pad_spi_camera_sck_cfg_reg,spi_camera_sck,,,spi_lvds_clk,gpio_23,,,x--debug_bus_7
hwp_iomux->pad_gpio_13_cfg_reg,gpio_13,pwm_lpg_out,,,,,,
hwp_iomux->pad_gpio_0_cfg_reg,gpio_0,spi_flash1_clk,spi_2_clk,i2s2_bck,wcn_jtag_tck,uart_rxd_rf,,debug_clk
hwp_iomux->pad_gpio_1_cfg_reg,gpio_1,spi_flash1_cs,spi_2_cs_0,i2s2_lrck,wcn_jtag_trst,uart_txd_rf,,x--debug_bus_0
hwp_iomux->pad_gpio_2_cfg_reg,gpio_2,spi_flash1_sio_0,spi_2_dio_0,i2s2_sdat_i,wcn_jtag_tms,wcn_hst_txd,,x--debug_bus_1
hwp_iomux->pad_gpio_3_cfg_reg,gpio_3,spi_flash1_sio_1,spi_2_di_1,i2s2_sdat_o,wcn_jtag_tdi,wcn_hst_rxd,,x--debug_bus_2
hwp_iomux->pad_gpio_4_cfg_reg,gpio_4,spi_flash1_sio_2,spi_2_cs_1,pwl_out_0,wcn_jtag_tdo,,x--i2c_m3_scl,x--debug_bus_3
hwp_iomux->pad_gpio_5_cfg_reg,x--gpio_5,spi_flash1_sio_3,pwt_out,x--lcd_fmark,x--wcn_uart_rts,wcn_uart_txd,x--i2c_m3_sda,x--debug_bus_4
NULL,gpio_6,,,,,,,
hwp_iomux->pad_gpio_7_cfg_reg,gpio_7,sdmmc2_clk,x--spi_1_clk,pwl_out_1,x--wcn_uart_cts,wcn_uart_rxd,,
hwp_iomux->pad_ap_jtag_tck_cfg_reg,ap_jtag_tck,sdmmc2_cmd,x--spi_1_cs_0,zsp_jtag_tck,rfdig_jtag_tck,x--gpio_8,,
hwp_iomux->pad_ap_jtag_trst_cfg_reg,ap_jtag_trst,sdmmc2_data_0,x--spi_1_dio_0,zsp_jtag_trst,rfdig_jtag_trst,gpio_9,,
hwp_iomux->pad_ap_jtag_tms_cfg_reg,ap_jtag_tms,sdmmc2_data_1,x--spi_1_di_1,zsp_jtag_tms,rfdig_jtag_tms,gpio_10,,
hwp_iomux->pad_ap_jtag_tdi_cfg_reg,ap_jtag_tdi,sdmmc2_data_2,x--spi_1_cs_1,zsp_jtag_tdi,rfdig_jtag_tdi,gpio_11,,
hwp_iomux->pad_ap_jtag_tdo_cfg_reg,ap_jtag_tdo,sdmmc2_data_3,,zsp_jtag_tdo,rfdig_jtag_tdo,gpio_12,,
hwp_iomux->pad_gpio_14_cfg_reg,gpio_14,i2c_m2_scl,,,,,,
hwp_iomux->pad_gpio_15_cfg_reg,gpio_15,i2c_m2_sda,,,,,,
NULL,uart_1_rxd,,,,,,,
NULL,uart_1_txd,,,,,,,
hwp_iomux->pad_gpio_18_cfg_reg,x--gpio_18,uart_1_cts,,x--zsp_uart_txd,x--wcn_uart_rxd,x--wcn_uart_cts,,
hwp_iomux->pad_gpio_19_cfg_reg,x--gpio_19,uart_1_rts,x--zsp_uart_cts,x--uart_3_txd,x--wcn_uart_txd,x--wcn_uart_rts,,
hwp_iomux->pad_gpio_20_cfg_reg,x--gpio_20,uart_2_rxd,x--uart_3_rxd,x--zsp_uart_rxd,x--uart_3_cts,x--zsp_uart_rts,,x--debug_bus_12
hwp_iomux->pad_gpio_21_cfg_reg,x--gpio_21,uart_2_txd,x--uart_3_txd,x--zsp_uart_txd,x--uart_3_rts,x--zsp_uart_cts,,x--debug_bus_13
hwp_iomux->pad_gpio_22_cfg_reg,x--gpio_22,x--uart_2_cts,x--uart_3_cts,x--zsp_uart_cts,x--uart_3_rxd,zsp_uart_txd,x--zsp_uart_cts,x--debug_bus_14
hwp_iomux->pad_gpio_23_cfg_reg,x--gpio_23,uart_2_rts,x--uart_3_rts,x--zsp_uart_rts,x--uart_3_txd,x--zsp_uart_rxd,x--uart_3_cts,x--debug_bus_15
hwp_iomux->pad_gpio_8_cfg_reg,gpio_8,spi_1_cs_1,rfdig_gpio_8,lte_gpo_6,,digrf_strobe_m_i,gpo_0,digrf_strobe_s_o
hwp_iomux->pad_gpio_9_cfg_reg,x--gpio_9,spi_1_clk,rfdig_gpio_9,lte_gpo_9,lte_spi_sdo,,gpo_1,
hwp_iomux->pad_gpio_10_cfg_reg,x--gpio_10,spi_1_cs_0,lte_spi_cs,,,,gpo_2,
hwp_iomux->pad_gpio_11_cfg_reg,x--gpio_11,spi_1_dio_0,lte_spi_sclk,,,,gpo_3,
hwp_iomux->pad_gpio_12_cfg_reg,x--gpio_12,spi_1_di_1,lte_spi_sdio,,,,gpo_4,
hwp_iomux->pad_keyin_0_cfg_reg,keyin_0,,,,,,,x--debug_bus_8
hwp_iomux->pad_keyin_1_cfg_reg,keyin_1,,,,,,,x--debug_bus_9
hwp_iomux->pad_keyin_2_cfg_reg,keyin_2,,,,,,,x--debug_bus_10
hwp_iomux->pad_keyin_3_cfg_reg,keyin_3,,,,,,,x--debug_bus_11
hwp_iomux->pad_keyin_4_cfg_reg,keyin_4,,,x--uart_2_rxd,x--uart_3_cts,,,x--debug_bus_12
hwp_iomux->pad_keyin_5_cfg_reg,keyin_5,,,x--uart_2_txd,x--uart_3_rts,,,x--debug_bus_13
hwp_iomux->pad_keyout_0_cfg_reg,keyout_0,,,,,,,x--debug_bus_14
hwp_iomux->pad_keyout_1_cfg_reg,keyout_1,,,,,,,x--debug_bus_15
hwp_iomux->pad_keyout_2_cfg_reg,keyout_2,,,,,,,x--debug_clk
hwp_iomux->pad_keyout_3_cfg_reg,keyout_3,,,,,,,
hwp_iomux->pad_keyout_4_cfg_reg,keyout_4,,,x--uart_2_cts,uart_3_rxd,,,
hwp_iomux->pad_keyout_5_cfg_reg,keyout_5,,,x--uart_2_rts,uart_3_txd,,,
hwp_iomux->pad_debug_host_rx_cfg_reg,debug_host_rx,x--gpio_16,,,,,,
hwp_iomux->pad_debug_host_tx_cfg_reg,debug_host_tx,,,,,,,
hwp_iomux->pad_debug_host_clk_cfg_reg,debug_host_clk,x--gpio_17,,,,,,
hwp_iomux->pad_sim_1_clk_cfg_reg,sim_1_clk,,,,,,,
hwp_iomux->pad_sim_1_dio_cfg_reg,sim_1_dio,,,,,,,
hwp_iomux->pad_sim_1_rst_cfg_reg,sim_1_rst,,,,,,,
hwp_iomux->pad_sim_2_clk_cfg_reg,sim_2_clk,gpo_5,gpio_29,,,,,
hwp_iomux->pad_sim_2_dio_cfg_reg,sim_2_dio,gpo_6,gpio_30,x--uart_1_cts,,,,
hwp_iomux->pad_sim_2_rst_cfg_reg,sim_2_rst,gpo_7,gpio_31,x--uart_1_rts,,,,
hwp_iomux->pad_rfdig_gpio_0_cfg_reg,rfdig_gpio_0,rffe_sclk,lte_gpo_0,,,,,
hwp_iomux->pad_rfdig_gpio_1_cfg_reg,rfdig_gpio_1,rffe_sdata,lte_gpo_1,,,,,
hwp_iomux->pad_rfdig_gpio_2_cfg_reg,rfdig_gpio_2,,lte_gpo_2,,,dfe_rx_enable_m_i,,dfe_rx_enable_s_o
hwp_iomux->pad_rfdig_gpio_3_cfg_reg,rfdig_gpio_3,,lte_gpo_3,,,digrf_cp_26m_m_o,,digrf_cp_26m_s_i
hwp_iomux->pad_rfdig_gpio_4_cfg_reg,rfdig_gpio_4,,lte_gpo_4,,,digrf_tx_en_m_i,,digrf_tx_en_s_o
hwp_iomux->pad_rfdig_gpio_5_cfg_reg,rfdig_gpio_5,,lte_gpo_5,,,digrf_tx_data_m_i,,digrf_tx_data_s_o
hwp_iomux->pad_rfdig_gpio_6_cfg_reg,rfdig_gpio_6,,lte_gpo_7,,,digrf_rx_en_m_o,,digrf_rx_en_s_i
hwp_iomux->pad_rfdig_gpio_7_cfg_reg,rfdig_gpio_7,,lte_gpo_8,,,digrf_rx_data_m_o,,digrf_rx_data_s_i
hwp_iomux->pad_secure_boot_mode_cfg_reg,secure_boot_mode,,,,,,,
hwp_iomux->pad_nand_flash_sel_cfg_reg,nand_flash_sel,,,,,,,
