{
  "module_name": "zr36060.h",
  "hash_id": "83fccab52356536fef338d9c4b005a9caa4864cfe5e4399f210ace43b45d26f3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/zoran/zr36060.h",
  "human_readable_source": " \n \n\n#ifndef ZR36060_H\n#define ZR36060_H\n\n#include \"videocodec.h\"\n\n \nstruct zr36060 {\n\tchar name[32];\n\tint num;\n\t \n\tstruct videocodec *codec;\n\t\n\t__u8 status;\n\t\n\tint mode;\n\n\t__u16 width;\n\t__u16 height;\n\n\t__u16 bitrate_ctrl;\n\n\t__u32 total_code_vol;\n\t__u32 real_code_vol;\n\t__u16 max_block_vol;\n\n\t__u8 h_samp_ratio[8];\n\t__u8 v_samp_ratio[8];\n\t__u16 scalefact;\n\t__u16 dri;\n\n\t \n\tstruct jpeg_app_marker app;\n\tstruct jpeg_com_marker com;\n};\n\n \n#define ZR060_LOAD\t\t\t0x000\n#define ZR060_CFSR\t\t\t0x001\n#define ZR060_CIR\t\t\t0x002\n#define ZR060_CMR\t\t\t0x003\n#define ZR060_MBZ\t\t\t0x004\n#define ZR060_MBCVR\t\t\t0x005\n#define ZR060_MER\t\t\t0x006\n#define ZR060_IMR\t\t\t0x007\n#define ZR060_ISR\t\t\t0x008\n#define ZR060_TCV_NET_HI\t\t0x009\n#define ZR060_TCV_NET_MH\t\t0x00a\n#define ZR060_TCV_NET_ML\t\t0x00b\n#define ZR060_TCV_NET_LO\t\t0x00c\n#define ZR060_TCV_DATA_HI\t\t0x00d\n#define ZR060_TCV_DATA_MH\t\t0x00e\n#define ZR060_TCV_DATA_ML\t\t0x00f\n#define ZR060_TCV_DATA_LO\t\t0x010\n#define ZR060_SF_HI\t\t\t0x011\n#define ZR060_SF_LO\t\t\t0x012\n#define ZR060_AF_HI\t\t\t0x013\n#define ZR060_AF_M\t\t\t0x014\n#define ZR060_AF_LO\t\t\t0x015\n#define ZR060_ACV_HI\t\t\t0x016\n#define ZR060_ACV_MH\t\t\t0x017\n#define ZR060_ACV_ML\t\t\t0x018\n#define ZR060_ACV_LO\t\t\t0x019\n#define ZR060_ACT_HI\t\t\t0x01a\n#define ZR060_ACT_MH\t\t\t0x01b\n#define ZR060_ACT_ML\t\t\t0x01c\n#define ZR060_ACT_LO\t\t\t0x01d\n#define ZR060_ACV_TURN_HI\t\t0x01e\n#define ZR060_ACV_TURN_MH\t\t0x01f\n#define ZR060_ACV_TURN_ML\t\t0x020\n#define ZR060_ACV_TURN_LO\t\t0x021\n#define ZR060_IDR_DEV\t\t\t0x022\n#define ZR060_IDR_REV\t\t\t0x023\n#define ZR060_TCR_HI\t\t\t0x024\n#define ZR060_TCR_LO\t\t\t0x025\n#define ZR060_VCR\t\t\t0x030\n#define ZR060_VPR\t\t\t0x031\n#define ZR060_SR\t\t\t0x032\n#define ZR060_BCR_Y\t\t\t0x033\n#define ZR060_BCR_U\t\t\t0x034\n#define ZR060_BCR_V\t\t\t0x035\n#define ZR060_SGR_VTOTAL_HI\t\t0x036\n#define ZR060_SGR_VTOTAL_LO\t\t0x037\n#define ZR060_SGR_HTOTAL_HI\t\t0x038\n#define ZR060_SGR_HTOTAL_LO\t\t0x039\n#define ZR060_SGR_VSYNC\t\t\t0x03a\n#define ZR060_SGR_HSYNC\t\t\t0x03b\n#define ZR060_SGR_BVSTART\t\t0x03c\n#define ZR060_SGR_BHSTART\t\t0x03d\n#define ZR060_SGR_BVEND_HI\t\t0x03e\n#define ZR060_SGR_BVEND_LO\t\t0x03f\n#define ZR060_SGR_BHEND_HI\t\t0x040\n#define ZR060_SGR_BHEND_LO\t\t0x041\n#define ZR060_AAR_VSTART_HI\t\t0x042\n#define ZR060_AAR_VSTART_LO\t\t0x043\n#define ZR060_AAR_VEND_HI\t\t0x044\n#define ZR060_AAR_VEND_LO\t\t0x045\n#define ZR060_AAR_HSTART_HI\t\t0x046\n#define ZR060_AAR_HSTART_LO\t\t0x047\n#define ZR060_AAR_HEND_HI\t\t0x048\n#define ZR060_AAR_HEND_LO\t\t0x049\n#define ZR060_SWR_VSTART_HI\t\t0x04a\n#define ZR060_SWR_VSTART_LO\t\t0x04b\n#define ZR060_SWR_VEND_HI\t\t0x04c\n#define ZR060_SWR_VEND_LO\t\t0x04d\n#define ZR060_SWR_HSTART_HI\t\t0x04e\n#define ZR060_SWR_HSTART_LO\t\t0x04f\n#define ZR060_SWR_HEND_HI\t\t0x050\n#define ZR060_SWR_HEND_LO\t\t0x051\n\n#define ZR060_SOF_IDX\t\t\t0x060\n#define ZR060_SOS_IDX\t\t\t0x07a\n#define ZR060_DRI_IDX\t\t\t0x0c0\n#define ZR060_DQT_IDX\t\t\t0x0cc\n#define ZR060_DHT_IDX\t\t\t0x1d4\n#define ZR060_APP_IDX\t\t\t0x380\n#define ZR060_COM_IDX\t\t\t0x3c0\n\n \n\n#define ZR060_LOAD_LOAD\t\t\tBIT(7)\n#define ZR060_LOAD_SYNC_RST\t\tBIT(0)\n\n \n\n#define ZR060_CFSR_BUSY\t\t\tBIT(7)\n#define ZR060_CFSR_C_BUSY\t\tBIT(2)\n#define ZR060_CFSR_CFIFO\t\t(3 << 0)\n\n \n\n#define ZR060_CIR_CODE16\t\tBIT(7)\n#define ZR060_CIR_ENDIAN\t\tBIT(6)\n#define ZR060_CIR_CFIS\t\t\tBIT(2)\n#define ZR060_CIR_CODE_MSTR\t\tBIT(0)\n\n \n\n#define ZR060_CMR_COMP\t\t\tBIT(7)\n#define ZR060_CMR_ATP\t\t\tBIT(6)\n#define ZR060_CMR_PASS2\t\t\tBIT(5)\n#define ZR060_CMR_TLM\t\t\tBIT(4)\n#define ZR060_CMR_BRB\t\t\tBIT(2)\n#define ZR060_CMR_FSF\t\t\tBIT(1)\n\n \n\n#define ZR060_MER_APP\t\t\tBIT(7)\n#define ZR060_MER_COM\t\t\tBIT(6)\n#define ZR060_MER_DRI\t\t\tBIT(5)\n#define ZR060_MER_DQT\t\t\tBIT(4)\n#define ZR060_MER_DHT\t\t\tBIT(3)\n\n \n\n#define ZR060_IMR_EOAV\t\t\tBIT(3)\n#define ZR060_IMR_EOI\t\t\tBIT(2)\n#define ZR060_IMR_END\t\t\tBIT(1)\n#define ZR060_IMR_DATA_ERR\t\tBIT(0)\n\n \n\n#define ZR060_ISR_PRO_CNT\t\t(3 << 6)\n#define ZR060_ISR_EOAV\t\t\tBIT(3)\n#define ZR060_ISR_EOI\t\t\tBIT(2)\n#define ZR060_ISR_END\t\t\tBIT(1)\n#define ZR060_ISR_DATA_ERR\t\tBIT(0)\n\n \n\n#define ZR060_VCR_VIDEO8\t\tBIT(7)\n#define ZR060_VCR_RANGE\t\t\tBIT(6)\n#define ZR060_VCR_FI_DET\t\tBIT(3)\n#define ZR060_VCR_FI_VEDGE\t\tBIT(2)\n#define ZR060_VCR_FI_EXT\t\tBIT(1)\n#define ZR060_VCR_SYNC_MSTR\t\tBIT(0)\n\n \n\n#define ZR060_VPR_VCLK_POL\t\tBIT(7)\n#define ZR060_VPR_P_VAL_POL\t\tBIT(6)\n#define ZR060_VPR_POE_POL\t\tBIT(5)\n#define ZR060_VPR_S_IMG_POL\t\tBIT(4)\n#define ZR060_VPR_BL_POL\t\tBIT(3)\n#define ZR060_VPR_FI_POL\t\tBIT(2)\n#define ZR060_VPR_HS_POL\t\tBIT(1)\n#define ZR060_VPR_VS_POL\t\tBIT(0)\n\n \n\n#define ZR060_SR_V_SCALE\t\tBIT(2)\n#define ZR060_SR_H_SCALE2\t\tBIT(0)\n#define ZR060_SR_H_SCALE4\t\t(2 << 0)\n\nint zr36060_init_module(void);\nvoid zr36060_cleanup_module(void);\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}