Hinst Name                                                      Module Name                                        Inst Count           Total Area               Buffer             Inverter        Combinational                 Flop                Latch           Clock Gate                Macro             Physical
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pe_tile_new_unq1                                                                                                         5573            10657.912              176.753              226.674             6194.286             4060.199                0.000              193.511                0.000                0.000
 cb_bit0                                                        cb_unq2_3                                                  90              222.264                0.000                2.293               56.272              163.699                0.000                5.645                0.000                0.000
  cb_bit0/clk_gate_config_cb_reg                                SNPS_CLOCK_GATE_HIGH_cb_unq2_0_3                            1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
 cb_bit1                                                        cb_unq2_2                                                  90              222.088                0.000                2.646               55.566              163.876                0.000                5.821                0.000                0.000
  cb_bit1/clk_gate_config_cb_reg                                SNPS_CLOCK_GATE_HIGH_cb_unq2_0_2                            1                5.821                0.000                0.000                0.000                5.821                0.000                5.821                0.000                0.000
 cb_bit2                                                        cb_unq2_1                                                  90              222.088                0.000                2.646               55.566              163.876                0.000                5.821                0.000                0.000
  cb_bit2/clk_gate_config_cb_reg                                SNPS_CLOCK_GATE_HIGH_cb_unq2_0_1                            1                5.821                0.000                0.000                0.000                5.821                0.000                5.821                0.000                0.000
 cb_cg_en                                                       cb_unq2_0                                                  90              221.911                0.000                2.646               55.566              163.699                0.000                5.645                0.000                0.000
  cb_cg_en/clk_gate_config_cb_reg                               SNPS_CLOCK_GATE_HIGH_cb_unq2_0_0                            1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
 cb_data0                                                       cb_unq1_1                                                 190              358.268                4.234                3.352              186.984              163.699                0.000                5.645                0.000                0.000
  cb_data0/clk_gate_config_cb_reg                               SNPS_CLOCK_GATE_HIGH_cb_unq1_0_1                            1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
 cb_data1                                                       cb_unq1_0                                                 194              360.914                5.645                3.704              187.690              163.876                0.000                5.821                0.000                0.000
  cb_data1/clk_gate_config_cb_reg                               SNPS_CLOCK_GATE_HIGH_cb_unq1_0_0                            1                5.821                0.000                0.000                0.000                5.821                0.000                5.821                0.000                0.000
 sb_1b                                                          sb_unq2                                                   378              931.392                4.410               38.279              291.413              597.290                0.000               17.287                0.000                0.000
  sb_1b/clk_gate_config_sb_reg                                  SNPS_CLOCK_GATE_HIGH_sb_unq2_0                              1                5.821                0.000                0.000                0.000                5.821                0.000                5.821                0.000                0.000
  sb_1b/clk_gate_config_sb_reg_0                                SNPS_CLOCK_GATE_HIGH_sb_unq2_2                              1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
  sb_1b/clk_gate_config_ungate_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq2_1                              1                5.821                0.000                0.000                0.000                5.821                0.000                5.821                0.000                0.000
 sb_wide                                                        sb_unq1                                                  2298             4707.763               49.039               56.977             2611.602             1990.145                0.000              118.188                0.000                0.000
  sb_wide/clk_gate_config_sb_reg                                SNPS_CLOCK_GATE_HIGH_sb_unq1_0                              1                8.467                0.000                0.000                0.000                8.467                0.000                8.467                0.000                0.000
  sb_wide/clk_gate_config_sb_reg_0                              SNPS_CLOCK_GATE_HIGH_sb_unq1_22                             1                8.467                0.000                0.000                0.000                8.467                0.000                8.467                0.000                0.000
  sb_wide/clk_gate_config_ungate_reg                            SNPS_CLOCK_GATE_HIGH_sb_unq1_21                             1                8.467                0.000                0.000                0.000                8.467                0.000                8.467                0.000                0.000
  sb_wide/clk_gate_out_0_0_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_20                             1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_0_1_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_19                             1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_0_2_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_18                             1                5.292                0.000                0.000                0.000                5.292                0.000                5.292                0.000                0.000
  sb_wide/clk_gate_out_0_3_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_17                             1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_0_4_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_16                             1                5.292                0.000                0.000                0.000                5.292                0.000                5.292                0.000                0.000
  sb_wide/clk_gate_out_1_0_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_15                             1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_1_1_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_14                             1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_1_2_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_13                             1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_1_3_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_12                             1                4.234                0.000                0.000                0.000                4.234                0.000                4.234                0.000                0.000
  sb_wide/clk_gate_out_1_4_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_11                             1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_2_0_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_10                             1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_2_1_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_9                              1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_2_2_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_8                              1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_2_3_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_7                              1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_2_4_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_6                              1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_0_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_5                              1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_1_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_4                              1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_2_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_3                              1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_3_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_2                              1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_4_id1_reg                              SNPS_CLOCK_GATE_HIGH_sb_unq1_1                              1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
 test_pe                                                        test_pe_unq1                                             1830             3007.091               46.040              109.192             2367.817              484.042                0.000               23.638                0.000                0.000
  test_pe/clk_gate_op_code_reg                                  SNPS_CLOCK_GATE_HIGH_test_pe_unq1                           1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
  test_pe/test_debug_bit                                        test_debug_reg_DataWidth1                                   2                7.938                0.000                0.000                1.940                5.998                0.000                0.000                0.000                0.000
  test_pe/test_debug_data                                       test_debug_reg_DataWidth16                                 53              119.776                0.000                8.467               27.695               83.614                0.000                4.586                0.000                0.000
   test_pe/test_debug_data/clk_gate_debug_val_reg               SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16             1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  test_pe/test_lut                                              test_lut_DataWidth1                                        23               58.565                0.000                1.058               13.759               43.747                0.000                4.234                0.000                0.000
   test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg                 SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1                    1                4.234                0.000                0.000                0.000                4.234                0.000                4.234                0.000                0.000
  test_pe/test_opt_reg_a                                        test_opt_reg_DataWidth16                                   58              154.879                0.706                1.764               68.796               83.614                0.000                4.586                0.000                0.000
   test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg              SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  test_pe/test_opt_reg_d                                        test_opt_reg_DataWidth1_2                                   7               13.054                0.000                0.529                6.527                5.998                0.000                0.000                0.000                0.000
  test_pe/test_opt_reg_e                                        test_opt_reg_DataWidth1_1                                   7               13.054                0.000                0.529                6.527                5.998                0.000                0.000                0.000                0.000
  test_pe/test_opt_reg_f                                        test_opt_reg_DataWidth1_0                                   7               13.054                0.000                0.529                6.527                5.998                0.000                0.000                0.000                0.000
  test_pe/test_opt_reg_file                                     test_opt_reg_file_DataWidth16                              60              153.468                1.764                1.588               66.503               83.614                0.000                4.586                0.000                0.000
   test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg_0_        SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16          1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  test_pe/test_pe_comp                                          test_pe_comp_unq1                                        1341             2053.825               28.224               67.385             1958.216                0.000                0.000                0.000                0.000                0.000
   test_pe/test_pe_comp/GEN_ADD_0__full_add                     test_full_add_DataWidth16                                  45               93.139                0.000                1.588               91.552                0.000                0.000                0.000                0.000                0.000
    test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J4_122_5729 test_full_add_DataWidth16_DP_OP_5J4_122_5729_J4_0          45               93.139                0.000                1.588               91.552                0.000                0.000                0.000                0.000                0.000
   test_pe/test_pe_comp/cmpr                                    test_cmpr                                                  14               25.049                0.000                1.235               23.814                0.000                0.000                0.000                0.000                0.000
   test_pe/test_pe_comp/test_mult_add                           test_mult_add_DataWidth16                                 664             1204.106               13.054               13.759             1177.294                0.000                0.000                0.000                0.000                0.000
    test_pe/test_pe_comp/test_mult_add/mult_x_1                 test_mult_add_DataWidth16_DW_mult_tc_1                    662             1201.990               13.054               13.759             1175.177                0.000                0.000                0.000                0.000                0.000
   test_pe/test_pe_comp/test_shifter                            test_shifter_unq1_DataWidth16                             143              157.878                0.706                7.409              149.764                0.000                0.000                0.000                0.000                0.000
