###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =          118   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =          120   # Number of read requests issued
num_writes_done                =           96   # Number of read requests issued
num_cycles                     =       100000   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            0   # Number of epochs
num_read_cmds                  =          120   # Number of READ/READP commands
num_act_cmds                   =            4   # Number of ACT commands
num_write_row_hits             =           94   # Number of write row buffer hits
num_pre_cmds                   =            4   # Number of PRE commands
num_write_cmds                 =           96   # Number of WRITE/WRITEP commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_ref_cmds                   =           16   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =       100000   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        87518   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =            0   # Cyles of rank active rank.0
rank_active_cycles.1           =        12482   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =          212   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            2   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            2   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            3   # Read request latency (cycles)
read_latency[60-79]            =            6   # Read request latency (cycles)
read_latency[80-99]            =            6   # Read request latency (cycles)
read_latency[100-119]          =            7   # Read request latency (cycles)
read_latency[120-139]          =            6   # Read request latency (cycles)
read_latency[140-159]          =            3   # Read request latency (cycles)
read_latency[160-179]          =            3   # Read request latency (cycles)
read_latency[180-199]          =            2   # Read request latency (cycles)
read_latency[200-]             =           84   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            2   # Write cmd latency (cycles)
write_latency[160-179]         =            3   # Write cmd latency (cycles)
write_latency[180-199]         =            3   # Write cmd latency (cycles)
write_latency[200-]            =           88   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  1.70312e+07   # Refresh energy
write_energy                   =       361267   # Write energy
act_energy                     =        26880   # Activation energy
read_energy                    =       534528   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =            0   # Active standby energy rank.0
act_stb_energy.1               =  6.23101e+06   # Active standby energy rank.1
pre_stb_energy.0               =    3.552e+07   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.10864e+07   # Precharge standby energy rank.1
average_interarrival           =      4.13889   # Average request interarrival latency (cycles)
average_read_latency           =        425.6   # Average read request latency (cycles)
average_power                  =      907.913   # Average power (mW)
average_bandwidth              =     0.219429   # Average bandwidth
total_energy                   =  9.07913e+07   # Total energy (pJ)
