-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.4/828904 Production Release                      
-- Build Date:               Thu Jul 25 13:12:11 PDT 2019                        
                                                                                 
-- Generated by:             mdk@mdk-FX504                                       
-- Generated date:           Mon Oct 28 14:40:40 PDT 2019                        

Solution Settings: histogram_main.v3
  Current state: extract
  Project: histogram_hls
  
  Design Input Files Specified
    $PROJECT_HOME/histogram_main.cpp
      $PROJECT_HOME/histogram.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/params.h
    $PROJECT_HOME/histogram_hls.cpp
      $PROJECT_HOME/params.h
      $PROJECT_HOME/histogram.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/histogram_tb.cpp
  
  Bill Of Materials (Datapath)
    Component Name                 Area Score Delay Post Alloc Post Assign 
    ------------------------------ ---------- ----- ---------- -----------
                                                                           
    TOTAL AREA (After Assignment):      0.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:      0.0           0.0             0.0        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:              0.0           0.0             0.0        
      MUX:                 0.0           0.0             0.0        
      FUNC:                0.0           0.0             0.0        
      LOGIC:               0.0           0.0             0.0        
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register Size(bits) Gated Register CG Opt Done Variables                                             
    -------- ---------- -------------- ----------- -----------------------------------------------------
                                                                                                         
    Total:            0              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  
      Slack:      
      
      Path Startpoint Endpoint Delay Slack 
      ---- ---------- -------- ----- -----
      
    Register Input and Register-to-Output Slack
      
      Instance Port Slack (Delay) Messages 
      -------- ---- ----- ------- --------
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    
  End of Report
