// Seed: 3326157103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output tri1 id_1;
  assign id_1 = -1;
  generate
    assign id_1 = -1;
  endgenerate
endmodule
module module_1 #(
    parameter id_1  = 32'd41,
    parameter id_10 = 32'd46,
    parameter id_3  = 32'd23,
    parameter id_8  = 32'd38
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  inout wire id_9;
  inout wire _id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  input wire _id_3;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_5,
      id_6
  );
  output wire id_2;
  input wire _id_1;
  assign id_4[""] = -1'b0;
  wire [1 : id_8] _id_10;
  wire id_11;
  ;
  wire [{  (  -1  )  ,  1  ,  id_10  ,  id_10  , "" ,  id_1  ,  id_3  } : -1] id_12;
  wire id_13;
endmodule
