

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 23:33:25 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  17257942|  17258605|  0.173 sec|  0.173 sec|  17257942|  17258605|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_input_buffer_c3_fu_209              |load_input_buffer_c3              |    73739|    73739|  0.737 ms|  0.737 ms|   73739|   73739|       no|
        |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_221  |conv3_Pipeline_WEIGHTI_WEIGHTK_L  |      803|      803|  8.030 us|  8.030 us|     803|     803|       no|
        |grp_conv3_Pipeline_IN_ROW_COL_fu_230         |conv3_Pipeline_IN_ROW_COL         |   258412|   258412|  2.584 ms|  2.584 ms|  258412|  258412|       no|
        |grp_conv3_Pipeline_RELU_fu_244               |conv3_Pipeline_RELU               |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv3_Pipeline_4_fu_256                  |conv3_Pipeline_4                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv3_Pipeline_RELU1_fu_269              |conv3_Pipeline_RELU1              |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv3_Pipeline_6_fu_280                  |conv3_Pipeline_6                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv3_Pipeline_CLEARW_fu_292             |conv3_Pipeline_CLEARW             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv3_Pipeline_CLEARW2_fu_302            |conv3_Pipeline_CLEARW2            |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv3_Pipeline_CLEARW3_fu_311            |conv3_Pipeline_CLEARW3            |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |            |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |  Loop Name |    min   |    max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW  |  17257941|  17258604|  338391 ~ 338404|          -|          -|    51|        no|
        | + EXPORTH  |      4671|      4679|             1557|          -|          -|     3|        no|
        | + CLEARH   |      1554|      1557|              777|          -|          -|     2|        no|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    347|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    6501|  16320|    -|
|Memory           |      149|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1243|    -|
|Register         |        -|    -|     414|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      149|   16|    6915|  17910|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|    4|       4|     25|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_conv3_Pipeline_4_fu_256                  |conv3_Pipeline_4                  |        0|   0|    39|    88|    0|
    |grp_conv3_Pipeline_6_fu_280                  |conv3_Pipeline_6                  |        0|   0|    39|    88|    0|
    |grp_conv3_Pipeline_CLEARW_fu_292             |conv3_Pipeline_CLEARW             |        0|   0|    10|    57|    0|
    |grp_conv3_Pipeline_CLEARW2_fu_302            |conv3_Pipeline_CLEARW2            |        0|   0|    10|    57|    0|
    |grp_conv3_Pipeline_CLEARW3_fu_311            |conv3_Pipeline_CLEARW3            |        0|   0|    10|    57|    0|
    |grp_conv3_Pipeline_IN_ROW_COL_fu_230         |conv3_Pipeline_IN_ROW_COL         |        0|  15|  3800|  9271|    0|
    |grp_conv3_Pipeline_RELU_fu_244               |conv3_Pipeline_RELU               |        0|   0|    87|   191|    0|
    |grp_conv3_Pipeline_RELU1_fu_269              |conv3_Pipeline_RELU1              |        0|   0|    87|   191|    0|
    |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_221  |conv3_Pipeline_WEIGHTI_WEIGHTK_L  |        0|   0|    52|   289|    0|
    |grp_load_input_buffer_c3_fu_209              |load_input_buffer_c3              |        0|   1|  2367|  6031|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        0|  16|  6501| 16320|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                                   Memory                                   |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U            |conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_AUTOlbW  |        2|  0|   0|    0|    640|   24|     1|        15360|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U  |conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_AUTOlbW  |        2|  0|   0|    0|    640|   24|     1|        15360|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U            |conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOjbC  |       72|  0|   0|    0|  37440|   32|     1|      1198080|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U            |conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOjbC  |       72|  0|   0|    0|  37440|   32|     1|      1198080|
    |weight_buffer_0_U                                                           |conv3_weight_buffer_0_RAM_AUTO_1R1W                                               |        1|  0|   0|    0|    800|   18|     1|        14400|
    +----------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                                       |                                                                                  |      149|  0|   0|    0|  76960|  130|     5|      2441280|
    +----------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln135_fu_507_p2               |         +|   0|  0|  10|           3|           2|
    |add_ln138_1_fu_414_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln138_2_fu_439_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln138_3_fu_478_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln138_fu_375_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln31_fu_554_p2                |         +|   0|  0|  15|           8|           3|
    |add_ln71_1_fu_536_p2              |         +|   0|  0|  10|           3|           2|
    |add_ln71_2_fu_548_p2              |         +|   0|  0|  10|           3|           2|
    |add_ln71_fu_529_p2                |         +|   0|  0|  10|           3|           1|
    |sub_ln138_1_fu_468_p2             |         -|   0|  0|  27|          20|          20|
    |sub_ln138_fu_404_p2               |         -|   0|  0|  27|          20|          20|
    |ap_block_state23                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state35_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln135_1_fu_493_p2            |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln135_fu_365_p2              |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln31_fu_356_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln71_1_fu_542_p2             |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln71_fu_523_p2               |      icmp|   0|  0|  10|           3|           3|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln138_fu_429_p2                |        or|   0|  0|   3|           3|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 347|         232|         214|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                        Name                                       | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                          |  169|         38|    1|         38|
    |bh_reg_185                                                                         |    9|          2|    3|          6|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0            |   49|          9|   10|         90|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0                 |   49|          9|    1|          9|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1                 |    9|          2|    1|          2|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0                  |   37|          7|   24|        168|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0                 |   37|          7|    1|          7|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1                 |    9|          2|    1|          2|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0            |   14|          3|   16|         48|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1            |   14|          3|   16|         48|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0                 |   14|          3|    1|          3|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1                 |   14|          3|    1|          3|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we0                 |    9|          2|    1|          2|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we1                 |    9|          2|    1|          2|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0            |   14|          3|   16|         48|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1            |   14|          3|   16|         48|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0                 |   14|          3|    1|          3|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1                 |   14|          3|    1|          3|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we0                 |    9|          2|    1|          2|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we1                 |    9|          2|    1|          2|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0  |   49|          9|   10|         90|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0       |   49|          9|    1|          9|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1       |    9|          2|    1|          2|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0        |   37|          7|   24|        168|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0       |   37|          7|    1|          7|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1       |    9|          2|    1|          2|
    |h_1_reg_197                                                                        |    9|          2|    3|          6|
    |h_fu_134                                                                           |    9|          2|    8|         16|
    |m_axi_i3_ARVALID                                                                   |    9|          2|    1|          2|
    |m_axi_i3_RREADY                                                                    |    9|          2|    1|          2|
    |m_axi_o_AWADDR                                                                     |   26|          5|   64|        320|
    |m_axi_o_AWBURST                                                                    |   14|          3|    2|          6|
    |m_axi_o_AWCACHE                                                                    |   14|          3|    4|         12|
    |m_axi_o_AWID                                                                       |   14|          3|    1|          3|
    |m_axi_o_AWLEN                                                                      |   20|          4|   32|        128|
    |m_axi_o_AWLOCK                                                                     |   14|          3|    2|          6|
    |m_axi_o_AWPROT                                                                     |   14|          3|    3|          9|
    |m_axi_o_AWQOS                                                                      |   14|          3|    4|         12|
    |m_axi_o_AWREGION                                                                   |   14|          3|    4|         12|
    |m_axi_o_AWSIZE                                                                     |   14|          3|    3|          9|
    |m_axi_o_AWUSER                                                                     |   14|          3|    1|          3|
    |m_axi_o_AWVALID                                                                    |   20|          4|    1|          4|
    |m_axi_o_BREADY                                                                     |   20|          4|    1|          4|
    |m_axi_o_WDATA                                                                      |   14|          3|   32|         96|
    |m_axi_o_WID                                                                        |   14|          3|    1|          3|
    |m_axi_o_WLAST                                                                      |   14|          3|    1|          3|
    |m_axi_o_WSTRB                                                                      |   14|          3|    4|         12|
    |m_axi_o_WUSER                                                                      |   14|          3|    1|          3|
    |m_axi_o_WVALID                                                                     |   14|          3|    1|          3|
    |m_axi_w3_ARADDR                                                                    |   14|          3|   64|        192|
    |m_axi_w3_ARBURST                                                                   |    9|          2|    2|          4|
    |m_axi_w3_ARCACHE                                                                   |    9|          2|    4|          8|
    |m_axi_w3_ARID                                                                      |    9|          2|    1|          2|
    |m_axi_w3_ARLEN                                                                     |   14|          3|   32|         96|
    |m_axi_w3_ARLOCK                                                                    |    9|          2|    2|          4|
    |m_axi_w3_ARPROT                                                                    |    9|          2|    3|          6|
    |m_axi_w3_ARQOS                                                                     |    9|          2|    4|          8|
    |m_axi_w3_ARREGION                                                                  |    9|          2|    4|          8|
    |m_axi_w3_ARSIZE                                                                    |    9|          2|    3|          6|
    |m_axi_w3_ARUSER                                                                    |    9|          2|    1|          2|
    |m_axi_w3_ARVALID                                                                   |   14|          3|    1|          3|
    |m_axi_w3_RREADY                                                                    |    9|          2|    1|          2|
    |o_blk_n_AW                                                                         |    9|          2|    1|          2|
    |o_blk_n_B                                                                          |    9|          2|    1|          2|
    |w3_blk_n_AR                                                                        |    9|          2|    1|          2|
    |weight_buffer_0_address0                                                           |   14|          3|   10|         30|
    |weight_buffer_0_ce0                                                                |   14|          3|    1|          3|
    |weight_buffer_0_ce1                                                                |    9|          2|    1|          2|
    |weight_buffer_0_we0                                                                |    9|          2|    1|          2|
    +-----------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                              | 1243|        259|  465|       1870|
    +-----------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |add_ln135_reg_648                                         |   3|   0|    3|          0|
    |add_ln138_3_reg_629                                       |  64|   0|   64|          0|
    |add_ln71_1_reg_667                                        |   3|   0|    3|          0|
    |add_ln71_2_reg_675                                        |   3|   0|    3|          0|
    |add_ln71_reg_662                                          |   3|   0|    3|          0|
    |ap_CS_fsm                                                 |  37|   0|   37|          0|
    |bh_reg_185                                                |   3|   0|    3|          0|
    |grp_conv3_Pipeline_4_fu_256_ap_start_reg                  |   1|   0|    1|          0|
    |grp_conv3_Pipeline_6_fu_280_ap_start_reg                  |   1|   0|    1|          0|
    |grp_conv3_Pipeline_CLEARW2_fu_302_ap_start_reg            |   1|   0|    1|          0|
    |grp_conv3_Pipeline_CLEARW3_fu_311_ap_start_reg            |   1|   0|    1|          0|
    |grp_conv3_Pipeline_CLEARW_fu_292_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv3_Pipeline_IN_ROW_COL_fu_230_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv3_Pipeline_RELU1_fu_269_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv3_Pipeline_RELU_fu_244_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_221_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_input_buffer_c3_fu_209_ap_start_reg              |   1|   0|    1|          0|
    |h_1_reg_197                                               |   3|   0|    3|          0|
    |h_fu_134                                                  |   8|   0|    8|          0|
    |icmp_ln135_reg_612                                        |   1|   0|    1|          0|
    |icmp_ln71_reg_658                                         |   1|   0|    1|          0|
    |or_ln138_reg_622                                          |   2|   0|    3|          1|
    |shl_ln_reg_582                                            |  15|   0|   22|          7|
    |trunc_ln148_1_reg_642                                     |  62|   0|   62|          0|
    |trunc_ln4_reg_616                                         |  62|   0|   62|          0|
    |trunc_ln_reg_590                                          |  62|   0|   62|          0|
    |w3_addr_reg_595                                           |  64|   0|   64|          0|
    |zext_ln131_reg_606                                        |   8|   0|    9|          1|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 414|   0|  423|          9|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|m_axi_i3_AWVALID      |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWREADY      |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWADDR       |  out|   64|       m_axi|                    i3|       pointer|
|m_axi_i3_AWID         |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWLEN        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_AWSIZE       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_AWBURST      |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_AWLOCK       |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_AWCACHE      |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWPROT       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_AWQOS        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWREGION     |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWUSER       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WVALID       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WREADY       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WDATA        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_WSTRB        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_WLAST        |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WID          |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WUSER        |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARVALID      |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARREADY      |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARADDR       |  out|   64|       m_axi|                    i3|       pointer|
|m_axi_i3_ARID         |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARLEN        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_ARSIZE       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_ARBURST      |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_ARLOCK       |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_ARCACHE      |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARPROT       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_ARQOS        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARREGION     |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARUSER       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RVALID       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RREADY       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RDATA        |   in|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_RLAST        |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RID          |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RFIFONUM     |   in|   13|       m_axi|                    i3|       pointer|
|m_axi_i3_RUSER        |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RRESP        |   in|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_BVALID       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BREADY       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BRESP        |   in|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_BID          |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BUSER        |   in|    1|       m_axi|                    i3|       pointer|
|input_ftmap           |   in|   64|     ap_none|           input_ftmap|        scalar|
|m_axi_w3_AWVALID      |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWREADY      |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWADDR       |  out|   64|       m_axi|                    w3|       pointer|
|m_axi_w3_AWID         |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWLEN        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_AWSIZE       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_AWBURST      |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_AWLOCK       |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_AWCACHE      |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWPROT       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_AWQOS        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWREGION     |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWUSER       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WVALID       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WREADY       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WDATA        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_WSTRB        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_WLAST        |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WID          |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WUSER        |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARVALID      |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARREADY      |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARADDR       |  out|   64|       m_axi|                    w3|       pointer|
|m_axi_w3_ARID         |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARLEN        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_ARSIZE       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_ARBURST      |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_ARLOCK       |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_ARCACHE      |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARPROT       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_ARQOS        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARREGION     |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARUSER       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RVALID       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RREADY       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RDATA        |   in|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_RLAST        |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RID          |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RFIFONUM     |   in|   13|       m_axi|                    w3|       pointer|
|m_axi_w3_RUSER        |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RRESP        |   in|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_BVALID       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BREADY       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BRESP        |   in|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_BID          |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BUSER        |   in|    1|       m_axi|                    w3|       pointer|
|conv3_weights         |   in|   64|     ap_none|         conv3_weights|        scalar|
|conv3_biases_0_0_val  |   in|   15|     ap_none|  conv3_biases_0_0_val|        scalar|
|m_axi_o_AWVALID       |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWREADY       |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWADDR        |  out|   64|       m_axi|                     o|       pointer|
|m_axi_o_AWID          |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWLEN         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_AWSIZE        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_AWBURST       |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_AWLOCK        |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_AWCACHE       |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWPROT        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_AWQOS         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWREGION      |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWUSER        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WVALID        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WREADY        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_WDATA         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_WSTRB         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_WLAST         |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WID           |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WUSER         |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARVALID       |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARREADY       |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARADDR        |  out|   64|       m_axi|                     o|       pointer|
|m_axi_o_ARID          |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARLEN         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_ARSIZE        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_ARBURST       |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_ARLOCK        |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_ARCACHE       |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARPROT        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_ARQOS         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARREGION      |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARUSER        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_RVALID        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RREADY        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_RDATA         |   in|   32|       m_axi|                     o|       pointer|
|m_axi_o_RLAST         |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RID           |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RFIFONUM      |   in|   13|       m_axi|                     o|       pointer|
|m_axi_o_RUSER         |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RRESP         |   in|    2|       m_axi|                     o|       pointer|
|m_axi_o_BVALID        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_BREADY        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_BRESP         |   in|    2|       m_axi|                     o|       pointer|
|m_axi_o_BID           |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_BUSER         |   in|    1|       m_axi|                     o|       pointer|
|output_ftmap          |   in|   64|     ap_none|          output_ftmap|        scalar|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 23 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 32 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 15 
32 --> 33 35 
33 --> 34 
34 --> 35 
35 --> 36 2 
36 --> 37 
37 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 38 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_9, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_17, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_16, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 42 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv3_biases_0_0_val" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 43 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 44 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 45 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %conv3_biases_0_0_val_read, i7 0" [src/conv3.cpp:141->src/conv3.cpp:64]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 47 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 48 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln118" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 49 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %h" [src/conv3.cpp:31]   --->   Operation 50 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_IN" [src/conv3.cpp:31]   --->   Operation 51 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h" [src/conv3.cpp:31]   --->   Operation 52 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %h_2, i8 255" [src/conv3.cpp:31]   --->   Operation 53 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_IN.split, void %for.end132" [src/conv3.cpp:31]   --->   Operation 54 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [src/conv3.cpp:67]   --->   Operation 55 'ret' 'ret_ln67' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 56 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 57 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 58 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 59 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 60 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 61 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 62 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 63 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.44>
ST_11 : Operation 64 [2/2] (4.44ns)   --->   "%call_ln34 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2" [src/conv3.cpp:34]   --->   Operation 64 'call' 'call_ln34' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln118 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i18 %weight_buffer_0" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 65 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln34 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2" [src/conv3.cpp:34]   --->   Operation 66 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln118 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i18 %weight_buffer_0" [src/conv3.cpp:118->src/conv3.cpp:35]   --->   Operation 67 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i18 %weight_buffer_0"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i8 %h_2" [src/conv3.cpp:131->src/conv3.cpp:64]   --->   Operation 69 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:31]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv3.cpp:31]   --->   Operation 71 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i18 %weight_buffer_0"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 73 [1/1] (0.42ns)   --->   "%br_ln135 = br void %RELU.0.i" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 73 'br' 'br_ln135' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.73>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln135, void %for.body8.1.i.preheader, i3 0, void %TILE_IN.split" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 74 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (0.67ns)   --->   "%icmp_ln135 = icmp_ult  i3 %bh, i3 5" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 75 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 76 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i3 %bh" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 77 'zext' 'zext_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 78 [2/2] (1.23ns)   --->   "%call_ln135 = call void @conv3_Pipeline_RELU, i3 %bh, i22 %shl_ln, i22 %shl_ln, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 78 'call' 'call_ln135' <Predicate = (icmp_ln135)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 79 [1/1] (0.76ns)   --->   "%add_ln138 = add i9 %zext_ln135, i9 %zext_ln131" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 79 'add' 'add_ln138' <Predicate = (icmp_ln135)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln138, i10 0" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 80 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i19 %shl_ln2" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 81 'zext' 'zext_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln138_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln138, i2 0" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 82 'bitconcatenate' 'shl_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i11 %shl_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 83 'zext' 'zext_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.88ns)   --->   "%sub_ln138 = sub i20 %zext_ln138, i20 %zext_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 84 'sub' 'sub_ln138' <Predicate = (icmp_ln135)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i20 %sub_ln138" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 85 'sext' 'sext_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (1.08ns)   --->   "%add_ln138_1 = add i64 %sext_ln138, i64 %output_ftmap_read" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 86 'add' 'add_ln138_1' <Predicate = (icmp_ln135)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln138_1, i32 2, i32 63" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 87 'partselect' 'trunc_ln4' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln138 = or i3 %bh, i3 1" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 88 'or' 'or_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i3 %or_ln138" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 89 'zext' 'zext_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.76ns)   --->   "%add_ln138_2 = add i9 %zext_ln138_2, i9 %zext_ln131" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 90 'add' 'add_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln138_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln138_2, i10 0" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 91 'bitconcatenate' 'shl_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i19 %shl_ln138_2" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 92 'zext' 'zext_ln138_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln138_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln138_2, i2 0" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 93 'bitconcatenate' 'shl_ln138_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln138_4 = zext i11 %shl_ln138_3" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 94 'zext' 'zext_ln138_4' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.88ns)   --->   "%sub_ln138_1 = sub i20 %zext_ln138_3, i20 %zext_ln138_4" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 95 'sub' 'sub_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i20 %sub_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 96 'sext' 'sext_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (1.08ns)   --->   "%add_ln138_3 = add i64 %sext_ln138_1, i64 %output_ftmap_read" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 97 'add' 'add_ln138_3' <Predicate = (icmp_ln135)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln135 = call void @conv3_Pipeline_RELU, i3 %bh, i22 %shl_ln, i22 %shl_ln, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 98 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln148 = sext i62 %trunc_ln4" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 99 'sext' 'sext_ln148' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln148" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 100 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (7.30ns)   --->   "%empty_200 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr, i32 255" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 101 'writereq' 'empty_200' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 102 [2/2] (1.23ns)   --->   "%call_ln148 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 102 'call' 'call_ln148' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln148 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 103 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 104 [5/5] (7.30ns)   --->   "%empty_201 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 104 'writeresp' 'empty_201' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 105 [4/5] (7.30ns)   --->   "%empty_201 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 105 'writeresp' 'empty_201' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 106 [3/5] (7.30ns)   --->   "%empty_201 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 106 'writeresp' 'empty_201' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 107 [2/5] (7.30ns)   --->   "%empty_201 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 107 'writeresp' 'empty_201' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln135 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 109 'specloopname' 'specloopname_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_23 : Operation 110 [1/5] (7.30ns)   --->   "%empty_201 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 110 'writeresp' 'empty_201' <Predicate = (icmp_ln135)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 111 [1/1] (0.67ns)   --->   "%icmp_ln135_1 = icmp_ult  i3 %or_ln138, i3 5" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 111 'icmp' 'icmp_ln135_1' <Predicate = (icmp_ln135)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 112 'br' 'br_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_23 : Operation 113 [2/2] (1.23ns)   --->   "%call_ln138 = call void @conv3_Pipeline_RELU1, i3 %or_ln138, i22 %shl_ln, i22 %shl_ln, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 113 'call' 'call_ln138' <Predicate = (icmp_ln135 & icmp_ln135_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln148_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln138_3, i32 2, i32 63" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 114 'partselect' 'trunc_ln148_1' <Predicate = (icmp_ln135 & icmp_ln135_1)> <Delay = 0.00>
ST_23 : Operation 115 [1/1] (0.67ns)   --->   "%add_ln135 = add i3 %bh, i3 2" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 115 'add' 'add_ln135' <Predicate = (icmp_ln135 & icmp_ln135_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln71 = br void %CLEARW.0.i.i" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 116 'br' 'br_ln71' <Predicate = (!icmp_ln135_1) | (!icmp_ln135)> <Delay = 0.42>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln138 = call void @conv3_Pipeline_RELU1, i3 %or_ln138, i22 %shl_ln, i22 %shl_ln, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:138->src/conv3.cpp:64]   --->   Operation 117 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln148_1 = sext i62 %trunc_ln148_1" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 118 'sext' 'sext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln148_1" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 119 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (7.30ns)   --->   "%empty_202 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr_1, i32 255" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 120 'writereq' 'empty_202' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 121 [2/2] (1.23ns)   --->   "%call_ln148 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln148_1, i3 %or_ln138, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 121 'call' 'call_ln148' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln148 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln148_1, i3 %or_ln138, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:148->src/conv3.cpp:64]   --->   Operation 122 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 123 [5/5] (7.30ns)   --->   "%empty_203 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 123 'writeresp' 'empty_203' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 124 [4/5] (7.30ns)   --->   "%empty_203 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 124 'writeresp' 'empty_203' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 125 [3/5] (7.30ns)   --->   "%empty_203 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 125 'writeresp' 'empty_203' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 126 [2/5] (7.30ns)   --->   "%empty_203 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 126 'writeresp' 'empty_203' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 127 [1/5] (7.30ns)   --->   "%empty_203 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 127 'writeresp' 'empty_203' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln135 = br void %RELU.0.i" [src/conv3.cpp:135->src/conv3.cpp:64]   --->   Operation 128 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 32 <SV = 23> <Delay = 1.90>
ST_32 : Operation 129 [1/1] (0.00ns)   --->   "%h_1 = phi i3 %add_ln71_2, void %for.body8.2.i.i.preheader, i3 0, void %for.end50.i" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 129 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 130 [1/1] (0.67ns)   --->   "%icmp_ln71 = icmp_ult  i3 %h_1, i3 5" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 130 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %_Z23export_output_buffer_c3PA5_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi15ELi1ELS0_5ELS1_3ELi0EEii.exit, void %CLEARW.0.i.i.split" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 131 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 132 [2/2] (1.23ns)   --->   "%call_ln71 = call void @conv3_Pipeline_CLEARW, i3 %h_1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 132 'call' 'call_ln71' <Predicate = (icmp_ln71)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln71 = call void @conv3_Pipeline_CLEARW, i3 %h_1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 133 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 25> <Delay = 1.90>
ST_34 : Operation 134 [1/1] (0.67ns)   --->   "%add_ln71 = add i3 %h_1, i3 1" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 134 'add' 'add_ln71' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 135 [2/2] (1.23ns)   --->   "%call_ln71 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln71, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 135 'call' 'call_ln71' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 26> <Delay = 1.77>
ST_35 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_35 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 137 'specloopname' 'specloopname_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_35 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln71 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln71, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 138 'call' 'call_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 139 [1/1] (0.67ns)   --->   "%add_ln71_1 = add i3 %h_1, i3 2" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 139 'add' 'add_ln71_1' <Predicate = (icmp_ln71)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 140 [1/1] (0.67ns)   --->   "%icmp_ln71_1 = icmp_ult  i3 %add_ln71_1, i3 5" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 140 'icmp' 'icmp_ln71_1' <Predicate = (icmp_ln71)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %_Z23export_output_buffer_c3PA5_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi15ELi1ELS0_5ELS1_3ELi0EEii.exit, void %for.body8.2.i.i.preheader" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 141 'br' 'br_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_35 : Operation 142 [1/1] (0.67ns)   --->   "%add_ln71_2 = add i3 %h_1, i3 3" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 142 'add' 'add_ln71_2' <Predicate = (icmp_ln71 & icmp_ln71_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 143 [1/1] (0.76ns)   --->   "%add_ln31 = add i8 %h_2, i8 5" [src/conv3.cpp:31]   --->   Operation 143 'add' 'add_ln31' <Predicate = (!icmp_ln71_1) | (!icmp_ln71)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln31, i8 %h" [src/conv3.cpp:31]   --->   Operation 144 'store' 'store_ln31' <Predicate = (!icmp_ln71_1) | (!icmp_ln71)> <Delay = 0.42>
ST_35 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_IN" [src/conv3.cpp:31]   --->   Operation 145 'br' 'br_ln31' <Predicate = (!icmp_ln71_1) | (!icmp_ln71)> <Delay = 0.00>

State 36 <SV = 27> <Delay = 1.23>
ST_36 : Operation 146 [2/2] (1.23ns)   --->   "%call_ln71 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln71_1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 146 'call' 'call_ln71' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 28> <Delay = 0.00>
ST_37 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln71 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln71_1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 147 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln71 = br void %CLEARW.0.i.i" [src/conv3.cpp:71->src/conv3.cpp:151->src/conv3.cpp:64]   --->   Operation 148 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ weight_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                         (alloca           ) [ 01111111111111111111111111111111111111]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
output_ftmap_read         (read             ) [ 00111111111111111111111111111111111111]
conv3_biases_0_0_val_read (read             ) [ 00000000000000000000000000000000000000]
conv3_weights_read        (read             ) [ 00000000000000000000000000000000000000]
input_ftmap_read          (read             ) [ 00111111111111111111111111111111111111]
shl_ln                    (bitconcatenate   ) [ 00111111111111111111111111111111111111]
trunc_ln                  (partselect       ) [ 00111111111111111111111111111111111111]
sext_ln118                (sext             ) [ 00000000000000000000000000000000000000]
w3_addr                   (getelementptr    ) [ 00111111111111111111111111111111111111]
store_ln31                (store            ) [ 00000000000000000000000000000000000000]
br_ln31                   (br               ) [ 00000000000000000000000000000000000000]
h_2                       (load             ) [ 00011111111111111111111111111111111111]
icmp_ln31                 (icmp             ) [ 00111111111111111111111111111111111111]
br_ln31                   (br               ) [ 00000000000000000000000000000000000000]
ret_ln67                  (ret              ) [ 00000000000000000000000000000000000000]
empty                     (readreq          ) [ 00000000000000000000000000000000000000]
call_ln34                 (call             ) [ 00000000000000000000000000000000000000]
call_ln118                (call             ) [ 00000000000000000000000000000000000000]
zext_ln131                (zext             ) [ 00000000000000011111111111111111000000]
speclooptripcount_ln31    (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln31         (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln0                  (call             ) [ 00000000000000000000000000000000000000]
br_ln135                  (br               ) [ 00111111111111111111111111111111111111]
bh                        (phi              ) [ 00000000000000011111111100000000000000]
icmp_ln135                (icmp             ) [ 00111111111111111111111111111111111111]
br_ln135                  (br               ) [ 00000000000000000000000000000000000000]
zext_ln135                (zext             ) [ 00000000000000000000000000000000000000]
add_ln138                 (add              ) [ 00000000000000000000000000000000000000]
shl_ln2                   (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln138                (zext             ) [ 00000000000000000000000000000000000000]
shl_ln138_1               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln138_1              (zext             ) [ 00000000000000000000000000000000000000]
sub_ln138                 (sub              ) [ 00000000000000000000000000000000000000]
sext_ln138                (sext             ) [ 00000000000000000000000000000000000000]
add_ln138_1               (add              ) [ 00000000000000000000000000000000000000]
trunc_ln4                 (partselect       ) [ 00000000000000001110000000000000000000]
or_ln138                  (or               ) [ 00000000000000001111111111100000000000]
zext_ln138_2              (zext             ) [ 00000000000000000000000000000000000000]
add_ln138_2               (add              ) [ 00000000000000000000000000000000000000]
shl_ln138_2               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln138_3              (zext             ) [ 00000000000000000000000000000000000000]
shl_ln138_3               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln138_4              (zext             ) [ 00000000000000000000000000000000000000]
sub_ln138_1               (sub              ) [ 00000000000000000000000000000000000000]
sext_ln138_1              (sext             ) [ 00000000000000000000000000000000000000]
add_ln138_3               (add              ) [ 00000000000000001111111100000000000000]
call_ln135                (call             ) [ 00000000000000000000000000000000000000]
sext_ln148                (sext             ) [ 00000000000000000000000000000000000000]
o_addr                    (getelementptr    ) [ 00111111111111110111111111111111111111]
empty_200                 (writereq         ) [ 00000000000000000000000000000000000000]
call_ln148                (call             ) [ 00000000000000000000000000000000000000]
speclooptripcount_ln135   (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln135        (specloopname     ) [ 00000000000000000000000000000000000000]
empty_201                 (writeresp        ) [ 00000000000000000000000000000000000000]
icmp_ln135_1              (icmp             ) [ 00111111111111111111111111111111111111]
br_ln135                  (br               ) [ 00000000000000000000000000000000000000]
trunc_ln148_1             (partselect       ) [ 00000000000000000000000011100000000000]
add_ln135                 (add              ) [ 00111111111111110000000011111111111111]
br_ln71                   (br               ) [ 00111111111111111111111111111111111111]
call_ln138                (call             ) [ 00000000000000000000000000000000000000]
sext_ln148_1              (sext             ) [ 00000000000000000000000000000000000000]
o_addr_1                  (getelementptr    ) [ 00000000000000000000000001111111000000]
empty_202                 (writereq         ) [ 00000000000000000000000000000000000000]
call_ln148                (call             ) [ 00000000000000000000000000000000000000]
empty_203                 (writeresp        ) [ 00000000000000000000000000000000000000]
br_ln135                  (br               ) [ 00111111111111111111111111111111111111]
h_1                       (phi              ) [ 00000000000000000000000000000000111100]
icmp_ln71                 (icmp             ) [ 00111111111111111111111111111111111111]
br_ln71                   (br               ) [ 00000000000000000000000000000000000000]
call_ln71                 (call             ) [ 00000000000000000000000000000000000000]
add_ln71                  (add              ) [ 00111111111111111111111111111111100111]
speclooptripcount_ln71    (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln71         (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln71                 (call             ) [ 00000000000000000000000000000000000000]
add_ln71_1                (add              ) [ 00000000000000000000000000000000000011]
icmp_ln71_1               (icmp             ) [ 00111111111111111111111111111111111111]
br_ln71                   (br               ) [ 00000000000000000000000000000000000000]
add_ln71_2                (add              ) [ 00111111111111111111111111111111100011]
add_ln31                  (add              ) [ 00000000000000000000000000000000000000]
store_ln31                (store            ) [ 00000000000000000000000000000000000000]
br_ln31                   (br               ) [ 00000000000000000000000000000000000000]
call_ln71                 (call             ) [ 00000000000000000000000000000000000000]
br_ln71                   (br               ) [ 00111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i15.i7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_buffer_c3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_WEIGHTI_WEIGHTK_L"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_IN_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="h_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="output_ftmap_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv3_biases_0_0_val_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="15" slack="0"/>
<pin id="146" dir="0" index="1" bw="15" slack="0"/>
<pin id="147" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv3_weights_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="input_ftmap_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_readreq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2"/>
<pin id="165" dir="0" index="2" bw="11" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_writeresp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="9" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_200/16 empty_201/19 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_writeresp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="9" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_202/24 empty_203/27 "/>
</bind>
</comp>

<comp id="185" class="1005" name="bh_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="1"/>
<pin id="187" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="bh_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/15 "/>
</bind>
</comp>

<comp id="197" class="1005" name="h_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="1"/>
<pin id="199" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_1 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="h_1_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_1/32 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_load_input_buffer_c3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="64" slack="10"/>
<pin id="213" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="4" bw="32" slack="0"/>
<pin id="215" dir="0" index="5" bw="32" slack="0"/>
<pin id="216" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="62" slack="10"/>
<pin id="225" dir="0" index="3" bw="18" slack="0"/>
<pin id="226" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_conv3_Pipeline_IN_ROW_COL_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="0" index="3" bw="32" slack="0"/>
<pin id="235" dir="0" index="4" bw="24" slack="0"/>
<pin id="236" dir="0" index="5" bw="18" slack="0"/>
<pin id="237" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_conv3_Pipeline_RELU_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="3" slack="0"/>
<pin id="247" dir="0" index="2" bw="22" slack="14"/>
<pin id="248" dir="0" index="3" bw="22" slack="14"/>
<pin id="249" dir="0" index="4" bw="24" slack="0"/>
<pin id="250" dir="0" index="5" bw="24" slack="0"/>
<pin id="251" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln135/15 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_conv3_Pipeline_4_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="62" slack="2"/>
<pin id="260" dir="0" index="3" bw="3" slack="2"/>
<pin id="261" dir="0" index="4" bw="24" slack="0"/>
<pin id="262" dir="0" index="5" bw="24" slack="0"/>
<pin id="263" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln148/17 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_conv3_Pipeline_RELU1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="8"/>
<pin id="272" dir="0" index="2" bw="22" slack="22"/>
<pin id="273" dir="0" index="3" bw="22" slack="22"/>
<pin id="274" dir="0" index="4" bw="24" slack="0"/>
<pin id="275" dir="0" index="5" bw="24" slack="0"/>
<pin id="276" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/23 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_conv3_Pipeline_6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="62" slack="2"/>
<pin id="284" dir="0" index="3" bw="3" slack="10"/>
<pin id="285" dir="0" index="4" bw="24" slack="0"/>
<pin id="286" dir="0" index="5" bw="24" slack="0"/>
<pin id="287" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln148/25 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_conv3_Pipeline_CLEARW_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="0" index="2" bw="24" slack="0"/>
<pin id="296" dir="0" index="3" bw="24" slack="0"/>
<pin id="297" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/32 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_conv3_Pipeline_CLEARW2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="0" index="2" bw="24" slack="0"/>
<pin id="306" dir="0" index="3" bw="24" slack="0"/>
<pin id="307" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/34 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_conv3_Pipeline_CLEARW3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="1"/>
<pin id="314" dir="0" index="2" bw="24" slack="0"/>
<pin id="315" dir="0" index="3" bw="24" slack="0"/>
<pin id="316" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/36 "/>
</bind>
</comp>

<comp id="320" class="1004" name="shl_ln_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="22" slack="0"/>
<pin id="322" dir="0" index="1" bw="15" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="22" slack="14"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="62" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="0" index="3" bw="7" slack="0"/>
<pin id="333" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln118_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="62" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="w3_addr_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln31_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="h_2_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln31_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln131_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="364" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/14 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln135_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="0" index="1" bw="3" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/15 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln135_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/15 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln138_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="1"/>
<pin id="378" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/15 "/>
</bind>
</comp>

<comp id="380" class="1004" name="shl_ln2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="19" slack="0"/>
<pin id="382" dir="0" index="1" bw="9" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/15 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln138_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="19" slack="0"/>
<pin id="390" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/15 "/>
</bind>
</comp>

<comp id="392" class="1004" name="shl_ln138_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="11" slack="0"/>
<pin id="394" dir="0" index="1" bw="9" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_1/15 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln138_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/15 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sub_ln138_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="19" slack="0"/>
<pin id="406" dir="0" index="1" bw="11" slack="0"/>
<pin id="407" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln138/15 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln138_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="20" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/15 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln138_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="20" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="14"/>
<pin id="417" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_1/15 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="62" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="0"/>
<pin id="422" dir="0" index="2" bw="3" slack="0"/>
<pin id="423" dir="0" index="3" bw="7" slack="0"/>
<pin id="424" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/15 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln138_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="0"/>
<pin id="431" dir="0" index="1" bw="3" slack="0"/>
<pin id="432" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln138/15 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln138_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_2/15 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln138_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="1"/>
<pin id="442" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_2/15 "/>
</bind>
</comp>

<comp id="444" class="1004" name="shl_ln138_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="19" slack="0"/>
<pin id="446" dir="0" index="1" bw="9" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_2/15 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln138_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="19" slack="0"/>
<pin id="454" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_3/15 "/>
</bind>
</comp>

<comp id="456" class="1004" name="shl_ln138_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="0" index="1" bw="9" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_3/15 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln138_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_4/15 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sub_ln138_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="19" slack="0"/>
<pin id="470" dir="0" index="1" bw="11" slack="0"/>
<pin id="471" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln138_1/15 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln138_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="20" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138_1/15 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln138_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="20" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="14"/>
<pin id="481" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_3/15 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln148_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="62" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148/16 "/>
</bind>
</comp>

<comp id="486" class="1004" name="o_addr_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="0"/>
<pin id="489" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr/16 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln135_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="8"/>
<pin id="495" dir="0" index="1" bw="3" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135_1/23 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln148_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="62" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="8"/>
<pin id="501" dir="0" index="2" bw="3" slack="0"/>
<pin id="502" dir="0" index="3" bw="7" slack="0"/>
<pin id="503" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln148_1/23 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln135_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="8"/>
<pin id="509" dir="0" index="1" bw="3" slack="0"/>
<pin id="510" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/23 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln148_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="62" slack="1"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148_1/24 "/>
</bind>
</comp>

<comp id="516" class="1004" name="o_addr_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr_1/24 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln71_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/32 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln71_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="2"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/34 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln71_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="3"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/35 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln71_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="0" index="1" bw="3" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_1/35 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln71_2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="3"/>
<pin id="550" dir="0" index="1" bw="3" slack="0"/>
<pin id="551" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_2/35 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln31_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="556" dir="0" index="1" bw="4" slack="0"/>
<pin id="557" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/35 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln31_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="26"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/35 "/>
</bind>
</comp>

<comp id="564" class="1005" name="h_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="571" class="1005" name="output_ftmap_read_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="14"/>
<pin id="573" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="577" class="1005" name="input_ftmap_read_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="10"/>
<pin id="579" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="582" class="1005" name="shl_ln_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="22" slack="14"/>
<pin id="584" dir="1" index="1" bw="22" slack="14"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="590" class="1005" name="trunc_ln_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="62" slack="10"/>
<pin id="592" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="595" class="1005" name="w3_addr_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="2"/>
<pin id="597" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w3_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="zext_ln131_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="1"/>
<pin id="608" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln131 "/>
</bind>
</comp>

<comp id="612" class="1005" name="icmp_ln135_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="8"/>
<pin id="614" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="616" class="1005" name="trunc_ln4_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="62" slack="1"/>
<pin id="618" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="622" class="1005" name="or_ln138_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="3" slack="8"/>
<pin id="624" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="or_ln138 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln138_3_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="8"/>
<pin id="631" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln138_3 "/>
</bind>
</comp>

<comp id="634" class="1005" name="o_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="3"/>
<pin id="636" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr "/>
</bind>
</comp>

<comp id="642" class="1005" name="trunc_ln148_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="62" slack="1"/>
<pin id="644" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln148_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="add_ln135_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="1"/>
<pin id="650" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln135 "/>
</bind>
</comp>

<comp id="653" class="1005" name="o_addr_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="3"/>
<pin id="655" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="icmp_ln71_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="3"/>
<pin id="660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="662" class="1005" name="add_ln71_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="1"/>
<pin id="664" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="667" class="1005" name="add_ln71_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="1"/>
<pin id="669" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="add_ln71_2_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="1"/>
<pin id="677" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="50" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="102" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="104" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="108" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="182"><net_src comp="102" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="104" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="184"><net_src comp="108" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="86" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="86" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="217"><net_src comp="72" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="209" pin=4"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="209" pin=5"/></net>

<net id="227"><net_src comp="74" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="230" pin=4"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="230" pin=5"/></net>

<net id="252"><net_src comp="90" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="189" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="244" pin=4"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="244" pin=5"/></net>

<net id="264"><net_src comp="106" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="185" pin="1"/><net_sink comp="256" pin=3"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="256" pin=4"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="256" pin=5"/></net>

<net id="277"><net_src comp="114" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="279"><net_src comp="22" pin="0"/><net_sink comp="269" pin=5"/></net>

<net id="288"><net_src comp="118" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="280" pin=4"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="280" pin=5"/></net>

<net id="298"><net_src comp="120" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="201" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="308"><net_src comp="122" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="20" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="317"><net_src comp="132" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="325"><net_src comp="54" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="144" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="334"><net_src comp="58" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="150" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="60" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="328" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="4" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="360"><net_src comp="353" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="66" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="369"><net_src comp="189" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="88" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="189" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="92" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="94" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="96" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="375" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="98" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="388" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="414" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="433"><net_src comp="189" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="100" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="92" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="94" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="96" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="439" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="98" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="467"><net_src comp="456" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="452" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="490"><net_src comp="10" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="486" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="497"><net_src comp="88" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="58" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="506"><net_src comp="62" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="511"><net_src comp="185" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="116" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="520"><net_src comp="10" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="516" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="527"><net_src comp="201" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="88" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="197" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="100" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="529" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="540"><net_src comp="197" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="116" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="88" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="197" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="128" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="130" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="134" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="574"><net_src comp="138" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="580"><net_src comp="156" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="585"><net_src comp="320" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="589"><net_src comp="582" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="593"><net_src comp="328" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="598"><net_src comp="342" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="609"><net_src comp="362" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="615"><net_src comp="365" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="419" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="625"><net_src comp="429" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="632"><net_src comp="478" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="637"><net_src comp="486" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="645"><net_src comp="498" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="651"><net_src comp="507" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="656"><net_src comp="516" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="661"><net_src comp="523" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="529" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="670"><net_src comp="536" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="678"><net_src comp="548" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i3 | {}
	Port: w3 | {}
	Port: o | {16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3 | {11 12 }
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2 | {11 12 }
	Port: weight_buffer_0 | {11 12 }
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1 | {13 14 15 16 23 24 32 33 34 35 36 37 }
	Port: conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255 | {13 14 15 16 23 24 32 33 34 35 36 37 }
 - Input state : 
	Port: conv3 : i3 | {11 12 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : w3 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : o | {}
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3 | {13 14 }
	Port: conv3 : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2 | {13 14 }
	Port: conv3 : weight_buffer_0 | {13 14 }
	Port: conv3 : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1 | {13 14 15 16 17 18 23 24 25 26 }
	Port: conv3 : conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255 | {13 14 15 16 17 18 23 24 25 26 }
  - Chain level:
	State 1
		sext_ln118 : 1
		w3_addr : 2
		store_ln31 : 1
	State 2
		icmp_ln31 : 1
		br_ln31 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		icmp_ln135 : 1
		br_ln135 : 2
		zext_ln135 : 1
		call_ln135 : 1
		add_ln138 : 2
		shl_ln2 : 3
		zext_ln138 : 4
		shl_ln138_1 : 3
		zext_ln138_1 : 4
		sub_ln138 : 5
		sext_ln138 : 6
		add_ln138_1 : 7
		trunc_ln4 : 8
		or_ln138 : 1
		zext_ln138_2 : 1
		add_ln138_2 : 2
		shl_ln138_2 : 3
		zext_ln138_3 : 4
		shl_ln138_3 : 3
		zext_ln138_4 : 4
		sub_ln138_1 : 5
		sext_ln138_1 : 6
		add_ln138_3 : 7
	State 16
		o_addr : 1
		empty_200 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		br_ln135 : 1
	State 24
		o_addr_1 : 1
		empty_202 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		icmp_ln71 : 1
		br_ln71 : 2
		call_ln71 : 1
	State 33
	State 34
		call_ln71 : 1
	State 35
		icmp_ln71_1 : 1
		br_ln71 : 2
		store_ln31 : 1
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |       grp_load_input_buffer_c3_fu_209       |    1    | 3.95182 |   8404  |   4474  |
|          | grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_221 |    0    |    0    |   111   |   203   |
|          |     grp_conv3_Pipeline_IN_ROW_COL_fu_230    |    15   | 17.6289 |   5159  |   9293  |
|          |        grp_conv3_Pipeline_RELU_fu_244       |    0    |  0.854  |    84   |   140   |
|   call   |         grp_conv3_Pipeline_4_fu_256         |    0    |  0.854  |   150   |    57   |
|          |       grp_conv3_Pipeline_RELU1_fu_269       |    0    |  0.854  |    84   |   140   |
|          |         grp_conv3_Pipeline_6_fu_280         |    0    |  0.854  |   150   |    57   |
|          |       grp_conv3_Pipeline_CLEARW_fu_292      |    0    |    0    |    8    |    30   |
|          |      grp_conv3_Pipeline_CLEARW2_fu_302      |    0    |    0    |    8    |    30   |
|          |      grp_conv3_Pipeline_CLEARW3_fu_311      |    0    |    0    |    8    |    30   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               add_ln138_fu_375              |    0    |    0    |    0    |    15   |
|          |              add_ln138_1_fu_414             |    0    |    0    |    0    |    71   |
|          |              add_ln138_2_fu_439             |    0    |    0    |    0    |    15   |
|          |              add_ln138_3_fu_478             |    0    |    0    |    0    |    71   |
|    add   |               add_ln135_fu_507              |    0    |    0    |    0    |    10   |
|          |               add_ln71_fu_529               |    0    |    0    |    0    |    10   |
|          |              add_ln71_1_fu_536              |    0    |    0    |    0    |    10   |
|          |              add_ln71_2_fu_548              |    0    |    0    |    0    |    10   |
|          |               add_ln31_fu_554               |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln31_fu_356              |    0    |    0    |    0    |    15   |
|          |              icmp_ln135_fu_365              |    0    |    0    |    0    |    10   |
|   icmp   |             icmp_ln135_1_fu_493             |    0    |    0    |    0    |    10   |
|          |               icmp_ln71_fu_523              |    0    |    0    |    0    |    10   |
|          |              icmp_ln71_1_fu_542             |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    sub   |               sub_ln138_fu_404              |    0    |    0    |    0    |    26   |
|          |              sub_ln138_1_fu_468             |    0    |    0    |    0    |    26   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |        output_ftmap_read_read_fu_138        |    0    |    0    |    0    |    0    |
|   read   |    conv3_biases_0_0_val_read_read_fu_144    |    0    |    0    |    0    |    0    |
|          |        conv3_weights_read_read_fu_150       |    0    |    0    |    0    |    0    |
|          |         input_ftmap_read_read_fu_156        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_162             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_169            |    0    |    0    |    0    |    0    |
|          |             grp_writeresp_fu_177            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                shl_ln_fu_320                |    0    |    0    |    0    |    0    |
|          |                shl_ln2_fu_380               |    0    |    0    |    0    |    0    |
|bitconcatenate|              shl_ln138_1_fu_392             |    0    |    0    |    0    |    0    |
|          |              shl_ln138_2_fu_444             |    0    |    0    |    0    |    0    |
|          |              shl_ln138_3_fu_456             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln_fu_328               |    0    |    0    |    0    |    0    |
|partselect|               trunc_ln4_fu_419              |    0    |    0    |    0    |    0    |
|          |             trunc_ln148_1_fu_498            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln118_fu_338              |    0    |    0    |    0    |    0    |
|          |              sext_ln138_fu_410              |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln138_1_fu_474             |    0    |    0    |    0    |    0    |
|          |              sext_ln148_fu_483              |    0    |    0    |    0    |    0    |
|          |             sext_ln148_1_fu_513             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln131_fu_362              |    0    |    0    |    0    |    0    |
|          |              zext_ln135_fu_371              |    0    |    0    |    0    |    0    |
|          |              zext_ln138_fu_388              |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln138_1_fu_400             |    0    |    0    |    0    |    0    |
|          |             zext_ln138_2_fu_435             |    0    |    0    |    0    |    0    |
|          |             zext_ln138_3_fu_452             |    0    |    0    |    0    |    0    |
|          |             zext_ln138_4_fu_464             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln138_fu_429               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    16   | 24.9967 |  14166  |  14788  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln135_reg_648    |    3   |
|   add_ln138_3_reg_629   |   64   |
|    add_ln71_1_reg_667   |    3   |
|    add_ln71_2_reg_675   |    3   |
|     add_ln71_reg_662    |    3   |
|        bh_reg_185       |    3   |
|       h_1_reg_197       |    3   |
|        h_reg_564        |    8   |
|    icmp_ln135_reg_612   |    1   |
|    icmp_ln71_reg_658    |    1   |
| input_ftmap_read_reg_577|   64   |
|     o_addr_1_reg_653    |   32   |
|      o_addr_reg_634     |   32   |
|     or_ln138_reg_622    |    3   |
|output_ftmap_read_reg_571|   64   |
|      shl_ln_reg_582     |   22   |
|  trunc_ln148_1_reg_642  |   62   |
|    trunc_ln4_reg_616    |   62   |
|     trunc_ln_reg_590    |   62   |
|     w3_addr_reg_595     |   32   |
|    zext_ln131_reg_606   |    9   |
+-------------------------+--------+
|          Total          |   536  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|        grp_writeresp_fu_169       |  p0  |   2  |   1  |    2   |
|        grp_writeresp_fu_169       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_writeresp_fu_177       |  p0  |   2  |   1  |    2   |
|        grp_writeresp_fu_177       |  p1  |   2  |  32  |   64   ||    9    |
|             bh_reg_185            |  p0  |   2  |   3  |    6   ||    9    |
|            h_1_reg_197            |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv3_Pipeline_CLEARW2_fu_302 |  p1  |   2  |   3  |    6   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   150  ||  2.989  ||    45   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   24   |  14166 |  14788 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   536  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   27   |  14702 |  14833 |
+-----------+--------+--------+--------+--------+
