 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fpu
Version: M-2016.12-SP1
Date   : Wed May  1 15:38:53 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U85/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/m1stg_dblop (fpu_mul_frac_dp)
                                                          0.00       0.39 f
  fpu_mul/fpu_mul_frac_dp/U27/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U34/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U15/Y (OA22X2_RVT)              4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U1136/Y (AND2X1_RVT)            0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U1137/Y (OA21X1_RVT)            0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U1143/Y (AND2X1_RVT)            0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U1155/Y (NAND2X0_RVT)           0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U1156/Y (NOR2X0_RVT)            0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U1157/Y (NAND2X0_RVT)           0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U1158/Y (INVX1_RVT)             0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U1168/Y (AND2X1_RVT)            0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U1176/Y (AND2X1_RVT)            0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U1177/Y (NAND2X0_RVT)           0.29     135.30 f
  fpu_mul/fpu_mul_frac_dp/U1220/Y (INVX1_RVT)             0.45     135.76 r
  fpu_mul/fpu_mul_frac_dp/U2464/Y (AO222X1_RVT)           0.35     136.11 r
  fpu_mul/fpu_mul_frac_dp/m1stg_ld0_2[0] (fpu_mul_frac_dp)
                                                          0.00     136.11 r
  fpu_mul/U2428/Y (AO22X1_RVT)                            0.08     136.19 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     136.20 r
  data arrival time                                                136.20

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -136.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -132.27


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U85/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/m1stg_dblop (fpu_mul_frac_dp)
                                                          0.00       0.39 f
  fpu_mul/fpu_mul_frac_dp/U27/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U34/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U15/Y (OA22X2_RVT)              4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U1136/Y (AND2X1_RVT)            0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U1137/Y (OA21X1_RVT)            0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U1143/Y (AND2X1_RVT)            0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U1155/Y (NAND2X0_RVT)           0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U1156/Y (NOR2X0_RVT)            0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U1157/Y (NAND2X0_RVT)           0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U1158/Y (INVX1_RVT)             0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U1168/Y (AND2X1_RVT)            0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U1176/Y (AND2X1_RVT)            0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U1177/Y (NAND2X0_RVT)           0.29     135.30 f
  fpu_mul/fpu_mul_frac_dp/U1220/Y (INVX1_RVT)             0.45     135.76 r
  fpu_mul/fpu_mul_frac_dp/U1241/Y (AO22X1_RVT)            0.31     136.06 r
  fpu_mul/fpu_mul_frac_dp/m1stg_ld0_2[1] (fpu_mul_frac_dp)
                                                          0.00     136.06 r
  fpu_mul/U2427/Y (AO22X1_RVT)                            0.08     136.14 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     136.16 r
  data arrival time                                                136.16

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -136.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -132.22


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U85/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/m1stg_dblop (fpu_mul_frac_dp)
                                                          0.00       0.39 f
  fpu_mul/fpu_mul_frac_dp/U27/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U34/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U15/Y (OA22X2_RVT)              4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U1136/Y (AND2X1_RVT)            0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U1137/Y (OA21X1_RVT)            0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U1143/Y (AND2X1_RVT)            0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U1155/Y (NAND2X0_RVT)           0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U1156/Y (NOR2X0_RVT)            0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U1157/Y (NAND2X0_RVT)           0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U1158/Y (INVX1_RVT)             0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U1168/Y (AND2X1_RVT)            0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U1176/Y (AND2X1_RVT)            0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U1177/Y (NAND2X0_RVT)           0.29     135.30 f
  fpu_mul/fpu_mul_frac_dp/U1220/Y (INVX1_RVT)             0.45     135.76 r
  fpu_mul/fpu_mul_frac_dp/m1stg_ld0_2[5] (fpu_mul_frac_dp)
                                                          0.00     135.76 r
  fpu_mul/U2419/Y (AO22X1_RVT)                            0.30     136.06 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[5]/D (DFFX1_RVT)
                                                          0.01     136.07 r
  data arrival time                                                136.07

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -136.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -132.13


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U85/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/m1stg_dblop (fpu_mul_frac_dp)
                                                          0.00       0.39 f
  fpu_mul/fpu_mul_frac_dp/U27/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U34/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U12/Y (OA22X2_RVT)              4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U1087/Y (AND2X1_RVT)            0.12     133.88 r
  fpu_mul/fpu_mul_frac_dp/U1088/Y (NAND2X0_RVT)           0.15     134.03 f
  fpu_mul/fpu_mul_frac_dp/U1089/Y (INVX0_RVT)             0.08     134.11 r
  fpu_mul/fpu_mul_frac_dp/U1094/Y (NAND2X0_RVT)           0.06     134.17 f
  fpu_mul/fpu_mul_frac_dp/U1095/Y (INVX0_RVT)             0.15     134.32 r
  fpu_mul/fpu_mul_frac_dp/U1101/Y (NAND2X0_RVT)           0.05     134.37 f
  fpu_mul/fpu_mul_frac_dp/U1102/Y (INVX0_RVT)             0.08     134.45 r
  fpu_mul/fpu_mul_frac_dp/U1103/Y (AND2X1_RVT)            0.12     134.57 r
  fpu_mul/fpu_mul_frac_dp/U1186/Y (NAND2X0_RVT)           0.68     135.25 f
  fpu_mul/fpu_mul_frac_dp/U2424/Y (OR2X1_RVT)             0.31     135.57 f
  fpu_mul/fpu_mul_frac_dp/U2425/Y (OR2X1_RVT)             0.10     135.67 f
  fpu_mul/fpu_mul_frac_dp/U2426/Y (AO21X1_RVT)            0.05     135.72 f
  fpu_mul/fpu_mul_frac_dp/U2429/Y (OA22X1_RVT)            0.08     135.81 f
  fpu_mul/fpu_mul_frac_dp/U2433/Y (NAND4X0_RVT)           0.06     135.86 r
  fpu_mul/fpu_mul_frac_dp/m1stg_ld0_1[0] (fpu_mul_frac_dp)
                                                          0.00     135.86 r
  fpu_mul/U2420/Y (AO22X1_RVT)                            0.09     135.95 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     135.96 r
  data arrival time                                                135.96

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -135.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -132.02


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U85/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/m1stg_dblop (fpu_mul_frac_dp)
                                                          0.00       0.39 f
  fpu_mul/fpu_mul_frac_dp/U27/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U34/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U15/Y (OA22X2_RVT)              4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U1136/Y (AND2X1_RVT)            0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U1137/Y (OA21X1_RVT)            0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U1143/Y (AND2X1_RVT)            0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U1155/Y (NAND2X0_RVT)           0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U1156/Y (NOR2X0_RVT)            0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U1157/Y (NAND2X0_RVT)           0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U1158/Y (INVX1_RVT)             0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U1168/Y (AND2X1_RVT)            0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U1176/Y (AND2X1_RVT)            0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U1177/Y (NAND2X0_RVT)           0.29     135.30 f
  fpu_mul/fpu_mul_frac_dp/U1199/Y (OA221X1_RVT)           0.54     135.84 f
  fpu_mul/fpu_mul_frac_dp/m1stg_ld0_2[2] (fpu_mul_frac_dp)
                                                          0.00     135.84 f
  fpu_mul/U2425/Y (AO22X1_RVT)                            0.07     135.91 f
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     135.92 f
  data arrival time                                                135.92

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.05       3.95
  data required time                                                 3.95
  --------------------------------------------------------------------------
  data required time                                                 3.95
  data arrival time                                               -135.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.98


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U85/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/m1stg_dblop (fpu_mul_frac_dp)
                                                          0.00       0.39 f
  fpu_mul/fpu_mul_frac_dp/U27/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U34/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U12/Y (OA22X2_RVT)              4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U1087/Y (AND2X1_RVT)            0.12     133.88 r
  fpu_mul/fpu_mul_frac_dp/U1088/Y (NAND2X0_RVT)           0.15     134.03 f
  fpu_mul/fpu_mul_frac_dp/U1089/Y (INVX0_RVT)             0.08     134.11 r
  fpu_mul/fpu_mul_frac_dp/U1094/Y (NAND2X0_RVT)           0.06     134.17 f
  fpu_mul/fpu_mul_frac_dp/U1095/Y (INVX0_RVT)             0.15     134.32 r
  fpu_mul/fpu_mul_frac_dp/U1101/Y (NAND2X0_RVT)           0.05     134.37 f
  fpu_mul/fpu_mul_frac_dp/U1102/Y (INVX0_RVT)             0.08     134.45 r
  fpu_mul/fpu_mul_frac_dp/U1103/Y (AND2X1_RVT)            0.12     134.57 r
  fpu_mul/fpu_mul_frac_dp/U1186/Y (NAND2X0_RVT)           0.68     135.25 f
  fpu_mul/fpu_mul_frac_dp/U1200/Y (INVX0_RVT)             0.29     135.54 r
  fpu_mul/fpu_mul_frac_dp/U2428/Y (NAND2X0_RVT)           0.09     135.64 f
  fpu_mul/fpu_mul_frac_dp/U2438/Y (OAI222X1_RVT)          0.18     135.82 r
  fpu_mul/fpu_mul_frac_dp/m1stg_ld0_1[2] (fpu_mul_frac_dp)
                                                          0.00     135.82 r
  fpu_mul/U2416/Y (AO22X1_RVT)                            0.08     135.90 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     135.91 r
  data arrival time                                                135.91

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -135.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.97


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U85/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/m1stg_dblop (fpu_mul_frac_dp)
                                                          0.00       0.39 f
  fpu_mul/fpu_mul_frac_dp/U27/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U34/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U15/Y (OA22X2_RVT)              4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U1136/Y (AND2X1_RVT)            0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U1137/Y (OA21X1_RVT)            0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U1143/Y (AND2X1_RVT)            0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U1155/Y (NAND2X0_RVT)           0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U1156/Y (NOR2X0_RVT)            0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U1157/Y (NAND2X0_RVT)           0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U1158/Y (INVX1_RVT)             0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U1168/Y (AND2X1_RVT)            0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U1176/Y (AND2X1_RVT)            0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U1177/Y (NAND2X0_RVT)           0.29     135.30 f
  fpu_mul/fpu_mul_frac_dp/U1178/Y (OA21X1_RVT)            0.48     135.79 f
  fpu_mul/fpu_mul_frac_dp/m1stg_ld0_2[4] (fpu_mul_frac_dp)
                                                          0.00     135.79 f
  fpu_mul/U2421/Y (AO22X1_RVT)                            0.07     135.86 f
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     135.87 f
  data arrival time                                                135.87

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.05       3.95
  data required time                                                 3.95
  --------------------------------------------------------------------------
  data required time                                                 3.95
  data arrival time                                               -135.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.92


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U85/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/m1stg_dblop (fpu_mul_frac_dp)
                                                          0.00       0.39 f
  fpu_mul/fpu_mul_frac_dp/U27/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U34/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U12/Y (OA22X2_RVT)              4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U1087/Y (AND2X1_RVT)            0.12     133.88 r
  fpu_mul/fpu_mul_frac_dp/U1088/Y (NAND2X0_RVT)           0.15     134.03 f
  fpu_mul/fpu_mul_frac_dp/U1089/Y (INVX0_RVT)             0.08     134.11 r
  fpu_mul/fpu_mul_frac_dp/U1094/Y (NAND2X0_RVT)           0.06     134.17 f
  fpu_mul/fpu_mul_frac_dp/U1095/Y (INVX0_RVT)             0.15     134.32 r
  fpu_mul/fpu_mul_frac_dp/U1101/Y (NAND2X0_RVT)           0.05     134.37 f
  fpu_mul/fpu_mul_frac_dp/U1102/Y (INVX0_RVT)             0.08     134.45 r
  fpu_mul/fpu_mul_frac_dp/U1103/Y (AND2X1_RVT)            0.12     134.57 r
  fpu_mul/fpu_mul_frac_dp/U1186/Y (NAND2X0_RVT)           0.68     135.25 f
  fpu_mul/fpu_mul_frac_dp/U1200/Y (INVX0_RVT)             0.29     135.54 r
  fpu_mul/fpu_mul_frac_dp/U1206/Y (NAND4X0_RVT)           0.10     135.64 f
  fpu_mul/fpu_mul_frac_dp/U1219/Y (NAND3X0_RVT)           0.06     135.70 r
  fpu_mul/fpu_mul_frac_dp/m1stg_ld0_1[1] (fpu_mul_frac_dp)
                                                          0.00     135.70 r
  fpu_mul/U2426/Y (AO22X1_RVT)                            0.08     135.79 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     135.80 r
  data arrival time                                                135.80

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -135.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.86


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U85/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/m1stg_dblop (fpu_mul_frac_dp)
                                                          0.00       0.39 f
  fpu_mul/fpu_mul_frac_dp/U27/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U34/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U12/Y (OA22X2_RVT)              4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U1087/Y (AND2X1_RVT)            0.12     133.88 r
  fpu_mul/fpu_mul_frac_dp/U1088/Y (NAND2X0_RVT)           0.15     134.03 f
  fpu_mul/fpu_mul_frac_dp/U1089/Y (INVX0_RVT)             0.08     134.11 r
  fpu_mul/fpu_mul_frac_dp/U1094/Y (NAND2X0_RVT)           0.06     134.17 f
  fpu_mul/fpu_mul_frac_dp/U1095/Y (INVX0_RVT)             0.15     134.32 r
  fpu_mul/fpu_mul_frac_dp/U1101/Y (NAND2X0_RVT)           0.05     134.37 f
  fpu_mul/fpu_mul_frac_dp/U1102/Y (INVX0_RVT)             0.08     134.45 r
  fpu_mul/fpu_mul_frac_dp/U1103/Y (AND2X1_RVT)            0.12     134.57 r
  fpu_mul/fpu_mul_frac_dp/U1186/Y (NAND2X0_RVT)           0.68     135.25 f
  fpu_mul/fpu_mul_frac_dp/U2424/Y (OR2X1_RVT)             0.31     135.57 f
  fpu_mul/fpu_mul_frac_dp/U2440/Y (NAND2X0_RVT)           0.09     135.65 r
  fpu_mul/fpu_mul_frac_dp/m1stg_ld0_1[3] (fpu_mul_frac_dp)
                                                          0.00     135.65 r
  fpu_mul/U2415/Y (AO22X1_RVT)                            0.08     135.74 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     135.75 r
  data arrival time                                                135.75

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -135.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.81


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U85/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/m1stg_dblop (fpu_mul_frac_dp)
                                                          0.00       0.39 f
  fpu_mul/fpu_mul_frac_dp/U27/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U34/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U12/Y (OA22X2_RVT)              4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U1087/Y (AND2X1_RVT)            0.12     133.88 r
  fpu_mul/fpu_mul_frac_dp/U1088/Y (NAND2X0_RVT)           0.15     134.03 f
  fpu_mul/fpu_mul_frac_dp/U1089/Y (INVX0_RVT)             0.08     134.11 r
  fpu_mul/fpu_mul_frac_dp/U1094/Y (NAND2X0_RVT)           0.06     134.17 f
  fpu_mul/fpu_mul_frac_dp/U1095/Y (INVX0_RVT)             0.15     134.32 r
  fpu_mul/fpu_mul_frac_dp/U1101/Y (NAND2X0_RVT)           0.05     134.37 f
  fpu_mul/fpu_mul_frac_dp/U1102/Y (INVX0_RVT)             0.08     134.45 r
  fpu_mul/fpu_mul_frac_dp/U1103/Y (AND2X1_RVT)            0.12     134.57 r
  fpu_mul/fpu_mul_frac_dp/U1186/Y (NAND2X0_RVT)           0.68     135.25 f
  fpu_mul/fpu_mul_frac_dp/U1187/Y (AND2X1_RVT)            0.32     135.57 f
  fpu_mul/fpu_mul_frac_dp/m1stg_ld0_1[4] (fpu_mul_frac_dp)
                                                          0.00     135.57 f
  fpu_mul/U2422/Y (AO22X1_RVT)                            0.07     135.64 f
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     135.65 f
  data arrival time                                                135.65

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.05       3.95
  data required time                                                 3.95
  --------------------------------------------------------------------------
  data required time                                                 3.95
  data arrival time                                               -135.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.70


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U85/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/m1stg_dblop (fpu_mul_frac_dp)
                                                          0.00       0.39 f
  fpu_mul/fpu_mul_frac_dp/U27/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U34/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U15/Y (OA22X2_RVT)              4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U1136/Y (AND2X1_RVT)            0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U1137/Y (OA21X1_RVT)            0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U1143/Y (AND2X1_RVT)            0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U1155/Y (NAND2X0_RVT)           0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U1156/Y (NOR2X0_RVT)            0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U1157/Y (NAND2X0_RVT)           0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U1158/Y (INVX1_RVT)             0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U1168/Y (AND2X1_RVT)            0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U1176/Y (AND2X1_RVT)            0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U1191/Y (AO22X1_RVT)            0.28     135.30 r
  fpu_mul/fpu_mul_frac_dp/m1stg_ld0_2[3] (fpu_mul_frac_dp)
                                                          0.00     135.30 r
  fpu_mul/U2423/Y (AO22X1_RVT)                            0.08     135.38 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     135.39 r
  data arrival time                                                135.39

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -135.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.45


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U85/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/m1stg_dblop (fpu_mul_frac_dp)
                                                          0.00       0.39 f
  fpu_mul/fpu_mul_frac_dp/U27/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U34/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U12/Y (OA22X2_RVT)              4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U1087/Y (AND2X1_RVT)            0.12     133.88 r
  fpu_mul/fpu_mul_frac_dp/U1088/Y (NAND2X0_RVT)           0.15     134.03 f
  fpu_mul/fpu_mul_frac_dp/U1089/Y (INVX0_RVT)             0.08     134.11 r
  fpu_mul/fpu_mul_frac_dp/U1094/Y (NAND2X0_RVT)           0.06     134.17 f
  fpu_mul/fpu_mul_frac_dp/U1095/Y (INVX0_RVT)             0.15     134.32 r
  fpu_mul/fpu_mul_frac_dp/U1101/Y (NAND2X0_RVT)           0.05     134.37 f
  fpu_mul/fpu_mul_frac_dp/U1102/Y (INVX0_RVT)             0.08     134.45 r
  fpu_mul/fpu_mul_frac_dp/U1103/Y (AND2X1_RVT)            0.12     134.57 r
  fpu_mul/fpu_mul_frac_dp/m1stg_ld0_1[5] (fpu_mul_frac_dp)
                                                          0.00     134.57 r
  fpu_mul/U2424/Y (AO22X1_RVT)                            0.70     135.26 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[5]/D (DFFX1_RVT)
                                                          0.01     135.28 r
  data arrival time                                                135.28

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -135.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.34


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U5/Y (INVX1_RVT)                                0.10     130.01 r
  fpu_add/U6/Y (OR2X2_RVT)                                1.84     131.85 r
  fpu_add/U1320/Y (NAND2X0_RVT)                           0.14     131.99 f
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     132.00 f
  data arrival time                                                132.00

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -132.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -128.06


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U5/Y (INVX1_RVT)                                0.10     130.01 r
  fpu_add/U6/Y (OR2X2_RVT)                                1.84     131.85 r
  fpu_add/U1321/Y (NAND2X0_RVT)                           0.14     131.99 f
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     132.00 f
  data arrival time                                                132.00

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -132.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -128.06


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U5/Y (INVX1_RVT)                                0.10     130.01 r
  fpu_add/U6/Y (OR2X2_RVT)                                1.84     131.85 r
  fpu_add/U1322/Y (NAND2X0_RVT)                           0.14     131.99 f
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     132.00 f
  data arrival time                                                132.00

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -132.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -128.06


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U5/Y (INVX1_RVT)                                0.10     130.01 r
  fpu_add/U1160/Y (AO22X1_RVT)                            1.85     131.86 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     131.87 r
  data arrival time                                                131.87

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.93


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U5/Y (INVX1_RVT)                                0.10     130.01 r
  fpu_add/U1167/Y (AO22X1_RVT)                            1.85     131.86 r
  fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.87 r
  data arrival time                                                131.87

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.93


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U5/Y (INVX1_RVT)                                0.10     130.01 r
  fpu_add/U1162/Y (AO22X1_RVT)                            1.85     131.86 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.87 r
  data arrival time                                                131.87

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.93


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U5/Y (INVX1_RVT)                                0.10     130.01 r
  fpu_add/U1166/Y (AO22X1_RVT)                            1.85     131.86 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]/D (DFFX1_RVT)
                                                          0.01     131.87 r
  data arrival time                                                131.87

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.93


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U5/Y (INVX1_RVT)                                0.10     130.01 r
  fpu_add/U1170/Y (AO22X1_RVT)                            1.85     131.86 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.87 r
  data arrival time                                                131.87

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.93


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U5/Y (INVX1_RVT)                                0.10     130.01 r
  fpu_add/U1178/Y (AO22X1_RVT)                            1.85     131.86 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]/D (DFFX1_RVT)
                                                          0.01     131.87 r
  data arrival time                                                131.87

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.93


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U5/Y (INVX1_RVT)                                0.10     130.01 r
  fpu_add/U1171/Y (AO22X1_RVT)                            1.85     131.86 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[9]/D (DFFX1_RVT)
                                                          0.01     131.87 r
  data arrival time                                                131.87

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.93


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U5/Y (INVX1_RVT)                                0.10     130.01 r
  fpu_add/U1165/Y (AO22X1_RVT)                            1.85     131.86 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]/D (DFFX1_RVT)
                                                          0.01     131.87 r
  data arrival time                                                131.87

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.93


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U3/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U81/Y (NBUFFX2_RVT)                             0.68     130.79 r
  fpu_add/U1159/Y (AO22X1_RVT)                            0.47     131.27 r
  fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.28 r
  data arrival time                                                131.28

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.34


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U3/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U81/Y (NBUFFX2_RVT)                             0.68     130.79 r
  fpu_add/U1177/Y (AO22X1_RVT)                            0.47     131.26 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/D (DFFX1_RVT)
                                                          0.01     131.27 r
  data arrival time                                                131.27

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.33


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U3/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U81/Y (NBUFFX2_RVT)                             0.68     130.79 r
  fpu_add/U1175/Y (AO22X1_RVT)                            0.47     131.26 r
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.27 r
  data arrival time                                                131.27

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.33


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U3/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U81/Y (NBUFFX2_RVT)                             0.68     130.79 r
  fpu_add/U1174/Y (AO22X1_RVT)                            0.47     131.26 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.27 r
  data arrival time                                                131.27

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.33


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U3/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U81/Y (NBUFFX2_RVT)                             0.68     130.79 r
  fpu_add/U1179/Y (AO22X1_RVT)                            0.47     131.26 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[7]/D (DFFX1_RVT)
                                                          0.01     131.27 r
  data arrival time                                                131.27

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.33


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U82/Y (NBUFFX2_RVT)                             0.68     130.79 r
  fpu_add/U1164/Y (AO22X1_RVT)                            0.46     131.25 r
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.26 r
  data arrival time                                                131.26

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.32


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U82/Y (NBUFFX2_RVT)                             0.68     130.79 r
  fpu_add/U1169/Y (AO22X1_RVT)                            0.46     131.25 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.26 r
  data arrival time                                                131.26

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.32


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U82/Y (NBUFFX2_RVT)                             0.68     130.79 r
  fpu_add/U1154/Y (AO22X1_RVT)                            0.46     131.25 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.26 r
  data arrival time                                                131.26

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.32


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U82/Y (NBUFFX2_RVT)                             0.68     130.79 r
  fpu_add/U1158/Y (AO22X1_RVT)                            0.46     131.25 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     131.26 r
  data arrival time                                                131.26

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.32


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U82/Y (NBUFFX2_RVT)                             0.68     130.79 r
  fpu_add/U1157/Y (AO22X1_RVT)                            0.46     131.25 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/D (DFFX1_RVT)
                                                          0.01     131.26 r
  data arrival time                                                131.26

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.32


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_mul/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U3/Y (AO21X2_RVT)                              95.33     131.07 f
  fpu_mul/fpu_mul_ctl/i_m1stg_mul/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.08 f
  data arrival time                                                131.08

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_mul/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.07       3.93
  data required time                                                 3.93
  --------------------------------------------------------------------------
  data required time                                                 3.93
  data arrival time                                               -131.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.15


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U39/Y (AO21X2_RVT)                             95.33     131.07 f
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.08 f
  data arrival time                                                131.08

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.14


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m5stg_fmulda/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U23/Y (AO21X2_RVT)                             95.33     131.07 f
  fpu_mul/fpu_mul_ctl/i_m5stg_fmulda/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.08 f
  data arrival time                                                131.08

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m5stg_fmulda/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.14


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U54/Y (AO22X1_RVT)                             95.32     131.06 f
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.07 f
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.13


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U2498/Y (AO22X1_RVT)                           95.32     131.06 f
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.07 f
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.13


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U2494/Y (AO22X1_RVT)                           95.32     131.06 f
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.07 f
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.13


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U2490/Y (AO22X1_RVT)                           95.32     131.06 f
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     131.07 f
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.13


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U2485/Y (AO22X1_RVT)                           95.32     131.06 f
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[5]/D (DFFX1_RVT)
                                                          0.01     131.07 f
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.13


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U2497/Y (AO22X1_RVT)                           95.32     131.06 f
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]/D (DFFX1_RVT)
                                                          0.01     131.07 f
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.13


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U2505/Y (AO22X1_RVT)                           95.32     131.06 f
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]/D (DFFX1_RVT)
                                                          0.01     131.07 f
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.13


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U2674/Y (AO22X1_RVT)                           95.32     131.06 f
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.07 f
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.13


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U286/Y (AO22X1_RVT)                            95.32     131.06 f
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.07 f
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.13


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U2502/Y (AO22X1_RVT)                           95.32     131.06 f
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.07 f
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.13


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U44/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U28/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U24/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U26/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U41/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U36/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U35/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U34/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U37/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U20/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U25/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U33/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U29/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U22/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U27/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U38/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U43/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U21/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U42/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U19/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U31/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U30/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U40/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U45/Y (AO22X2_RVT)                             95.30     131.04 f
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.05 f
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.11


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.16 r
  fpu_mul/U5/Y (OR2X4_RVT)                                9.14       9.30 r
  fpu_mul/U11/Y (OR2X4_RVT)                              26.18      35.48 r
  fpu_mul/U80/Y (INVX0_RVT)                               0.09      35.56 f
  fpu_mul/U4/Y (AND2X4_RVT)                               0.17      35.73 f
  fpu_mul/U32/Y (AO21X2_RVT)                             95.30     131.03 f
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.04 f
  data arrival time                                                131.04

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -131.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -127.10


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U63/Y (NAND2X0_RVT)                             0.65     130.77 f
  fpu_add/U64/Y (NAND2X0_RVT)                             0.05     130.82 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/D (DFFX1_RVT)
                                                          0.01     130.83 r
  data arrival time                                                130.83

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -130.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.89


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U3/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U1155/Y (AO22X1_RVT)                            0.69     130.80 r
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     130.82 r
  data arrival time                                                130.82

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -130.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.88


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U3/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U1172/Y (AO22X1_RVT)                            0.69     130.80 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     130.82 r
  data arrival time                                                130.82

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -130.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.88


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U3/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U1168/Y (AO22X1_RVT)                            0.69     130.80 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     130.82 r
  data arrival time                                                130.82

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -130.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.88


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U3/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U1156/Y (AO22X1_RVT)                            0.69     130.80 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]/D (DFFX1_RVT)
                                                          0.01     130.82 r
  data arrival time                                                130.82

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -130.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.88


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U3/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U1176/Y (AO22X1_RVT)                            0.69     130.80 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]/D (DFFX1_RVT)
                                                          0.01     130.82 r
  data arrival time                                                130.82

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -130.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.88


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U1161/Y (AO22X1_RVT)                            0.69     130.80 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]/D (DFFX1_RVT)
                                                          0.01     130.81 r
  data arrival time                                                130.81

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -130.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.87


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U1173/Y (AO22X1_RVT)                            0.69     130.80 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     130.81 r
  data arrival time                                                130.81

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -130.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.87


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U1163/Y (AO22X1_RVT)                            0.69     130.80 r
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     130.81 r
  data arrival time                                                130.81

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -130.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.87


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_add/inq_op[1] (fpu_add)                             0.00      29.78 r
  fpu_add/U2/Y (IBUFFX2_RVT)                            100.13     129.90 f
  fpu_add/U33/Y (NBUFFX2_RVT)                             0.11     130.01 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     130.11 r
  fpu_add/U1180/Y (AO22X1_RVT)                            0.69     130.80 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]/D (DFFX1_RVT)
                                                          0.01     130.81 r
  data arrival time                                                130.81

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -130.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.87


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_mul/inq_op[1] (fpu_mul)                             0.00      29.78 r
  fpu_mul/U47/Y (IBUFFX2_RVT)                           100.12     129.90 f
  fpu_mul/U2671/Y (AO22X1_RVT)                            0.08     129.98 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     129.99 f
  data arrival time                                                129.99

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -129.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.05


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_mul/inq_op[1] (fpu_mul)                             0.00      29.78 r
  fpu_mul/U2666/Y (AO22X1_RVT)                          100.15     129.93 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     129.94 r
  data arrival time                                                129.94

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -129.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.00


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_mul/inq_op[1] (fpu_mul)                             0.00      29.78 r
  fpu_mul/U2670/Y (AO22X1_RVT)                          100.15     129.93 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     129.94 r
  data arrival time                                                129.94

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -129.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.00


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_mul/inq_op[1] (fpu_mul)                             0.00      29.78 r
  fpu_mul/U2669/Y (AO22X1_RVT)                          100.15     129.93 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     129.94 r
  data arrival time                                                129.94

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -129.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.00


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_mul/inq_op[1] (fpu_mul)                             0.00      29.78 r
  fpu_mul/U2668/Y (AO22X1_RVT)                          100.15     129.93 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     129.94 r
  data arrival time                                                129.94

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -129.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.00


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_mul/inq_op[1] (fpu_mul)                             0.00      29.78 r
  fpu_mul/U2667/Y (AO22X1_RVT)                          100.15     129.93 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     129.94 r
  data arrival time                                                129.94

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -129.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.00


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_div/inq_op[1] (fpu_div)                             0.00      29.78 r
  fpu_div/U505/Y (OA221X1_RVT)                          100.15     129.93 r
  fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     129.94 r
  data arrival time                                                129.94

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -129.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.00


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_div/inq_op[1] (fpu_div)                             0.00      29.78 r
  fpu_div/U16/Y (AO22X2_RVT)                            100.14     129.92 r
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     129.93 r
  data arrival time                                                129.93

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.07       3.93
  data required time                                                 3.93
  --------------------------------------------------------------------------
  data required time                                                 3.93
  data arrival time                                               -129.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.00


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_div/inq_op[1] (fpu_div)                             0.00      29.78 r
  fpu_div/U15/Y (AO22X2_RVT)                            100.14     129.92 r
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     129.93 r
  data arrival time                                                129.93

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.07       3.93
  data required time                                                 3.93
  --------------------------------------------------------------------------
  data required time                                                 3.93
  data arrival time                                               -129.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.00


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_div/inq_op[1] (fpu_div)                             0.00      29.78 r
  fpu_div/U14/Y (AO22X2_RVT)                            100.14     129.92 r
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     129.93 r
  data arrival time                                                129.93

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.07       3.93
  data required time                                                 3.93
  --------------------------------------------------------------------------
  data required time                                                 3.93
  data arrival time                                               -129.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.00


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_div/inq_op[1] (fpu_div)                             0.00      29.78 r
  fpu_div/U17/Y (AO22X2_RVT)                            100.14     129.92 r
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     129.93 r
  data arrival time                                                129.93

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.07       3.93
  data required time                                                 3.93
  --------------------------------------------------------------------------
  data required time                                                 3.93
  data arrival time                                               -129.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -126.00


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblop/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_div/inq_op[1] (fpu_div)                             0.00      29.78 r
  fpu_div/U503/Y (AO22X1_RVT)                           100.14     129.92 r
  fpu_div/fpu_div_ctl/i_d1stg_dblop/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     129.93 r
  data arrival time                                                129.93

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_div/fpu_div_ctl/i_d1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -129.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -125.99


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_div/inq_op[1] (fpu_div)                             0.00      29.78 r
  fpu_div/U502/Y (AO22X1_RVT)                           100.14     129.92 r
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     129.93 r
  data arrival time                                                129.93

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.06       3.94
  data required time                                                 3.94
  --------------------------------------------------------------------------
  data required time                                                 3.94
  data arrival time                                               -129.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -125.99


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1677/Y (AOI221X1_RVT)                                 12.93      13.09 f
  U1668/Y (OAI221X1_RVT)                                  0.19      13.29 r
  U1426/Y (OA21X1_RVT)                                    0.66      13.95 r
  U1539/Y (INVX1_RVT)                                     4.38      18.33 f
  U1538/Y (NAND3X2_RVT)                                   1.30      19.63 r
  U1584/Y (NBUFFX2_RVT)                                   1.38      21.01 r
  U1670/Y (NAND2X0_RVT)                                   1.31      22.33 f
  U1534/Y (IBUFFX2_RVT)                                   1.38      23.70 r
  U1657/Y (NBUFFX2_RVT)                                   1.40      25.10 r
  U1531/Y (NBUFFX2_RVT)                                   0.68      25.78 r
  U2719/Y (AO222X1_RVT)                                   3.99      29.78 r
  fpu_div/inq_op[1] (fpu_div)                             0.00      29.78 r
  fpu_div/U13/Y (AND2X4_RVT)                            100.14     129.92 r
  fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     129.93 r
  data arrival time                                                129.93

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.07       3.93
  data required time                                                 3.93
  --------------------------------------------------------------------------
  data required time                                                 3.93
  data arrival time                                               -129.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -125.99


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[49]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U210/Y (NAND2X0_RVT)                            0.43       0.59 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U386/Y (AO221X1_RVT)                            0.64       1.35 f
  fpu_mul/U387/Y (AO21X1_RVT)                             0.06       1.41 f
  fpu_mul/U388/Y (AND3X1_RVT)                             0.11       1.53 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_norm (fpu_mul_frac_dp)
                                                          0.00       1.53 f
  fpu_mul/fpu_mul_frac_dp/U562/Y (INVX1_RVT)              3.11       4.64 r
  fpu_mul/fpu_mul_frac_dp/U605/Y (OA22X1_RVT)           115.96     120.60 r
  fpu_mul/fpu_mul_frac_dp/U606/Y (AND2X1_RVT)             0.07     120.66 r
  fpu_mul/fpu_mul_frac_dp/U607/Y (OA21X1_RVT)             0.07     120.73 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[49] (fpu_mul_frac_dp)
                                                          0.00     120.73 r
  fpu_mul/U1259/Y (AND2X1_RVT)                            0.06     120.79 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[49]/D (DFFX1_RVT)      0.01     120.81 r
  data arrival time                                                120.81

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[49]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.08       3.92
  data required time                                                 3.92
  --------------------------------------------------------------------------
  data required time                                                 3.92
  data arrival time                                               -120.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -116.89


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U210/Y (NAND2X0_RVT)                            0.43       0.59 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U386/Y (AO221X1_RVT)                            0.64       1.35 f
  fpu_mul/U387/Y (AO21X1_RVT)                             0.06       1.41 f
  fpu_mul/U388/Y (AND3X1_RVT)                             0.11       1.53 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_norm (fpu_mul_frac_dp)
                                                          0.00       1.53 f
  fpu_mul/fpu_mul_frac_dp/U562/Y (INVX1_RVT)              3.11       4.64 r
  fpu_mul/fpu_mul_frac_dp/U631/Y (OA22X1_RVT)           115.94     120.57 r
  fpu_mul/fpu_mul_frac_dp/U632/Y (AND2X1_RVT)             0.07     120.64 r
  fpu_mul/fpu_mul_frac_dp/U633/Y (OA21X1_RVT)             0.07     120.71 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[30] (fpu_mul_frac_dp)
                                                          0.00     120.71 r
  fpu_mul/U1267/Y (AND2X1_RVT)                            0.06     120.77 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/D (DFFX1_RVT)      0.01     120.78 r
  data arrival time                                                120.78

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                               -120.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -116.88


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[50]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U210/Y (NAND2X0_RVT)                            0.43       0.59 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U386/Y (AO221X1_RVT)                            0.64       1.35 f
  fpu_mul/U387/Y (AO21X1_RVT)                             0.06       1.41 f
  fpu_mul/U388/Y (AND3X1_RVT)                             0.11       1.53 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_norm (fpu_mul_frac_dp)
                                                          0.00       1.53 f
  fpu_mul/fpu_mul_frac_dp/U562/Y (INVX1_RVT)              3.11       4.64 r
  fpu_mul/fpu_mul_frac_dp/U571/Y (OA22X1_RVT)           115.94     120.57 r
  fpu_mul/fpu_mul_frac_dp/U572/Y (AND2X1_RVT)             0.07     120.64 r
  fpu_mul/fpu_mul_frac_dp/U573/Y (OA21X1_RVT)             0.07     120.71 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[50] (fpu_mul_frac_dp)
                                                          0.00     120.71 r
  fpu_mul/U1230/Y (AND2X1_RVT)                            0.06     120.77 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[50]/D (DFFX1_RVT)      0.01     120.78 r
  data arrival time                                                120.78

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[50]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.08       3.92
  data required time                                                 3.92
  --------------------------------------------------------------------------
  data required time                                                 3.92
  data arrival time                                               -120.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -116.86


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U210/Y (NAND2X0_RVT)                            0.43       0.59 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U386/Y (AO221X1_RVT)                            0.64       1.35 f
  fpu_mul/U387/Y (AO21X1_RVT)                             0.06       1.41 f
  fpu_mul/U388/Y (AND3X1_RVT)                             0.11       1.53 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_norm (fpu_mul_frac_dp)
                                                          0.00       1.53 f
  fpu_mul/fpu_mul_frac_dp/U562/Y (INVX1_RVT)              3.11       4.64 r
  fpu_mul/fpu_mul_frac_dp/U608/Y (OA22X1_RVT)           115.96     120.60 r
  fpu_mul/fpu_mul_frac_dp/U610/Y (AND2X1_RVT)             0.07     120.66 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[36] (fpu_mul_frac_dp)
                                                          0.00     120.66 r
  fpu_mul/U1260/Y (AND2X1_RVT)                            0.06     120.72 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]/D (DFFX1_RVT)      0.01     120.73 r
  data arrival time                                                120.73

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                               -120.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -116.83


  Startpoint: fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U210/Y (NAND2X0_RVT)                            0.43       0.59 r
  fpu_mul/U211/Y (NAND2X0_RVT)                            0.12       0.71 f
  fpu_mul/U386/Y (AO221X1_RVT)                            0.64       1.35 f
  fpu_mul/U387/Y (AO21X1_RVT)                             0.06       1.41 f
  fpu_mul/U388/Y (AND3X1_RVT)                             0.11       1.53 f
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_dbl_norm (fpu_mul_frac_dp)
                                                          0.00       1.53 f
  fpu_mul/fpu_mul_frac_dp/U562/Y (INVX1_RVT)              3.11       4.64 r
  fpu_mul/fpu_mul_frac_dp/U623/Y (OA22X1_RVT)           115.96     120.60 r
  fpu_mul/fpu_mul_frac_dp/U625/Y (AND2X1_RVT)             0.07     120.66 r
  fpu_mul/fpu_mul_frac_dp/m2stg_frac1_array_in[33] (fpu_mul_frac_dp)
                                                          0.00     120.66 r
  fpu_mul/U1265/Y (AND2X1_RVT)                            0.06     120.72 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/D (DFFX1_RVT)      0.01     120.73 r
  data arrival time                                                120.73

  clock ideal_clock (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/CLK (DFFX1_RVT)
                                                          0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                               -120.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -116.83


1
