// Seed: 2358221735
module module_0;
  bit  id_1;
  wire id_2;
  assign id_2 = (~id_2);
  id_3 :
  assert property (@(posedge -1) 1)
  else begin : LABEL_0
    id_1 <= -1'h0;
    id_3 = -1;
  end
  logic id_4, id_5;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input tri id_2,
    output tri0 id_3
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  module_0 modCall_1 ();
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout supply0 id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = id_12 && id_12;
endmodule
