{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684745390628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684745390629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 14:19:48 2023 " "Processing started: Mon May 22 14:19:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684745390629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684745390629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sevenseg -c sevenseg " "Command: quartus_map --read_settings_files=on --write_settings_files=off sevenseg -c sevenseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684745390629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684745391329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684745391329 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sevenseg.v(42) " "Verilog HDL information at sevenseg.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "sevenseg.v" "" { Text "G:/Quartus Project/sevenseg.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684745406915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "G:/Quartus Project/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684745406918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684745406918 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clockSwitch1 sevenseg.v(29) " "Verilog HDL error at sevenseg.v(29): object \"clockSwitch1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sevenseg.v" "" { Text "G:/Quartus Project/sevenseg.v" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1684745406919 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock1 sevenseg.v(30) " "Verilog HDL error at sevenseg.v(30): object \"clock1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sevenseg.v" "" { Text "G:/Quartus Project/sevenseg.v" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1684745406919 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock1 sevenseg.v(32) " "Verilog HDL error at sevenseg.v(32): object \"clock1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sevenseg.v" "" { Text "G:/Quartus Project/sevenseg.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1684745406919 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clockSwitch2 sevenseg.v(36) " "Verilog HDL error at sevenseg.v(36): object \"clockSwitch2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sevenseg.v" "" { Text "G:/Quartus Project/sevenseg.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1684745406919 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock2 sevenseg.v(37) " "Verilog HDL error at sevenseg.v(37): object \"clock2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sevenseg.v" "" { Text "G:/Quartus Project/sevenseg.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1684745406920 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock2 sevenseg.v(39) " "Verilog HDL error at sevenseg.v(39): object \"clock2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sevenseg.v" "" { Text "G:/Quartus Project/sevenseg.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1684745406920 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Quartus Project/output_files/sevenseg.map.smsg " "Generated suppressed messages file G:/Quartus Project/output_files/sevenseg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684745406975 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684745407050 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 22 14:20:07 2023 " "Processing ended: Mon May 22 14:20:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684745407050 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684745407050 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684745407050 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684745407050 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684745407677 ""}
