# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:40 on Dec 03,2021
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# ** Warning: ./DE1_SoC.sv(119): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:51:41 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:41 on Dec 03,2021
# vlog -reportprogress 300 ./centerLight.sv 
# -- Compiling module centerLight
# -- Compiling module centerLight_testbench
# 
# Top level modules:
# 	centerLight_testbench
# End time: 16:51:41 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:41 on Dec 03,2021
# vlog -reportprogress 300 ./normalLight.sv 
# -- Compiling module normalLight
# -- Compiling module normalLight_testbench
# 
# Top level modules:
# 	normalLight_testbench
# End time: 16:51:41 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:41 on Dec 03,2021
# vlog -reportprogress 300 ./winning.sv 
# -- Compiling module winning
# -- Compiling module winning_testbench
# 
# Top level modules:
# 	winning_testbench
# End time: 16:51:41 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:41 on Dec 03,2021
# vlog -reportprogress 300 ./userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 16:51:41 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:41 on Dec 03,2021
# vlog -reportprogress 300 ./LFSR.sv 
# -- Compiling module LFSR
# -- Compiling module LFSR_testbench
# 
# Top level modules:
# 	LFSR_testbench
# End time: 16:51:41 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:41 on Dec 03,2021
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 16:51:41 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:41 on Dec 03,2021
# vlog -reportprogress 300 ./LFSR_SW.sv 
# -- Compiling module LFSR_SW
# -- Compiling module LFSR_SW_testbench
# 
# Top level modules:
# 	LFSR_SW_testbench
# End time: 16:51:42 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 16:51:42 on Dec 03,2021
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.userInput
# Loading work.normalLight
# Loading work.centerLight
# Loading work.LFSR
# Loading work.LFSR_SW
# Loading work.comparator
# Loading work.winning
# ** Warning: (vsim-3015) ./DE1_SoC.sv(20): [PCDPC] - Port size (1) does not match connection size (32) for port 'clk'. The port definition is at: ./userInput.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/human File: ./userInput.sv
# ** Warning: (vsim-3015) ./DE1_SoC.sv(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'clk'. The port definition is at: ./userInput.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/cyborg File: ./userInput.sv
# ** Error: (vish-4014) No objects found matching '/centerLight_testbench/clk'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/centerLight_testbench/reset'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/centerLight_testbench/L'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/centerLight_testbench/R'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/centerLight_testbench/NL'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/centerLight_testbench/NR'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/centerLight_testbench/newGame'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/centerLight_testbench/lighton'.
# Executing ONERROR command at macro ./wave.do line 10
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(129)
#    Time: 3950 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 129
add wave -position end  sim:/DE1_SoC_testbench/CLOCK_PERIOD
add wave -position end  sim:/DE1_SoC_testbench/CLOCK_50
add wave -position end  sim:/DE1_SoC_testbench/HEX0
add wave -position end  sim:/DE1_SoC_testbench/HEX1
add wave -position end  sim:/DE1_SoC_testbench/HEX2
add wave -position end  sim:/DE1_SoC_testbench/HEX3
add wave -position end  sim:/DE1_SoC_testbench/HEX4
add wave -position end  sim:/DE1_SoC_testbench/HEX5
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/KEY
add wave -position end  sim:/DE1_SoC_testbench/SW
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE271/ee271labs/lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:02 on Dec 03,2021
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# ** Warning: ./DE1_SoC.sv(119): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:52:03 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:03 on Dec 03,2021
# vlog -reportprogress 300 ./centerLight.sv 
# -- Compiling module centerLight
# -- Compiling module centerLight_testbench
# 
# Top level modules:
# 	centerLight_testbench
# End time: 16:52:03 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:03 on Dec 03,2021
# vlog -reportprogress 300 ./normalLight.sv 
# -- Compiling module normalLight
# -- Compiling module normalLight_testbench
# 
# Top level modules:
# 	normalLight_testbench
# End time: 16:52:03 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:03 on Dec 03,2021
# vlog -reportprogress 300 ./winning.sv 
# -- Compiling module winning
# -- Compiling module winning_testbench
# 
# Top level modules:
# 	winning_testbench
# End time: 16:52:03 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:03 on Dec 03,2021
# vlog -reportprogress 300 ./userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 16:52:03 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:03 on Dec 03,2021
# vlog -reportprogress 300 ./LFSR.sv 
# -- Compiling module LFSR
# -- Compiling module LFSR_testbench
# 
# Top level modules:
# 	LFSR_testbench
# End time: 16:52:03 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:03 on Dec 03,2021
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 16:52:04 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:04 on Dec 03,2021
# vlog -reportprogress 300 ./LFSR_SW.sv 
# -- Compiling module LFSR_SW
# -- Compiling module LFSR_SW_testbench
# 
# Top level modules:
# 	LFSR_SW_testbench
# End time: 16:52:04 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:52:05 on Dec 03,2021, Elapsed time: 0:00:23
# Errors: 24, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 16:52:05 on Dec 03,2021
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.userInput
# Loading work.normalLight
# Loading work.centerLight
# Loading work.LFSR
# Loading work.LFSR_SW
# Loading work.comparator
# Loading work.winning
# ** Warning: (vsim-3015) ./DE1_SoC.sv(20): [PCDPC] - Port size (1) does not match connection size (32) for port 'clk'. The port definition is at: ./userInput.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/human File: ./userInput.sv
# ** Warning: (vsim-3015) ./DE1_SoC.sv(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'clk'. The port definition is at: ./userInput.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/cyborg File: ./userInput.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(129)
#    Time: 3950 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 129
# End time: 16:52:39 on Dec 03,2021, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
