INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:27:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 buffer109/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            buffer109/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.914ns (14.629%)  route 5.334ns (85.371%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2449, unset)         0.508     0.508    buffer109/clk
                         FDRE                                         r  buffer109/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer109/dataReg_reg[4]/Q
                         net (fo=8, unplaced)         0.426     1.160    buffer109/control/Memory_reg[0][4]_0[4]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.285 r  buffer109/control/Memory[0][5]_i_2__1/O
                         net (fo=5, unplaced)         0.733     2.018    buffer109/control/buffer109_outs[1]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.061 f  buffer109/control/Memory[0][4]_i_2__8/O
                         net (fo=4, unplaced)         0.268     2.329    buffer160/fifo/D[3]
                         LUT6 (Prop_lut6_I5_O)        0.043     2.372 r  buffer160/fifo/transmitValue_i_5__23/O
                         net (fo=3, unplaced)         0.240     2.612    buffer160/fifo/Memory_reg[0][3]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.655 f  buffer160/fifo/transmitValue_i_2__96/O
                         net (fo=24, unplaced)        0.308     2.963    fork67/control/generateBlocks[6].regblock/fork66_outs_1_valid
                         LUT2 (Prop_lut2_I1_O)        0.043     3.006 f  fork67/control/generateBlocks[6].regblock/Empty_i_2__25/O
                         net (fo=6, unplaced)         0.276     3.282    buffer162/fifo/fork67_outs_6_valid
                         LUT5 (Prop_lut5_I0_O)        0.047     3.329 r  buffer162/fifo/transmitValue_i_6__4/O
                         net (fo=1, unplaced)         0.244     3.573    buffer162/fifo/transmitValue_i_6__4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.616 f  buffer162/fifo/transmitValue_i_3__49/O
                         net (fo=4, unplaced)         0.729     4.345    fork69/control/generateBlocks[2].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I3_O)        0.043     4.388 r  fork69/control/generateBlocks[2].regblock/transmitValue_i_2__20/O
                         net (fo=10, unplaced)        0.287     4.675    buffer130/control/anyBlockStop
                         LUT6 (Prop_lut6_I4_O)        0.043     4.718 f  buffer130/control/transmitValue_i_14/O
                         net (fo=2, unplaced)         0.388     5.106    buffer160/fifo/transmitValue_i_6_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.149 r  buffer160/fifo/transmitValue_i_12__2/O
                         net (fo=1, unplaced)         0.244     5.393    fork65/control/generateBlocks[7].regblock/transmitValue_i_3__4_1
                         LUT6 (Prop_lut6_I3_O)        0.043     5.436 r  fork65/control/generateBlocks[7].regblock/transmitValue_i_6/O
                         net (fo=2, unplaced)         0.388     5.824    fork65/control/generateBlocks[7].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I0_O)        0.043     5.867 r  fork65/control/generateBlocks[7].regblock/fullReg_i_6/O
                         net (fo=1, unplaced)         0.244     6.111    fork65/control/generateBlocks[3].regblock/transmitValue_reg_8
                         LUT6 (Prop_lut6_I3_O)        0.043     6.154 r  fork65/control/generateBlocks[3].regblock/fullReg_i_3__12/O
                         net (fo=9, unplaced)         0.285     6.439    fork53/control/generateBlocks[1].regblock/dataReg_reg[4]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     6.482 r  fork53/control/generateBlocks[1].regblock/dataReg[4]_i_1__11/O
                         net (fo=5, unplaced)         0.274     6.756    buffer109/E[0]
                         FDRE                                         r  buffer109/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=2449, unset)         0.483    12.683    buffer109/clk
                         FDRE                                         r  buffer109/dataReg_reg[0]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.455    buffer109/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  5.699    




