{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715588977559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715588977560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 02:29:37 2024 " "Processing started: Mon May 13 02:29:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715588977560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588977560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588977560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715588978275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715588978276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador4bits " "Found entity 1: sumador4bits" {  } { { "sumador4bits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/sumador4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_completo " "Found entity 1: Sumador_completo" {  } { { "Sumador_completo.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/Sumador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador4bits " "Found entity 1: restador4bits" {  } { { "restador4bits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/restador4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador_completo " "Found entity 1: Restador_completo" {  } { { "Restador_completo.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/Restador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_tb " "Found entity 1: PWM_tb" {  } { { "PWM_tb.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/PWM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/PWM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/mux4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997815 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "SPI_slave.sv(24) " "Verilog HDL Event Control warning at SPI_slave.sv(24): Event Control contains a complex event expression" {  } { { "SPI_slave.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/SPI_slave.sv" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1715588997819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave " "Found entity 1: SPI_slave" {  } { { "SPI_slave.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/SPI_slave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_module " "Found entity 1: BCD_module" {  } { { "BCD_module.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/BCD_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715588997828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588997828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715588997872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_slave SPI_slave:SPI_slave_inst " "Elaborating entity \"SPI_slave\" for hierarchy \"SPI_slave:SPI_slave_inst\"" {  } { { "main.sv" "SPI_slave_inst" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/main.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715588997874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_inst\"" {  } { { "main.sv" "ALU_inst" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/main.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715588997875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador4bits ALU:ALU_inst\|sumador4bits:sumador " "Elaborating entity \"sumador4bits\" for hierarchy \"ALU:ALU_inst\|sumador4bits:sumador\"" {  } { { "ALU.sv" "sumador" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715588997878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_completo ALU:ALU_inst\|sumador4bits:sumador\|Sumador_completo:Sumador0 " "Elaborating entity \"Sumador_completo\" for hierarchy \"ALU:ALU_inst\|sumador4bits:sumador\|Sumador_completo:Sumador0\"" {  } { { "sumador4bits.sv" "Sumador0" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/sumador4bits.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715588997879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador4bits ALU:ALU_inst\|restador4bits:restador " "Elaborating entity \"restador4bits\" for hierarchy \"ALU:ALU_inst\|restador4bits:restador\"" {  } { { "ALU.sv" "restador" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/ALU.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715588997881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador_completo ALU:ALU_inst\|restador4bits:restador\|Restador_completo:restador0 " "Elaborating entity \"Restador_completo\" for hierarchy \"ALU:ALU_inst\|restador4bits:restador\|Restador_completo:restador0\"" {  } { { "restador4bits.sv" "restador0" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/restador4bits.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715588997885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 ALU:ALU_inst\|mux4to1:mux_bit0 " "Elaborating entity \"mux4to1\" for hierarchy \"ALU:ALU_inst\|mux4to1:mux_bit0\"" {  } { { "ALU.sv" "mux_bit0" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/ALU.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715588997888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:PWM_inst " "Elaborating entity \"PWM\" for hierarchy \"PWM:PWM_inst\"" {  } { { "main.sv" "PWM_inst" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/main.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715588997891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PWM.sv(29) " "Verilog HDL assignment warning at PWM.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "PWM.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/PWM.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715588997892 "|main|PWM:PWM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator PWM:PWM_inst\|comparator:comparador " "Elaborating entity \"comparator\" for hierarchy \"PWM:PWM_inst\|comparator:comparador\"" {  } { { "PWM.sv" "comparador" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/PWM.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715588997894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_module BCD_module:BCD_module_inst " "Elaborating entity \"BCD_module\" for hierarchy \"BCD_module:BCD_module_inst\"" {  } { { "main.sv" "BCD_module_inst" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/FPGA/main.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715588997897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715588998994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715588999519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715588999519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715588999577 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715588999577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715588999577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715588999577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715588999629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 02:29:59 2024 " "Processing ended: Mon May 13 02:29:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715588999629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715588999629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715588999629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715588999629 ""}
