##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyMASTER_CLK
		4.3::Critical Path Report for dbnc_CLK
		4.4::Critical Path Report for timer_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (timer_CLK:R vs. timer_CLK:R)
		5.2::Critical Path Report for (dbnc_CLK:R vs. timer_CLK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. dbnc_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK                  | Frequency: 78.01 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | Frequency: 43.06 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: dbnc_CLK                   | Frequency: 43.06 MHz  | Target: 0.00 MHz   | 
Clock: timer_CLK                  | Frequency: 37.71 MHz  | Target: 0.00 MHz   | 
Clock: timer_CLK(fixed-function)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK     dbnc_CLK       41666.7          28848       N/A              N/A         N/A              N/A         N/A              N/A         
dbnc_CLK      timer_CLK      41666.7          18446       N/A              N/A         N/A              N/A         N/A              N/A         
timer_CLK     timer_CLK      1e+009           999973482   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 78.01 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : downPosition_PIN(0)/fb
Path End       : Net_104/main_0
Capture Clock  : Net_104/clock_0
Path slack     : 28848p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#480000 vs. dbnc_CLK:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9309
-------------------------------------   ---- 
End-of-path arrival time (ps)           9309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
downPosition_PIN(0)/in_clock                                iocell8             0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
downPosition_PIN(0)/fb  iocell8       1355   1355  28848  RISE       1
Net_104/main_0          macrocell1    7954   9309  28848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell1          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 43.06 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_838/q
Path End       : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 18446p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between dbnc_CLK timer_CLK)    41667
- Setup time                                                                  -11530
---------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                 30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_838/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_838/q                                        macrocell5      1250   1250  18446  RISE       1
\hr_CNTR:CounterUDB:reload\/main_0               macrocell11     4194   5444  18446  RISE       1
\hr_CNTR:CounterUDB:reload\/q                    macrocell11     3350   8794  18446  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   2897  11691  18446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for dbnc_CLK
**************************************
Clock: dbnc_CLK
Frequency: 43.06 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_838/q
Path End       : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 18446p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between dbnc_CLK timer_CLK)    41667
- Setup time                                                                  -11530
---------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                 30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_838/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_838/q                                        macrocell5      1250   1250  18446  RISE       1
\hr_CNTR:CounterUDB:reload\/main_0               macrocell11     4194   5444  18446  RISE       1
\hr_CNTR:CounterUDB:reload\/q                    macrocell11     3350   8794  18446  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   2897  11691  18446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for timer_CLK
***************************************
Clock: timer_CLK
Frequency: 37.71 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 999973482p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                           -11530
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999988470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14988
-------------------------------------   ----- 
End-of-path arrival time (ps)           14988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell1   5060   5060  999973482  RISE       1
\hr_CNTR:CounterUDB:reload\/main_1               macrocell11     3681   8741  999973482  RISE       1
\hr_CNTR:CounterUDB:reload\/q                    macrocell11     3350  12091  999973482  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   2897  14988  999973482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (timer_CLK:R vs. timer_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 999973482p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                           -11530
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999988470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14988
-------------------------------------   ----- 
End-of-path arrival time (ps)           14988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell1   5060   5060  999973482  RISE       1
\hr_CNTR:CounterUDB:reload\/main_1               macrocell11     3681   8741  999973482  RISE       1
\hr_CNTR:CounterUDB:reload\/q                    macrocell11     3350  12091  999973482  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   2897  14988  999973482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (dbnc_CLK:R vs. timer_CLK:R)
**********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_838/q
Path End       : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 18446p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between dbnc_CLK timer_CLK)    41667
- Setup time                                                                  -11530
---------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                 30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_838/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_838/q                                        macrocell5      1250   1250  18446  RISE       1
\hr_CNTR:CounterUDB:reload\/main_0               macrocell11     4194   5444  18446  RISE       1
\hr_CNTR:CounterUDB:reload\/q                    macrocell11     3350   8794  18446  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   2897  11691  18446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. dbnc_CLK:R)
**********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : downPosition_PIN(0)/fb
Path End       : Net_104/main_0
Capture Clock  : Net_104/clock_0
Path slack     : 28848p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#480000 vs. dbnc_CLK:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9309
-------------------------------------   ---- 
End-of-path arrival time (ps)           9309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
downPosition_PIN(0)/in_clock                                iocell8             0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
downPosition_PIN(0)/fb  iocell8       1355   1355  28848  RISE       1
Net_104/main_0          macrocell1    7954   9309  28848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell1          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_838/q
Path End       : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 18446p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between dbnc_CLK timer_CLK)    41667
- Setup time                                                                  -11530
---------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                 30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_838/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_838/q                                        macrocell5      1250   1250  18446  RISE       1
\hr_CNTR:CounterUDB:reload\/main_0               macrocell11     4194   5444  18446  RISE       1
\hr_CNTR:CounterUDB:reload\/q                    macrocell11     3350   8794  18446  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   2897  11691  18446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_838/q
Path End       : \sec_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \sec_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 18906p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between dbnc_CLK timer_CLK)    41667
- Setup time                                                                  -11530
---------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                 30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_838/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_838/q                                         macrocell5      1250   1250  18446  RISE       1
\sec_CNTR:CounterUDB:reload\/main_0               macrocell23     3722   4972  18906  RISE       1
\sec_CNTR:CounterUDB:reload\/q                    macrocell23     3350   8322  18906  RISE       1
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell3   2910  11231  18906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_838/q
Path End       : \min_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \min_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 19492p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between dbnc_CLK timer_CLK)    41667
- Setup time                                                                  -11530
---------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                 30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_838/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_838/q                                         macrocell5      1250   1250  18446  RISE       1
\min_CNTR:CounterUDB:reload\/main_0               macrocell17     3735   4985  19492  RISE       1
\min_CNTR:CounterUDB:reload\/q                    macrocell17     3350   8335  19492  RISE       1
\min_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   2310  10645  19492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_838/q
Path End       : \tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 19682p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between dbnc_CLK timer_CLK)    41667
- Setup time                                                                  -11530
---------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                 30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10455
-------------------------------------   ----- 
End-of-path arrival time (ps)           10455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_838/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_838/q                                              macrocell5      1250   1250  18446  RISE       1
\tenthSec_CNTR:CounterUDB:reload\/main_0               macrocell29     3538   4788  19682  RISE       1
\tenthSec_CNTR:CounterUDB:reload\/q                    macrocell29     3350   8138  19682  RISE       1
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   2317  10455  19682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : downPosition_PIN(0)/fb
Path End       : Net_104/main_0
Capture Clock  : Net_104/clock_0
Path slack     : 28848p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#480000 vs. dbnc_CLK:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9309
-------------------------------------   ---- 
End-of-path arrival time (ps)           9309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
downPosition_PIN(0)/in_clock                                iocell8             0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
downPosition_PIN(0)/fb  iocell8       1355   1355  28848  RISE       1
Net_104/main_0          macrocell1    7954   9309  28848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : upPosition_PIN(0)/fb
Path End       : Net_838/main_0
Capture Clock  : Net_838/clock_0
Path slack     : 31063p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#480000 vs. dbnc_CLK:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
upPosition_PIN(0)/in_clock                                  iocell9             0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
upPosition_PIN(0)/fb  iocell9       1101   1101  31063  RISE       1
Net_838/main_0        macrocell5    5993   7094  31063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_838/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_838/q
Path End       : \min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 35986p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (period of common ancestor clock between dbnc_CLK timer_CLK)   41667
- Recovery time                                                                   0
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_838/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_838/q                                          macrocell5     1250   1250  18446  RISE       1
\min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell2   4431   5681  35986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock          statusicell2        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_838/q
Path End       : \tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 36202p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (period of common ancestor clock between dbnc_CLK timer_CLK)   41667
- Recovery time                                                                   0
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_838/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_838/q                                               macrocell5     1250   1250  18446  RISE       1
\tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell4   4214   5464  36202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_838/q
Path End       : \hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 37465p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (period of common ancestor clock between dbnc_CLK timer_CLK)   41667
- Recovery time                                                                   0
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_838/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_838/q                                         macrocell5     1250   1250  18446  RISE       1
\hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell1   2951   4201  37465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_838/q
Path End       : \sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 37467p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (period of common ancestor clock between dbnc_CLK timer_CLK)   41667
- Recovery time                                                                   0
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_838/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_838/q                                          macrocell5     1250   1250  18446  RISE       1
\sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell3   2949   4199  37467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SYNC:genblk1[0]:INST\/out
Path End       : \tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 999977360p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                           -11530
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999988470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11110
-------------------------------------   ----- 
End-of-path arrival time (ps)           11110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SYNC:genblk1[0]:INST\/clock                               synccell            0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SYNC:genblk1[0]:INST\/out                             synccell        1480   1480  999977360  RISE       1
\tenthSec_CNTR:CounterUDB:count_enable\/main_1         macrocell26     2608   4088  999977360  RISE       1
\tenthSec_CNTR:CounterUDB:count_enable\/q              macrocell26     3350   7438  999977360  RISE       1
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   3672  11110  999977360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_566/q
Path End       : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 999978065p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                           -11530
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999988470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10405
-------------------------------------   ----- 
End-of-path arrival time (ps)           10405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_566/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_566/q                                        macrocell3      1250   1250  999978065  RISE       1
\hr_CNTR:CounterUDB:count_enable\/main_0         macrocell7      3485   4735  999978065  RISE       1
\hr_CNTR:CounterUDB:count_enable\/q              macrocell7      3350   8085  999978065  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1   2320  10405  999978065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_CNTR:CounterUDB:count_stored_i\/q
Path End       : \sec_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \sec_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 999978613p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                           -11530
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:count_stored_i\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sec_CNTR:CounterUDB:count_stored_i\/q            macrocell21     1250   1250  999978613  RISE       1
\sec_CNTR:CounterUDB:count_enable\/main_0         macrocell20     2940   4190  999978613  RISE       1
\sec_CNTR:CounterUDB:count_enable\/q              macrocell20     3350   7540  999978613  RISE       1
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell3   2317   9857  999978613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_574/q
Path End       : \min_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \min_CNTR:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 999978787p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                           -11530
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9683
-------------------------------------   ---- 
End-of-path arrival time (ps)           9683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_574/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_574/q                                         macrocell4      1250   1250  999978787  RISE       1
\min_CNTR:CounterUDB:count_enable\/main_0         macrocell14     2781   4031  999978787  RISE       1
\min_CNTR:CounterUDB:count_enable\/q              macrocell14     3350   7381  999978787  RISE       1
\min_CNTR:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell2   2302   9683  999978787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 999984058p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -1570
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14372
-------------------------------------   ----- 
End-of-path arrival time (ps)           14372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb       datapathcell1   5030   5030  999984058  RISE       1
\hr_CNTR:CounterUDB:status_0\/main_0                 macrocell12     3083   8113  999984058  RISE       1
\hr_CNTR:CounterUDB:status_0\/q                      macrocell12     3350  11463  999984058  RISE       1
\hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell1    2909  14372  999984058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \min_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 999984586p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -1570
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13844
-------------------------------------   ----- 
End-of-path arrival time (ps)           13844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\min_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb       datapathcell2   5060   5060  999974621  RISE       1
\min_CNTR:CounterUDB:status_2\/main_0                 macrocell19     3116   8176  999984586  RISE       1
\min_CNTR:CounterUDB:status_2\/q                      macrocell19     3350  11526  999984586  RISE       1
\min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell2    2318  13844  999984586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock          statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 999984904p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -1570
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13526
-------------------------------------   ----- 
End-of-path arrival time (ps)           13526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb       datapathcell4   5030   5030  999984904  RISE       1
\tenthSec_CNTR:CounterUDB:status_0\/main_4                 macrocell30     2816   7846  999984904  RISE       1
\tenthSec_CNTR:CounterUDB:status_0\/q                      macrocell30     3350  11196  999984904  RISE       1
\tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell4    2330  13526  999984904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 999984919p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -1570
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13511
-------------------------------------   ----- 
End-of-path arrival time (ps)           13511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb       datapathcell1   5060   5060  999973482  RISE       1
\hr_CNTR:CounterUDB:status_2\/main_0                 macrocell13     2789   7849  999984919  RISE       1
\hr_CNTR:CounterUDB:status_2\/q                      macrocell13     3350  11199  999984919  RISE       1
\hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell1    2313  13511  999984919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \min_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 999984946p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -1570
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13484
-------------------------------------   ----- 
End-of-path arrival time (ps)           13484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\min_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb       datapathcell2   5030   5030  999984946  RISE       1
\min_CNTR:CounterUDB:status_0\/main_0                 macrocell18     2781   7811  999984946  RISE       1
\min_CNTR:CounterUDB:status_0\/q                      macrocell18     3350  11161  999984946  RISE       1
\min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell2    2323  13484  999984946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock          statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 999985061p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -1570
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13369
-------------------------------------   ----- 
End-of-path arrival time (ps)           13369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb       datapathcell3   5060   5060  999973726  RISE       1
\sec_CNTR:CounterUDB:status_2\/main_0                 macrocell25     2644   7704  999985061  RISE       1
\sec_CNTR:CounterUDB:status_2\/q                      macrocell25     3350  11054  999985061  RISE       1
\sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell3    2315  13369  999985061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 999985128p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -1570
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13302
-------------------------------------   ----- 
End-of-path arrival time (ps)           13302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb       datapathcell4   5060   5060  999975141  RISE       1
\tenthSec_CNTR:CounterUDB:status_2\/main_0                 macrocell31     2589   7649  999985128  RISE       1
\tenthSec_CNTR:CounterUDB:status_2\/q                      macrocell31     3350  10999  999985128  RISE       1
\tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell4    2303  13302  999985128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 999985142p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -1570
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13288
-------------------------------------   ----- 
End-of-path arrival time (ps)           13288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb       datapathcell3   5030   5030  999985142  RISE       1
\sec_CNTR:CounterUDB:status_0\/main_0                 macrocell24     2613   7643  999985142  RISE       1
\sec_CNTR:CounterUDB:status_0\/q                      macrocell24     3350  10993  999985142  RISE       1
\sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell3    2296  13288  999985142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : Net_574/main_0
Capture Clock  : Net_574/clock_0
Path slack     : 999987861p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8629
-------------------------------------   ---- 
End-of-path arrival time (ps)           8629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell3   5060   5060  999973726  RISE       1
Net_574/main_0                                   macrocell4      3569   8629  999987861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_574/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : Net_1054/main_0
Capture Clock  : Net_1054/clock_0
Path slack     : 999987901p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   5060   5060  999975141  RISE       1
Net_1054/main_0                                       macrocell2      3529   8589  999987901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1054/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \hr_CNTR:CounterUDB:prevCompare\/main_0
Capture Clock  : \hr_CNTR:CounterUDB:prevCompare\/clock_0
Path slack     : 999988396p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell1   5030   5030  999984058  RISE       1
\hr_CNTR:CounterUDB:prevCompare\/main_0         macrocell10     3064   8094  999988396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:prevCompare\/clock_0                   macrocell10         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \min_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : Net_566/main_0
Capture Clock  : Net_566/clock_0
Path slack     : 999988443p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\min_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell2   5060   5060  999974621  RISE       1
Net_566/main_0                                   macrocell3      2987   8047  999988443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_566/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \min_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \min_CNTR:CounterUDB:prevCompare\/main_0
Capture Clock  : \min_CNTR:CounterUDB:prevCompare\/clock_0
Path slack     : 999988642p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\min_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell2   5030   5030  999984946  RISE       1
\min_CNTR:CounterUDB:prevCompare\/main_0         macrocell16     2818   7848  999988642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:prevCompare\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \hr_CNTR:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \hr_CNTR:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 999988653p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell1   5060   5060  999973482  RISE       1
\hr_CNTR:CounterUDB:overflow_reg_i\/main_0      macrocell9      2777   7837  999988653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:overflow_reg_i\/clock_0                macrocell9          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \tenthSec_CNTR:CounterUDB:prevCompare\/main_4
Capture Clock  : \tenthSec_CNTR:CounterUDB:prevCompare\/clock_0
Path slack     : 999988663p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7827
-------------------------------------   ---- 
End-of-path arrival time (ps)           7827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   5030   5030  999984904  RISE       1
\tenthSec_CNTR:CounterUDB:prevCompare\/main_4         macrocell28     2797   7827  999988663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:prevCompare\/clock_0             macrocell28         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \sec_CNTR:CounterUDB:prevCompare\/main_0
Capture Clock  : \sec_CNTR:CounterUDB:prevCompare\/clock_0
Path slack     : 999988834p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7656
-------------------------------------   ---- 
End-of-path arrival time (ps)           7656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell3   5030   5030  999985142  RISE       1
\sec_CNTR:CounterUDB:prevCompare\/main_0         macrocell22     2626   7656  999988834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:prevCompare\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 999988975p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -1570
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9455
-------------------------------------   ---- 
End-of-path arrival time (ps)           9455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\/z0_comb        datapathcell4   3850   3850  999988975  RISE       1
\tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell4    5605   9455  999988975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \min_CNTR:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 999988998p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -1570
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9432
-------------------------------------   ---- 
End-of-path arrival time (ps)           9432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\min_CNTR:CounterUDB:sC8:counterdp:u0\/z0_comb        datapathcell2   3850   3850  999988998  RISE       1
\min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell2    5582   9432  999988998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock          statusicell2        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_CNTR:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 999990360p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -1570
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sec_CNTR:CounterUDB:sC8:counterdp:u0\/z0_comb        datapathcell3   3850   3850  999990360  RISE       1
\sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell3    4220   8070  999990360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1054/q
Path End       : \sec_CNTR:CounterUDB:count_stored_i\/main_0
Capture Clock  : \sec_CNTR:CounterUDB:count_stored_i\/clock_0
Path slack     : 999990379p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1054/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_1054/q                                   macrocell2    1250   1250  999978919  RISE       1
\sec_CNTR:CounterUDB:count_stored_i\/main_0  macrocell21   4861   6111  999990379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\sec_CNTR:CounterUDB:count_stored_i\/clock_0               macrocell21         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \hr_CNTR:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 999990379p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -1570
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\hr_CNTR:CounterUDB:sC8:counterdp:u0\/z0_comb        datapathcell1   3850   3850  999990379  RISE       1
\hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell1    4201   8051  999990379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tenthSec_CNTR:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \tenthSec_CNTR:CounterUDB:prevCompare\/main_1
Capture Clock  : \tenthSec_CNTR:CounterUDB:prevCompare\/clock_0
Path slack     : 999991119p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\tenthSec_CNTR:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  999987375  RISE       1
\tenthSec_CNTR:CounterUDB:prevCompare\/main_1                  macrocell28    2791   5371  999991119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:prevCompare\/clock_0             macrocell28         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tenthSec_CNTR:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2
Path End       : \tenthSec_CNTR:CounterUDB:prevCompare\/main_0
Capture Clock  : \tenthSec_CNTR:CounterUDB:prevCompare\/clock_0
Path slack     : 999991127p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\tenthSec_CNTR:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2  controlcell1   2580   2580  999987349  RISE       1
\tenthSec_CNTR:CounterUDB:prevCompare\/main_0                  macrocell28    2783   5363  999991127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:prevCompare\/clock_0             macrocell28         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tenthSec_CNTR:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \tenthSec_CNTR:CounterUDB:prevCompare\/main_2
Capture Clock  : \tenthSec_CNTR:CounterUDB:prevCompare\/clock_0
Path slack     : 999991302p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\tenthSec_CNTR:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  999987549  RISE       1
\tenthSec_CNTR:CounterUDB:prevCompare\/main_2                  macrocell28    2608   5188  999991302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:prevCompare\/clock_0             macrocell28         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SYNC:genblk1[0]:INST\/out
Path End       : \tenthSec_CNTR:CounterUDB:count_stored_i\/main_0
Capture Clock  : \tenthSec_CNTR:CounterUDB:count_stored_i\/clock_0
Path slack     : 999992388p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SYNC:genblk1[0]:INST\/clock                               synccell            0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SYNC:genblk1[0]:INST\/out                        synccell      1480   1480  999977360  RISE       1
\tenthSec_CNTR:CounterUDB:count_stored_i\/main_0  macrocell27   2622   4102  999992388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\tenthSec_CNTR:CounterUDB:count_stored_i\/clock_0          macrocell27         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_574/q
Path End       : \min_CNTR:CounterUDB:count_stored_i\/main_0
Capture Clock  : \min_CNTR:CounterUDB:count_stored_i\/clock_0
Path slack     : 999992445p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_574/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_574/q                                    macrocell4    1250   1250  999978787  RISE       1
\min_CNTR:CounterUDB:count_stored_i\/main_0  macrocell15   2795   4045  999992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\min_CNTR:CounterUDB:count_stored_i\/clock_0               macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_566/q
Path End       : \hr_CNTR:CounterUDB:count_stored_i\/main_0
Capture Clock  : \hr_CNTR:CounterUDB:count_stored_i\/clock_0
Path slack     : 999992655p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_CLK:R#1 vs. timer_CLK:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_566/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_566/q                                   macrocell3    1250   1250  999978065  RISE       1
\hr_CNTR:CounterUDB:count_stored_i\/main_0  macrocell8    2585   3835  999992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\hr_CNTR:CounterUDB:count_stored_i\/clock_0                macrocell8          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

