// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "fft_stage35.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic fft_stage35::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic fft_stage35::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> fft_stage35::ap_ST_fsm_state1 = "1";
const sc_lv<3> fft_stage35::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> fft_stage35::ap_ST_fsm_state5 = "100";
const sc_lv<32> fft_stage35::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool fft_stage35::ap_const_boolean_1 = true;
const sc_lv<32> fft_stage35::ap_const_lv32_1 = "1";
const bool fft_stage35::ap_const_boolean_0 = false;
const sc_lv<1> fft_stage35::ap_const_lv1_0 = "0";
const sc_lv<1> fft_stage35::ap_const_lv1_1 = "1";
const sc_lv<10> fft_stage35::ap_const_lv10_0 = "0000000000";
const sc_lv<10> fft_stage35::ap_const_lv10_200 = "1000000000";
const sc_lv<10> fft_stage35::ap_const_lv10_1 = "1";
const sc_lv<32> fft_stage35::ap_const_lv32_B = "1011";
const sc_lv<32> fft_stage35::ap_const_lv32_20 = "100000";
const sc_lv<32> fft_stage35::ap_const_lv32_2 = "10";

fft_stage35::fft_stage35(sc_module_name name) : sc_module(name), mVcdFile(0) {
    W_real_V62_U = new fft_stage_127_W_rbkb("W_real_V62_U");
    W_real_V62_U->clk(ap_clk);
    W_real_V62_U->reset(ap_rst);
    W_real_V62_U->address0(W_real_V62_address0);
    W_real_V62_U->ce0(W_real_V62_ce0);
    W_real_V62_U->q0(W_real_V62_q0);
    W_imag_V54_U = new fft_stage_127_W_icud("W_imag_V54_U");
    W_imag_V54_U->clk(ap_clk);
    W_imag_V54_U->reset(ap_rst);
    W_imag_V54_U->address0(W_imag_V54_address0);
    W_imag_V54_U->ce0(W_imag_V54_ce0);
    W_imag_V54_U->q0(W_imag_V54_q0);
    fft_streaming_mulxdS_U79 = new fft_streaming_mulxdS<1,1,22,13,33>("fft_streaming_mulxdS_U79");
    fft_streaming_mulxdS_U79->din0(mul_ln700_fu_275_p0);
    fft_streaming_mulxdS_U79->din1(mul_ln700_fu_275_p1);
    fft_streaming_mulxdS_U79->dout(mul_ln700_fu_275_p2);
    fft_streaming_macyd2_U80 = new fft_streaming_macyd2<1,1,22,12,33,33>("fft_streaming_macyd2_U80");
    fft_streaming_macyd2_U80->din0(grp_fu_281_p0);
    fft_streaming_macyd2_U80->din1(grp_fu_281_p1);
    fft_streaming_macyd2_U80->din2(mul_ln700_fu_275_p2);
    fft_streaming_macyd2_U80->dout(grp_fu_281_p3);
    fft_streaming_maczec_U81 = new fft_streaming_maczec<1,1,22,13,33,33>("fft_streaming_maczec_U81");
    fft_streaming_maczec_U81->din0(grp_fu_290_p0);
    fft_streaming_maczec_U81->din1(grp_fu_290_p1);
    fft_streaming_maczec_U81->din2(mul_ln1192_fu_298_p2);
    fft_streaming_maczec_U81->dout(grp_fu_290_p3);
    fft_streaming_mulAem_U82 = new fft_streaming_mulAem<1,1,22,12,33>("fft_streaming_mulAem_U82");
    fft_streaming_mulAem_U82->din0(mul_ln1192_fu_298_p0);
    fft_streaming_mulAem_U82->din1(mul_ln1192_fu_298_p1);
    fft_streaming_mulAem_U82->dout(mul_ln1192_fu_298_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_Out_I_V_address0);
    sensitive << ( zext_ln58_reg_332_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Out_I_V_address1);
    sensitive << ( zext_ln55_reg_314_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Out_I_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_Out_I_V_ce1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_Out_I_V_d0);
    sensitive << ( X_I_V18_q1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( temp_I_V_fu_238_p4 );

    SC_METHOD(thread_Out_I_V_d1);
    sensitive << ( X_I_V18_q1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( temp_I_V_fu_238_p4 );

    SC_METHOD(thread_Out_I_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln47_reg_305_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_Out_I_V_we1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln47_reg_305_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_Out_R_V_address0);
    sensitive << ( zext_ln58_reg_332_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Out_R_V_address1);
    sensitive << ( zext_ln55_reg_314_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Out_R_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_Out_R_V_ce1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_Out_R_V_d0);
    sensitive << ( X_R_V9_q1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( temp_R_V_fu_229_p4 );

    SC_METHOD(thread_Out_R_V_d1);
    sensitive << ( X_R_V9_q1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( temp_R_V_fu_229_p4 );

    SC_METHOD(thread_Out_R_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln47_reg_305_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_Out_R_V_we1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln47_reg_305_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_W_imag_V54_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln55_fu_199_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_W_imag_V54_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_W_real_V62_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln55_fu_199_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_W_real_V62_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_X_I_V18_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln58_reg_332 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_X_I_V18_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln55_reg_314 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_X_I_V18_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_X_I_V18_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_X_R_V9_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln58_fu_211_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_X_R_V9_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln55_reg_314 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_X_R_V9_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_X_R_V9_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln47_fu_187_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_grp_fu_281_p0);
    sensitive << ( icmp_ln47_reg_305_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_2_fu_222_p1 );

    SC_METHOD(thread_grp_fu_281_p1);
    sensitive << ( icmp_ln47_reg_305_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_3_fu_226_p1 );

    SC_METHOD(thread_grp_fu_290_p0);
    sensitive << ( icmp_ln47_reg_305_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_2_fu_222_p1 );

    SC_METHOD(thread_grp_fu_290_p1);
    sensitive << ( icmp_ln47_reg_305_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_1_fu_219_p1 );

    SC_METHOD(thread_i_lower_fu_205_p2);
    sensitive << ( i_reg_176 );

    SC_METHOD(thread_icmp_ln47_fu_187_p2);
    sensitive << ( i_reg_176 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_j_fu_193_p2);
    sensitive << ( i_reg_176 );

    SC_METHOD(thread_mul_ln1192_fu_298_p0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_fu_216_p1 );

    SC_METHOD(thread_mul_ln1192_fu_298_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_3_fu_226_p1 );

    SC_METHOD(thread_mul_ln700_fu_275_p0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_fu_216_p1 );

    SC_METHOD(thread_mul_ln700_fu_275_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_1_fu_219_p1 );

    SC_METHOD(thread_sext_ln1118_1_fu_219_p1);
    sensitive << ( c_V_reg_344 );

    SC_METHOD(thread_sext_ln1118_2_fu_222_p1);
    sensitive << ( X_I_V18_q0 );

    SC_METHOD(thread_sext_ln1118_3_fu_226_p1);
    sensitive << ( s_V_reg_349 );

    SC_METHOD(thread_sext_ln1118_fu_216_p1);
    sensitive << ( X_R_V9_load_reg_354 );

    SC_METHOD(thread_temp_I_V_fu_238_p4);
    sensitive << ( grp_fu_290_p3 );

    SC_METHOD(thread_temp_R_V_fu_229_p4);
    sensitive << ( grp_fu_281_p3 );

    SC_METHOD(thread_zext_ln55_fu_199_p1);
    sensitive << ( i_reg_176 );

    SC_METHOD(thread_zext_ln58_fu_211_p1);
    sensitive << ( i_lower_fu_205_p2 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln47_fu_187_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "fft_stage35_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, X_R_V9_address0, "(port)X_R_V9_address0");
    sc_trace(mVcdFile, X_R_V9_ce0, "(port)X_R_V9_ce0");
    sc_trace(mVcdFile, X_R_V9_q0, "(port)X_R_V9_q0");
    sc_trace(mVcdFile, X_R_V9_address1, "(port)X_R_V9_address1");
    sc_trace(mVcdFile, X_R_V9_ce1, "(port)X_R_V9_ce1");
    sc_trace(mVcdFile, X_R_V9_q1, "(port)X_R_V9_q1");
    sc_trace(mVcdFile, X_I_V18_address0, "(port)X_I_V18_address0");
    sc_trace(mVcdFile, X_I_V18_ce0, "(port)X_I_V18_ce0");
    sc_trace(mVcdFile, X_I_V18_q0, "(port)X_I_V18_q0");
    sc_trace(mVcdFile, X_I_V18_address1, "(port)X_I_V18_address1");
    sc_trace(mVcdFile, X_I_V18_ce1, "(port)X_I_V18_ce1");
    sc_trace(mVcdFile, X_I_V18_q1, "(port)X_I_V18_q1");
    sc_trace(mVcdFile, Out_R_V_address0, "(port)Out_R_V_address0");
    sc_trace(mVcdFile, Out_R_V_ce0, "(port)Out_R_V_ce0");
    sc_trace(mVcdFile, Out_R_V_we0, "(port)Out_R_V_we0");
    sc_trace(mVcdFile, Out_R_V_d0, "(port)Out_R_V_d0");
    sc_trace(mVcdFile, Out_R_V_address1, "(port)Out_R_V_address1");
    sc_trace(mVcdFile, Out_R_V_ce1, "(port)Out_R_V_ce1");
    sc_trace(mVcdFile, Out_R_V_we1, "(port)Out_R_V_we1");
    sc_trace(mVcdFile, Out_R_V_d1, "(port)Out_R_V_d1");
    sc_trace(mVcdFile, Out_I_V_address0, "(port)Out_I_V_address0");
    sc_trace(mVcdFile, Out_I_V_ce0, "(port)Out_I_V_ce0");
    sc_trace(mVcdFile, Out_I_V_we0, "(port)Out_I_V_we0");
    sc_trace(mVcdFile, Out_I_V_d0, "(port)Out_I_V_d0");
    sc_trace(mVcdFile, Out_I_V_address1, "(port)Out_I_V_address1");
    sc_trace(mVcdFile, Out_I_V_ce1, "(port)Out_I_V_ce1");
    sc_trace(mVcdFile, Out_I_V_we1, "(port)Out_I_V_we1");
    sc_trace(mVcdFile, Out_I_V_d1, "(port)Out_I_V_d1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, W_real_V62_address0, "W_real_V62_address0");
    sc_trace(mVcdFile, W_real_V62_ce0, "W_real_V62_ce0");
    sc_trace(mVcdFile, W_real_V62_q0, "W_real_V62_q0");
    sc_trace(mVcdFile, W_imag_V54_address0, "W_imag_V54_address0");
    sc_trace(mVcdFile, W_imag_V54_ce0, "W_imag_V54_ce0");
    sc_trace(mVcdFile, W_imag_V54_q0, "W_imag_V54_q0");
    sc_trace(mVcdFile, i_reg_176, "i_reg_176");
    sc_trace(mVcdFile, icmp_ln47_fu_187_p2, "icmp_ln47_fu_187_p2");
    sc_trace(mVcdFile, icmp_ln47_reg_305, "icmp_ln47_reg_305");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln47_reg_305_pp0_iter1_reg, "icmp_ln47_reg_305_pp0_iter1_reg");
    sc_trace(mVcdFile, j_fu_193_p2, "j_fu_193_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, zext_ln55_fu_199_p1, "zext_ln55_fu_199_p1");
    sc_trace(mVcdFile, zext_ln55_reg_314, "zext_ln55_reg_314");
    sc_trace(mVcdFile, zext_ln55_reg_314_pp0_iter1_reg, "zext_ln55_reg_314_pp0_iter1_reg");
    sc_trace(mVcdFile, zext_ln58_fu_211_p1, "zext_ln58_fu_211_p1");
    sc_trace(mVcdFile, zext_ln58_reg_332, "zext_ln58_reg_332");
    sc_trace(mVcdFile, zext_ln58_reg_332_pp0_iter1_reg, "zext_ln58_reg_332_pp0_iter1_reg");
    sc_trace(mVcdFile, c_V_reg_344, "c_V_reg_344");
    sc_trace(mVcdFile, s_V_reg_349, "s_V_reg_349");
    sc_trace(mVcdFile, X_R_V9_load_reg_354, "X_R_V9_load_reg_354");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, i_lower_fu_205_p2, "i_lower_fu_205_p2");
    sc_trace(mVcdFile, grp_fu_281_p3, "grp_fu_281_p3");
    sc_trace(mVcdFile, grp_fu_290_p3, "grp_fu_290_p3");
    sc_trace(mVcdFile, temp_R_V_fu_229_p4, "temp_R_V_fu_229_p4");
    sc_trace(mVcdFile, temp_I_V_fu_238_p4, "temp_I_V_fu_238_p4");
    sc_trace(mVcdFile, mul_ln700_fu_275_p0, "mul_ln700_fu_275_p0");
    sc_trace(mVcdFile, sext_ln1118_fu_216_p1, "sext_ln1118_fu_216_p1");
    sc_trace(mVcdFile, mul_ln700_fu_275_p1, "mul_ln700_fu_275_p1");
    sc_trace(mVcdFile, sext_ln1118_1_fu_219_p1, "sext_ln1118_1_fu_219_p1");
    sc_trace(mVcdFile, grp_fu_281_p0, "grp_fu_281_p0");
    sc_trace(mVcdFile, sext_ln1118_2_fu_222_p1, "sext_ln1118_2_fu_222_p1");
    sc_trace(mVcdFile, grp_fu_281_p1, "grp_fu_281_p1");
    sc_trace(mVcdFile, sext_ln1118_3_fu_226_p1, "sext_ln1118_3_fu_226_p1");
    sc_trace(mVcdFile, mul_ln700_fu_275_p2, "mul_ln700_fu_275_p2");
    sc_trace(mVcdFile, grp_fu_290_p0, "grp_fu_290_p0");
    sc_trace(mVcdFile, grp_fu_290_p1, "grp_fu_290_p1");
    sc_trace(mVcdFile, mul_ln1192_fu_298_p2, "mul_ln1192_fu_298_p2");
    sc_trace(mVcdFile, mul_ln1192_fu_298_p0, "mul_ln1192_fu_298_p0");
    sc_trace(mVcdFile, mul_ln1192_fu_298_p1, "mul_ln1192_fu_298_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

fft_stage35::~fft_stage35() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete W_real_V62_U;
    delete W_imag_V54_U;
    delete fft_streaming_mulxdS_U79;
    delete fft_streaming_macyd2_U80;
    delete fft_streaming_maczec_U81;
    delete fft_streaming_mulAem_U82;
}

void fft_stage35::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln47_fu_187_p2.read(), ap_const_lv1_0))) {
        i_reg_176 = j_fu_193_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        i_reg_176 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln47_reg_305.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        X_R_V9_load_reg_354 = X_R_V9_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln47_reg_305.read(), ap_const_lv1_0))) {
        c_V_reg_344 = W_real_V62_q0.read();
        s_V_reg_349 = W_imag_V54_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln47_reg_305 = icmp_ln47_fu_187_p2.read();
        icmp_ln47_reg_305_pp0_iter1_reg = icmp_ln47_reg_305.read();
        zext_ln55_reg_314_pp0_iter1_reg = zext_ln55_reg_314.read();
        zext_ln58_reg_332_pp0_iter1_reg = zext_ln58_reg_332.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln47_fu_187_p2.read(), ap_const_lv1_0))) {
        zext_ln55_reg_314 = zext_ln55_fu_199_p1.read();
        zext_ln58_reg_332 = zext_ln58_fu_211_p1.read();
    }
}

void fft_stage35::thread_Out_I_V_address0() {
    Out_I_V_address0 =  (sc_lv<10>) (zext_ln58_reg_332_pp0_iter1_reg.read());
}

void fft_stage35::thread_Out_I_V_address1() {
    Out_I_V_address1 =  (sc_lv<10>) (zext_ln55_reg_314_pp0_iter1_reg.read());
}

void fft_stage35::thread_Out_I_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        Out_I_V_ce0 = ap_const_logic_1;
    } else {
        Out_I_V_ce0 = ap_const_logic_0;
    }
}

void fft_stage35::thread_Out_I_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        Out_I_V_ce1 = ap_const_logic_1;
    } else {
        Out_I_V_ce1 = ap_const_logic_0;
    }
}

void fft_stage35::thread_Out_I_V_d0() {
    Out_I_V_d0 = (!X_I_V18_q1.read().is_01() || !temp_I_V_fu_238_p4.read().is_01())? sc_lv<22>(): (sc_biguint<22>(X_I_V18_q1.read()) - sc_biguint<22>(temp_I_V_fu_238_p4.read()));
}

void fft_stage35::thread_Out_I_V_d1() {
    Out_I_V_d1 = (!X_I_V18_q1.read().is_01() || !temp_I_V_fu_238_p4.read().is_01())? sc_lv<22>(): (sc_biguint<22>(X_I_V18_q1.read()) + sc_biguint<22>(temp_I_V_fu_238_p4.read()));
}

void fft_stage35::thread_Out_I_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(icmp_ln47_reg_305_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        Out_I_V_we0 = ap_const_logic_1;
    } else {
        Out_I_V_we0 = ap_const_logic_0;
    }
}

void fft_stage35::thread_Out_I_V_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(icmp_ln47_reg_305_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        Out_I_V_we1 = ap_const_logic_1;
    } else {
        Out_I_V_we1 = ap_const_logic_0;
    }
}

void fft_stage35::thread_Out_R_V_address0() {
    Out_R_V_address0 =  (sc_lv<10>) (zext_ln58_reg_332_pp0_iter1_reg.read());
}

void fft_stage35::thread_Out_R_V_address1() {
    Out_R_V_address1 =  (sc_lv<10>) (zext_ln55_reg_314_pp0_iter1_reg.read());
}

void fft_stage35::thread_Out_R_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        Out_R_V_ce0 = ap_const_logic_1;
    } else {
        Out_R_V_ce0 = ap_const_logic_0;
    }
}

void fft_stage35::thread_Out_R_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        Out_R_V_ce1 = ap_const_logic_1;
    } else {
        Out_R_V_ce1 = ap_const_logic_0;
    }
}

void fft_stage35::thread_Out_R_V_d0() {
    Out_R_V_d0 = (!X_R_V9_q1.read().is_01() || !temp_R_V_fu_229_p4.read().is_01())? sc_lv<22>(): (sc_biguint<22>(X_R_V9_q1.read()) - sc_biguint<22>(temp_R_V_fu_229_p4.read()));
}

void fft_stage35::thread_Out_R_V_d1() {
    Out_R_V_d1 = (!X_R_V9_q1.read().is_01() || !temp_R_V_fu_229_p4.read().is_01())? sc_lv<22>(): (sc_biguint<22>(X_R_V9_q1.read()) + sc_biguint<22>(temp_R_V_fu_229_p4.read()));
}

void fft_stage35::thread_Out_R_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(icmp_ln47_reg_305_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        Out_R_V_we0 = ap_const_logic_1;
    } else {
        Out_R_V_we0 = ap_const_logic_0;
    }
}

void fft_stage35::thread_Out_R_V_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(icmp_ln47_reg_305_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        Out_R_V_we1 = ap_const_logic_1;
    } else {
        Out_R_V_we1 = ap_const_logic_0;
    }
}

void fft_stage35::thread_W_imag_V54_address0() {
    W_imag_V54_address0 =  (sc_lv<9>) (zext_ln55_fu_199_p1.read());
}

void fft_stage35::thread_W_imag_V54_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        W_imag_V54_ce0 = ap_const_logic_1;
    } else {
        W_imag_V54_ce0 = ap_const_logic_0;
    }
}

void fft_stage35::thread_W_real_V62_address0() {
    W_real_V62_address0 =  (sc_lv<9>) (zext_ln55_fu_199_p1.read());
}

void fft_stage35::thread_W_real_V62_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        W_real_V62_ce0 = ap_const_logic_1;
    } else {
        W_real_V62_ce0 = ap_const_logic_0;
    }
}

void fft_stage35::thread_X_I_V18_address0() {
    X_I_V18_address0 =  (sc_lv<10>) (zext_ln58_reg_332.read());
}

void fft_stage35::thread_X_I_V18_address1() {
    X_I_V18_address1 =  (sc_lv<10>) (zext_ln55_reg_314.read());
}

void fft_stage35::thread_X_I_V18_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        X_I_V18_ce0 = ap_const_logic_1;
    } else {
        X_I_V18_ce0 = ap_const_logic_0;
    }
}

void fft_stage35::thread_X_I_V18_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        X_I_V18_ce1 = ap_const_logic_1;
    } else {
        X_I_V18_ce1 = ap_const_logic_0;
    }
}

void fft_stage35::thread_X_R_V9_address0() {
    X_R_V9_address0 =  (sc_lv<10>) (zext_ln58_fu_211_p1.read());
}

void fft_stage35::thread_X_R_V9_address1() {
    X_R_V9_address1 =  (sc_lv<10>) (zext_ln55_reg_314.read());
}

void fft_stage35::thread_X_R_V9_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        X_R_V9_ce0 = ap_const_logic_1;
    } else {
        X_R_V9_ce0 = ap_const_logic_0;
    }
}

void fft_stage35::thread_X_R_V9_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        X_R_V9_ce1 = ap_const_logic_1;
    } else {
        X_R_V9_ce1 = ap_const_logic_0;
    }
}

void fft_stage35::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void fft_stage35::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void fft_stage35::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[2];
}

void fft_stage35::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void fft_stage35::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void fft_stage35::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void fft_stage35::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void fft_stage35::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void fft_stage35::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void fft_stage35::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void fft_stage35::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln47_fu_187_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void fft_stage35::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void fft_stage35::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void fft_stage35::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void fft_stage35::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void fft_stage35::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void fft_stage35::thread_grp_fu_281_p0() {
    grp_fu_281_p0 =  (sc_lv<22>) (sext_ln1118_2_fu_222_p1.read());
}

void fft_stage35::thread_grp_fu_281_p1() {
    grp_fu_281_p1 =  (sc_lv<12>) (sext_ln1118_3_fu_226_p1.read());
}

void fft_stage35::thread_grp_fu_290_p0() {
    grp_fu_290_p0 =  (sc_lv<22>) (sext_ln1118_2_fu_222_p1.read());
}

void fft_stage35::thread_grp_fu_290_p1() {
    grp_fu_290_p1 =  (sc_lv<13>) (sext_ln1118_1_fu_219_p1.read());
}

void fft_stage35::thread_i_lower_fu_205_p2() {
    i_lower_fu_205_p2 = (i_reg_176.read() ^ ap_const_lv10_200);
}

void fft_stage35::thread_icmp_ln47_fu_187_p2() {
    icmp_ln47_fu_187_p2 = (!i_reg_176.read().is_01() || !ap_const_lv10_200.is_01())? sc_lv<1>(): sc_lv<1>(i_reg_176.read() == ap_const_lv10_200);
}

void fft_stage35::thread_j_fu_193_p2() {
    j_fu_193_p2 = (!i_reg_176.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(i_reg_176.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void fft_stage35::thread_mul_ln1192_fu_298_p0() {
    mul_ln1192_fu_298_p0 =  (sc_lv<22>) (sext_ln1118_fu_216_p1.read());
}

void fft_stage35::thread_mul_ln1192_fu_298_p1() {
    mul_ln1192_fu_298_p1 =  (sc_lv<12>) (sext_ln1118_3_fu_226_p1.read());
}

void fft_stage35::thread_mul_ln700_fu_275_p0() {
    mul_ln700_fu_275_p0 =  (sc_lv<22>) (sext_ln1118_fu_216_p1.read());
}

void fft_stage35::thread_mul_ln700_fu_275_p1() {
    mul_ln700_fu_275_p1 =  (sc_lv<13>) (sext_ln1118_1_fu_219_p1.read());
}

void fft_stage35::thread_sext_ln1118_1_fu_219_p1() {
    sext_ln1118_1_fu_219_p1 = esl_sext<33,13>(c_V_reg_344.read());
}

void fft_stage35::thread_sext_ln1118_2_fu_222_p1() {
    sext_ln1118_2_fu_222_p1 = esl_sext<33,22>(X_I_V18_q0.read());
}

void fft_stage35::thread_sext_ln1118_3_fu_226_p1() {
    sext_ln1118_3_fu_226_p1 = esl_sext<33,12>(s_V_reg_349.read());
}

void fft_stage35::thread_sext_ln1118_fu_216_p1() {
    sext_ln1118_fu_216_p1 = esl_sext<33,22>(X_R_V9_load_reg_354.read());
}

void fft_stage35::thread_temp_I_V_fu_238_p4() {
    temp_I_V_fu_238_p4 = grp_fu_290_p3.read().range(32, 11);
}

void fft_stage35::thread_temp_R_V_fu_229_p4() {
    temp_R_V_fu_229_p4 = grp_fu_281_p3.read().range(32, 11);
}

void fft_stage35::thread_zext_ln55_fu_199_p1() {
    zext_ln55_fu_199_p1 = esl_zext<64,10>(i_reg_176.read());
}

void fft_stage35::thread_zext_ln58_fu_211_p1() {
    zext_ln58_fu_211_p1 = esl_zext<64,10>(i_lower_fu_205_p2.read());
}

void fft_stage35::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln47_fu_187_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln47_fu_187_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

