#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20ced00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20cee90 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20c02d0 .functor NOT 1, L_0x212bfd0, C4<0>, C4<0>, C4<0>;
L_0x212bdb0 .functor XOR 2, L_0x212bc50, L_0x212bd10, C4<00>, C4<00>;
L_0x212bec0 .functor XOR 2, L_0x212bdb0, L_0x212be20, C4<00>, C4<00>;
v0x2123850_0 .net *"_ivl_10", 1 0, L_0x212be20;  1 drivers
v0x2123950_0 .net *"_ivl_12", 1 0, L_0x212bec0;  1 drivers
v0x2123a30_0 .net *"_ivl_2", 1 0, L_0x2126b70;  1 drivers
v0x2123af0_0 .net *"_ivl_4", 1 0, L_0x212bc50;  1 drivers
v0x2123bd0_0 .net *"_ivl_6", 1 0, L_0x212bd10;  1 drivers
v0x2123d00_0 .net *"_ivl_8", 1 0, L_0x212bdb0;  1 drivers
v0x2123de0_0 .net "a", 0 0, v0x211e430_0;  1 drivers
v0x2123e80_0 .net "b", 0 0, v0x211e4d0_0;  1 drivers
v0x2123f20_0 .net "c", 0 0, v0x211e570_0;  1 drivers
v0x2123fc0_0 .var "clk", 0 0;
v0x2124060_0 .net "d", 0 0, v0x211e6b0_0;  1 drivers
v0x2124100_0 .net "out_pos_dut", 0 0, L_0x212bad0;  1 drivers
v0x21241a0_0 .net "out_pos_ref", 0 0, L_0x21256d0;  1 drivers
v0x2124240_0 .net "out_sop_dut", 0 0, L_0x2128a50;  1 drivers
v0x21242e0_0 .net "out_sop_ref", 0 0, L_0x20f8be0;  1 drivers
v0x2124380_0 .var/2u "stats1", 223 0;
v0x2124420_0 .var/2u "strobe", 0 0;
v0x21244c0_0 .net "tb_match", 0 0, L_0x212bfd0;  1 drivers
v0x2124590_0 .net "tb_mismatch", 0 0, L_0x20c02d0;  1 drivers
v0x2124630_0 .net "wavedrom_enable", 0 0, v0x211e980_0;  1 drivers
v0x2124700_0 .net "wavedrom_title", 511 0, v0x211ea20_0;  1 drivers
L_0x2126b70 .concat [ 1 1 0 0], L_0x21256d0, L_0x20f8be0;
L_0x212bc50 .concat [ 1 1 0 0], L_0x21256d0, L_0x20f8be0;
L_0x212bd10 .concat [ 1 1 0 0], L_0x212bad0, L_0x2128a50;
L_0x212be20 .concat [ 1 1 0 0], L_0x21256d0, L_0x20f8be0;
L_0x212bfd0 .cmp/eeq 2, L_0x2126b70, L_0x212bec0;
S_0x20cf020 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x20cee90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20c06b0 .functor AND 1, v0x211e570_0, v0x211e6b0_0, C4<1>, C4<1>;
L_0x20c0a90 .functor NOT 1, v0x211e430_0, C4<0>, C4<0>, C4<0>;
L_0x20c0e70 .functor NOT 1, v0x211e4d0_0, C4<0>, C4<0>, C4<0>;
L_0x20c10f0 .functor AND 1, L_0x20c0a90, L_0x20c0e70, C4<1>, C4<1>;
L_0x20d99a0 .functor AND 1, L_0x20c10f0, v0x211e570_0, C4<1>, C4<1>;
L_0x20f8be0 .functor OR 1, L_0x20c06b0, L_0x20d99a0, C4<0>, C4<0>;
L_0x2124b50 .functor NOT 1, v0x211e4d0_0, C4<0>, C4<0>, C4<0>;
L_0x2124bc0 .functor OR 1, L_0x2124b50, v0x211e6b0_0, C4<0>, C4<0>;
L_0x2124cd0 .functor AND 1, v0x211e570_0, L_0x2124bc0, C4<1>, C4<1>;
L_0x2124d90 .functor NOT 1, v0x211e430_0, C4<0>, C4<0>, C4<0>;
L_0x2124e60 .functor OR 1, L_0x2124d90, v0x211e4d0_0, C4<0>, C4<0>;
L_0x2124ed0 .functor AND 1, L_0x2124cd0, L_0x2124e60, C4<1>, C4<1>;
L_0x2125050 .functor NOT 1, v0x211e4d0_0, C4<0>, C4<0>, C4<0>;
L_0x21250c0 .functor OR 1, L_0x2125050, v0x211e6b0_0, C4<0>, C4<0>;
L_0x2124fe0 .functor AND 1, v0x211e570_0, L_0x21250c0, C4<1>, C4<1>;
L_0x2125250 .functor NOT 1, v0x211e430_0, C4<0>, C4<0>, C4<0>;
L_0x2125350 .functor OR 1, L_0x2125250, v0x211e6b0_0, C4<0>, C4<0>;
L_0x2125410 .functor AND 1, L_0x2124fe0, L_0x2125350, C4<1>, C4<1>;
L_0x21255c0 .functor XNOR 1, L_0x2124ed0, L_0x2125410, C4<0>, C4<0>;
v0x20bfc00_0 .net *"_ivl_0", 0 0, L_0x20c06b0;  1 drivers
v0x20c0000_0 .net *"_ivl_12", 0 0, L_0x2124b50;  1 drivers
v0x20c03e0_0 .net *"_ivl_14", 0 0, L_0x2124bc0;  1 drivers
v0x20c07c0_0 .net *"_ivl_16", 0 0, L_0x2124cd0;  1 drivers
v0x20c0ba0_0 .net *"_ivl_18", 0 0, L_0x2124d90;  1 drivers
v0x20c0f80_0 .net *"_ivl_2", 0 0, L_0x20c0a90;  1 drivers
v0x20c1200_0 .net *"_ivl_20", 0 0, L_0x2124e60;  1 drivers
v0x211c9a0_0 .net *"_ivl_24", 0 0, L_0x2125050;  1 drivers
v0x211ca80_0 .net *"_ivl_26", 0 0, L_0x21250c0;  1 drivers
v0x211cb60_0 .net *"_ivl_28", 0 0, L_0x2124fe0;  1 drivers
v0x211cc40_0 .net *"_ivl_30", 0 0, L_0x2125250;  1 drivers
v0x211cd20_0 .net *"_ivl_32", 0 0, L_0x2125350;  1 drivers
v0x211ce00_0 .net *"_ivl_36", 0 0, L_0x21255c0;  1 drivers
L_0x7f7b04a02018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x211cec0_0 .net *"_ivl_38", 0 0, L_0x7f7b04a02018;  1 drivers
v0x211cfa0_0 .net *"_ivl_4", 0 0, L_0x20c0e70;  1 drivers
v0x211d080_0 .net *"_ivl_6", 0 0, L_0x20c10f0;  1 drivers
v0x211d160_0 .net *"_ivl_8", 0 0, L_0x20d99a0;  1 drivers
v0x211d240_0 .net "a", 0 0, v0x211e430_0;  alias, 1 drivers
v0x211d300_0 .net "b", 0 0, v0x211e4d0_0;  alias, 1 drivers
v0x211d3c0_0 .net "c", 0 0, v0x211e570_0;  alias, 1 drivers
v0x211d480_0 .net "d", 0 0, v0x211e6b0_0;  alias, 1 drivers
v0x211d540_0 .net "out_pos", 0 0, L_0x21256d0;  alias, 1 drivers
v0x211d600_0 .net "out_sop", 0 0, L_0x20f8be0;  alias, 1 drivers
v0x211d6c0_0 .net "pos0", 0 0, L_0x2124ed0;  1 drivers
v0x211d780_0 .net "pos1", 0 0, L_0x2125410;  1 drivers
L_0x21256d0 .functor MUXZ 1, L_0x7f7b04a02018, L_0x2124ed0, L_0x21255c0, C4<>;
S_0x211d900 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x20cee90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x211e430_0 .var "a", 0 0;
v0x211e4d0_0 .var "b", 0 0;
v0x211e570_0 .var "c", 0 0;
v0x211e610_0 .net "clk", 0 0, v0x2123fc0_0;  1 drivers
v0x211e6b0_0 .var "d", 0 0;
v0x211e7a0_0 .var/2u "fail", 0 0;
v0x211e840_0 .var/2u "fail1", 0 0;
v0x211e8e0_0 .net "tb_match", 0 0, L_0x212bfd0;  alias, 1 drivers
v0x211e980_0 .var "wavedrom_enable", 0 0;
v0x211ea20_0 .var "wavedrom_title", 511 0;
E_0x20cd670/0 .event negedge, v0x211e610_0;
E_0x20cd670/1 .event posedge, v0x211e610_0;
E_0x20cd670 .event/or E_0x20cd670/0, E_0x20cd670/1;
S_0x211dc30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x211d900;
 .timescale -12 -12;
v0x211de70_0 .var/2s "i", 31 0;
E_0x20cd510 .event posedge, v0x211e610_0;
S_0x211df70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x211d900;
 .timescale -12 -12;
v0x211e170_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x211e250 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x211d900;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x211ec00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x20cee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2125880 .functor NOT 1, v0x211e4d0_0, C4<0>, C4<0>, C4<0>;
L_0x2125a20 .functor AND 1, v0x211e430_0, L_0x2125880, C4<1>, C4<1>;
L_0x2125b00 .functor NOT 1, v0x211e570_0, C4<0>, C4<0>, C4<0>;
L_0x2125c80 .functor AND 1, L_0x2125a20, L_0x2125b00, C4<1>, C4<1>;
L_0x2125dc0 .functor NOT 1, v0x211e6b0_0, C4<0>, C4<0>, C4<0>;
L_0x2125f40 .functor AND 1, L_0x2125c80, L_0x2125dc0, C4<1>, C4<1>;
L_0x2126090 .functor NOT 1, v0x211e430_0, C4<0>, C4<0>, C4<0>;
L_0x2126210 .functor AND 1, L_0x2126090, v0x211e4d0_0, C4<1>, C4<1>;
L_0x2126320 .functor NOT 1, v0x211e570_0, C4<0>, C4<0>, C4<0>;
L_0x2126390 .functor AND 1, L_0x2126210, L_0x2126320, C4<1>, C4<1>;
L_0x2126500 .functor NOT 1, v0x211e6b0_0, C4<0>, C4<0>, C4<0>;
L_0x2126570 .functor AND 1, L_0x2126390, L_0x2126500, C4<1>, C4<1>;
L_0x21266a0 .functor OR 1, L_0x2125f40, L_0x2126570, C4<0>, C4<0>;
L_0x21267b0 .functor NOT 1, v0x211e430_0, C4<0>, C4<0>, C4<0>;
L_0x2126630 .functor NOT 1, v0x211e4d0_0, C4<0>, C4<0>, C4<0>;
L_0x21268a0 .functor AND 1, L_0x21267b0, L_0x2126630, C4<1>, C4<1>;
L_0x2126a40 .functor AND 1, L_0x21268a0, v0x211e570_0, C4<1>, C4<1>;
L_0x2126b00 .functor NOT 1, v0x211e6b0_0, C4<0>, C4<0>, C4<0>;
L_0x2126c10 .functor AND 1, L_0x2126a40, L_0x2126b00, C4<1>, C4<1>;
L_0x2126d20 .functor OR 1, L_0x21266a0, L_0x2126c10, C4<0>, C4<0>;
L_0x2126ee0 .functor NOT 1, v0x211e430_0, C4<0>, C4<0>, C4<0>;
L_0x2126f50 .functor NOT 1, v0x211e4d0_0, C4<0>, C4<0>, C4<0>;
L_0x2127080 .functor AND 1, L_0x2126ee0, L_0x2126f50, C4<1>, C4<1>;
L_0x2127190 .functor NOT 1, v0x211e570_0, C4<0>, C4<0>, C4<0>;
L_0x21272d0 .functor AND 1, L_0x2127080, L_0x2127190, C4<1>, C4<1>;
L_0x21273e0 .functor AND 1, L_0x21272d0, v0x211e6b0_0, C4<1>, C4<1>;
L_0x2127580 .functor OR 1, L_0x2126d20, L_0x21273e0, C4<0>, C4<0>;
L_0x2127690 .functor NOT 1, v0x211e430_0, C4<0>, C4<0>, C4<0>;
L_0x21277f0 .functor NOT 1, v0x211e4d0_0, C4<0>, C4<0>, C4<0>;
L_0x2127860 .functor AND 1, L_0x2127690, L_0x21277f0, C4<1>, C4<1>;
L_0x2127a70 .functor NOT 1, v0x211e570_0, C4<0>, C4<0>, C4<0>;
L_0x2127ae0 .functor AND 1, L_0x2127860, L_0x2127a70, C4<1>, C4<1>;
L_0x2127d00 .functor NOT 1, v0x211e6b0_0, C4<0>, C4<0>, C4<0>;
L_0x2127d70 .functor AND 1, L_0x2127ae0, L_0x2127d00, C4<1>, C4<1>;
L_0x2127fa0 .functor OR 1, L_0x2127580, L_0x2127d70, C4<0>, C4<0>;
L_0x21280b0 .functor NOT 1, v0x211e430_0, C4<0>, C4<0>, C4<0>;
L_0x2128250 .functor AND 1, L_0x21280b0, v0x211e4d0_0, C4<1>, C4<1>;
L_0x2128310 .functor AND 1, L_0x2128250, v0x211e570_0, C4<1>, C4<1>;
L_0x2128120 .functor AND 1, L_0x2128310, v0x211e6b0_0, C4<1>, C4<1>;
L_0x21281e0 .functor OR 1, L_0x2127fa0, L_0x2128120, C4<0>, C4<0>;
L_0x2128700 .functor AND 1, v0x211e430_0, v0x211e4d0_0, C4<1>, C4<1>;
L_0x2128770 .functor AND 1, L_0x2128700, v0x211e570_0, C4<1>, C4<1>;
L_0x2128990 .functor AND 1, L_0x2128770, v0x211e6b0_0, C4<1>, C4<1>;
L_0x2128a50 .functor OR 1, L_0x21281e0, L_0x2128990, C4<0>, C4<0>;
L_0x2128d20 .functor NOT 1, v0x211e430_0, C4<0>, C4<0>, C4<0>;
L_0x2128d90 .functor NOT 1, v0x211e4d0_0, C4<0>, C4<0>, C4<0>;
L_0x2128f80 .functor OR 1, L_0x2128d20, L_0x2128d90, C4<0>, C4<0>;
L_0x2129090 .functor NOT 1, v0x211e570_0, C4<0>, C4<0>, C4<0>;
L_0x2129290 .functor OR 1, L_0x2128f80, L_0x2129090, C4<0>, C4<0>;
L_0x21293a0 .functor NOT 1, v0x211e6b0_0, C4<0>, C4<0>, C4<0>;
L_0x21295b0 .functor OR 1, L_0x2129290, L_0x21293a0, C4<0>, C4<0>;
L_0x21296c0 .functor NOT 1, v0x211e4d0_0, C4<0>, C4<0>, C4<0>;
L_0x21298e0 .functor OR 1, v0x211e430_0, L_0x21296c0, C4<0>, C4<0>;
L_0x21299a0 .functor NOT 1, v0x211e570_0, C4<0>, C4<0>, C4<0>;
L_0x2129de0 .functor OR 1, L_0x21298e0, L_0x21299a0, C4<0>, C4<0>;
L_0x2129ef0 .functor NOT 1, v0x211e6b0_0, C4<0>, C4<0>, C4<0>;
L_0x212a340 .functor OR 1, L_0x2129de0, L_0x2129ef0, C4<0>, C4<0>;
L_0x212a450 .functor AND 1, L_0x21295b0, L_0x212a340, C4<1>, C4<1>;
L_0x212a740 .functor OR 1, v0x211e430_0, v0x211e4d0_0, C4<0>, C4<0>;
L_0x212a9c0 .functor NOT 1, v0x211e570_0, C4<0>, C4<0>, C4<0>;
L_0x212ac20 .functor OR 1, L_0x212a740, L_0x212a9c0, C4<0>, C4<0>;
L_0x212ad30 .functor NOT 1, v0x211e6b0_0, C4<0>, C4<0>, C4<0>;
L_0x212afa0 .functor OR 1, L_0x212ac20, L_0x212ad30, C4<0>, C4<0>;
L_0x212b0b0 .functor AND 1, L_0x212a450, L_0x212afa0, C4<1>, C4<1>;
L_0x212b3d0 .functor OR 1, v0x211e430_0, v0x211e4d0_0, C4<0>, C4<0>;
L_0x212b440 .functor OR 1, L_0x212b3d0, v0x211e570_0, C4<0>, C4<0>;
L_0x212b720 .functor NOT 1, v0x211e6b0_0, C4<0>, C4<0>, C4<0>;
L_0x212b790 .functor OR 1, L_0x212b440, L_0x212b720, C4<0>, C4<0>;
L_0x212bad0 .functor AND 1, L_0x212b0b0, L_0x212b790, C4<1>, C4<1>;
v0x211edc0_0 .net *"_ivl_0", 0 0, L_0x2125880;  1 drivers
v0x211eea0_0 .net *"_ivl_10", 0 0, L_0x2125f40;  1 drivers
v0x211ef80_0 .net *"_ivl_100", 0 0, L_0x21295b0;  1 drivers
v0x211f070_0 .net *"_ivl_102", 0 0, L_0x21296c0;  1 drivers
v0x211f150_0 .net *"_ivl_104", 0 0, L_0x21298e0;  1 drivers
v0x211f280_0 .net *"_ivl_106", 0 0, L_0x21299a0;  1 drivers
v0x211f360_0 .net *"_ivl_108", 0 0, L_0x2129de0;  1 drivers
v0x211f440_0 .net *"_ivl_110", 0 0, L_0x2129ef0;  1 drivers
v0x211f520_0 .net *"_ivl_112", 0 0, L_0x212a340;  1 drivers
v0x211f690_0 .net *"_ivl_114", 0 0, L_0x212a450;  1 drivers
v0x211f770_0 .net *"_ivl_116", 0 0, L_0x212a740;  1 drivers
v0x211f850_0 .net *"_ivl_118", 0 0, L_0x212a9c0;  1 drivers
v0x211f930_0 .net *"_ivl_12", 0 0, L_0x2126090;  1 drivers
v0x211fa10_0 .net *"_ivl_120", 0 0, L_0x212ac20;  1 drivers
v0x211faf0_0 .net *"_ivl_122", 0 0, L_0x212ad30;  1 drivers
v0x211fbd0_0 .net *"_ivl_124", 0 0, L_0x212afa0;  1 drivers
v0x211fcb0_0 .net *"_ivl_126", 0 0, L_0x212b0b0;  1 drivers
v0x211fea0_0 .net *"_ivl_128", 0 0, L_0x212b3d0;  1 drivers
v0x211ff80_0 .net *"_ivl_130", 0 0, L_0x212b440;  1 drivers
v0x2120060_0 .net *"_ivl_132", 0 0, L_0x212b720;  1 drivers
v0x2120140_0 .net *"_ivl_134", 0 0, L_0x212b790;  1 drivers
v0x2120220_0 .net *"_ivl_14", 0 0, L_0x2126210;  1 drivers
v0x2120300_0 .net *"_ivl_16", 0 0, L_0x2126320;  1 drivers
v0x21203e0_0 .net *"_ivl_18", 0 0, L_0x2126390;  1 drivers
v0x21204c0_0 .net *"_ivl_2", 0 0, L_0x2125a20;  1 drivers
v0x21205a0_0 .net *"_ivl_20", 0 0, L_0x2126500;  1 drivers
v0x2120680_0 .net *"_ivl_22", 0 0, L_0x2126570;  1 drivers
v0x2120760_0 .net *"_ivl_24", 0 0, L_0x21266a0;  1 drivers
v0x2120840_0 .net *"_ivl_26", 0 0, L_0x21267b0;  1 drivers
v0x2120920_0 .net *"_ivl_28", 0 0, L_0x2126630;  1 drivers
v0x2120a00_0 .net *"_ivl_30", 0 0, L_0x21268a0;  1 drivers
v0x2120ae0_0 .net *"_ivl_32", 0 0, L_0x2126a40;  1 drivers
v0x2120bc0_0 .net *"_ivl_34", 0 0, L_0x2126b00;  1 drivers
v0x2120eb0_0 .net *"_ivl_36", 0 0, L_0x2126c10;  1 drivers
v0x2120f90_0 .net *"_ivl_38", 0 0, L_0x2126d20;  1 drivers
v0x2121070_0 .net *"_ivl_4", 0 0, L_0x2125b00;  1 drivers
v0x2121150_0 .net *"_ivl_40", 0 0, L_0x2126ee0;  1 drivers
v0x2121230_0 .net *"_ivl_42", 0 0, L_0x2126f50;  1 drivers
v0x2121310_0 .net *"_ivl_44", 0 0, L_0x2127080;  1 drivers
v0x21213f0_0 .net *"_ivl_46", 0 0, L_0x2127190;  1 drivers
v0x21214d0_0 .net *"_ivl_48", 0 0, L_0x21272d0;  1 drivers
v0x21215b0_0 .net *"_ivl_50", 0 0, L_0x21273e0;  1 drivers
v0x2121690_0 .net *"_ivl_52", 0 0, L_0x2127580;  1 drivers
v0x2121770_0 .net *"_ivl_54", 0 0, L_0x2127690;  1 drivers
v0x2121850_0 .net *"_ivl_56", 0 0, L_0x21277f0;  1 drivers
v0x2121930_0 .net *"_ivl_58", 0 0, L_0x2127860;  1 drivers
v0x2121a10_0 .net *"_ivl_6", 0 0, L_0x2125c80;  1 drivers
v0x2121af0_0 .net *"_ivl_60", 0 0, L_0x2127a70;  1 drivers
v0x2121bd0_0 .net *"_ivl_62", 0 0, L_0x2127ae0;  1 drivers
v0x2121cb0_0 .net *"_ivl_64", 0 0, L_0x2127d00;  1 drivers
v0x2121d90_0 .net *"_ivl_66", 0 0, L_0x2127d70;  1 drivers
v0x2121e70_0 .net *"_ivl_68", 0 0, L_0x2127fa0;  1 drivers
v0x2121f50_0 .net *"_ivl_70", 0 0, L_0x21280b0;  1 drivers
v0x2122030_0 .net *"_ivl_72", 0 0, L_0x2128250;  1 drivers
v0x2122110_0 .net *"_ivl_74", 0 0, L_0x2128310;  1 drivers
v0x21221f0_0 .net *"_ivl_76", 0 0, L_0x2128120;  1 drivers
v0x21222d0_0 .net *"_ivl_78", 0 0, L_0x21281e0;  1 drivers
v0x21223b0_0 .net *"_ivl_8", 0 0, L_0x2125dc0;  1 drivers
v0x2122490_0 .net *"_ivl_80", 0 0, L_0x2128700;  1 drivers
v0x2122570_0 .net *"_ivl_82", 0 0, L_0x2128770;  1 drivers
v0x2122650_0 .net *"_ivl_84", 0 0, L_0x2128990;  1 drivers
v0x2122730_0 .net *"_ivl_88", 0 0, L_0x2128d20;  1 drivers
v0x2122810_0 .net *"_ivl_90", 0 0, L_0x2128d90;  1 drivers
v0x21228f0_0 .net *"_ivl_92", 0 0, L_0x2128f80;  1 drivers
v0x21229d0_0 .net *"_ivl_94", 0 0, L_0x2129090;  1 drivers
v0x2122ec0_0 .net *"_ivl_96", 0 0, L_0x2129290;  1 drivers
v0x2122fa0_0 .net *"_ivl_98", 0 0, L_0x21293a0;  1 drivers
v0x2123080_0 .net "a", 0 0, v0x211e430_0;  alias, 1 drivers
v0x2123120_0 .net "b", 0 0, v0x211e4d0_0;  alias, 1 drivers
v0x2123210_0 .net "c", 0 0, v0x211e570_0;  alias, 1 drivers
v0x2123300_0 .net "d", 0 0, v0x211e6b0_0;  alias, 1 drivers
v0x21233f0_0 .net "out_pos", 0 0, L_0x212bad0;  alias, 1 drivers
v0x21234b0_0 .net "out_sop", 0 0, L_0x2128a50;  alias, 1 drivers
S_0x2123630 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x20cee90;
 .timescale -12 -12;
E_0x20b59f0 .event anyedge, v0x2124420_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2124420_0;
    %nor/r;
    %assign/vec4 v0x2124420_0, 0;
    %wait E_0x20b59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x211d900;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x211e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x211e840_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x211d900;
T_4 ;
    %wait E_0x20cd670;
    %load/vec4 v0x211e8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x211e7a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x211d900;
T_5 ;
    %wait E_0x20cd510;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %wait E_0x20cd510;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %wait E_0x20cd510;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %wait E_0x20cd510;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %wait E_0x20cd510;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %wait E_0x20cd510;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %wait E_0x20cd510;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %wait E_0x20cd510;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %wait E_0x20cd510;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %wait E_0x20cd510;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %wait E_0x20cd510;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %wait E_0x20cd510;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %wait E_0x20cd510;
    %load/vec4 v0x211e7a0_0;
    %store/vec4 v0x211e840_0, 0, 1;
    %fork t_1, S_0x211dc30;
    %jmp t_0;
    .scope S_0x211dc30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x211de70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x211de70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20cd510;
    %load/vec4 v0x211de70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x211de70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x211de70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x211d900;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20cd670;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x211e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x211e4d0_0, 0;
    %assign/vec4 v0x211e430_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x211e7a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x211e840_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20cee90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2123fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2124420_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20cee90;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2123fc0_0;
    %inv;
    %store/vec4 v0x2123fc0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20cee90;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x211e610_0, v0x2124590_0, v0x2123de0_0, v0x2123e80_0, v0x2123f20_0, v0x2124060_0, v0x21242e0_0, v0x2124240_0, v0x21241a0_0, v0x2124100_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20cee90;
T_9 ;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2124380_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20cee90;
T_10 ;
    %wait E_0x20cd670;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2124380_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2124380_0, 4, 32;
    %load/vec4 v0x21244c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2124380_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2124380_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2124380_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21242e0_0;
    %load/vec4 v0x21242e0_0;
    %load/vec4 v0x2124240_0;
    %xor;
    %load/vec4 v0x21242e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2124380_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2124380_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x21241a0_0;
    %load/vec4 v0x21241a0_0;
    %load/vec4 v0x2124100_0;
    %xor;
    %load/vec4 v0x21241a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2124380_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2124380_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2124380_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter2/response3/top_module.sv";
