# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of memory.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of controller_main.v was successful.
# Compile of single_cycle_controller.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of riscv_pipeline.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controlled_register.v was successful.
# Compile of riscv_pipeline_testbench.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui work.riscv_pipeline_testbench
# vsim -gui work.riscv_pipeline_testbench 
# Start time: 12:05:35 on Jan 05,2025
# Loading work.riscv_pipeline_testbench
# Loading work.riscv_pipeline
# Loading work.controller
# Loading work.single_cycle_controller
# Loading work.controller_main
# Loading work.controller_alu
# Loading work.controlled_register
# Loading work.datapath
# Loading work.multiplexer
# Loading work.rom
# Loading work.adder
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
# Loading work.memory
# Loading work.hazard_uint
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Repos/computer-architecture/CAs/CA4/pipeline/code/controlled_register.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_pipeline_testbench/rp/riscv_pipeline_datapath/WReg_ReadDataW File: C:/Repos/computer-architecture/CAs/CA4/pipeline/code/datapath.v Line: 378
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/Repos/computer-architecture/CAs/CA4/pipeline/code/multiplexer.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_pipeline_testbench/rp/riscv_pipeline_datapath/ResultW_mux File: C:/Repos/computer-architecture/CAs/CA4/pipeline/code/datapath.v Line: 411
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'Rs1E'. The port definition is at: C:/Repos/computer-architecture/CAs/CA4/pipeline/code/hazard_unit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_pipeline_testbench/rp/riscv_pipeline_hazard_unit File: C:/Repos/computer-architecture/CAs/CA4/pipeline/code/riscv_pipeline.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'Rs2E'. The port definition is at: C:/Repos/computer-architecture/CAs/CA4/pipeline/code/hazard_unit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_pipeline_testbench/rp/riscv_pipeline_hazard_unit File: C:/Repos/computer-architecture/CAs/CA4/pipeline/code/riscv_pipeline.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'RdE'. The port definition is at: C:/Repos/computer-architecture/CAs/CA4/pipeline/code/hazard_unit.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_pipeline_testbench/rp/riscv_pipeline_hazard_unit File: C:/Repos/computer-architecture/CAs/CA4/pipeline/code/riscv_pipeline.v Line: 77
add wave -position insertpoint  \
sim:/riscv_pipeline_testbench/reset
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Lenovo  Hostname: DESKTOP-32OPIDI  ProcessID: 6904
#           Attempting to use alternate WLF file "./wlft3affjn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3affjn
add wave -position insertpoint  \
sim:/riscv_pipeline_testbench/clk
