![语言](https://img.shields.io/badge/语言-verilog_(IEEE1364_2005)-CAD09D.svg) ![部署](https://img.shields.io/badge/部署-vivado2018_3-FF1010.svg) ![FPGA](https://img.shields.io/badge/FPGA-xc7k325tffg6762L-FF1010.svg)
