INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Sol/Digital-System-Design-II/alu4/alu4.sim/sim_1/impl/timing/xsim/aluTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4
INFO: [VRFC 10-311] analyzing module glbl
