/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  reg [9:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire [19:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  reg [8:0] celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[4] & in_data[13]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z[5] & celloutsig_0_0z);
  assign celloutsig_0_9z = ~(celloutsig_0_3z & celloutsig_0_4z[0]);
  assign celloutsig_1_0z = ~(in_data[109] & in_data[118]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z[7] & celloutsig_1_2z[15]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z & celloutsig_1_1z[0]);
  assign celloutsig_1_8z = ~(celloutsig_1_2z[6] & celloutsig_1_6z);
  assign celloutsig_0_4z = { celloutsig_0_2z[8], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[71], celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_6z[6:5], celloutsig_0_1z } % { 1'h1, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_8z = celloutsig_0_6z[2:0] % { 1'h1, celloutsig_0_7z[6:5] };
  assign celloutsig_0_1z = in_data[66:60] % { 1'h1, in_data[79:74] };
  assign celloutsig_1_2z = in_data[172:156] % { 1'h1, in_data[184:178], celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[8:5], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[6:2] };
  assign celloutsig_1_10z = celloutsig_1_2z[8:4] % { 1'h1, celloutsig_1_1z[3:0] };
  assign celloutsig_1_11z = celloutsig_1_2z[4:0] % { 1'h1, celloutsig_1_4z[3:1], celloutsig_1_5z };
  assign celloutsig_0_2z = in_data[79:71] % { 1'h1, in_data[73:66] };
  assign celloutsig_1_13z = { celloutsig_1_2z[13:2], celloutsig_1_6z } % { 1'h1, celloutsig_1_2z[12:10], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_2z[7:3], celloutsig_1_10z } % { 1'h1, celloutsig_1_13z[10:2] };
  assign celloutsig_1_19z = { celloutsig_1_9z[16:1], celloutsig_1_0z } % { 1'h1, celloutsig_1_14z[18:3] };
  assign celloutsig_0_6z = celloutsig_0_2z[7] ? celloutsig_0_5z[6:0] : celloutsig_0_5z[7:1];
  assign celloutsig_1_3z[11:10] = in_data[190] ? in_data[113:112] : celloutsig_1_1z[4:3];
  assign celloutsig_1_9z = celloutsig_1_4z[3] ? { celloutsig_1_2z[15:6], celloutsig_1_4z[5:4], 1'h1, celloutsig_1_4z[2:0], celloutsig_1_6z } : { celloutsig_1_4z[4], 1'h0, celloutsig_1_4z[2:0], celloutsig_1_3z[11:10], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_0z ? celloutsig_1_9z[5:1] : celloutsig_1_10z;
  assign celloutsig_1_14z = celloutsig_1_6z ? { celloutsig_1_9z[11:6], celloutsig_1_1z, celloutsig_1_10z } : { celloutsig_1_4z[2:0], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 10'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_5z = { celloutsig_0_1z[5], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_1z = in_data[139:131];
  assign celloutsig_1_3z[9:0] = { celloutsig_1_0z, celloutsig_1_1z };
  assign { out_data[137:128], out_data[112:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
