#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 16 10:06:56 2018
# Process ID: 16972
# Current directory: C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3852 C:\Users\ikben\OneDrive\Documents\GitHub\pong\FPGA\3d_pong\3d_pong.xpr
# Log file: C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/vivado.log
# Journal file: C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Proghardware/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 776.668 ; gain = 98.949
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Wed May 16 11:32:30 2018] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.ip_user_files -ipstatic_source_dir C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.cache/compile_simlib/modelsim} {questa=C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.cache/compile_simlib/questa} {riviera=C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.cache/compile_simlib/riviera} {activehdl=C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {13} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Write_Rate {0}] [get_ips blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_project C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Proghardware/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.027 ; gain = 102.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/new/top.vhd:41]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/.Xil/Vivado-16972-LAPTOP-88VN4TC1/realtime/clk_wiz_0_stub.v:5' bound to instance 'A1' of component 'clk_wiz_0' [C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/new/top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/.Xil/Vivado-16972-LAPTOP-88VN4TC1/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/.Xil/Vivado-16972-LAPTOP-88VN4TC1/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/ikben/Downloads/Bijlage opdrachten/Bijlage opdrachten/Week 3 + 4 - Bounching Square - Ball/vga.vhd:21' bound to instance 'A2' of component 'vga' [C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/new/top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/ikben/Downloads/Bijlage opdrachten/Bijlage opdrachten/Week 3 + 4 - Bounching Square - Ball/vga.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'VGA' (2#1) [C:/Users/ikben/Downloads/Bijlage opdrachten/Bijlage opdrachten/Week 3 + 4 - Bounching Square - Ball/vga.vhd:29]
INFO: [Synth 8-3491] module 'Positie' declared at 'C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/new/Positie.vhd:39' bound to instance 'A3' of component 'positie' [C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'Positie' [C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/new/Positie.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Positie' (3#1) [C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/new/Positie.vhd:47]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/new/ROM.vhd:37' bound to instance 'A4' of component 'ROM' [C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/new/top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/new/ROM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ROM' (4#1) [C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/new/ROM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/new/top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.230 ; gain = 145.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.230 ; gain = 145.418
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'A1'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'A1/inst'
Finished Parsing XDC File [c:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'A1/inst'
Parsing XDC File [c:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'A1/inst'
Finished Parsing XDC File [c:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'A1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh_Opdrachten/hw_week4_bouncing_Ball/hw_week4_bouncing_Ball.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched '0'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched '0'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:236]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:237]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:242]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc:242]
Finished Parsing XDC File [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/ikben/Downloads/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1356.988 ; gain = 309.176
24 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1356.988 ; gain = 309.176
current_project 3d_pong
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_B {Always_Enabled}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Wed May 16 13:07:43 2018] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.ip_user_files -ipstatic_source_dir C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.cache/compile_simlib/modelsim} {questa=C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.cache/compile_simlib/questa} {riviera=C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.cache/compile_simlib/riviera} {activehdl=C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Wed May 16 13:52:17 2018] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.ip_user_files -ipstatic_source_dir C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.cache/compile_simlib/modelsim} {questa=C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.cache/compile_simlib/questa} {riviera=C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.cache/compile_simlib/riviera} {activehdl=C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
current_project hw_week4_bouncing_Ball
current_project 3d_pong
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
