
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001137                       # Number of seconds simulated
sim_ticks                                  1136874500                       # Number of ticks simulated
final_tick                                 1136874500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78669                       # Simulator instruction rate (inst/s)
host_op_rate                                   128230                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49875275                       # Simulator tick rate (ticks/s)
host_mem_usage                                4339384                       # Number of bytes of host memory used
host_seconds                                    22.79                       # Real time elapsed on the host
sim_insts                                     1793179                       # Number of instructions simulated
sim_ops                                       2922893                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          127680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           83776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             211456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       127680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        127680                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3304                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          112307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           73689752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             185997663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     112307911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        112307911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         112307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          73689752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            185997663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3304                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 211456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  211456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1136519000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3304                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.834171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.952357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.108703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          305     38.32%     38.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          209     26.26%     64.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           85     10.68%     75.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      8.04%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      3.89%     87.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      3.52%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      1.63%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.88%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           54      6.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          796                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     61695000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               123645000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18672.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37422.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       186.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    186.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     343982.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1984920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1051215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7082880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             22212330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1985760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       119039940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        49113600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        173196480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              417462645                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            367.202048                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1082931500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3425500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      17758000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    694040750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    127897250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      32707250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    261045750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3762780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1969605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16507680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         70683600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             40293870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2400480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       255808590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        66986880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         79161900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              537575385                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            472.853763                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1041823500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3277000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      29960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    306830750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    174464500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      61378750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    560963500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  798814                       # Number of BP lookups
system.cpu.branchPred.condPredicted            798814                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             71078                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               641169                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   35717                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2353                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          641169                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             353708                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           287461                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        33032                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      499250                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      197059                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1364                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           806                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      471416                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           496                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    93                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2273750                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             589989                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4594973                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      798814                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             389425                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1470642                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  142954                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  288                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1895                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          155                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    471079                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 17816                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2134459                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.495551                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.518340                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   909819     42.63%     42.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   102536      4.80%     47.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    51573      2.42%     49.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    68606      3.21%     53.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    89111      4.17%     57.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   109057      5.11%     62.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   108120      5.07%     67.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    65935      3.09%     70.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   629702     29.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2134459                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.351320                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.020879                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   488486                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                554351                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    906499                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                113646                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  71477                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                6925920                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  71477                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   555891                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  368602                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3406                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    934613                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                200470                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                6577083                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   539                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  86865                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   5869                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  86745                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               15                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             8786293                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15782470                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          9492418                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            276470                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3974083                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4812210                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                265                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            263                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    364062                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               618891                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              287302                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             78055                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            57453                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5875390                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 815                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4896387                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             46952                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2953311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3984036                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            722                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2134459                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.293971                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.443288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              865703     40.56%     40.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              201575      9.44%     50.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              176104      8.25%     58.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              190309      8.92%     67.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              218754     10.25%     77.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              175549      8.22%     85.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              172447      8.08%     93.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               87910      4.12%     97.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               46108      2.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2134459                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   68764     94.79%     94.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   200      0.28%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1558      2.15%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   360      0.50%     97.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               881      1.21%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              782      1.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             81920      1.67%      1.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3939400     80.46%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2926      0.06%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2455      0.05%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               81768      1.67%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  83      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               529129     10.81%     94.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              193230      3.95%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           50363      1.03%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          15113      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4896387                       # Type of FU issued
system.cpu.iq.rate                           2.153441                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       72545                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014816                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11727312                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8573116                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4465949                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              319418                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             256597                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       131389                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4731092                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  155920                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   4943339                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads            51131                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads         9540                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       304114                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          366                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       151020                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            77                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  71477                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  347734                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 11861                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5876205                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2638                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                618891                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               287302                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                402                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     80                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11755                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            232                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26384                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        65594                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                91978                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4660646                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                498783                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            181179                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       695680                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   445214                       # Number of branches executed
system.cpu.iew.exec_stores                     196897                       # Number of stores executed
system.cpu.iew.exec_rate                     2.049762                       # Inst execution rate
system.cpu.iew.wb_sent                        4624748                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4597338                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3514048                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5628521                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.021919                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.624329                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2953398                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              93                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             71333                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                143                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts         7702                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      1717684                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.701648                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.342659                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       743077     43.26%     43.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       382831     22.29%     65.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       171600      9.99%     75.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       136821      7.97%     83.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        73815      4.30%     87.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        40247      2.34%     90.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        22240      1.29%     91.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19960      1.16%     92.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       127093      7.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1717684                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1793179                       # Number of instructions committed
system.cpu.commit.committedOps                2922893                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         451059                       # Number of memory references committed
system.cpu.commit.loads                        314777                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     305147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     112303                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2824715                       # Number of committed integer instructions.
system.cpu.commit.function_calls                18611                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        26296      0.90%      0.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2373720     81.21%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2778      0.10%     82.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             2230      0.08%     82.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          66810      2.29%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          288483      9.87%     94.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         123215      4.22%     98.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        26294      0.90%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13067      0.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2922893                       # Class of committed instruction
system.cpu.commit.bw_lim_events                127093                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7466882                       # The number of ROB reads
system.cpu.rob.rob_writes                    12174093                       # The number of ROB writes
system.cpu.timesIdled                            1724                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          139291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1793179                       # Number of Instructions Simulated
system.cpu.committedOps                       2922893                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.267999                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.267999                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.788644                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.788644                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  6107355                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3798970                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    177371                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   115635                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2210421                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2125102                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1690415                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               816                       # number of replacements
system.cpu.dcache.tags.tagsinuse           745.209951                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              112380                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               816                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            137.720588                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   745.209951                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.727744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.727744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          920                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          563                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          292                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1186942                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1186942                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       454658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          454658                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       135330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         135330                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        589988                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           589988                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       589988                       # number of overall hits
system.cpu.dcache.overall_hits::total          589988                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1545                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1070                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2615                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2615                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2615                       # number of overall misses
system.cpu.dcache.overall_misses::total          2615                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     80619500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     80619500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     86441000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     86441000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    167060500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    167060500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    167060500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    167060500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       456203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       456203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       136400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       136400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       592603                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       592603                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       592603                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       592603                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003387                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003387                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007845                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004413                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004413                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004413                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004413                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52180.906149                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52180.906149                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80785.981308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80785.981308                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63885.468451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63885.468451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63885.468451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63885.468451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          969                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.562500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   607.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          520                       # number of writebacks
system.cpu.dcache.writebacks::total               520                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          877                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          877                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          879                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          879                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          668                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1068                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1736                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1736                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1736                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     37252500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37252500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     85249000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     85249000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    122501500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    122501500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    122501500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    122501500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002929                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002929                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002929                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55767.215569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55767.215569                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79821.161049                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79821.161049                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70565.380184                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70565.380184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70565.380184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70565.380184                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3665                       # number of replacements
system.cpu.icache.tags.tagsinuse           492.780574                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              368631                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3665                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            100.581446                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   492.780574                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.962462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            946335                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           946335                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       465860                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          465860                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        465860                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           465860                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       465860                       # number of overall hits
system.cpu.icache.overall_hits::total          465860                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5219                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5219                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5219                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5219                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5219                       # number of overall misses
system.cpu.icache.overall_misses::total          5219                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    267727998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    267727998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    267727998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    267727998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    267727998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    267727998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       471079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       471079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       471079                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       471079                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       471079                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       471079                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011079                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011079                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51298.715846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51298.715846                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51298.715846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51298.715846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51298.715846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51298.715846                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1718                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.045455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3665                       # number of writebacks
system.cpu.icache.writebacks::total              3665                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1041                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1041                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1041                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1041                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1041                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1041                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4178                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4178                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4178                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4178                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4178                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    206385498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    206385498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    206385498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    206385498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    206385498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    206385498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008869                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008869                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008869                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008869                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49398.156534                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49398.156534                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49398.156534                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49398.156534                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49398.156534                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49398.156534                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2438.033121                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1499.844829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        938.188292                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.045772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.028631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.074403                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1949                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.100830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     86440                       # Number of tag accesses
system.l2.tags.data_accesses                    86440                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          520                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              520                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3662                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3662                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    68                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            2182                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2182                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               359                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  2182                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   427                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2609                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 2182                       # number of overall hits
system.l2.overall_hits::cpu.data                  427                       # number of overall hits
system.l2.overall_hits::total                    2609                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             1000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1000                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1996                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          309                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             309                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1996                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1309                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3305                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1996                       # number of overall misses
system.l2.overall_misses::cpu.data               1309                       # number of overall misses
system.l2.overall_misses::total                  3305                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     82932000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      82932000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    177101500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    177101500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     32455000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     32455000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     177101500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     115387000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        292488500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    177101500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    115387000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       292488500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          520                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          520                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3662                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3662                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4178                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1736                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5914                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4178                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1736                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5914                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.936330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.936330                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.477741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.477741                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.462575                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.462575                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.477741                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.754032                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.558843                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.477741                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.754032                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.558843                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data        82932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        82932                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 88728.206413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88728.206413                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 105032.362460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105032.362460                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 88728.206413                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88148.968678                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88498.789713                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 88728.206413                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88148.968678                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88498.789713                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data         1000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1000                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1996                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1996                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          309                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3305                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3305                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     72932000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72932000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    157151500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157151500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     29365000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29365000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    157151500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    102297000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    259448500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    157151500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    102297000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    259448500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.936330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.936330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.477741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.477741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.462575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.462575                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.477741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.754032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.558843                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.477741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.754032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.558843                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        72932                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        72932                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 78733.216433                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78733.216433                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 95032.362460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95032.362460                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 78733.216433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78148.968678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78501.815431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 78733.216433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78148.968678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78501.815431                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2304                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1000                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1000                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2304                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       211456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       211456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  211456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3304                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3304    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3304                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4056500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17534500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        10395                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         4481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1136874500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4845                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          520                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3665                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             296                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1068                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4178                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          668                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 16308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       501888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       144384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 646272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5914                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000507                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022519                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5911     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5914                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9382500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6265500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2604998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
