<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: /home/georg/Ã–ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/STM8AF_STM8S.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_s_t_m8_a_f___s_t_m8_s_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">STM8AF_STM8S.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s_t_m8_a_f___s_t_m8_s_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** \addtogroup STM8AF_STM8S</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  @{</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/*-------------------------------------------------------------------------</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">  STM8AF_STM8S.h - Register Declarations for STMAF and STM8S families</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  Copyright (C) 2019, Georg Icking-Konert</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">  This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">  it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">  the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  (at your option) any later version.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">  This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">  but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">  GNU General Public License for more details.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">  You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">  along with this program. If not, see &lt;https://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  As a special exception, if you link this library with other files</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  to produce an executable, this library does not by itself cause the</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  resulting executable to be covered by the GNU General Public License.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  This exception does not however invalidate any other reasons why the</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  executable file might be covered by the GNU General Public License.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">    MODULE DEFINITION FOR MULTIPLE INCLUSION</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef STM8AF_STM8S_H</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define STM8AF_STM8S_H</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Check the used compiler */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#if defined(__CSMC__)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  #define _COSMIC_</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#elif defined(__RCST7__)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">  #define _RAISONANCE_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#elif defined(__ICCSTM8__)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  #define _IAR_</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#elif defined(__SDCC)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">  #define _SDCC_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">  #define SDCC_VERSION (__SDCC_VERSION_MAJOR * 10000 \</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">                      + __SDCC_VERSION_MINOR * 100 \</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">                      + __SDCC_VERSION_PATCH)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">  #error in &#39;STM8AF_STM8S.h&#39;: compiler not supported</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    MEMORY WIDTH</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// if memory sizes [B] are not given, assume smallest available in family</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#if !defined(STM8_PFLASH_SIZE)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">  #warning undefined STM8_PFLASH_SIZE, assume minimum</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae434ded5dc5380cb8376cae09b4c50c5">   60</a></span>&#160;<span class="preprocessor">  #define STM8_PFLASH_SIZE      2048          </span><span class="comment">///&lt; size of program flash [B]</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#if !defined(STM8_RAM_SIZE)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">  #warning undefined STM8_RAM_SIZE, assume minimum</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4cef0ed61357dad5110c8f4e1a71fc75">   64</a></span>&#160;<span class="preprocessor">  #define STM8_RAM_SIZE         1024          </span><span class="comment">///&lt; size of RAM [B]</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#if !defined(STM8_EEPROM_SIZE)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">  #warning undefined STM8_EEPROM_SIZE, assume minimum</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4c6ddd97edd039f03f5dd7184179846">   68</a></span>&#160;<span class="preprocessor">  #define STM8_EEPROM_SIZE      128           </span><span class="comment">///&lt; size of data EEPROM [B]</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// memory start / end addresses</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4311d8e88619f08acaa5b8b556487cf">   72</a></span>&#160;<span class="preprocessor">#define STM8_PFLASH_START       0x8000                                      </span><span class="comment">///&lt; first address in program flash</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5590f8d60881132116ba80404493d5b8">   73</a></span>&#160;<span class="comment"></span>#define STM8_PFLASH_END         (STM8_PFLASH_START + STM8_PFLASH_SIZE - 1)  <span class="comment">///&lt; last address in program flash</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd3410d769c6cdceddc07de03d90481">   74</a></span>&#160;<span class="comment"></span>#define STM8_RAM_START          0x0000                                      <span class="comment">///&lt; first address in RAM</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga183be28d601434fa87e13b03b8f062a3">   75</a></span>&#160;<span class="comment"></span>#define STM8_RAM_END            (STM8_RAM_START + STM8_RAM_SIZE - 1)        <span class="comment">///&lt; last address in RAM</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga84b778a23f09a07361e2f95160db6f7f">   76</a></span>&#160;<span class="comment"></span>#define STM8_EEPROM_START       0x4000                                      <span class="comment">///&lt; first address in EEPROM</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga30a13026c4f9ac4f6002961283890245">   77</a></span>&#160;<span class="comment"></span>#define STM8_EEPROM_END         (STM8_EEPROM_START + STM8_EEPROM_SIZE - 1)  <span class="comment">///&lt; last address in EEPROM</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// address space width (&gt;32kB flash exceeds 16bit, as flash starts at 0x8000)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if (STM8_PFLASH_END &lt;= 0xFFFF)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab69180e63aeb3ba766d253dac3665dd7">   81</a></span>&#160;<span class="preprocessor">  #define STM8_ADDR_WIDTH       16            </span><span class="comment">///&lt; width of address space</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20f1e303fb20029fec7158f951171d0d">   82</a></span>&#160;<span class="comment"></span>  #define STM8_MEM_POINTER_T    uint16_t      <span class="comment">///&lt; address variable type</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span>#else</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define STM8_ADDR_WIDTH       32            </span><span class="comment">///&lt; width of address space</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span>  #define STM8_MEM_POINTER_T    uint32_t      <span class="comment">///&lt; address variable type</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    COMPILER SPECIFIC SETTINGS</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Cosmic compiler</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#if defined(_COSMIC_)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  @far @interrupt void func(void)      </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span>  #define ISR_HANDLER_TRAP(func) void @far @interrupt func(void)      <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #define NOP()                  _asm(&quot;nop&quot;)                          </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   _asm(&quot;sim&quot;)                          <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    _asm(&quot;rim&quot;)                          <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           _asm(&quot;trap&quot;)                         <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   _asm(&quot;wfi&quot;)                          <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           _asm(&quot;halt&quot;)                         <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR = _WWDG_CR_WDGA)           <span class="comment">///&lt; reset controller via WWDG module</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Raisonance Compiler</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#elif defined(_RAISONANCE_)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// include intrinsic functions</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  #include &lt;intrins.h&gt;</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  void func(void) interrupt irq        </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span>  #define ISR_HANDLER_TRAP(func) void func(void) trap                 <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  #define NOP()                  _nop_()                              </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   _sim_()                              <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    _rim_()                              <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           _trap_()                             <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   _wfi_()                              <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           _halt_()                             <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR = _WWDG_CR_WDGA)           <span class="comment">///&lt; reset controller via WWDG module</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// IAR Compiler</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#elif defined(_IAR_)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// include intrinsic functions</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">  #include &lt;intrinsics.h&gt;</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  __interrupt void func(void)          </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span>  //#define ISR_HANDLER_TRAP(func) void func(void) trap                 <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">  #define NOP()                  __no_operation()                     </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   __disable_interrupt()                <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    __enable_interrupt()                 <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           __trap()                             <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   __wait_for_interrupt()               <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           __halt()                             <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR = _WWDG_CR_WDGA)           <span class="comment">///&lt; reset controller via WWDG module</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned char                        </span><span class="comment">///&lt; data type in bit structs (deviating from C90 standard)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// SDCC compiler</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#elif defined(_SDCC_)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac71ae9e2636f338ab99462fee142ff8a">  160</a></span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)   void func(void) __interrupt(irq)    </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span>  #if SDCC_VERSION &gt;= 30403  // traps require &gt;=v3.4.3</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81cb997f3c72f8b2329819e29af6fdc5">  162</a></span>&#160;<span class="preprocessor">    #define ISR_HANDLER_TRAP(func)  void func() __trap                </span><span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span>  #else</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">    #error traps require SDCC &gt;=3.4.3. Please update!</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad99fda6bb7696991797c925f968234b9">  168</a></span>&#160;<span class="preprocessor">  #define NOP()                  __asm__(&quot;nop&quot;)                       </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac136489c5ba4794566532004267967f8">  169</a></span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   __asm__(&quot;sim&quot;)                       <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ca2cec1256c982e354114e155314354">  170</a></span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    __asm__(&quot;rim&quot;)                       <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa30e473ec4a616bd5bbbe41e014203a2">  171</a></span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           __asm__(&quot;trap&quot;)                      <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga005ed1b077a9da0cd4b368e52054120d">  172</a></span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   __asm__(&quot;wfi&quot;)                       <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga21e7cca4a83cfcfc857a55474fceeaa4">  173</a></span>&#160;<span class="comment"></span>  #define ENTER_HALT()           __asm__(&quot;halt&quot;)                      <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f3754e033deb3bae76086aa8c9d9ac8">  174</a></span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR = _WWDG_CR_WDGA)           <span class="comment">///&lt; reset controller via WWDG module</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">  177</a></span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">    DEFINITION OF GLOBAL MACROS/#DEFINES</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// general macros</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2a3629fd36066aaa3b7191062dc9a1a">  187</a></span>&#160;<span class="preprocessor">#define _SFR(type, addr)       (*((volatile type*) (addr)))           </span><span class="comment">///&lt; peripheral register</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span>#if defined(_DOXYGEN) || defined(UID_AddressBase)</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">  189</a></span>&#160;<span class="preprocessor">  #define _UID(N)              _SFR(uint8_t,  UID_AddressBase+N)      </span><span class="comment">///&lt; read unique identifier byte N</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(DEVID_AddressBase)</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6472466b02bdb1482aba206e4d597180">  192</a></span>&#160;<span class="preprocessor">  #define _DEVID(N)            _SFR(uint8_t,  DEVID_AddressBase+N)    </span><span class="comment">///&lt; read device identifier byte N</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">    STANDARD DATA TYPES</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#if defined(_COSMIC_) || defined(_RAISONANCE_) || defined(_IAR_)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">// skip if already defined</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">  #ifndef INT8_MAX</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="comment">// compiler specific --&gt; If possible, use &lt;stdint.h&gt; from compiler</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">long</span>     int32_t;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">short</span>    int16_t;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">char</span>     int8_t;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   uint32_t;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>  uint16_t;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>   uint8_t;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="comment">// define min/max values</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">    #define   INT8_MAX      0x7f</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">    #define   INT8_MIN      (-INT8_MAX - 1)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">    #define   UINT8_MAX     0xFF</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">    #define   UINT8_MIN     0</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">    #define   INT16_MAX     0x7fff</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">    #define   INT16_MIN     (-INT16_MAX - 1)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">    #define   UINT16_MAX    0xFFFF</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">    #define   UINT16_MIN    0</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">    #define   INT32_MAX     0x7fffffffL</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">    #define   INT32_MIN     (-INT32_MAX - 1L)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">    #define   UINT32_MAX    0xFFFFFFFF</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">    #define   UINT32_MIN    0</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">  #endif // INT8_MAX</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#elif defined(_SDCC_)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">// use compiler header</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">  #include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">    ISR Vector Table (SDCC, Raisonance, IAR)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">    Note: IAR has an IRQ offset of +2 compared to STM8 datasheet (see below)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10e0f0abf4612b477e63eb15aa72520b">  248</a></span>&#160;<span class="preprocessor">#define __TLI_VECTOR__            0       </span><span class="comment">///&lt; irq0 - External Top Level interrupt (TLI) for pin PD7</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c8939b36783781bcad22591f9140724">  249</a></span>&#160;<span class="comment"></span>#define __AWU_VECTOR__            1       <span class="comment">///&lt; irq1 - Auto Wake Up from Halt interrupt (AWU)</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea2c25808a94983dc377dc2944bc0e7d">  250</a></span>&#160;<span class="comment"></span>#define __CLK_VECTOR__            2       <span class="comment">///&lt; irq2 - Clock Controller interrupt</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2db898951e3fba06633742b25af588c1">  251</a></span>&#160;<span class="comment"></span>#define __PORTA_VECTOR__          3       <span class="comment">///&lt; irq3 - External interrupt 0 (GPIOA)</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83532626326ed14f1bbda7d7a0fad37a">  252</a></span>&#160;<span class="comment"></span>#define __PORTB_VECTOR__          4       <span class="comment">///&lt; irq4 - External interrupt 1 (GPIOB)</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga434d9fea03b7e6b5d127470ecaf15357">  253</a></span>&#160;<span class="comment"></span>#define __PORTC_VECTOR__          5       <span class="comment">///&lt; irq5 - External interrupt 2 (GPIOC)</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae699cbd2f9f65abd748948082e0de8e4">  254</a></span>&#160;<span class="comment"></span>#define __PORTD_VECTOR__          6       <span class="comment">///&lt; irq6 - External interrupt 3 (GPIOD)</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09edfe8d408839f11ae57d2d7fbd08e9">  255</a></span>&#160;<span class="comment"></span>#define __PORTE_VECTOR__          7       <span class="comment">///&lt; irq7 - External interrupt 4 (GPIOE)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span>#if defined(CAN_AddressBase)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">  #define __CAN_RX_VECTOR__       8       </span><span class="comment">///&lt; irq8 - CAN receive interrupt (shared with \__PORTF_VECTOR__)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#if defined(PORTF_AddressBase)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">  #define __PORTF_VECTOR__        8       </span><span class="comment">///&lt; irq8 - External interrupt 5 (GPIOF, shared with \__CAN_RX_VECTOR__)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#if defined(CAN_AddressBase)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">  #define __CAN_TX_VECTOR__       9       </span><span class="comment">///&lt; irq9 - CAN transmit interrupt</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga329ec716ed4f8b967e6144f111c133f7">  265</a></span>&#160;<span class="preprocessor">#define __SPI_VECTOR__            10      </span><span class="comment">///&lt; irq10 - SPI End of transfer interrupt</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a399b1b4029cd6c6297f07f9b1cd0e9">  266</a></span>&#160;<span class="comment"></span>#define __TIM1_UPD_OVF_VECTOR__   11      <span class="comment">///&lt; irq11 - TIM1 Update/Overflow/Trigger/Break interrupt</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae16368ba3b2d06a53c8e54111241d6f8">  267</a></span>&#160;<span class="comment"></span>#define __TIM1_CAPCOM_VECTOR__    12      <span class="comment">///&lt; irq12 - TIM1 Capture/Compare interrupt</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span>#if defined(TIM2_AddressBase)</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">  #define __TIM2_UPD_OVF_VECTOR__ 13      </span><span class="comment">///&lt; irq13 - TIM2 Update/overflow interrupt (shared with \__TIM5_UPD_OVF_VECTOR__)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#if defined(TIM5_AddressBase)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">  #define __TIM5_UPD_OVF_VECTOR__ 13      </span><span class="comment">///&lt; irq13 - TIM5 Update/overflow interrupt (shared with \__TIM2_UPD_OVF_VECTOR__)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#if defined(TIM2_AddressBase)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">  #define __TIM2_CAPCOM_VECTOR__  14      </span><span class="comment">///&lt; irq14 - TIM2 Capture/Compare interrupt (shared with \__TIM5_CAPCOM_VECTOR__)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span>#elif defined(TIM5_AddressBase)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">  #define __TIM5_CAPCOM_VECTOR__  14      </span><span class="comment">///&lt; irq14 - TIM5 Capture/Compare interrupt (shared with \__TIM2_CAPCOM_VECTOR__)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#if defined(TIM3_AddressBase)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">  #define __TIM3_UPD_OVF_VECTOR__ 15      </span><span class="comment">///&lt; irq15 - TIM3 Update/overflow interrupt</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#if defined(TIM3_AddressBase)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">  #define __TIM3_CAPCOM_VECTOR__  16      </span><span class="comment">///&lt; irq16 - TIM3 Capture/Compare interrupt</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#if defined(UART1_AddressBase)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">  #define __UART1_TXE_VECTOR__    17      </span><span class="comment">///&lt; irq17 - USART/UART1 send (TX empty) interrupt</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#if defined(UART1_AddressBase)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">  #define __UART1_RXF_VECTOR__    18      </span><span class="comment">///&lt; irq18 - USART/UART1 receive (RX full) interrupt</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f5f7f387ab84a66166d97d86313fc02">  291</a></span>&#160;<span class="preprocessor">#define __I2C_VECTOR__            19      </span><span class="comment">///&lt; irq19 - I2C interrupt</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span>#if defined(UART2_AddressBase)</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">  #define __UART2_TXE_VECTOR__    20      </span><span class="comment">///&lt; irq20 - UART2 send (TX empty) interrupt (shared with \__UART3_TXE_VECTOR__ and \__UART4_TXE_VECTOR__)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span>#elif defined(UART3_AddressBase)</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">  #define __UART3_TXE_VECTOR__    20      </span><span class="comment">///&lt; irq20 - UART3 send (TX empty) interrupt (shared with \__UART2_TXE_VECTOR__ and \__UART4_TXE_VECTOR__)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span>#elif defined(UART4_AddressBase)</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">  #define __UART4_TXE_VECTOR__    20      </span><span class="comment">///&lt; irq20 - UART4 send (TX empty) interrupt (shared with \__UART2_TXE_VECTOR__ and \__UART3_TXE_VECTOR__)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#if defined(UART2_AddressBase)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">  #define __UART2_RXF_VECTOR__    21      </span><span class="comment">///&lt; irq21 - UART2 receive (RX full) interrupt (shared with \__UART3_RXF_VECTOR__ and \__UART4_RXF_VECTOR__)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span>#elif defined(UART3_AddressBase)</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">  #define __UART3_RXF_VECTOR__    21      </span><span class="comment">///&lt; irq21 - UART3 receive (RX full) interrupt (shared with \__UART2_RXF_VECTOR__ and \__UART4_RXF_VECTOR__)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span>#elif defined(UART4_AddressBase)</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">  #define __UART4_RXF_VECTOR__    21      </span><span class="comment">///&lt; irq21 - UART4 receive (RX full) interrupt (shared with \__UART2_RXF_VECTOR__ and \__UART3_RXF_VECTOR__)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#if defined(ADC1_AddressBase)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">  #define __ADC1_VECTOR__         22      </span><span class="comment">///&lt; irq22 - ADC1 end of conversion (shared with \__ADC2_VECTOR__)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span>#elif defined(ADC2_AddressBase)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">  #define __ADC2_VECTOR__         22      </span><span class="comment">///&lt; irq22 - ADC2 end of conversion &amp; analog watchdog interrupts (shared with \__ADC1_VECTOR__)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#if defined(TIM4_AddressBase)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">  #define __TIM4_UPD_OVF_VECTOR__ 23      </span><span class="comment">///&lt; irq23 - TIM4 Update/Overflow interrupt (shared with \__TIM6_UPD_OVF_VECTOR__)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span>#elif defined(TIM6_AddressBase)</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">  #define __TIM6_UPD_OVF_VECTOR__ 23      </span><span class="comment">///&lt; irq23 - TIM6 Update/Overflow interrupt (shared with \__TIM4_UPD_OVF_VECTOR__)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">  316</a></span>&#160;<span class="preprocessor">#define __FLASH_VECTOR__          24      </span><span class="comment">///&lt; irq24 - flash interrupt</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">    DEFINITION OF STM8 PERIPHERAL REGISTERS</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">// General purpose input/output pins (_PORTx)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(PORTA_AddressBase) || defined(PORTB_AddressBase) || defined(PORTC_AddressBase) || defined(PORTD_AddressBase) || defined(PORTE_AddressBase) || defined(PORTF_AddressBase) || defined(PORTG_AddressBase) || defined(PORTH_AddressBase) || defined(PORTI_AddressBase)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">  /** @brief structure for controlling pins in PORT mode (_PORTx) */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">    /** @brief Port x output data register (_PORTx_ODR) */</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  333</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 output control</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 output control</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 output control</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 output control</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 output control</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 output control</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 output control</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 output control</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"></span>    } ODR;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">    /** @brief Port x input data register (_PORTx_IDR) */</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  345</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 input control</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 input control</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 input control</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 input control</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 input control</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 input control</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 input control</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 input control</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"></span>    } IDR;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">    /** @brief Port x data direction data register (_PORTx_DDR) */</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  357</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 direction control</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 direction control</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 direction control</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 direction control</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 direction control</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 direction control</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 direction control</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 direction control</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"></span>    } DDR;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">    /** @brief Port x control register 1 (_PORTx_CR1) */</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  369</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 control register 1</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 control register 1</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 control register 1</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 control register 1</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 control register 1</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 control register 1</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 control register 1</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 control register 1</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">    /** @brief Port x control register 1 (_PORTx_CR2) */</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  381</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 control register 2</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 control register 2</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 control register 2</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 control register 2</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 control register 2</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 control register 2</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 control register 2</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 control register 2</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">_PORT_t</a>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="comment">/* Pointer to port A registers */</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">  #if defined(PORTA_AddressBase)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">    #define _PORTA      _SFR(_PORT_t,  PORTA_AddressBase)        </span><span class="comment">///&lt; port A struct/bit access</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"></span>    #define _PORTA_ODR  _SFR(uint8_t,  PORTA_AddressBase+0x00)   <span class="comment">///&lt; port A output register</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"></span>    #define _PORTA_IDR  _SFR(uint8_t,  PORTA_AddressBase+0x01)   <span class="comment">///&lt; port A input register</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"></span>    #define _PORTA_DDR  _SFR(uint8_t,  PORTA_AddressBase+0x02)   <span class="comment">///&lt; port A direction register</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"></span>    #define _PORTA_CR1  _SFR(uint8_t,  PORTA_AddressBase+0x03)   <span class="comment">///&lt; port A control register 1</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"></span>    #define _PORTA_CR2  _SFR(uint8_t,  PORTA_AddressBase+0x04)   <span class="comment">///&lt; port A control register 2</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="comment">/* Pointer to port B registers */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">  #if defined(PORTB_AddressBase)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">    #define _PORTB      _SFR(_PORT_t,  PORTB_AddressBase)        </span><span class="comment">///&lt; port B struct/bit access</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"></span>    #define _PORTB_ODR  _SFR(uint8_t,  PORTB_AddressBase+0x00)   <span class="comment">///&lt; port B output register</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"></span>    #define _PORTB_IDR  _SFR(uint8_t,  PORTB_AddressBase+0x01)   <span class="comment">///&lt; port B input register</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"></span>    #define _PORTB_DDR  _SFR(uint8_t,  PORTB_AddressBase+0x02)   <span class="comment">///&lt; port B direction register</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"></span>    #define _PORTB_CR1  _SFR(uint8_t,  PORTB_AddressBase+0x03)   <span class="comment">///&lt; port B control register 1</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"></span>    #define _PORTB_CR2  _SFR(uint8_t,  PORTB_AddressBase+0x04)   <span class="comment">///&lt; port B control register 2</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="comment">/* Pointer to port C registers */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">  #if defined(PORTC_AddressBase)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">    #define _PORTC      _SFR(_PORT_t,  PORTC_AddressBase)        </span><span class="comment">///&lt; port C struct/bit access</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"></span>    #define _PORTC_ODR  _SFR(uint8_t,  PORTC_AddressBase+0x00)   <span class="comment">///&lt; port C output register</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span>    #define _PORTC_IDR  _SFR(uint8_t,  PORTC_AddressBase+0x01)   <span class="comment">///&lt; port C input register</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"></span>    #define _PORTC_DDR  _SFR(uint8_t,  PORTC_AddressBase+0x02)   <span class="comment">///&lt; port C direction register</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"></span>    #define _PORTC_CR1  _SFR(uint8_t,  PORTC_AddressBase+0x03)   <span class="comment">///&lt; port C control register 1</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"></span>    #define _PORTC_CR2  _SFR(uint8_t,  PORTC_AddressBase+0x04)   <span class="comment">///&lt; port C control register 2</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="comment">/* Pointer to port D registers */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">  #if defined(PORTD_AddressBase)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">    #define _PORTD      _SFR(_PORT_t,  PORTD_AddressBase)        </span><span class="comment">///&lt; port D struct/bit access</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span>    #define _PORTD_ODR  _SFR(uint8_t,  PORTD_AddressBase+0x00)   <span class="comment">///&lt; port D output register</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"></span>    #define _PORTD_IDR  _SFR(uint8_t,  PORTD_AddressBase+0x01)   <span class="comment">///&lt; port D input register</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"></span>    #define _PORTD_DDR  _SFR(uint8_t,  PORTD_AddressBase+0x02)   <span class="comment">///&lt; port D direction register</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"></span>    #define _PORTD_CR1  _SFR(uint8_t,  PORTD_AddressBase+0x03)   <span class="comment">///&lt; port D control register 1</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span>    #define _PORTD_CR2  _SFR(uint8_t,  PORTD_AddressBase+0x04)   <span class="comment">///&lt; port D control register 2</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="comment">/* Pointer to port E registers */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">  #if defined(PORTE_AddressBase)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">    #define _PORTE      _SFR(_PORT_t,  PORTE_AddressBase)        </span><span class="comment">///&lt; port E struct/bit access</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"></span>    #define _PORTE_ODR  _SFR(uint8_t,  PORTE_AddressBase+0x00)   <span class="comment">///&lt; port E output register</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"></span>    #define _PORTE_IDR  _SFR(uint8_t,  PORTE_AddressBase+0x01)   <span class="comment">///&lt; port E input register</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"></span>    #define _PORTE_DDR  _SFR(uint8_t,  PORTE_AddressBase+0x02)   <span class="comment">///&lt; port E direction register</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"></span>    #define _PORTE_CR1  _SFR(uint8_t,  PORTE_AddressBase+0x03)   <span class="comment">///&lt; port E control register 1</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span>    #define _PORTE_CR2  _SFR(uint8_t,  PORTE_AddressBase+0x04)   <span class="comment">///&lt; port E control register 2</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="comment">/* Pointer to port F registers */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">  #if defined(PORTF_AddressBase)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">    #define _PORTF      _SFR(_PORT_t,  PORTF_AddressBase)        </span><span class="comment">///&lt; port F struct/bit access</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"></span>    #define _PORTF_ODR  _SFR(uint8_t,  PORTF_AddressBase+0x00)   <span class="comment">///&lt; port F output register</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"></span>    #define _PORTF_IDR  _SFR(uint8_t,  PORTF_AddressBase+0x01)   <span class="comment">///&lt; port F input register</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"></span>    #define _PORTF_DDR  _SFR(uint8_t,  PORTF_AddressBase+0x02)   <span class="comment">///&lt; port F direction register</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"></span>    #define _PORTF_CR1  _SFR(uint8_t,  PORTF_AddressBase+0x03)   <span class="comment">///&lt; port F control register 1</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"></span>    #define _PORTF_CR2  _SFR(uint8_t,  PORTF_AddressBase+0x04)   <span class="comment">///&lt; port F control register 2</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">/* Pointer to port G registers */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">  #if defined(PORTG_AddressBase)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">    #define _PORTG      _SFR(_PORT_t,  PORTG_AddressBase)        </span><span class="comment">///&lt; port G struct/bit access</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"></span>    #define _PORTG_ODR  _SFR(uint8_t,  PORTG_AddressBase+0x00)   <span class="comment">///&lt; port G output register</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"></span>    #define _PORTG_IDR  _SFR(uint8_t,  PORTG_AddressBase+0x01)   <span class="comment">///&lt; port G input register</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"></span>    #define _PORTG_DDR  _SFR(uint8_t,  PORTG_AddressBase+0x02)   <span class="comment">///&lt; port G direction register</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"></span>    #define _PORTG_CR1  _SFR(uint8_t,  PORTG_AddressBase+0x03)   <span class="comment">///&lt; port G control register 1</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"></span>    #define _PORTG_CR2  _SFR(uint8_t,  PORTG_AddressBase+0x04)   <span class="comment">///&lt; port G control register 2</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">/* Pointer to port H registers */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">  #if defined(PORTH_AddressBase)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">    #define _PORTH      _SFR(_PORT_t,  PORTH_AddressBase)        </span><span class="comment">///&lt; port H struct/bit access</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"></span>    #define _PORTH_ODR  _SFR(uint8_t,  PORTH_AddressBase+0x00)   <span class="comment">///&lt; port H output register</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"></span>    #define _PORTH_IDR  _SFR(uint8_t,  PORTH_AddressBase+0x01)   <span class="comment">///&lt; port H input register</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"></span>    #define _PORTH_DDR  _SFR(uint8_t,  PORTH_AddressBase+0x02)   <span class="comment">///&lt; port H direction register</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"></span>    #define _PORTH_CR1  _SFR(uint8_t,  PORTH_AddressBase+0x03)   <span class="comment">///&lt; port H control register 1</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"></span>    #define _PORTH_CR2  _SFR(uint8_t,  PORTH_AddressBase+0x04)   <span class="comment">///&lt; port H control register 2</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="comment">/* Pointer to port I registers */</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">  #if defined(PORTI_AddressBase)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">    #define _PORTI      _SFR(_PORT_t,  PORTI_AddressBase)        </span><span class="comment">///&lt; port I struct/bit access</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"></span>    #define _PORTI_ODR  _SFR(uint8_t,  PORTI_AddressBase+0x00)   <span class="comment">///&lt; port I output register</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"></span>    #define _PORTI_IDR  _SFR(uint8_t,  PORTI_AddressBase+0x01)   <span class="comment">///&lt; port I input register</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"></span>    #define _PORTI_DDR  _SFR(uint8_t,  PORTI_AddressBase+0x02)   <span class="comment">///&lt; port I direction register</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"></span>    #define _PORTI_CR1  _SFR(uint8_t,  PORTI_AddressBase+0x03)   <span class="comment">///&lt; port I control register 1</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"></span>    #define _PORTI_CR2  _SFR(uint8_t,  PORTI_AddressBase+0x04)   <span class="comment">///&lt; port I control register 2</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="comment">/* PORT Module Reset Values (all ports) */</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c135f66cd3457c165de8417c8ce30f3">  486</a></span>&#160;<span class="preprocessor">  #define _PORT_ODR_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; port output register reset value</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaab54fa8da2b3f5774fda6c37d0f4326">  487</a></span>&#160;<span class="comment"></span>  #define _PORT_DDR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; port direction register reset value</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e9923c7a6fdc9555d181bba675084a8">  488</a></span>&#160;<span class="comment"></span>  #define _PORT_CR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; port control register 1 reset value</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90f640195df00b22a5c2dc2aada9b0ce">  489</a></span>&#160;<span class="comment"></span>  #define _PORT_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; port control register 2 reset value</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="comment">/* access pins in registers (all ports) */</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafdf0fd8e95a02859b5dddebc0c6888b5">  493</a></span>&#160;<span class="preprocessor">  #define _PORT_PIN0                   ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; port bit mask for pin 0 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c1630e28e272ab2583f2818775b267c">  494</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN1                   ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; port bit mask for pin 1 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1dc29d07f2f157b3379f6fb8793966c0">  495</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN2                   ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; port bit mask for pin 2 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac297ba2a0f728978270068f807151d33">  496</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN3                   ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; port bit mask for pin 3 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">  497</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN4                   ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; port bit mask for pin 4 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga06906795786eb83d272ba6ef5632aa3d">  498</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN5                   ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; port bit mask for pin 5 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed70079bee0ac10eb65de61a40e30384">  499</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN6                   ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; port bit mask for pin 6 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae95f30db839768da616bc9d7674b6ff3">  500</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN7                   ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; port bit mask for pin 7 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#endif // PORTx_AddressBase</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">// Non-volative memory (_FLASH)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(FLASH_AddressBase)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">  /** @brief struct to control write/erase of flash memory (_FLASH) */</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">    /** @brief Flash control register 1 (_FLASH_CR1) */</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  515</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FIX   : 1;    <span class="comment">///&lt; Fixed Byte programming time</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IE    : 1;    <span class="comment">///&lt; Flash Interrupt enable</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AHALT : 1;    <span class="comment">///&lt; Power-down in Active-halt mode</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HALT  : 1;    <span class="comment">///&lt; Power-down in Halt mode</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>         : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    } CR1;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">    /** @brief Flash control register 2 (_FLASH_CR2) */</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  525</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PRG   : 1;    <span class="comment">///&lt; Standard block programming</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>         : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FPRG  : 1;    <span class="comment">///&lt; Fast block programming</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERASE : 1;    <span class="comment">///&lt; Block erasing</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WPRG  : 1;    <span class="comment">///&lt; Word programming</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPT   : 1;    <span class="comment">///&lt; Write option bytes</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">    /** @brief Complementary flash control register 2 (_FLASH_NCR2) */</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  536</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NPRG   : 1;   <span class="comment">///&lt; Standard block programming</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>          : 3;   <span class="comment">//   Reserved</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NFPRG  : 1;   <span class="comment">///&lt; Fast block programming</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NERASE : 1;   <span class="comment">///&lt; Block erasing</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NWPRG  : 1;   <span class="comment">///&lt; Word programming</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NOPT   : 1;   <span class="comment">///&lt; Write option bytes</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"></span>    } NCR2;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">    /** @brief Flash protection register (_FLASH_FPR) */</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  547</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WPB    : 6;   <span class="comment">///&lt; User boot code area protection</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>          : 2;   <span class="comment">//   Reserved</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    } FPR;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">    /** @brief Complementary flash protection register (_FLASH_NFPR) */</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  554</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NWPB   : 6;   <span class="comment">///&lt; User boot code area protection</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>          : 2;   <span class="comment">//   Reserved</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    } NFPR;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">    /** @brief Flash status register (_FLASH_IAPSR) */</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  561</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WR_PG_DIS : 1;  <span class="comment">///&lt; Write attempted to protected page flag</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PUL       : 1;  <span class="comment">///&lt; Flash Program memory unlocked flag</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOP       : 1;  <span class="comment">///&lt; End of programming (write or erase operation) flag</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUL       : 1;  <span class="comment">///&lt; Data EEPROM area unlocked flag</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;  <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HVOFF     : 1;  <span class="comment">///&lt; End of high voltage flag</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;  <span class="comment">//   Reserved</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    } IAPSR;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">    /** @brief Reserved registers (2B) */</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    uint8_t res     [2];</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">    /** @brief Flash program memory unprotecting key register (_FLASH_PUKR) */</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  577</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PUK    : 8;   <span class="comment">///&lt; Program memory write unlock key</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"></span>    } PUKR;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    uint8_t res2    [1];</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">    /** @brief Data EEPROM unprotection key register (_FLASH_DUKR) */</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  587</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUK    : 8;   <span class="comment">///&lt; Data EEPROM write unlock key</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"></span>    } DUKR;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a>;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="comment">/* Pointer to flash registers */</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95b02c9549c0b2c0ffd21407561ec99c">  594</a></span>&#160;<span class="preprocessor">  #define _FLASH        _SFR(_FLASH_t, FLASH_AddressBase)        </span><span class="comment">///&lt; Flash struct/bit access</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga641b9b38321993351e4a909a9fb0806e">  595</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1    _SFR(uint8_t,  FLASH_AddressBase+0x00)   <span class="comment">///&lt; Flash control register 1</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fff078309f8c4b04d498ddc146d9a20">  596</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2    _SFR(uint8_t,  FLASH_AddressBase+0x01)   <span class="comment">///&lt; Flash control register 2</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabfcf4ab340a465ab11b6682fce1e9467">  597</a></span>&#160;<span class="comment"></span>  #define _FLASH_NCR2   _SFR(uint8_t,  FLASH_AddressBase+0x02)   <span class="comment">///&lt; complementary Flash control register 2</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga238d712e7af46695f4c57128eca210c6">  598</a></span>&#160;<span class="comment"></span>  #define _FLASH_FPR    _SFR(uint8_t,  FLASH_AddressBase+0x03)   <span class="comment">///&lt; Flash protection register</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga371d777b97322cf88d4ca904bb2cb380">  599</a></span>&#160;<span class="comment"></span>  #define _FLASH_NFPR   _SFR(uint8_t,  FLASH_AddressBase+0x04)   <span class="comment">///&lt; complementary Flash protection register</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">  600</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR  _SFR(uint8_t,  FLASH_AddressBase+0x05)   <span class="comment">///&lt; Flash status register</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"></span>  // reserved (2B)</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga659a44fd0291bd3b0ff615c0fb9f18af">  602</a></span>&#160;<span class="preprocessor">  #define _FLASH_PUKR   _SFR(uint8_t,  FLASH_AddressBase+0x08)   </span><span class="comment">///&lt; Flash program memory unprotecting key register</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">  604</a></span>&#160;<span class="preprocessor">  #define _FLASH_DUKR   _SFR(uint8_t,  FLASH_AddressBase+0x0A)   </span><span class="comment">///&lt; Data EEPROM unprotection key register</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="comment">/* FLASH Module Reset Values */</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa6e5036159de774257d6ca677df91813">  608</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR1_RESET_VALUE       ((uint8_t) 0x00)          </span><span class="comment">///&lt; Flash control register 1 reset value</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga47675a162c7237544c9dd2499da51618">  609</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; Flash control register 2 reset value</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d99a5b6f8c2d8d3ba605366ac35cedb">  610</a></span>&#160;<span class="comment"></span>  #define _FLASH_NCR2_RESET_VALUE      ((uint8_t) 0xFF)          <span class="comment">///&lt; complementary Flash control register 2 reset value</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga13ab6bc2c1d6235a6545c10472c956e8">  611</a></span>&#160;<span class="comment"></span>  #define _FLASH_FRR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; Flash protection register reset value</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga069d81d3ef7205dff3648a1efa9e31ec">  612</a></span>&#160;<span class="comment"></span>  #define _FLASH_NFRR_RESET_VALUE      ((uint8_t) 0xFF)          <span class="comment">///&lt; Flash Complementary protection register reset value</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10c09fdeac27aea39eeb49d42dc595d5">  613</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_RESET_VALUE     ((uint8_t) 0x40)          <span class="comment">///&lt; Flash status register reset value</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d17c0ad7272143724c535369189f937">  614</a></span>&#160;<span class="comment"></span>  #define _FLASH_PUKR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Flash program memory unprotecting key reset value</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">  615</a></span>&#160;<span class="comment"></span>  #define _FLASH_DUKR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Data EEPROM unprotection key reset value</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="comment">/* Flash control register 1 (_FLASH_CR1) */</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2306166e4c273545023d9641c70b7339">  619</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR1_FIX               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Fixed Byte programming time [0]</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3a272d9f682bdb1d4c8a295d00ceb5c">  620</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1_IE                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Flash Interrupt enable [0]</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga312fdc877b1a978205c22dbb9d6c87b9">  621</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1_AHALT             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Power-down in Active-halt mode [0]</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga775985816a06c11b2bb88d6c1f6f33c0">  622</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1_HALT              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Power-down in Halt mode [0]</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="comment">/* Flash control register 2 and complement (_FLASH_CR2 and _FLASH_NCR2) */</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad58fcc102c73ee55f180f5987a47ae4a">  626</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR2_PRG               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"></span>  // reserved [3:1]</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48bbc994af06896b2fe331b589821879">  628</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR2_FPRG              ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a225aeb948a35602582787254e67d78">  629</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_ERASE             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bfac4b26f23b23bfb4f563af4e393eb">  630</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_WPRG              ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7146141b80bb74607bda14db306953ea">  631</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_OPT               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="comment">/* Flash protection register and complement (_FLASH_FPR and _FLASH_NFPR) */</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafad8d9ad0118bdca7db645be45fb442a">  634</a></span>&#160;<span class="preprocessor">  #define _FLASH_FPR_WPB               ((uint8_t) (0x3F &lt;&lt; 0))   </span><span class="comment">///&lt; User boot code area protection [5:0] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa199c71e889eb98cf728a2ce4e1714ee">  635</a></span>&#160;<span class="comment"></span>  #define _FLASH_FPR_WPB0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; User boot code area protection [0] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4cf5bae05fc3f1be7154b815498dff6e">  636</a></span>&#160;<span class="comment"></span>  #define _FLASH_FPR_WPB1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; User boot code area protection [1] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdebed77ac2c0a5222deb5872b7e9a56">  637</a></span>&#160;<span class="comment"></span>  #define _FLASH_FPR_WPB2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; User boot code area protection [2] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga583b048992248d4e58d1478264727be7">  638</a></span>&#160;<span class="comment"></span>  #define _FLASH_FPR_WPB3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; User boot code area protection [3] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa23f0457a1a6cada923b53095115add9">  639</a></span>&#160;<span class="comment"></span>  #define _FLASH_FPR_WPB4              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; User boot code area protection [4] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa24c2113e52355f2627294d796ee8520">  640</a></span>&#160;<span class="comment"></span>  #define _FLASH_FPR_WPB5              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; User boot code area protection [5] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="comment">/* Flash status register (_FLASH_IAPSR) */</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga92afd00d0e8ad957255aa9387e779e0b">  644</a></span>&#160;<span class="preprocessor">  #define _FLASH_IAPSR_WR_PG_DIS       ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Write attempted to protected page flag [0]</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85e2ce4e13c29128ef780e241eac06f8">  645</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_PUL             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Flash Program memory unlocked flag [0]</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88ee1ee94759812ec3b3a279d9d741e3">  646</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_EOP             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; End of programming (write or erase operation) flag [0]</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga80704c60b5af853d5b1f16faa2d96b2d">  647</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_DUL             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Data EEPROM area unlocked flag [0]</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59a3232797b2ce85c29aed2b49dc03dd">  649</a></span>&#160;<span class="preprocessor">  #define _FLASH_IAPSR_HVOFF           ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; End of high voltage flag [0]</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#endif // FLASH_AddressBase</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">// External interrupt control (_EXTI)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(EXTI_AddressBase)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">  /** @brief struct for configuring external port interrupts (_EXTI) */</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  662</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">    /** @brief External interrupt control register 1 (_EXTI_CR1) */</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  665</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PAIS    : 2;    <span class="comment">///&lt; Port A external interrupt sensitivity</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PBIS    : 2;    <span class="comment">///&lt; Port B external interrupt sensitivity</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCIS    : 2;    <span class="comment">///&lt; Port C external interrupt sensitivity</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PDIS    : 2;    <span class="comment">///&lt; Port D external interrupt sensitivity</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">    /** @brief External interrupt control register 2 (_EXTI_CR2) */</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  674</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PEIS    : 2;    <span class="comment">///&lt; Port E external interrupt sensitivity</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TLIS    : 1;    <span class="comment">///&lt; Top level interrupt sensitivity</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    } CR2;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">_EXTI_t</a>;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="comment">/* Pointer to EXTI registers */</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f895fc1fd37e0eaed06028750d86dfd">  683</a></span>&#160;<span class="preprocessor">  #define _EXTI         _SFR(_EXTI_t,  EXTI_AddressBase)         </span><span class="comment">///&lt; External interrupt struct/bit access</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab1a99e285d96d7449adfb7d227983223">  684</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1     _SFR(uint8_t,  EXTI_AddressBase+0x00)    <span class="comment">///&lt; External interrupt control register 1</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf83b47df9818c05cceb75d7ed8bc6d2">  685</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2     _SFR(uint8_t,  EXTI_AddressBase+0x01)    <span class="comment">///&lt; External interrupt control register 2</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="comment">/* EXTI Module Reset Values */</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a1f2667ecf89a34b02a1635e1929bed">  689</a></span>&#160;<span class="preprocessor">  #define _EXTI_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; External interrupt control register 1 reset value</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef67152e39dfb527795e0ae2286e1950">  690</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt control register 2 reset value</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="comment">/* External interrupt control register 1 (_EXTI_CR1) */</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2687bbe6cbac543f2991b16f9724fd93">  694</a></span>&#160;<span class="preprocessor">  #define _EXTI_CR1_PAIS               ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; External interrupt sensitivity for Port A [1:0]</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga35c02e48931ffbb082e436872bf67de5">  695</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_PAIS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for Port A [0]</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadadb975bcaa915f373ac9c70636b3694">  696</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_PAIS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; External interrupt sensitivity for Port A [1]</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafd9a83f1051eed946b55de3602d04b0a">  697</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_PBIS               ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; External interrupt sensitivity for Port B [1:0]</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c4d2b61b07fe75abefa2e39cc98a456">  698</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_PBIS0              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; External interrupt sensitivity for Port B [0]</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72287616bfe0333c85e508655fe9b5ba">  699</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_PBIS1              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; External interrupt sensitivity for Port B [1]</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb7fd087b232f1a42d963c449d9ccf26">  700</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_PCIS               ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; External interrupt sensitivity for Port C [1:0]</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ed539a0ac1c5c33f65c10f48667addf">  701</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_PCIS0              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; External interrupt sensitivity for Port C [0]</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga58581658fe58b4bee9139e5d8c46e268">  702</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_PCIS1              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; External interrupt sensitivity for Port C [1]</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga543c201472928fda850f9a77145a6cfa">  703</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_PDIS               ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; External interrupt sensitivity for Port D [1:0]</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e1ef68c911f7a69c1a39fa7244a8044">  704</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_PDIS0              ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; External interrupt sensitivity for Port D [0]</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c85bc246fd69c1258e7e1cfc19b8d9d">  705</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_PDIS1              ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; External interrupt sensitivity for Port D [1]</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="comment">/* External interrupt control register 2 (_EXTI_CR2) */</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0c5fc499ee1557bf1f0171cc5638672">  708</a></span>&#160;<span class="preprocessor">  #define _EXTI_CR2_PEIS               ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; Port E external interrupt sensitivity [1:0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8868774d84acf0304f65eff87015bef1">  709</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_PEIS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Port E external interrupt sensitivity [0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8272db4fcaea8b8b729f4c323fa198fa">  710</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_PEIS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Port E external interrupt sensitivity [1] (in _EXTI_CR2)</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaba9ef2fb9f205082642235240b949947">  711</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_TLIS               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Top level interrupt sensitivity [0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#endif // EXTI_AddressBase</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">// Reset status (_RST)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(RST_AddressBase)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">  /** @brief struct for determining reset source (_RST) */</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">    /** @brief Reset status register (_RST_SR) */</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  727</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WWDGF   : 1;    <span class="comment">///&lt; Window Watchdog reset flag</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IWDGF   : 1;    <span class="comment">///&lt; Independent Watchdog reset flag</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILLOPF  : 1;    <span class="comment">///&lt; Illegal opcode reset flag</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIMF   : 1;    <span class="comment">///&lt; SWIM reset flag</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EMCF    : 1;    <span class="comment">///&lt; EMC reset flag</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    } SR;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="comment">/* Pointer to reset status register */</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga44f69a4146a141cb4830f44fe74a3b0b">  739</a></span>&#160;<span class="preprocessor">  #define _RST     _SFR(_RST_t,        RST_AddressBase)          </span><span class="comment">///&lt; Reset module struct/bit access</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae8df0f3b5dc48d3a0af57126039f37ac">  740</a></span>&#160;<span class="comment"></span>  #define _RST_SR  _SFR(uint8_t,       RST_AddressBase+0x00)     <span class="comment">///&lt; Reset module status register</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="comment">/*  Reset module status register (_RST_SR) */</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0c4a9b04f8f89f096ba180f63bb78f0d">  744</a></span>&#160;<span class="preprocessor">  #define _RST_SR_WWDGF                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Window Watchdog reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae558a0a7c561385ae7f81a761df74679">  745</a></span>&#160;<span class="comment"></span>  #define _RST_SR_IWDGF                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Independent Watchdog reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88b0bf6035d9c4ae2dc6950627e7672e">  746</a></span>&#160;<span class="comment"></span>  #define _RST_SR_ILLOPF               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Illegal opcode reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01d6c75d076581476b7cf54426e7b7eb">  747</a></span>&#160;<span class="comment"></span>  #define _RST_SR_SWIMF                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; SWIM reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cebfa9792934fb059b445b420a14da9">  748</a></span>&#160;<span class="comment"></span>  #define _RST_SR_EMCF                 ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; EMC reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#endif // RST_AddressBase</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">// Clock control (_CLK)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(CLK_AddressBase)</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">  /** @brief struct for configuring/monitoring clock module (_CLK) */</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  761</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">    /** @brief Internal clock register (_CLK_ICKR) */</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  764</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIEN   : 1;    <span class="comment">///&lt; High speed internal RC oscillator enable</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIRDY  : 1;    <span class="comment">///&lt; High speed internal oscillator ready flag</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FHWU    : 1;    <span class="comment">///&lt; Fast wakeup from Halt/Active-halt modes enable</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSIEN   : 1;    <span class="comment">///&lt; Low speed internal RC oscillator enable</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSIRDY  : 1;    <span class="comment">///&lt; Low speed internal oscillator ready flag</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REGAH   : 1;    <span class="comment">///&lt; Regulator power off in Active-halt mode enable</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    } ICKR;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">    /** @brief External clock register (_CLK_ECKR) */</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  776</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSEEN   : 1;    <span class="comment">///&lt; High speed external crystal oscillator enable</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSERDY  : 1;    <span class="comment">///&lt; High speed external crystal oscillator ready</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    } ECKR;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#a5c2819cd98f365335c5fe36cbb8246e4">  784</a></span>&#160;    uint8_t res     [1];</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">    /** @brief Clock master status register (_CLK_CMSR) */</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  788</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CKM     : 8;    <span class="comment">///&lt; Clock master status</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"></span>    } CMSR;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">    /** @brief Clock master switch register (_CLK_SWR) */</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  794</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWI     : 8;    <span class="comment">///&lt; Clock master selection</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"></span>    } SWR;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">    /** @brief Switch control register (_CLK_SWCR) */</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  800</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWBSY   : 1;    <span class="comment">///&lt; Switch busy flag</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWEN    : 1;    <span class="comment">///&lt; Switch start/stop enable</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIEN   : 1;    <span class="comment">///&lt; Clock switch interrupt enable</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIF    : 1;    <span class="comment">///&lt; Clock switch interrupt flag</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    } SWCR;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">    /** @brief Clock divider register (_CLK_CKDIVR) */</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  810</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPUDIV  : 3;    <span class="comment">///&lt; CPU clock prescaler</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIDIV  : 2;    <span class="comment">///&lt; High speed internal clock prescaler</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept cleared.</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    } CKDIVR;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">    /** @brief Peripheral clock gating register 1 (_CLK_PCKENR1) */</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  818</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_I2C       : 1;    <span class="comment">///&lt; clock enable I2C</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_SPI       : 1;    <span class="comment">///&lt; clock enable SPI</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_UART1     : 1;    <span class="comment">///&lt; clock enable UART1</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_UART2     : 1;    <span class="comment">///&lt; clock enable UART2</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM4_TIM6 : 1;    <span class="comment">///&lt; clock enable TIM4/TIM6</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM2_TIM5 : 1;    <span class="comment">///&lt; clock enable TIM4/TIM6</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM3      : 1;    <span class="comment">///&lt; clock enable TIM3</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM1      : 1;    <span class="comment">///&lt; clock enable TIM1</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"></span>    } PCKENR1;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">    /** @brief Clock security system register (_CLK_CSSR) */</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  831</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CSSEN   : 1;    <span class="comment">///&lt; Clock security system enable</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AUX     : 1;    <span class="comment">///&lt; Auxiliary oscillator connected to master clock</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CSSDIE  : 1;    <span class="comment">///&lt; Clock security system detection interrupt enable</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CSSD    : 1;    <span class="comment">///&lt; Clock security system detection</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved, must be kept cleared.</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    } CSSR;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">    /** @brief Configurable clock output register (_CLK_CCOR) */</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  841</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOEN   : 1;    <span class="comment">///&lt; Configurable clock output enable</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOSEL  : 4;    <span class="comment">///&lt; Configurable clock output selection.</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCORDY  : 1;    <span class="comment">///&lt; Configurable clock output ready</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOBSY  : 1;    <span class="comment">///&lt; Configurable clock output busy</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared.</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    } CCOR;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">    /** @brief Peripheral clock gating register 2 (_CLK_PCKENR2) */</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  851</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_AWU : 1;    <span class="comment">///&lt; clock enable AWU</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_ADC : 1;    <span class="comment">///&lt; clock enable ADC</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_CAN : 1;    <span class="comment">///&lt; clock enable CAN</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"></span>    } PCKENR2;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">    /** @brief Reserved register (1B). Was CAN clock control (obsolete as of STM8 UM rev 7) */</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#a688a976b8afa6dba3b2fe2e77ca78899">  861</a></span>&#160;    uint8_t res2    [1];</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">    /** @brief HSI clock calibration trimming register (_CLK_HSITRIMR) */</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  865</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSITRIM : 4;    <span class="comment">///&lt; HSI trimming value (some devices only support 3 bits, see DS!)</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved, must be kept cleared.</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    } HSITRIMR;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">    /** @brief SWIM clock control register (_CLK_SWIMCCR) */</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  872</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIMCLK : 1;    <span class="comment">///&lt; SWIM clock divider</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 7;    <span class="comment">//   Reserved.</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    } SWIMCCR;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">_CLK_t</a>;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="comment">/* Pointer to CLK registers */</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14a9340046e00525071a3099825538c6">  880</a></span>&#160;<span class="preprocessor">  #define _CLK          _SFR(_CLK_t,   CLK_AddressBase)          </span><span class="comment">///&lt; Clock module struct/bit access</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa712357f99ef5eae94a1e8a497583b52">  881</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR     _SFR(uint8_t,  CLK_AddressBase+0x00)     <span class="comment">///&lt; Internal clock register</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18abc7321ad081ac78bafe3594679fde">  882</a></span>&#160;<span class="comment"></span>  #define _CLK_ECKR     _SFR(uint8_t,  CLK_AddressBase+0x01)     <span class="comment">///&lt; External clock register</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga775044d595b4f5e8265128d379c0c5ec">  884</a></span>&#160;<span class="preprocessor">  #define _CLK_CMSR     _SFR(uint8_t,  CLK_AddressBase+0x03)     </span><span class="comment">///&lt; Clock master status register</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa86a185adeb0a04d5761e8b8c389dafc">  885</a></span>&#160;<span class="comment"></span>  #define _CLK_SWR      _SFR(uint8_t,  CLK_AddressBase+0x04)     <span class="comment">///&lt; Clock master switch register</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8d51190301dd7cc424664a926613034">  886</a></span>&#160;<span class="comment"></span>  #define _CLK_SWCR     _SFR(uint8_t,  CLK_AddressBase+0x05)     <span class="comment">///&lt; Clock switch control register</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac7a526ae03eae4cbb2c289cae8799d23">  887</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR   _SFR(uint8_t,  CLK_AddressBase+0x06)     <span class="comment">///&lt; Clock divider register</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7215ff37307f028d95a08ac66f0c95ce">  888</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1  _SFR(uint8_t,  CLK_AddressBase+0x07)     <span class="comment">///&lt; Peripheral clock gating register 1</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0cef473b6c33f6a950dc21ab69d3393">  889</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSR     _SFR(uint8_t,  CLK_AddressBase+0x08)     <span class="comment">///&lt; Clock security system register</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac4418b427c51ffc0c1a8828641f55519">  890</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR     _SFR(uint8_t,  CLK_AddressBase+0x09)     <span class="comment">///&lt; Configurable clock output register</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">  891</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2  _SFR(uint8_t,  CLK_AddressBase+0x0A)     <span class="comment">///&lt; Peripheral clock gating register 2</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad850c7ae8b7db79bd9466343933356b9">  893</a></span>&#160;<span class="preprocessor">  #define _CLK_HSITRIMR _SFR(uint8_t,  CLK_AddressBase+0x0C)     </span><span class="comment">///&lt; HSI clock calibration trimming register</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59cc65b6907d95706ced2e213803e085">  894</a></span>&#160;<span class="comment"></span>  #define _CLK_SWIMCCR  _SFR(uint8_t,  CLK_AddressBase+0x0D)     <span class="comment">///&lt; SWIM clock control register</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <span class="comment">/* CLK Module Reset Values */</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga864d7e45dfe688492fa03487ab1b3337">  898</a></span>&#160;<span class="preprocessor">  #define _CLK_ICKR_RESET_VALUE        ((uint8_t) 0x01)          </span><span class="comment">///&lt; Internal clock register reset value</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5744e0e12569fed46acb00381964fdae">  899</a></span>&#160;<span class="comment"></span>  #define _CLK_ECKR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External clock register reset value</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga66566a3352b8d436ac6b2b6fd2130407">  900</a></span>&#160;<span class="comment"></span>  #define _CLK_CMSR_RESET_VALUE        ((uint8_t) 0xE1)          <span class="comment">///&lt; Clock master status reset value</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1db98bf1105493d11de8adbcc5eecdf">  901</a></span>&#160;<span class="comment"></span>  #define _CLK_SWR_RESET_VALUE         ((uint8_t) 0xE1)          <span class="comment">///&lt; Clock master switch reset value</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga11236e65a4de3d5905128e7e73dcac0e">  902</a></span>&#160;<span class="comment"></span>  #define _CLK_SWCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Clock switch control reset value</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga89837a77d8dfb37b6e450ebca0d86ba5">  903</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_RESET_VALUE      ((uint8_t) 0x18)          <span class="comment">///&lt; Clock divider register reset value</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c85eb48efcda576e5c891f12400a3d9">  904</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_RESET_VALUE     ((uint8_t) 0xFF)          <span class="comment">///&lt; Peripheral clock gating register 1 reset value</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafa29b8ab9a967c3780897778aa870947">  905</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2_RESET_VALUE     ((uint8_t) 0xFF)          <span class="comment">///&lt; Peripheral clock gating register 2 reset value</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3218152b4d950fb9b74841cfec3984d6">  906</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Clock security system register reset value</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd1ab223328ce8f83928607bec6ab49">  907</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Configurable clock output register reset value</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaccb9b74352230d1953e9845d2bdaf682">  908</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIMR_RESET_VALUE    ((uint8_t) 0x00)          <span class="comment">///&lt; HSI clock calibration trimming register reset value</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7f07c230a2813eef61b70dfb2217a04">  909</a></span>&#160;<span class="comment"></span>  #define _CLK_SWIMCCR_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; SWIM clock control register reset value</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="comment">/* Internal clock register (_CLK_ICKR) */</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga555b18390da515921b83ae7fd7fa8a9d">  913</a></span>&#160;<span class="preprocessor">  #define _CLK_ICKR_HSIEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; High speed internal RC oscillator enable [0]</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga41c3d75b4a1d08e0cb4e9cbe78ca72be">  914</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR_HSIRDY             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; High speed internal oscillator ready [0]</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c9d9878da191fc04df253996cc34f76">  915</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR_FHWU               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Fast wakeup from Halt/Active-halt modes [0]</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga907df26d70baa5435836f26c04eb32e6">  916</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR_LSIEN              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Low speed internal RC oscillator enable [0]</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf99d2a48ba46ab8fe4fae6dd9fcb0d20">  917</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR_LSIRDY             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Low speed internal oscillator ready [0]</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e693873f5a313ffd552ced6f0e28455">  918</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR_REGAH              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Regulator power off in Active-halt mode [0]</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="comment">/* External clock register (_CLK_ECKR) */</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10b0a1c1343162997bec68f825d665bd">  922</a></span>&#160;<span class="preprocessor">  #define _CLK_ECKR_HSEEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; High speed external crystal oscillator enable [0]</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cac33e4a07cfd0b76f01e26813a3622">  923</a></span>&#160;<span class="comment"></span>  #define _CLK_ECKR_HSERDY             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; High speed external crystal oscillator ready [0]</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="comment">/* Clock master switch register (_CLK_SWR) */</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ae37e179ed8a0604799c1cacb94cacc">  927</a></span>&#160;<span class="preprocessor">  #define _CLK_SWR_SWI_HSI             ((uint8_t) 0xE1)          </span><span class="comment">///&lt; write to CLK_SWR for HSI clock</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad53199a63ef4263055d67bd378a0b782">  928</a></span>&#160;<span class="comment"></span>  #define _CLK_SWR_SWI_LSI             ((uint8_t) 0xD2)          <span class="comment">///&lt; write to CLK_SWR for LSI clock</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a352bfa17f40fba32367042435067ab">  929</a></span>&#160;<span class="comment"></span>  #define _CLK_SWR_SWI_HSE             ((uint8_t) 0xB4)          <span class="comment">///&lt; write to CLK_SWR for HSE clock</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="comment">/* Switch control register (_CLK_SWCR) */</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88d25cdb5be2127ec3bdbe39321f4536">  932</a></span>&#160;<span class="preprocessor">  #define _CLK_SWCR_SWBSY              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Switch busy flag [0]</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac9d8c58964e31f84d738c7d0046e1efe">  933</a></span>&#160;<span class="comment"></span>  #define _CLK_SWCR_SWEN               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Switch start/stop enable [0]</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gade70c1eb591ba2e4055127497be05391">  934</a></span>&#160;<span class="comment"></span>  #define _CLK_SWCR_SWIEN              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Clock switch interrupt enable [0]</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7faa08fdb3a3bff0e62f66dae51d8762">  935</a></span>&#160;<span class="comment"></span>  #define _CLK_SWCR_SWIF               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Clock switch interrupt flag [0]</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <span class="comment">/* Clock divider register (_CLK_CKDIVR) */</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac54084df019151f01c54bad41056306c">  939</a></span>&#160;<span class="preprocessor">  #define _CLK_CKDIVR_CPUDIV           ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; CPU clock prescaler [2:0]</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e5bbadb54f19006d45b756154e9e39d">  940</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_CPUDIV0          ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; CPU clock prescaler [0]</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fa2760c5c3ed037c844fab9f4926b78">  941</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_CPUDIV1          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CPU clock prescaler [1]</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf86f686601865b43ec59200d25b80e63">  942</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_CPUDIV2          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CPU clock prescaler [2]</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ba6f2643a33fbe53cb81f13867f7cb4">  943</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_HSIDIV           ((uint8_t) (0x03 &lt;&lt; 3))   <span class="comment">///&lt; High speed internal clock prescaler [1:0]</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8fdb156345b1b53469a33d7a03792e6">  944</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_HSIDIV0          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; High speed internal clock prescaler [0]</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga790ba1bf4f9ff362d307b131e2163f3d">  945</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_HSIDIV1          ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; High speed internal clock prescaler [1]</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="comment">/* Peripheral clock gating register 1 (_CLK_PCKENR1) */</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e2841604029c57eb242339e7cf2cb6b">  949</a></span>&#160;<span class="preprocessor">  #define _CLK_PCKENR1_I2C             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; clock enable I2C [0]</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga301b2a4edf109c4438285a1010a51d61">  950</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_SPI             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; clock enable SPI [0]</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac48c7f2656e198c91adf0f2b9f41047c">  951</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_UART1           ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; clock enable UART1 [0]</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5fb9816f7d7e0d06d4a533cc5e3dcf5">  952</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_UART2           ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; clock enable UART2 [0]</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga87aff5a6df64236eb2d276fc9b2a66bc">  953</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_TIM4_TIM6       ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; clock enable TIM4/TIM6 [0]</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff02f8e4aa665a19210e2acb960fce08">  954</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_TIM2_TIM5       ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; clock enable TIM2/TIM5 [0]</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7b78002f3d91e0a141916dd9db20e8b">  955</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_TIM3            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; clock enable TIM3 [0]</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga585b8354c2617533cf6f12cb59d47a98">  956</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_TIM1            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; clock enable TIM1 [0]</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="comment">/* Clock security system register (_CLK_CSSR) */</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15abadcef221f0847347fc2696c207d9">  959</a></span>&#160;<span class="preprocessor">  #define _CLK_CSSR_CSSEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Clock security system enable [0]</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a98de761ea4f0a7d4ebbe1ea5f75897">  960</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSR_AUX                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Auxiliary oscillator connected to master clock [0]</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaddb30095f58aa64862b21b603515012c">  961</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSR_CSSDIE             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Clock security system detection interrupt enable [0]</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f88f7095ed0babab5b662cc3e3558f1">  962</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSR_CSSD               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Clock security system detection [0]</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="comment">/* Configurable clock output register (_CLK_CCOR) */</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8fa2cf91fe8a8dd214873e1e75936fb">  966</a></span>&#160;<span class="preprocessor">  #define _CLK_CCOR_CCOEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Configurable clock output enable [0]</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f110d1f104e00bf7b911ddb3ff54b32">  967</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL             ((uint8_t) (0x0F &lt;&lt; 1))   <span class="comment">///&lt; Configurable clock output selection [3:0]</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab37f53500beab6dda4185cfb94a8a82c">  968</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL0            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Configurable clock output selection [0]</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d16774962aaab8be0e6d9f7cbb6dc88">  969</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL1            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Configurable clock output selection [1]</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c265ce26f6bd652495abf0c7ad7af5a">  970</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL2            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Configurable clock output selection [2]</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5582c22d162ab271eac21ef165a60cb8">  971</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL3            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Configurable clock output selection [3]</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d2632975f5972714265855171124d53">  972</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCORDY             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Configurable clock output ready [0]</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7c57a9c89c29bbaceba163f726830a0">  973</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOBSY             ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Configurable clock output busy [0]</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="comment">/* Peripheral clock gating register 2 (_CLK_PCKENR2) */</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90fe96f0f534014ab53e1dd3256faf9f">  978</a></span>&#160;<span class="preprocessor">  #define _CLK_PCKENR2_AWU             ((uint8_t) (0x01 &lt;&lt; 2))   </span><span class="comment">///&lt; clock enable AWU [0]</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga186c68cb94ef5da367b5b93b613a1824">  979</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2_ADC             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; clock enable ADC [0]</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf214524fc65199e814e01877e0564ce1">  981</a></span>&#160;<span class="preprocessor">  #define _CLK_PCKENR2_CAN             ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; clock enable CAN [0]</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="comment">/* HSI clock calibration trimming register (_CLK_HSITRIMR) */</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf1dd044e29d0669d760f479cf97b308">  984</a></span>&#160;<span class="preprocessor">  #define _CLK_HSITRIMR_HSITRIM        ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; HSI trimming value (some devices only support 3 bits, see DS!) [3:0]</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga044bba64897c80c21bd88a0af89e6551">  985</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIMR_HSITRIM0       ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; HSI trimming value [0]</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5af40d3257ee2aeb53fdcf168eb25eb">  986</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIMR_HSITRIM1       ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; HSI trimming value [1]</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga194167ad0f64db5ddfed25a2c4a30b4a">  987</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIMR_HSITRIM2       ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; HSI trimming value [2]</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5202b1053516e4cdca31ee3515e4c9e5">  988</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIMR_HSITRIM3       ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; HSI trimming value [3]</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="comment">/* SWIM clock control register (_CLK_SWIMCCR) */</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7334d7a63a81e032efd2f504d260bac">  992</a></span>&#160;<span class="preprocessor">  #define _CLK_SWIMCCR_SWIMCLK         ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SWIM clock divider [0]</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#endif // CLK_AddressBase</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">// Window Watchdog (_WWDG)</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(WWDG_AddressBase)</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">  /** @brief struct for access to Window Watchdog registers (_WWDG) */</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">    /** @brief WWDG Control register (_WWDG_CR) */</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1008</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T       : 7;    <span class="comment">///&lt; 7-bit WWDG counter</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WDGA    : 1;    <span class="comment">///&lt; WWDG activation (n/a if WWDG enabled by option byte)</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment"></span>    } CR;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">    /** @brief WWDR Window register (_WWDG_WR) */</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1015</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   W       : 7;    <span class="comment">///&lt; 7-bit window value</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    } WR;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a>;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="comment">/* Pointer to Window Watchdog registers */</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0805659aa3ffd3f906b888b0d36a3e13"> 1023</a></span>&#160;<span class="preprocessor">  #define _WWDG         _SFR(_WWDG_t,  WWDG_AddressBase)         </span><span class="comment">///&lt; Window Watchdog struct/bit access</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ab816af607b32f66b1546d9b24792f0"> 1024</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR      _SFR(uint8_t,  WWDG_AddressBase+0x00)    <span class="comment">///&lt; Window Watchdog Control register</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafec6f0a093f5e8625f645f8d4e878228"> 1025</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR      _SFR(uint8_t,  WWDG_AddressBase+0x01)    <span class="comment">///&lt; Window Watchdog Window register</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="comment">/* WWDG Module Reset Values */</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeedd80791fab1a1faeea736ab0662c13"> 1029</a></span>&#160;<span class="preprocessor">  #define _WWDG_CR_RESET_VALUE         ((uint8_t) 0x7F)          </span><span class="comment">///&lt; Window Watchdog Control register reset value</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01d0cc05896baaf6dab8214448728c5e"> 1030</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_RESET_VALUE         ((uint8_t) 0x7F)          <span class="comment">///&lt; Window Watchdog Window register reset value</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="comment">/* WWDG Control register (_WWDG_CR) */</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1a89008a9601c8712cb6e0e97f68227"> 1034</a></span>&#160;<span class="preprocessor">  #define _WWDG_CR_T                   ((uint8_t) (0x7F &lt;&lt; 0))   </span><span class="comment">///&lt; Window Watchdog 7-bit counter [6:0]</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bb9f8fb4a51c23c33789409ce6be2e2"> 1035</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T0                  ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Window Watchdog 7-bit counter [0]</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c44ab241783523ad708ef74db47abc4"> 1036</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T1                  ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Window Watchdog 7-bit counter [1]</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5c67b558adccb49ec77219b080fd25d"> 1037</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T2                  ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Window Watchdog 7-bit counter [2]</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd98d8f572af1ba11d13f6c8a66ebe4b"> 1038</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T3                  ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Window Watchdog 7-bit counter [3]</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad4a9a4e65fda2a56fad4828820c2bc6a"> 1039</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T4                  ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Window Watchdog 7-bit counter [4]</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e312dfd0e3a5411bf1434d0589d865f"> 1040</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T5                  ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Window Watchdog 7-bit counter [5]</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf22f95fb2caba9f7992b64e018ad247e"> 1041</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T6                  ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Window Watchdog 7-bit counter [6]</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadb4ce57fbd4daeb110d66fef96a2b011"> 1042</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_WDGA                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; Window Watchdog activation (n/a if WWDG enabled by option byte) [0]</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="comment">/* WWDR Window register (_WWDG_WR) */</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac2070d65d667434ce7bc9fcb08730746"> 1045</a></span>&#160;<span class="preprocessor">  #define _WWDG_WR_W                   ((uint8_t) (0x7F &lt;&lt; 0))   </span><span class="comment">///&lt; Window Watchdog 7-bit window value [6:0]</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga797aa2eeae09906f1a5348c54e5a03ea"> 1046</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W0                  ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Window Watchdog 7-bit window value [0]</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae8b36ea81e6195ce86820fc6f9605c89"> 1047</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W1                  ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Window Watchdog 7-bit window value [1]</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab96faefe5894b72b6b38a573881c902"> 1048</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W2                  ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Window Watchdog 7-bit window value [2]</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c21752e3816f7aa6e390abed80fc4c9"> 1049</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W3                  ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Window Watchdog 7-bit window value [3]</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4600e693341add0dde237eb19775f725"> 1050</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W4                  ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Window Watchdog 7-bit window value [4]</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacf7d80024f200c2896c9bfb5320aafa4"> 1051</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W5                  ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Window Watchdog 7-bit window value [5]</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a2ea6bd408380593cd73abba7b03fc5"> 1052</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W6                  ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Window Watchdog 7-bit window value [6]</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#endif // WWDG_AddressBase</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">// Independent Timeout Watchdog (_IWDG)</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(IWDG_AddressBase)</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">  /** @brief struct for access to Independent Timeout Watchdog registers (_IWDG) */</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">    /** @brief IWDG Key register (_IWDG_KR) */</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1068</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> KEY       : 8;  <span class="comment">///&lt; IWDG Key</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment"></span>    } KR;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">    /** @brief IWDG Prescaler register (_IWDG_PR) */</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1074</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PRE     : 3;  <span class="comment">///&lt; Prescaler divider</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;  <span class="comment">//   Reserved</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    } PR;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">    /** @brief IWDG Reload register (_IWDG_RLR) */</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1081</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RL        : 8;  <span class="comment">///&lt; IWDG Reload value</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment"></span>    } RLR;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a>;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="comment">/* Pointer to Independent Timeout Watchdog registers */</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeab11bc629203f764f7b31ee4d07aa6d"> 1088</a></span>&#160;<span class="preprocessor">  #define _IWDG         _SFR(_IWDG_t,  IWDG_AddressBase)         </span><span class="comment">///&lt; Independent Timeout Watchdog struct/bit access</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79"> 1089</a></span>&#160;<span class="comment"></span>  #define _IWDG_KR      _SFR(uint8_t,  IWDG_AddressBase+0x00)    <span class="comment">///&lt; Independent Timeout Watchdog Key register</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9db1f6ea905cc7afda429d913b90b2b9"> 1090</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR      _SFR(uint8_t,  IWDG_AddressBase+0x01)    <span class="comment">///&lt; Independent Timeout Watchdog Prescaler register</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b9a49f1bb7940087c77b12304fe9364"> 1091</a></span>&#160;<span class="comment"></span>  #define _IWDG_RLR     _SFR(uint8_t,  IWDG_AddressBase+0x02)    <span class="comment">///&lt; Independent Timeout Watchdog Reload register</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <span class="comment">/* IWDG Module Reset Values */</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e308017bceb71e0a744efe4d34de6a5"> 1095</a></span>&#160;<span class="preprocessor">  #define _IWDG_PR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Independent Timeout Watchdog Prescaler register reset value</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga656171bb413ef9421fdc289808a4ebe9"> 1096</a></span>&#160;<span class="comment"></span>  #define _IWDG_RLR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; Independent Timeout Watchdog Reload register reset value</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="comment">/* pre-defined Key constants for _IWDG_KR keys */</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaadcbdb8461dab29c7c57082b27d4410f"> 1100</a></span>&#160;<span class="preprocessor">  #define _IWDG_KR_KEY_ENABLE          ((uint8_t) 0xCC)          </span><span class="comment">///&lt; Independent Timeout Watchdog enable</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga528dd431d16c44bc5617b969e62f200d"> 1101</a></span>&#160;<span class="comment"></span>  #define _IWDG_KR_KEY_REFRESH         ((uint8_t) 0xAA)          <span class="comment">///&lt; Independent Timeout Watchdog refresh</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac897c65f7befd920ae94773a9e23f13d"> 1102</a></span>&#160;<span class="comment"></span>  #define _IWDG_KR_KEY_ACCESS          ((uint8_t) 0x55)          <span class="comment">///&lt; Independent Timeout Watchdog unlock write to _IWDG_PR and _IWDG_RLR</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="comment">/* IWDG Prescaler register (_IWDG_PR) */</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab3a38adcbc39ff111eeabe25941b35d"> 1105</a></span>&#160;<span class="preprocessor">  #define _IWDG_PR_PRE                 ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [2:0]</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafabc6debdf40469bcf2a2242253fdb42"> 1106</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR_PRE0                ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [0]</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3135f28c42b81733a637fc16be9675f"> 1107</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR_PRE1                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [1]</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2a82614b5287a2c84a9ff56dca001b41"> 1108</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR_PRE2                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [2]</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#endif // IWDG_AddressBase</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">// Auto Wake-Up Module (_AWU)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(AWU_AddressBase)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">  /** @brief struct for cofiguring the Auto Wake-Up Module (_AWU) */</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">    /** @brief AWU Control/status register (_AWU_CSR) */</span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1124</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSR     : 1;    <span class="comment">///&lt; LSI measurement enable</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUEN   : 1;    <span class="comment">///&lt; Auto-wakeup enable</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUF    : 1;    <span class="comment">///&lt; Auto-wakeup flag</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    } CSR;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">    /** @brief AWU Asynchronous prescaler register (_AWU_APR) */</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1134</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   APRE    : 6;    <span class="comment">///&lt; Asynchronous prescaler divider</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    } APR;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">    /** @brief AWU Timebase selection register (_AWU_TBR) */</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1141</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUTB   : 4;    <span class="comment">///&lt; Auto-wakeup timebase selection</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    } TBR;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a>;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <span class="comment">/* Pointer to AWU registers */</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad33730d8b3d5d35cd03539b7daddd369"> 1149</a></span>&#160;<span class="preprocessor">  #define _AWU          _SFR(_AWU_t,   AWU_AddressBase)          </span><span class="comment">///&lt; Auto Wake-Up struct/bit access</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaded9e5807774aa0dd0077e056c5622ca"> 1150</a></span>&#160;<span class="comment"></span>  #define _AWU_CSR      _SFR(uint8_t,  AWU_AddressBase+0x00)     <span class="comment">///&lt; Auto Wake-Up Control/status register</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69e00aa258ea4a7ad643252b3e8ec779"> 1151</a></span>&#160;<span class="comment"></span>  #define _AWU_APR      _SFR(uint8_t,  AWU_AddressBase+0x01)     <span class="comment">///&lt; Auto Wake-Up Asynchronous prescaler register</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad9966791d20b224abd1b21ef11e7504c"> 1152</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR      _SFR(uint8_t,  AWU_AddressBase+0x02)     <span class="comment">///&lt; Auto Wake-Up Timebase selection register</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <span class="comment">/* AWU Module Reset Values */</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf9b1517f28801a70a24c9322b182f03"> 1156</a></span>&#160;<span class="preprocessor">  #define _AWU_CSR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Auto Wake-Up Control/status register reset value</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad271f680cb4d73b020a13bac440a56fa"> 1157</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_RESET_VALUE         ((uint8_t) 0x3F)          <span class="comment">///&lt; Auto Wake-Up Asynchronous prescaler register reset value</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57561fdf166636c49380e227e742554b"> 1158</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; Auto Wake-Up Timebase selection register reset value</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <span class="comment">/* AWU Control/status register (_AWU_CSR) */</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4553dab46277fcab418470bc34aaf2a1"> 1162</a></span>&#160;<span class="preprocessor">  #define _AWU_CSR_MSR                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Auto Wake-Up LSI measurement enable [0]</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment"></span>  // reserved [3:1]</div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07c42056ed265e946adba2b478a243cf"> 1164</a></span>&#160;<span class="preprocessor">  #define _AWU_CSR_AWUEN               ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; Auto-wakeup enable [0]</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e1b412dd116893aeea9c0c3d1040e22"> 1165</a></span>&#160;<span class="comment"></span>  #define _AWU_CSR_AWUF                ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Auto-wakeup status flag [0]</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="comment">/* AWU Asynchronous prescaler register (_AWU_APR) */</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7994a90fb10793c60f352009a16abb87"> 1169</a></span>&#160;<span class="preprocessor">  #define _AWU_APR_APRE                ((uint8_t) (0x3F &lt;&lt; 0))   </span><span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [5:0]</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"> 1170</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE0               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [0]</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7f9f206af5f3c0621dcb3f516c7eae8"> 1171</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [1]</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97e9e06d9c6cdc20f39edcea34ec9f08"> 1172</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [2]</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac84e86ad9022b619b28732c5aee34772"> 1173</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [3]</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafab05b097a7448bca341a702c59b503f"> 1174</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE4               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [4]</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c3cc3b91117baf4b6161893094254f6"> 1175</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE5               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [5]</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <span class="comment">/* AWU Asynchronous prescaler register (_AWU_APR) */</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b682460b56131e96dbfd501343cc955"> 1179</a></span>&#160;<span class="preprocessor">  #define _AWU_APR_AWUTB               ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; Auto-wakeup timebase selection [3:0]</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69f3c63b5a9d7408b1eda043fc85357b"> 1180</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_AWUTB0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Auto-wakeup timebase selection [0]</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga485dbc46b98db4dd3030ac7c96e92820"> 1181</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_AWUTB1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Auto-wakeup timebase selection [1]</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ed0bfea98a726e4bac6a62cade4c930"> 1182</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_AWUTB2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Auto-wakeup timebase selection [2]</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4fd54206553519805c72f72d42b0dd6"> 1183</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_AWUTB3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Auto-wakeup timebase selection [3]</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#endif // AWU_AddressBase</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">// Beeper module (_BEEP)</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(BEEP_AddressBase)</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">  /** @brief struct for beeper control (_BEEP) */</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1196</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">    /** @brief Beeper control/status register (_BEEP_CSR) */</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1199</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPDIV : 5;    <span class="comment">///&lt; Beep clock prescaler divider</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPEN  : 1;    <span class="comment">///&lt; Beep enable</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPSEL : 2;    <span class="comment">///&lt; Beeper frequency selection</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">_BEEP_t</a>;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="comment">/* Pointer to BEEP registers */</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0edfa48316e450aaa370938de228fd25"> 1208</a></span>&#160;<span class="preprocessor">  #define _BEEP         _SFR(_BEEP_t,  BEEP_AddressBase)         </span><span class="comment">///&lt; Beeper struct/bit access</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga986ddf0035c4ab7eb8a85a00108ed618"> 1209</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR     _SFR(uint8_t,  BEEP_AddressBase+0x00)    <span class="comment">///&lt; Beeper control/status register</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="comment">/* BEEP Module Reset Values */</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga865e42dd546ae89cc22f516211414b00"> 1213</a></span>&#160;<span class="preprocessor">  #define _BEEP_CSR_RESET_VALUE        ((uint8_t) 0x1F)          </span><span class="comment">///&lt; Beeper control/status register reset value</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="comment">/* Beeper control/status register (_BEEP_CSR) */</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf46ce0526c747ed991ffe09d33e51a6a"> 1217</a></span>&#160;<span class="preprocessor">  #define _BEEP_CSR_BEEPDIV            ((uint8_t) (0x1F &lt;&lt; 0))   </span><span class="comment">///&lt; Beeper clock prescaler divider [4:0]</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff6c56e81be94a9e9ddda95e8024f91d"> 1218</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPDIV0           ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Beeper clock prescaler divider [0]</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7d70dbd7f30c6dcd2826af98cbceb4d"> 1219</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPDIV1           ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Beeper clock prescaler divider [1]</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf25df36ff10a652bc826445ebe95595e"> 1220</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPDIV2           ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Beeper clock prescaler divider [2]</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e0ce849d6370e000c55897196a9b63f"> 1221</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPDIV3           ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Beeper clock prescaler divider [3]</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed27f8989bced22f797e8a843034cbc8"> 1222</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPDIV4           ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Beeper clock prescaler divider [4]</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga305dc261df136d12b1d0a44f0c5dda83"> 1223</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPEN             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Beeper enable [0]</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5b5b9b1d5ce61bdfa2dee6b348fc76e6"> 1224</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPSEL            ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; Beeper frequency selection [1:0]</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0245420a1c9f45affdece8477638d125"> 1225</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPSEL0           ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Beeper frequency selection [0]</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a1fc840cac7f4e01758ca93a37f2329"> 1226</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPSEL1           ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; Beeper frequency selection [1]</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#endif // BEEP_AddressBase</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">// Serial Peripheral Interface (_SPI)</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(SPI_AddressBase)</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">  /** @brief struct for controlling SPI module (_SPI) */</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1238</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">    /** @brief SPI control register 1 (_SPI_CR1) */</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1241</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA     : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL     : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSTR     : 1;    <span class="comment">///&lt; Master/slave selection</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BR       : 3;    <span class="comment">///&lt; Baudrate control</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SPE      : 1;    <span class="comment">///&lt; SPI enable</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSBFIRST : 1;    <span class="comment">///&lt; Frame format</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">    /** @brief SPI control register 2 (_SPI_CR2) */</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1252</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SSI     : 1;    <span class="comment">///&lt; Internal slave select</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SSM     : 1;    <span class="comment">///&lt; Software slave management</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXONLY  : 1;    <span class="comment">///&lt; Receive only</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CRCNEXT : 1;    <span class="comment">///&lt; Transmit CRC next</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CRCEN   : 1;    <span class="comment">///&lt; Hardware CRC calculation enable</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BDOE    : 1;    <span class="comment">///&lt; Input/Output enable in bidirectional mode</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BDM     : 1;    <span class="comment">///&lt; Bidirectional data mode enable</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">    /** @brief SPI interrupt control register (_SPI_ICR) */</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1265</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKIE    : 1;    <span class="comment">///&lt; Wakeup interrupt enable</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERRIE   : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXIE    : 1;    <span class="comment">///&lt; Rx buffer not empty interrupt enable</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXIE    : 1;    <span class="comment">///&lt; Tx buffer empty interrupt enable</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment"></span>    } ICR;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">    /** @brief SPI status register (_SPI_SR) */</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1275</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Receive buffer not empty</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit buffer empty</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKUP    : 1;    <span class="comment">///&lt; Wakeup flag</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CRCERR  : 1;    <span class="comment">///&lt; CRC error flag</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MODF    : 1;    <span class="comment">///&lt; Mode fault</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR     : 1;    <span class="comment">///&lt; Overrun flag</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BSY     : 1;    <span class="comment">///&lt; Busy flag</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">    /** @brief SPI data register (_SPI_DR) */</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1288</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; SPI data</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">    /** @brief SPI CRC polynomial register (_SPI_CRCPR) */</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1294</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CRCPOLY : 8;    <span class="comment">///&lt; CRC polynomial register</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment"></span>    } CRCPR;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">    /** @brief SPI Rx CRC register (_SPI_RXCRCR) */</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1300</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RxCRC   : 8;    <span class="comment">///&lt; Rx CRC Register</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment"></span>    } RXCRCR;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">    /** @brief SPI Tx CRC register (_SPI_TXCRCR) */</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1306</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TxCRC   : 8;    <span class="comment">///&lt; Tx CRC register</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment"></span>    } TXCRCR;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">_SPI_t</a>;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">  /// register for SPI control</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9e44ba356b97be27806db7f96ff527d"> 1313</a></span>&#160;<span class="comment"></span><span class="preprocessor">  #define _SPI        _SFR(_SPI_t,     SPI_AddressBase)          </span><span class="comment">///&lt; SPI struct/bit access</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d9fcc2e6142abdc27688f2499b9a4e4"> 1314</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1    _SFR(uint8_t,    SPI_AddressBase+0x00)     <span class="comment">///&lt; SPI control register 1</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4f025b4cd374f51e9374903e35ecd5bc"> 1315</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2    _SFR(uint8_t,    SPI_AddressBase+0x01)     <span class="comment">///&lt; SPI control register 2</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa86c616f7196030be4f144e5c85a5102"> 1316</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR    _SFR(uint8_t,    SPI_AddressBase+0x02)     <span class="comment">///&lt; SPI interrupt control register</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bb3484d96be895cde965beae5cc3268"> 1317</a></span>&#160;<span class="comment"></span>  #define _SPI_SR     _SFR(uint8_t,    SPI_AddressBase+0x03)     <span class="comment">///&lt; SPI status register</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46126584466df95dc574255363696bf2"> 1318</a></span>&#160;<span class="comment"></span>  #define _SPI_DR     _SFR(uint8_t,    SPI_AddressBase+0x04)     <span class="comment">///&lt; SPI data register</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga361987313d086b5d37c4ae4ac50464db"> 1319</a></span>&#160;<span class="comment"></span>  #define _SPI_CRCPR  _SFR(uint8_t,    SPI_AddressBase+0x05)     <span class="comment">///&lt; SPI CRC polynomial register</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab15432027e0539f737290604326beced"> 1320</a></span>&#160;<span class="comment"></span>  #define _SPI_RXCRCR _SFR(uint8_t,    SPI_AddressBase+0x06)     <span class="comment">///&lt; SPI Rx CRC register</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabf8600887cac39ba16232ab1afadb2d4"> 1321</a></span>&#160;<span class="comment"></span>  #define _SPI_TXCRCR _SFR(uint8_t,    SPI_AddressBase+0x07)     <span class="comment">///&lt; SPI Tx CRC register</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="comment">/* SPI Module Reset Values */</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga393c498f4f0c95becd749a0aa3b83696"> 1325</a></span>&#160;<span class="preprocessor">  #define _SPI_CR1_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; SPI Control Register 1 reset value</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga02528613772f477e86b6c3ffb660077a"> 1326</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Control Register 2 reset value</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe4d0dd3006f3ce3796cfebb7ece5940"> 1327</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Interrupt Control Register reset value</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6da01a65f0efbb1f0e085e2f6ea2801c"> 1328</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_RESET_VALUE          ((uint8_t) 0x02)          <span class="comment">///&lt; SPI Status Register reset value</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f53557c4a46029ab6fe567505971566"> 1329</a></span>&#160;<span class="comment"></span>  #define _SPI_DR_RESET_VALUE          ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Data Register reset value</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c57c23141e6b757002123237353ebe9"> 1330</a></span>&#160;<span class="comment"></span>  #define _SPI_CRCPR_RESET_VALUE       ((uint8_t) 0x07)          <span class="comment">///&lt; SPI Polynomial Register reset value</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6019cd060316840e1ae2b10d742606ad"> 1331</a></span>&#160;<span class="comment"></span>  #define _SPI_RXCRCR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; SPI RX CRC Register reset value</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d17fbed8ead7c2355ad75b8fb403056"> 1332</a></span>&#160;<span class="comment"></span>  #define _SPI_TXCRCR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; SPI TX CRC Register reset value</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="comment">/* SPI control register 1 (_SPI_CR1) */</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ef9aad7cb7e94d8a2d98de927dd46ad"> 1336</a></span>&#160;<span class="preprocessor">  #define _SPI_CR1_CPHA                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SPI Clock phase [0]</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga588fe61442f36d0f3c8ea64bfa585095"> 1337</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_CPOL                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; SPI Clock polarity [0]</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae34da153795a9f8647ae7ca236d13b20"> 1338</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_MSTR                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; SPI Master/slave selection [0]</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaadc180124171f24eb1045d351f9f41da"> 1339</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_BR                  ((uint8_t) (0x07 &lt;&lt; 3))   <span class="comment">///&lt; SPI Baudrate control [2:0]</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ad2e94bf86f2d55f47344157cc6f4ca"> 1340</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_BR0                 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; SPI Baudrate control [0]</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9a1e42da70789b7012fdb7c5c958439"> 1341</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_BR1                 ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; SPI Baudrate control [1]</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga40eafa5a049e972b468233f91cb0bcc8"> 1342</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_BR2                 ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; SPI Baudrate control [2]</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d2aebe2c60c5721d262a2a992c2caea"> 1343</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_SPE                 ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; SPI enable [0]</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabc3cb30b5826ea1f46500014e99566fc"> 1344</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_LSBFIRST            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; SPI Frame format [0]</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="comment">/* SPI control register 2 (_SPI_CR2) */</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga78e34b787bc40f7f21200388f5e40386"> 1347</a></span>&#160;<span class="preprocessor">  #define _SPI_CR2_SSI                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SPI Internal slave select [0]</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56da2d7306e8cc8360e5b839795076f3"> 1348</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_SSM                 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; SPI Software slave management [0]</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7903fa54bc4354adec4f3353e9f7227"> 1349</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_RXONLY              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; SPI Receive only [0]</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bea25a55988d90a9ecebdd9e24c526e"> 1351</a></span>&#160;<span class="preprocessor">  #define _SPI_CR2_CRCNEXT             ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; SPI Transmit CRC next [0]</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadef6707e2426f89f0dd6df2c24fe99d1"> 1352</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_CRCEN               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; SPI Hardware CRC calculation enable [0]</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2de8ed2cf15b8c1e1272e89cc1a135b3"> 1353</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_BDOE                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; SPI Input/Output enable in bidirectional mode [0]</span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaba7d70e78c35779166254d225ce7192e"> 1354</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_BDM                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; SPI Bidirectional data mode enable [0]</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="comment">/* SPI interrupt control register (_SPI_ICR) */</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga011f03816944bfc8f06ea9c2eb5f2b16"> 1358</a></span>&#160;<span class="preprocessor">  #define _SPI_ICR_WKIE                ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; SPI Wakeup interrupt enable [0]</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b780a05eaca1f4235457ad7df4449c8"> 1359</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR_ERRIE               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; SPI Error interrupt enable [0]</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga668c53b67ae78282331adae0d7819c4c"> 1360</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR_RXIE                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; SPI Rx buffer not empty interrupt enable [0]</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga308a3dddaf384bf9c154737a504a25c1"> 1361</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR_TXIE                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; SPI Tx buffer empty interrupt enable [0]</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="comment">/* SPI status register (_SPI_SR) */</span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e0134daac285f3c3da958cd32c7ad9a"> 1364</a></span>&#160;<span class="preprocessor">  #define _SPI_SR_RXNE                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SPI Receive buffer not empty [0]</span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga094f171c674370855aa2348ce0c51591"> 1365</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_TXE                  ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; SPI Transmit buffer empty [0]</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bdd1382d15b51656e12dffc514af3df"> 1367</a></span>&#160;<span class="preprocessor">  #define _SPI_SR_WKUP                 ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; SPI Wakeup flag [0]</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dadbfa2f918b70076e8f55db5aa01f8"> 1368</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_CRCERR               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; SPI CRC error flag [0]</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafed3acd83dab34fba14777e96be22e3a"> 1369</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_MODF                 ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; SPI Mode fault [0]</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga34dcd0a1f8b3b3d3031ccc0b61d078df"> 1370</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_OVR                  ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; SPI Overrun flag [0]</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac522ac74babd33253b4de7f73e39749e"> 1371</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_BSY                  ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; SPI Busy flag [0]</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#endif // SPI_AddressBase</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">// I2C Bus Interface (_I2C)</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(I2C_AddressBase)</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">  /** @brief struct for controlling I2C module (_I2C) */</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">    /** @brief I2C Control register 1 (_I2C_CR1) */</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1386</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE        : 1;    <span class="comment">///&lt; Peripheral enable</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ENGC      : 1;    <span class="comment">///&lt; General call enable</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NOSTRETCH : 1;    <span class="comment">///&lt; Clock stretching disable (Slave mode)</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">    /** @brief I2C Control register 2 (_I2C_CR2) */</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1395</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   START     : 1;    <span class="comment">///&lt; Start generation</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP      : 1;    <span class="comment">///&lt; Stop generation</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ACK       : 1;    <span class="comment">///&lt; Acknowledge enable</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   POS       : 1;    <span class="comment">///&lt; Acknowledge position (for data reception)</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWRST     : 1;    <span class="comment">///&lt; Software reset</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment">    /** @brief I2C Frequency register (_I2C_FREQR) */</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1406</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FREQ      : 6;    <span class="comment">///&lt; Peripheral clock frequency</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    } FREQR;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">    /** @brief I2C own address register low byte (_I2C_OARL) */</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1413</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD0      : 1;    <span class="comment">///&lt; Interface address [0] (in 10-bit address mode)</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 7;    <span class="comment">///&lt; Interface address [7:1]</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment"></span>    } OARL;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">    /** @brief I2C own address register high byte (_I2C_OARH) */</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1420</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 2;    <span class="comment">///&lt; Interface address [9:8] (in 10-bit address mode)</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDCONF   : 1;    <span class="comment">///&lt; Address mode configuration (must always be written as â€˜1â€™)</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDMODE   : 1;    <span class="comment">///&lt; 7-/10-bit addressing mode (Slave mode)</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment"></span>    } OARH;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    uint8_t res     [1];</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">    /** @brief I2C data register (_I2C_DR) */</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1434</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; I2C data</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">    /** @brief I2C Status register 1 (_I2C_SR1) */</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1440</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SB        : 1;    <span class="comment">///&lt; Start bit (Master mode)</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDR      : 1;    <span class="comment">///&lt; Address sent (Master mode) / matched (slave mode)</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BTF       : 1;    <span class="comment">///&lt; Byte transfer finished(I2C</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD10     : 1;    <span class="comment">///&lt; 10-bit header sent (Master mode)</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOPF     : 1;    <span class="comment">///&lt; Stop detection (Slave mode)</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE      : 1;    <span class="comment">///&lt; Data register not empty (receivers)</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE       : 1;    <span class="comment">///&lt; Data register empty (transmitters)</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">    /** @brief I2C Status register 2 (_I2C_SR2) */</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1453</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BERR      : 1;    <span class="comment">///&lt; Bus error</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARLO      : 1;    <span class="comment">///&lt; Arbitration lost (Master mode)</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AF        : 1;    <span class="comment">///&lt; Acknowledge failure</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR       : 1;    <span class="comment">///&lt; Overrun/underrun</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WUFH      : 1;    <span class="comment">///&lt; Wakeup from Halt</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    } SR2;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">    /** @brief I2C Status register 3 (_I2C_SR3) */</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1465</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSL       : 1;    <span class="comment">///&lt; Master/Slave</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BUSY      : 1;    <span class="comment">///&lt; Bus busy</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TRA       : 1;    <span class="comment">///&lt; Transmitter/Receiver</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   GENCALL   : 1;    <span class="comment">///&lt; General call header (Slavemode)</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    } SR3;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">    /** @brief I2C Interrupt register (_I2C_ITR) */</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1476</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITERREN   : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITEVTEN   : 1;    <span class="comment">///&lt; Event interrupt enable</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITBUFEN   : 1;    <span class="comment">///&lt; Buffer interrupt enable</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    } ITR;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">    /** @brief I2C Clock control register low byte (_I2C_CCRL) */</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1485</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR       : 8;    <span class="comment">///&lt; Clock control register (Master mode)</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment"></span>    } CCRL;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">    /** @brief I2C Clock control register high byte (_I2C_CCRH) */</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1491</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR       : 4;    <span class="comment">///&lt; Clock control register in Fast/Standard mode (Master mode)</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUTY      : 1;    <span class="comment">///&lt; Fast mode duty cycle</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FS        : 1;    <span class="comment">///&lt; I2C Master mode selection</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment"></span>    } CCRH;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">    /** @brief I2C rise time register (_I2C_TRISER) */</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1500</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TRISE     : 6;    <span class="comment">///&lt; Maximum rise time in Fast/Standard mode (Master mode)</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    } TRISER;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">    /** @brief Reserved register (1B). Was I2C packet error checking (undocumented in STM8 UM rev 9) */</span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#a38aa37cf7df5a85a338ecb26d0963320"> 1507</a></span>&#160;    uint8_t res2    [1];</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a>;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">  /// register for SPI control</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga652434952edf35361b67df1e7c003cf1"> 1512</a></span>&#160;<span class="comment"></span><span class="preprocessor">  #define _I2C        _SFR(_I2C_t,     I2C_AddressBase)          </span><span class="comment">///&lt; I2C struct/bit access</span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f2931a5b93d432193b1c694ff8a30b9"> 1513</a></span>&#160;<span class="comment"></span>  #define _I2C_CR1    _SFR(uint8_t,    I2C_AddressBase+0x00)     <span class="comment">///&lt; I2C Control register 1</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga70111f44c2d04e68b193ccd1ea2c0fe6"> 1514</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2    _SFR(uint8_t,    I2C_AddressBase+0x01)     <span class="comment">///&lt; I2C Control register 2</span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8d48c46a717b1cee08069dbc9903ad6"> 1515</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR  _SFR(uint8_t,    I2C_AddressBase+0x02)     <span class="comment">///&lt; I2C Frequency register</span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaafaef0e49b3623907ba52fd9d8fb390"> 1516</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL   _SFR(uint8_t,    I2C_AddressBase+0x03)     <span class="comment">///&lt; I2C own address register low byte</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8baff2a0ac44ba2cdeb0628661641475"> 1517</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH   _SFR(uint8_t,    I2C_AddressBase+0x04)     <span class="comment">///&lt; I2C own address register high byte</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment"></span>  // 1B</div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae8918e9208528a94e457c29fcb46db4f"> 1519</a></span>&#160;<span class="preprocessor">  #define _I2C_DR     _SFR(uint8_t,    I2C_AddressBase+0x06)     </span><span class="comment">///&lt; I2C data register</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a2eb9d4c886151585978f66fd80f4d2"> 1520</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1    _SFR(uint8_t,    I2C_AddressBase+0x07)     <span class="comment">///&lt; I2C Status register 1</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe3c89059c4294e39a47011444ae4a29"> 1521</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2    _SFR(uint8_t,    I2C_AddressBase+0x08)     <span class="comment">///&lt; I2C Status register 2</span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab223d9454cd6f0158a216a4b9bbb9027"> 1522</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3    _SFR(uint8_t,    I2C_AddressBase+0x09)     <span class="comment">///&lt; I2C Status register 3</span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3136622895b986271aba1e3a4d4c0f0"> 1523</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR    _SFR(uint8_t,    I2C_AddressBase+0x0A)     <span class="comment">///&lt; I2C Interrupt register</span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff34045e4691af531348744328f8f19a"> 1524</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRL   _SFR(uint8_t,    I2C_AddressBase+0x0B)     <span class="comment">///&lt; I2C Clock control register low byte</span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad1a166db6841a2da3b5326a1c85d2dae"> 1525</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH   _SFR(uint8_t,    I2C_AddressBase+0x0C)     <span class="comment">///&lt; I2C Clock control register high byte</span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga618f31047ebb9762715495558836fc5f"> 1526</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER _SFR(uint8_t,    I2C_AddressBase+0x0D)     <span class="comment">///&lt; I2C rise time register</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment"></span>  // 1B</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="comment">/* I2C Module Reset Values */</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga717418aca058678340babf80920fcd48"> 1531</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; I2C Control register 1 reset value</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc"> 1532</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Control register 2 reset value</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e29ba197771d0483a654ffd555d6ef7"> 1533</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Frequency register reset value</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac1d038a1bb7e5374b7ab79ac5e147ae1"> 1534</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register low byte reset value</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga715ee8ccd875990155c0cb1cfcfb54ca"> 1535</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register high byte reset value</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad54a55d3f2d409dad7434aa1aa9ba0c4"> 1536</a></span>&#160;<span class="comment"></span>  #define _I2C_DR_RESET_VALUE          ((uint8_t) 0x00)          <span class="comment">///&lt; I2C data register reset value</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab2867dfbe04d633919aa334bc17315b6"> 1537</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 1 reset value</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed40504a91b659f709803ec2c644c9ed"> 1538</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 2 reset value</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1104c7b3464a5cc2e608fc1efe01f977"> 1539</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 3 reset value</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga145eedd92c93ccc2bdaba27220e447c3"> 1540</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Interrupt register reset value</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0d600a878a58f3ce77af6502787d9db5"> 1541</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRL_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Clock control register low byte reset value</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3195eafb353b4fa0fb318321b94074cb"> 1542</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Clock control register high byte reset value</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bc8f4690acc04eb606cad04b7915fa5"> 1543</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_RESET_VALUE      ((uint8_t) 0x02)          <span class="comment">///&lt; I2C rise time register reset value</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="comment">/* I2C Control register 1 (_I2C_CR1) */</span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57fc2e5ea5c5692229ced4a19949d963"> 1547</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_PE                  ((uint8_t) (0x01 &lt;&lt; 0))   //&lt; I2C Peripheral enable [0]</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <span class="comment">// reserved [5:1]</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05da5ea41075c0658b5f7260bee2f8df"> 1549</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_ENGC                ((uint8_t) (0x01 &lt;&lt; 6))   //&lt; I2C General call enable [0]</span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga53a4b817794bd6659af808acb3d029a7"> 1550</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_NOSTRETCH           ((uint8_t) (0x01 &lt;&lt; 7))   //&lt; I2C Clock stretching disable (Slave mode) [0]</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="comment">/* I2C Control register 2 (_I2C_CR2) */</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c58c6c090c567a316aa95d2013a7fb6"> 1553</a></span>&#160;<span class="preprocessor">  #define _I2C_CR2_START               ((uint8_t) (0x01 &lt;&lt; 0))   //&lt; I2C Start generation [0]</span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f7ef1e831e69d4e2dabc7ec22d01dc7"> 1554</a></span>&#160;<span class="preprocessor">  #define _I2C_CR2_STOP                ((uint8_t) (0x01 &lt;&lt; 1))   //&lt; I2C Stop generation [0]</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab6465d48fb5d146b171f8d75182c4199"> 1555</a></span>&#160;<span class="preprocessor">  #define _I2C_CR2_ACK                 ((uint8_t) (0x01 &lt;&lt; 2))   //&lt; I2C Acknowledge enable [0]</span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20d38185ad6d8d9985d6e68c0c1b9dba"> 1556</a></span>&#160;<span class="preprocessor">  #define _I2C_CR2_POS                 ((uint8_t) (0x01 &lt;&lt; 3))   //&lt; I2C Acknowledge position (for data reception) [0]</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  <span class="comment">// reserved [6:4]</span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bd73cb458867d9c5a388ea1787d0743"> 1558</a></span>&#160;<span class="preprocessor">  #define _I2C_CR2_SWRST               ((uint8_t) (0x01 &lt;&lt; 7))   //&lt; I2C Software reset [0]</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="comment">/* I2C Frequency register (_I2C_FREQR) */</span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga55e0309b921d45e1e64edb125bdc9c16"> 1561</a></span>&#160;<span class="preprocessor">  #define _I2C_FREQR_FREQ              ((uint8_t) (0x3F &lt;&lt; 0))   //&lt; I2C Peripheral clock frequency [5:0]</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6715171647d87e10b58085e765c7ab39"> 1562</a></span>&#160;<span class="preprocessor">  #define _I2C_FREQR_FREQ0             ((uint8_t) (0x01 &lt;&lt; 0))   //&lt; I2C Peripheral clock frequency [0]</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4c148caf699520646d8e266adb31777"> 1563</a></span>&#160;<span class="preprocessor">  #define _I2C_FREQR_FREQ1             ((uint8_t) (0x01 &lt;&lt; 1))   //&lt; I2C Peripheral clock frequency [1]</span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac1854ac07ddb027af4932fb91794e6a9"> 1564</a></span>&#160;<span class="preprocessor">  #define _I2C_FREQR_FREQ2             ((uint8_t) (0x01 &lt;&lt; 2))   //&lt; I2C Peripheral clock frequency [2]</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff75f68d3481a4bb8b951ac13716f9ba"> 1565</a></span>&#160;<span class="preprocessor">  #define _I2C_FREQR_FREQ3             ((uint8_t) (0x01 &lt;&lt; 3))   //&lt; I2C Peripheral clock frequency [3]</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96299b1afc8d432666ed4f8689efd5c8"> 1566</a></span>&#160;<span class="preprocessor">  #define _I2C_FREQR_FREQ4             ((uint8_t) (0x01 &lt;&lt; 4))   //&lt; I2C Peripheral clock frequency [4]</span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabf5a10c7c14ba26471d421bc2b7fd268"> 1567</a></span>&#160;<span class="preprocessor">  #define _I2C_FREQR_FREQ5             ((uint8_t) (0x01 &lt;&lt; 5))   //&lt; I2C Peripheral clock frequency [5]</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <span class="comment">// reserved [7:6]</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  <span class="comment">/* I2C own address register low byte (_I2C_OARL) */</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga093d09b93a6fb93ac724e55a202c9af2"> 1571</a></span>&#160;<span class="preprocessor">  #define _I2C_OARL_ADD0               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Interface address [0] (in 10-bit address mode)</span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga31f8ce6ea382736ce72bd67779ce232e"> 1572</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Interface address [1]</span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabc091714f28a483b2820cc92cc8ae37a"> 1573</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Interface address [2]</span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4af815aef5e6af7f7f981156b223999d"> 1574</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Interface address [3]</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab81d2a31bf91f5acd032a31f75b52fdd"> 1575</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD4               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; I2C Interface address [4]</span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafec1b1a3f38319586876e5508b337d86"> 1576</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD5               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; I2C Interface address [5]</span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae27164bfa015574091b7ecc07536f7c5"> 1577</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD6               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; I2C Interface address [6]</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabab2b1a36278272f9b701753fc080f76"> 1578</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD7               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C Interface address [7]</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="comment">/* I2C own address register high byte (_I2C_OARH) */</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e421ab706c5280408aff1d1cf9dcaec"> 1582</a></span>&#160;<span class="preprocessor">  #define _I2C_OARH_ADD_8_9            ((uint8_t) (0x03 &lt;&lt; 1))   </span><span class="comment">///&lt; I2C Interface address [9:8] (in 10-bit address mode)</span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3bc1f22a389c9b90c62b58af23cbe94"> 1583</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_ADD8               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Interface address [8]</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacbc73f16d6256050284e534fe424a48c"> 1584</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_ADD9               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Interface address [9]</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment"></span>  // reserved [5:3]</div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf74699b5bb4a134433f801c3932b6429"> 1586</a></span>&#160;<span class="preprocessor">  #define _I2C_OARH_ADDCONF            ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; I2C Address mode configuration [0]</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07c60fb3ed0b340354f7273f0d84cc37"> 1587</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_ADDMODE            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C 7-/10-bit addressing mode (Slave mode) [0]</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <span class="comment">/* I2C Status register 1 (_I2C_SR1) */</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8dfd8349f9803d6b9cd5dfa19cda9f31"> 1590</a></span>&#160;<span class="preprocessor">  #define _I2C_SR1_SB                  ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Start bit (Master mode) [0]</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga151f4fcca0d3569670102866047b93ca"> 1591</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_ADDR                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Address sent (Master mode) / matched (Slave mode) [0]</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga153b9f25f8cc0e90fea7dced9ba3fd47"> 1592</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_BTF                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Byte transfer finished [0]</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bea03d1541e84f0972d634857f78599"> 1593</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_ADD10               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C 10-bit header sent (Master mode) [0]</span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga119c77e9be83e7587aad4c61e055672d"> 1594</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_STOPF               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; I2C Stop detection (Slave mode) [0]</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment"></span>  // reserved [5]</div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad1f7e95ef4e19a51972ea94537a46293"> 1596</a></span>&#160;<span class="preprocessor">  #define _I2C_SR1_RXNE                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; I2C Data register not empty (receivers) [0]</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9a9532cc7241e0c8289bbcfb3f7c7a3"> 1597</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_TXE                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C Data register empty (transmitters) [0]</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <span class="comment">/* I2C Status register 2 (_I2C_SR2) */</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3981da9c4f9f92781f9cbf04b946a97b"> 1600</a></span>&#160;<span class="preprocessor">  #define _I2C_SR2_BERR                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Bus error [0]</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga879d56385a8363fbddd16affd82129ca"> 1601</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_ARLO                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Arbitration lost (Master mode) [0]</span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8fdbf23fc678f8647e52915c75efa69d"> 1602</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_AF                  ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Acknowledge failure [0]</span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga121aba1dba1dfd0f13d8d26512c60266"> 1603</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_OVR                 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Overrun/underrun [0]</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafb32aaa99872c646020f778ec5f3face"> 1605</a></span>&#160;<span class="preprocessor">  #define _I2C_SR2_WUFH                ((uint8_t) (0x01 &lt;&lt; 5))   </span><span class="comment">///&lt; I2C Wakeup from Halt [0]</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  <span class="comment">/* I2C Status register 3 (_I2C_SR3) */</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e71c9c886881a13c39224836392bbc0"> 1609</a></span>&#160;<span class="preprocessor">  #define _I2C_SR3_MSL                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Master/Slave [0]</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga02ec0da1f47bea2dca015372635a9699"> 1610</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3_BUSY                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Bus busy [0]</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2815e70b85db023afd663e0b000f19c8"> 1611</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3_TRA                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Transmitter/Receiver [0]</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaafbf7fd5045de678e44dd37cbebfc9a4"> 1613</a></span>&#160;<span class="preprocessor">  #define _I2C_SR3_GENCALL             ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; I2C General call header (Slavemode) [0]</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <span class="comment">/* I2C Interrupt register (_I2C_ITR) */</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga960d89d9b78c102d7a64bddc67c68dff"> 1617</a></span>&#160;<span class="preprocessor">  #define _I2C_ITR_ITERREN             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Error interrupt enable [0]</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga787cd254e3eec54ae18dabb3cd3cd225"> 1618</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR_ITEVTEN             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Event interrupt enable [0]</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaefcbdf00caf2a1c2197bb051737ac787"> 1619</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR_ITBUFEN             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Buffer interrupt enable [0]</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  <span class="comment">/* I2C Clock control register high byte (_I2C_CCRH) */</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa222c8fa7baaccab63e53d8923de1962"> 1623</a></span>&#160;<span class="preprocessor">  #define _I2C_CCRH_CCR                ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Clock control register (Master mode) [3:0]</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd90bf57d31e7a0fc8253c12a86f8ee7"> 1624</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_CCR0               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; I2C Clock control register (Master mode) [0]</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f55b305c4da1f1514840a2b33a21fa1"> 1625</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_CCR1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Clock control register (Master mode) [1]</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa1043a16eb2d56e74495ce7f524c28a5"> 1626</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_CCR2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Clock control register (Master mode) [2]</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga840dba751431a29cd4c45ac61a138a22"> 1627</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_CCR3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Clock control register (Master mode) [3]</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07fd6de89963a3814050fd69b19fe64b"> 1629</a></span>&#160;<span class="preprocessor">  #define _I2C_CCRH_DUTY               ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; I2C Fast mode duty cycle [0]</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e58fa58597e36f566cde770a4ce70df"> 1630</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_FS                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C Master mode selection [0]</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  <span class="comment">/* I2C rise time register (_I2C_TRISER) */</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2c03c6a8d86c08878bd9139e83e87ae"> 1633</a></span>&#160;<span class="preprocessor">  #define _I2C_TRISER_TRISE            ((uint8_t) (0x3F &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Maximum rise time (Master mode) [5:0]</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae0add208d1d531725fd7d5e6e76121c6"> 1634</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE0           ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [0]</span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae3a7abd21e01e15964504fc86fa235bb"> 1635</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE1           ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [1]</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga51c1ed96705f9efe1355f0355d454fed"> 1636</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE2           ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [2]</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1e90e7b9426527ff254f6a8be3be1a89"> 1637</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE3           ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [3]</span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa20711891c3aa173021391eaca6e78c2"> 1638</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE4           ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [4]</span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac07bc8c9fe49f1fa6d7c012cdee94163"> 1639</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE5           ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [5]</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#endif // I2C_AddressBase</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter 1 (_UART1)</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(UART1_AddressBase)</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter 1 (_UART1) */</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1652</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">    /** @brief UART1 Status register (_UART1_SR) */</span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1655</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE      : 1;    <span class="comment">///&lt; Parity error</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FE      : 1;    <span class="comment">///&lt; Framing error</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NF      : 1;    <span class="comment">///&lt; Noise flag</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OR      : 1;    <span class="comment">///&lt; LIN Header Error (LIN Slave mode) / Overrun error</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDLE    : 1;    <span class="comment">///&lt; IDLE line detected</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Read data register not empty</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TC      : 1;    <span class="comment">///&lt; Transmission complete(UART1</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit data register empty</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">    /** @brief UART1 data register (_UART1_DR) */</span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1668</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; UART1 data</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">    /** @brief UART1 Baud rate register 1 (_UART1_BRR1) */</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1674</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_4_11 : 8;    <span class="comment">///&lt; UART_DIV [11:4]</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment"></span>    } BRR1;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">    /** @brief UART1 Baud rate register 2 (_UART1_BRR2) */</span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1680</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_0_3   : 4;    <span class="comment">///&lt; UART_DIV [3:0]</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_12_15 : 4;    <span class="comment">///&lt; UART_DIV [15:12]</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment"></span>    } BRR2;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">    /** @brief UART1 Control register 1 (_UART1_CR1) */</span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1687</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIEN    : 1;    <span class="comment">///&lt; Parity interrupt enable</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS      : 1;    <span class="comment">///&lt; Parity selection</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCEN    : 1;    <span class="comment">///&lt; Parity control enable</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WAKE    : 1;    <span class="comment">///&lt; Wakeup method</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   M       : 1;    <span class="comment">///&lt; word length</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UARTD   : 1;    <span class="comment">///&lt; UART Disable (for low power consumption)</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T8      : 1;    <span class="comment">///&lt; Transmit Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   R8      : 1;    <span class="comment">///&lt; Receive Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">    /** @brief UART1 Control register 2 (_UART1_CR2) */</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1700</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SBK     : 1;    <span class="comment">///&lt; Send break</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RWU     : 1;    <span class="comment">///&lt; Receiver wakeup</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REN     : 1;    <span class="comment">///&lt; Receiver enable</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEN     : 1;    <span class="comment">///&lt; Transmitter enable</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILIEN   : 1;    <span class="comment">///&lt; IDLE Line interrupt enable</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RIEN    : 1;    <span class="comment">///&lt; Receiver interrupt enable</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TCIEN   : 1;    <span class="comment">///&lt; Transmission complete interrupt enable</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIEN    : 1;    <span class="comment">///&lt; Transmitter interrupt enable</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">    /** @brief UART1 Control register 3 (_UART1_CR3) */</span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1713</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBCL    : 1;    <span class="comment">///&lt; Last bit clock pulse</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA    : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL    : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CKEN    : 1;    <span class="comment">///&lt; Clock enable</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP    : 2;    <span class="comment">///&lt; STOP bits</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LINEN   : 1;    <span class="comment">///&lt; LIN mode enable</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;    } CR3;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">    /** @brief UART1 Control register 4 (_UART1_CR4) */</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1725</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD     : 4;    <span class="comment">///&lt; Address of the UART node</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDF    : 1;    <span class="comment">///&lt; LIN Break Detection Flag</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDL    : 1;    <span class="comment">///&lt; LIN Break Detection Length</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDIEN  : 1;    <span class="comment">///&lt; LIN Break Detection Interrupt Enable</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;    } CR4;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">    /** @brief UART1 Control register 5 (_UART1_CR5) */</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1735</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IREN    : 1;    <span class="comment">///&lt; IrDA mode Enable</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IRLP    : 1;    <span class="comment">///&lt; IrDA Low Power</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HDSEL   : 1;    <span class="comment">///&lt; Half-Duplex Selection</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NACK    : 1;    <span class="comment">///&lt; Smartcard NACK enable</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SCEN    : 1;    <span class="comment">///&lt; Smartcard mode enable</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    } CR5;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">    /** @brief UART1 guard time register (_UART1_GTR) */</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1747</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> GT        : 8;  <span class="comment">///&lt; UART1 guard time</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment"></span>    } GTR;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">    /** @brief UART1 prescaler register (_UART1_PSCR) */</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1753</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PSC       : 8;  <span class="comment">///&lt; UART1 prescaler</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment"></span>    } PSCR;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t">_UART1_t</a>;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="comment">/* Pointer to UART1 registers */</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2bb41ddf828af1b23e5e5c9a90fa604"> 1760</a></span>&#160;<span class="preprocessor">  #define _UART1      _SFR(_UART1_t,   UART1_AddressBase)        </span><span class="comment">///&lt; UART1 struct/bit access</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3de68ca05aa3a69af348a58a27f20e8a"> 1761</a></span>&#160;<span class="comment"></span>  #define _UART1_SR   _SFR(uint8_t,    UART1_AddressBase+0x00)   <span class="comment">///&lt; UART1 Status register</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bf003b9b225198521d2ae7be569e7e6"> 1762</a></span>&#160;<span class="comment"></span>  #define _UART1_DR   _SFR(uint8_t,    UART1_AddressBase+0x01)   <span class="comment">///&lt; UART1 data register</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97de6ee94c45f2540f857222f9e47286"> 1763</a></span>&#160;<span class="comment"></span>  #define _UART1_BRR1 _SFR(uint8_t,    UART1_AddressBase+0x02)   <span class="comment">///&lt; UART1 Baud rate register 1</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8250919f27cebf364435f214c87ef396"> 1764</a></span>&#160;<span class="comment"></span>  #define _UART1_BRR2 _SFR(uint8_t,    UART1_AddressBase+0x03)   <span class="comment">///&lt; UART1 Baud rate register 2</span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf58b9300a868706a67d354b0e228e3a4"> 1765</a></span>&#160;<span class="comment"></span>  #define _UART1_CR1  _SFR(uint8_t,    UART1_AddressBase+0x04)   <span class="comment">///&lt; UART1 Control register 1</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacc119581b726a3b6401b3712f5b9bc77"> 1766</a></span>&#160;<span class="comment"></span>  #define _UART1_CR2  _SFR(uint8_t,    UART1_AddressBase+0x05)   <span class="comment">///&lt; UART1 Control register 2</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacb15aa692a0b351f9d7de84c2194f24b"> 1767</a></span>&#160;<span class="comment"></span>  #define _UART1_CR3  _SFR(uint8_t,    UART1_AddressBase+0x06)   <span class="comment">///&lt; UART1 Control register 3</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf062c14423b5b0dcee05abac9ee8901b"> 1768</a></span>&#160;<span class="comment"></span>  #define _UART1_CR4  _SFR(uint8_t,    UART1_AddressBase+0x07)   <span class="comment">///&lt; UART1 Control register 4</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b892e69fd3947b8437193fd4251b541"> 1769</a></span>&#160;<span class="comment"></span>  #define _UART1_CR5  _SFR(uint8_t,    UART1_AddressBase+0x08)   <span class="comment">///&lt; UART1 Control register 5</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga634d9424bf9e47b4cb5970816b5e6564"> 1770</a></span>&#160;<span class="comment"></span>  #define _UART1_GTR  _SFR(uint8_t,    UART1_AddressBase+0x09)   <span class="comment">///&lt; UART1 guard time register</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dd05f01518585c9190f9f2640b79b14"> 1771</a></span>&#160;<span class="comment"></span>  #define _UART1_PSCR _SFR(uint8_t,    UART1_AddressBase+0x0A)   <span class="comment">///&lt; UART1 prescaler register</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  <span class="comment">/* UART1 Module Reset Values */</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57b40f608c28b15e1814249f66a79ead"> 1775</a></span>&#160;<span class="preprocessor">  #define _UART1_SR_RESET_VALUE        ((uint8_t) 0xC0)          </span><span class="comment">///&lt; UART1 Status register reset value</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f629fac411d22b69fbd54e11e5e4487"> 1776</a></span>&#160;<span class="comment"></span>  #define _UART1_BRR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Baud rate register 1 reset value</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01159126335773d36d44fec716649b19"> 1777</a></span>&#160;<span class="comment"></span>  #define _UART1_BRR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Baud rate register 2 reset value</span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1030e17f6bb0698ff9474b43403367f6"> 1778</a></span>&#160;<span class="comment"></span>  #define _UART1_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Control register 1 reset value</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff5a621c5768a31497aa21ce0791752a"> 1779</a></span>&#160;<span class="comment"></span>  #define _UART1_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Control register 2 reset value</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga484e73548a331b859bfebb17352f53e8"> 1780</a></span>&#160;<span class="comment"></span>  #define _UART1_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Control register 3 reset value</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab39e2ebf0245647f338cb9a09d1444c2"> 1781</a></span>&#160;<span class="comment"></span>  #define _UART1_CR4_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Control register 4 reset value</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf1e932e21d3161d97ea6b186e93368c"> 1782</a></span>&#160;<span class="comment"></span>  #define _UART1_CR5_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Control register 5 reset value</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga50076d038dfc6e3e2d528dc7fc69b411"> 1783</a></span>&#160;<span class="comment"></span>  #define _UART1_GTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 guard time register reset value</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14ed95d9f9823c42777ce7d66299c232"> 1784</a></span>&#160;<span class="comment"></span>  #define _UART1_PSCR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 prescaler register reset value</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  <span class="comment">/* UART1 Status register (_UART1_SR) */</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69e55a29f25964c1e104826c35d5b911"> 1788</a></span>&#160;<span class="preprocessor">  #define _UART1_SR_PE                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART1 Parity error [0]</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83c39902328b1a430c28e456181febca"> 1789</a></span>&#160;<span class="comment"></span>  #define _UART1_SR_FE                 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART1 Framing error [0]</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46aa4ab8e279b757012ba3203bee5eeb"> 1790</a></span>&#160;<span class="comment"></span>  #define _UART1_SR_NF                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART1 Noise flag [0]</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac83ee79feee398ce492f629b032afbfe"> 1791</a></span>&#160;<span class="comment"></span>  #define _UART1_SR_OR_LHE             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART1 LIN Header Error (LIN slave mode) / Overrun error [0]</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97cece53f586feab65e66a7e9a261d7c"> 1792</a></span>&#160;<span class="comment"></span>  #define _UART1_SR_IDLE               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART1 IDLE line detected [0]</span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bf7e9194f95afe2ffff5fc5d72f0ce8"> 1793</a></span>&#160;<span class="comment"></span>  #define _UART1_SR_RXNE               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART1 Read data register not empty [0]</span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8206f6dd3009c3be8c63eaf3a9141df7"> 1794</a></span>&#160;<span class="comment"></span>  #define _UART1_SR_TC                 ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART1 Transmission complete [0]</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga66817bd76d3dc0a565b8dd98c083dc6e"> 1795</a></span>&#160;<span class="comment"></span>  #define _UART1_SR_TXE                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; UART1 Transmit data register empty [0]</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <span class="comment">/* UART1 Control register 1 (_UART1_CR1) */</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcb39e3568b77082ada5c02b3a872d21"> 1798</a></span>&#160;<span class="preprocessor">  #define _UART1_CR1_PIEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART1 Parity interrupt enable [0]</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1b4dd4d25e86db4f056f627721fa92f0"> 1799</a></span>&#160;<span class="comment"></span>  #define _UART1_CR1_PS                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART1 Parity selection [0]</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa96c1838a6ffbda135c033a2172e0ee"> 1800</a></span>&#160;<span class="comment"></span>  #define _UART1_CR1_PCEN              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART1 Parity control enable [0]</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa383737b26e4393bca27d92638520f2c"> 1801</a></span>&#160;<span class="comment"></span>  #define _UART1_CR1_WAKE              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART1 Wakeup method [0]</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10a63e213748c63534a86ce789ad6d8f"> 1802</a></span>&#160;<span class="comment"></span>  #define _UART1_CR1_M                 ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART1 word length [0]</span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a96c571188534be6535e13f7b8352d6"> 1803</a></span>&#160;<span class="comment"></span>  #define _UART1_CR1_UARTD             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART1 Disable (for low power consumption) [0]</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae7e2d093c5f471bf90e96f346055d521"> 1804</a></span>&#160;<span class="comment"></span>  #define _UART1_CR1_T8                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART1 Transmit Data bit 8 (in 9-bit mode) [0]</span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5aaeda7df1f66ce00e8bee5f2d10b07d"> 1805</a></span>&#160;<span class="comment"></span>  #define _UART1_CR1_R8                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; UART1 Receive Data bit 8 (in 9-bit mode) [0]</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <span class="comment">/* UART1 Control register 2 (_UART1_CR2) */</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga04b0a15195339d9084fbc6d352d422db"> 1808</a></span>&#160;<span class="preprocessor">  #define _UART1_CR2_SBK               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART1 Send break [0]</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga967fe8a7a7ab79111d670cfe98e71c2c"> 1809</a></span>&#160;<span class="comment"></span>  #define _UART1_CR2_RWU               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART1 Receiver wakeup [0]</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56a158164d9a2d0df23b2109ec3399f2"> 1810</a></span>&#160;<span class="comment"></span>  #define _UART1_CR2_REN               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART1 Receiver enable [0]</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f16f61fb9c2383ef534387ac01cd0aa"> 1811</a></span>&#160;<span class="comment"></span>  #define _UART1_CR2_TEN               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART1 Transmitter enable [0]</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga325be76b9cf5d5f036e462fee609cf44"> 1812</a></span>&#160;<span class="comment"></span>  #define _UART1_CR2_ILIEN             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART1 IDLE Line interrupt enable [0]</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga84b43417127a1b40a898db3af4bc2094"> 1813</a></span>&#160;<span class="comment"></span>  #define _UART1_CR2_RIEN              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART1 Receiver interrupt enable [0]</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae3b9231f6bef897b53808f7e29ec501a"> 1814</a></span>&#160;<span class="comment"></span>  #define _UART1_CR2_TCIEN             ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART1 Transmission complete interrupt enable [0]</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga55fef869d1fd372ef17bf6e6d6b2cdf4"> 1815</a></span>&#160;<span class="comment"></span>  #define _UART1_CR2_TIEN              ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; UART1 Transmitter interrupt enable [0]</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <span class="comment">/* UART1 Control register 3 (_UART1_CR3) */</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4abdcc0075d3c85ee69d50eb4a9545f8"> 1818</a></span>&#160;<span class="preprocessor">  #define _UART1_CR3_LBCL              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART1 Last bit clock pulse [0]</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacbde842394a469b0688297c978fd653b"> 1819</a></span>&#160;<span class="comment"></span>  #define _UART1_CR3_CPHA              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART1 Clock phase [0]</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga767b15b41552c2db5dd911cd2d3d71d8"> 1820</a></span>&#160;<span class="comment"></span>  #define _UART1_CR3_CPOL              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART1 Clock polarity [0]</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab310bcd7b2612623f5bbc6e5a25f9c4c"> 1821</a></span>&#160;<span class="comment"></span>  #define _UART1_CR3_CKEN              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART1 Clock enable [0]</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga745cb51e214ffff9c707030d89c3e386"> 1822</a></span>&#160;<span class="comment"></span>  #define _UART1_CR3_STOP              ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; UART1 STOP bits [1:0]</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e7a06da8a9444cef4102527e69b752c"> 1823</a></span>&#160;<span class="comment"></span>  #define _UART1_CR3_STOP0             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART1 STOP bits [0]</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d12416cb78de0e9d66d37457fef9e81"> 1824</a></span>&#160;<span class="comment"></span>  #define _UART1_CR3_STOP1             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART1 STOP bits [1]</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0e09482922bc55db379f03a2e569821"> 1825</a></span>&#160;<span class="comment"></span>  #define _UART1_CR3_LINEN             ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART1 LIN mode enable [0]</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <span class="comment">/* UART1 Control register 4 (_UART1_CR4) */</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa715c6c8fc544de5953d68babca80942"> 1829</a></span>&#160;<span class="preprocessor">  #define _UART1_CR4_ADD               ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; UART1 Address of the UART node [3:0]</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga19ca8fb19fc56bede3d8afc6d19153f0"> 1830</a></span>&#160;<span class="comment"></span>  #define _UART1_CR4_ADD0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; UART1 Address of the UART node [0]</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae8fd26e878195b209630139dbba72a02"> 1831</a></span>&#160;<span class="comment"></span>  #define _UART1_CR4_ADD1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART1 Address of the UART node [1]</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bca7ea8220aea994ecd28514345c12a"> 1832</a></span>&#160;<span class="comment"></span>  #define _UART1_CR4_ADD2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART1 Address of the UART node [2]</span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2fb0432d7d26168e4c8e8f50d96f879"> 1833</a></span>&#160;<span class="comment"></span>  #define _UART1_CR4_ADD3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART1 Address of the UART node [3]</span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85f41073aba16483a6ca09e7290210fc"> 1834</a></span>&#160;<span class="comment"></span>  #define _UART1_CR4_LBDF              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART1 LIN Break Detection Flag [0]</span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f31ad794716ad4e7da4837b90b56464"> 1835</a></span>&#160;<span class="comment"></span>  #define _UART1_CR4_LBDL              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART1 LIN Break Detection Length [0]</span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c38178780f6c2f4262ab1cc7508ec93"> 1836</a></span>&#160;<span class="comment"></span>  #define _UART1_CR4_LBDIEN            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART1 LIN Break Detection Interrupt Enable [0]</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <span class="comment">/* UART1 Control register 5 (_UART1_CR5) */</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac492bc6e75c023b396e1d11e29d6c796"> 1841</a></span>&#160;<span class="preprocessor">  #define _UART1_CR5_IREN              ((uint8_t) (0x01 &lt;&lt; 1))   </span><span class="comment">///&lt; UART1 IrDA mode Enable [0]</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab12c92b9b55de007e8e77416fb06af49"> 1842</a></span>&#160;<span class="comment"></span>  #define _UART1_CR5_IRLP              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART1 IrDA Low Power [0]</span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c71cb3d61b183bc192e2441e77a5ef9"> 1843</a></span>&#160;<span class="comment"></span>  #define _UART1_CR5_HDSEL             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART1 Half-Duplex Selection [0]</span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e95371aed9f38f86b1b71b38ae03ac2"> 1844</a></span>&#160;<span class="comment"></span>  #define _UART1_CR5_NACK              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART1 Smartcard NACK enable [0]</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga42cf726aacccd2a91465ae38532c2ab7"> 1845</a></span>&#160;<span class="comment"></span>  #define _UART1_CR5_SCEN              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART1 Smartcard mode enable [0]</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#endif // UART1_AddressBase</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter 2 (_UART2)</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(UART2_AddressBase)</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter 2 (_UART2) */</span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1858</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment">    /** @brief UART2 Status register (_UART2_SR) */</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1861</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE      : 1;    <span class="comment">///&lt; Parity error</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FE      : 1;    <span class="comment">///&lt; Framing error</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NF      : 1;    <span class="comment">///&lt; Noise flag</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OR      : 1;    <span class="comment">///&lt; LIN Header Error (LIN slave mode) / Overrun error</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDLE    : 1;    <span class="comment">///&lt; IDLE line detected</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Read data register not empty</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TC      : 1;    <span class="comment">///&lt; Transmission complete</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit data register empty</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="comment">    /** @brief UART2 data register (_UART2_DR) */</span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1874</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; UART2 data</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment">    /** @brief UART2 Baud rate register 1 (_UART2_BRR1) */</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1880</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_4_11 : 8;   <span class="comment">///&lt; UART2_BRR [11:4]</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment"></span>    } BRR1;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">    /** @brief UART2 Baud rate register 2 (_UART2_BRR2) */</span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1886</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_0_3   : 4;    <span class="comment">///&lt; UART2_BRR [3:0]</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_12_15 : 4;    <span class="comment">///&lt; UART2_BRR [15:12]</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment"></span>    } BRR2;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment">    /** @brief UART2 Control register 1 (_UART2_CR1) */</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1893</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIEN    : 1;   <span class="comment">///&lt; Parity interrupt enable</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS      : 1;   <span class="comment">///&lt; Parity selection</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCEN    : 1;   <span class="comment">///&lt; Parity control enable</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WAKE    : 1;   <span class="comment">///&lt; Wakeup method</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   M       : 1;   <span class="comment">///&lt; word length</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UARTD   : 1;   <span class="comment">///&lt; UART Disable (for low power consumption)</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T8      : 1;   <span class="comment">///&lt; Transmit Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   R8      : 1;   <span class="comment">///&lt; Receive Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment">    /** @brief UART2 Control register 2 (_UART2_CR2) */</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1906</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SBK     : 1;    <span class="comment">///&lt; Send break</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RWU     : 1;    <span class="comment">///&lt; Receiver wakeup</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REN     : 1;    <span class="comment">///&lt; Receiver enable</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEN     : 1;    <span class="comment">///&lt; Transmitter enable</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILIEN   : 1;    <span class="comment">///&lt; IDLE Line interrupt enable</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RIEN    : 1;    <span class="comment">///&lt; Receiver interrupt enable</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TCIEN   : 1;    <span class="comment">///&lt; Transmission complete interrupt enable</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIEN    : 1;    <span class="comment">///&lt; Transmitter interrupt enable</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="comment">    /** @brief UART2 Control register 3 (_UART2_CR3) */</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1919</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBCL    : 1;    <span class="comment">///&lt; Last bit clock pulse</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA    : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL    : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CKEN    : 1;    <span class="comment">///&lt; Clock enable</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP    : 2;    <span class="comment">///&lt; STOP bits</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LINEN   : 1;    <span class="comment">///&lt; LIN mode enable</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;    } CR3;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment">    /** @brief UART2 Control register 4 (_UART2_CR4) */</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1931</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD     : 4;    <span class="comment">///&lt; Address of the UART node</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDF    : 1;    <span class="comment">///&lt; LIN Break Detection Flag</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDL    : 1;    <span class="comment">///&lt; LIN Break Detection Length</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDIEN  : 1;    <span class="comment">///&lt; LIN Break Detection Interrupt Enable</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;    } CR4;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">    /** @brief UART2 Control register 5 (_UART2_CR5) */</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1941</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IREN    : 1;    <span class="comment">///&lt; IrDA mode Enable</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IRLP    : 1;    <span class="comment">///&lt; IrDA Low Power</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NACK    : 1;    <span class="comment">///&lt; Smartcard NACK enable</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SCEN    : 1;    <span class="comment">///&lt; Smartcard mode enable</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    } CR5;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment">    /** @brief UART2 Control register 6 (_UART2_CR6) */</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1953</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSF     : 1;    <span class="comment">///&lt; LIN Sync Field</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LHDF    : 1;    <span class="comment">///&lt; LIN Header Detection Flag</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LHDIEN  : 1;    <span class="comment">///&lt; LIN Header Detection Interrupt Enable</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LASE    : 1;    <span class="comment">///&lt; LIN automatic resynchronisation enable</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSLV    : 1;    <span class="comment">///&lt; LIN Slave Enable</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LDUM    : 1;    <span class="comment">///&lt; LIN Divider Update Method</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment"></span>    } CR6;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment">    /** @brief UART2 guard time register (_UART2_GTR) */</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1966</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> GT        : 8;  <span class="comment">///&lt; UART2 guard time</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment"></span>    } GTR;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">    /** @brief UART2 prescaler register (_UART2_PSCR) */</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1972</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PSC       : 8;  <span class="comment">///&lt; UART1 prescaler</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment"></span>    } PSCR;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t">_UART2_t</a>;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  <span class="comment">/* Pointer to UART2 registers */</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4bbb43aef1993f1655d9654e58970bb"> 1979</a></span>&#160;<span class="preprocessor">  #define _UART2      _SFR(_UART2_t,   UART2_AddressBase)        </span><span class="comment">///&lt; UART2 struct/bit access</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a178803259b4de379b8518a819b2db5"> 1980</a></span>&#160;<span class="comment"></span>  #define _UART2_SR   _SFR(uint8_t,    UART2_AddressBase+0x00)   <span class="comment">///&lt; UART2 Status register</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf62255a80e4b5b7d802f1093f893299b"> 1981</a></span>&#160;<span class="comment"></span>  #define _UART2_DR   _SFR(uint8_t,    UART2_AddressBase+0x01)   <span class="comment">///&lt; UART2 data register</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga572bad5981162700d8a5f6c8f626e0be"> 1982</a></span>&#160;<span class="comment"></span>  #define _UART2_BRR1 _SFR(uint8_t,    UART2_AddressBase+0x02)   <span class="comment">///&lt; UART2 Baud rate register 1</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafcfd136a39f42a68219d1aa9e52f67ba"> 1983</a></span>&#160;<span class="comment"></span>  #define _UART2_BRR2 _SFR(uint8_t,    UART2_AddressBase+0x03)   <span class="comment">///&lt; UART2 Baud rate register 2</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdc2465d3b9ce85a5ab2959f8473365b"> 1984</a></span>&#160;<span class="comment"></span>  #define _UART2_CR1  _SFR(uint8_t,    UART2_AddressBase+0x04)   <span class="comment">///&lt; UART2 Control register 1</span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2d40060eb9794a6eefcd8daf65c9dbc"> 1985</a></span>&#160;<span class="comment"></span>  #define _UART2_CR2  _SFR(uint8_t,    UART2_AddressBase+0x05)   <span class="comment">///&lt; UART2 Control register 2</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga70aea6ec2c69a7915c810fb40bfdf7b2"> 1986</a></span>&#160;<span class="comment"></span>  #define _UART2_CR3  _SFR(uint8_t,    UART2_AddressBase+0x06)   <span class="comment">///&lt; UART2 Control register 3</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga886bc430aeb3939c6801c9c2e9e13bf6"> 1987</a></span>&#160;<span class="comment"></span>  #define _UART2_CR4  _SFR(uint8_t,    UART2_AddressBase+0x07)   <span class="comment">///&lt; UART2 Control register 4</span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bbf66389504252211707893414e0935"> 1988</a></span>&#160;<span class="comment"></span>  #define _UART2_CR5  _SFR(uint8_t,    UART2_AddressBase+0x08)   <span class="comment">///&lt; UART2 Control register 5</span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dd0a084387d80c8753e9633780a93cf"> 1989</a></span>&#160;<span class="comment"></span>  #define _UART2_CR6  _SFR(uint8_t,    UART2_AddressBase+0x09)   <span class="comment">///&lt; UART2 Control register 6</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga68b34b59c1c6890c6fa1545fd72586c0"> 1990</a></span>&#160;<span class="comment"></span>  #define _UART2_GTR  _SFR(uint8_t,    UART2_AddressBase+0x0A)   <span class="comment">///&lt; UART2 guard time register</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab7b8479439492ed7f78a053e5b6b2805"> 1991</a></span>&#160;<span class="comment"></span>  #define _UART2_PSCR _SFR(uint8_t,    UART2_AddressBase+0x0B)   <span class="comment">///&lt; UART2 prescaler register</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  <span class="comment">/* UART2 Module Reset Values */</span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf6c6080060650375ac485e47dbdccb41"> 1995</a></span>&#160;<span class="preprocessor">  #define _UART2_SR_RESET_VALUE        ((uint8_t) 0xC0)          </span><span class="comment">///&lt; UART2 Status register reset value</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga935ab14d372c3af57e003be47437eec7"> 1996</a></span>&#160;<span class="comment"></span>  #define _UART2_BRR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Baud rate register 1 reset value</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga22a7d0477d8688e7864f7185b7ccfd27"> 1997</a></span>&#160;<span class="comment"></span>  #define _UART2_BRR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Baud rate register 2 reset value</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ed86a640199930daa1cfc3ab658186a"> 1998</a></span>&#160;<span class="comment"></span>  #define _UART2_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Control register 1 reset value</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0e65df34a37665c1a8abf2120b35d74"> 1999</a></span>&#160;<span class="comment"></span>  #define _UART2_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Control register 2 reset value</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga168b38195d2f25e25d658c5a939a03df"> 2000</a></span>&#160;<span class="comment"></span>  #define _UART2_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Control register 3 reset value</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9d905c1005d8ded08da1a007304081d"> 2001</a></span>&#160;<span class="comment"></span>  #define _UART2_CR4_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Control register 4 reset value</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaddaa947d64305fdac1ca99cd2cada2f1"> 2002</a></span>&#160;<span class="comment"></span>  #define _UART2_CR5_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Control register 5 reset value</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c95c1b52ba3a565031c407ccaa76eaf"> 2003</a></span>&#160;<span class="comment"></span>  #define _UART2_CR6_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Control register 6 reset value</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga264fa182e52a318c151da1e450d7af9d"> 2004</a></span>&#160;<span class="comment"></span>  #define _UART2_GTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 guard time register reset value</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2832c449d75b8f0809f0b5a9bcd6c629"> 2005</a></span>&#160;<span class="comment"></span>  #define _UART2_PSCR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 prescaler register reset value</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  <span class="comment">/* UART2 Status register (_UART2_SR) */</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a422c249e35ff938f378e1766665469"> 2009</a></span>&#160;<span class="preprocessor">  #define _UART2_SR_PE                 ((uint8_t) (0x01 &lt;&lt; 0))    </span><span class="comment">///&lt; UART2 Parity error [0]</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gade1a02116148eec9a896493b041f1a27"> 2010</a></span>&#160;<span class="comment"></span>  #define _UART2_SR_FE                 ((uint8_t) (0x01 &lt;&lt; 1))    <span class="comment">///&lt; UART2 Framing error [0]</span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad47f31ff714718cc1cbb5fc3a6011888"> 2011</a></span>&#160;<span class="comment"></span>  #define _UART2_SR_NF                 ((uint8_t) (0x01 &lt;&lt; 2))    <span class="comment">///&lt; UART2 Noise flag [0]</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad220e9db6b547f3186e292b517a4deaa"> 2012</a></span>&#160;<span class="comment"></span>  #define _UART2_SR_OR_LHE             ((uint8_t) (0x01 &lt;&lt; 3))    <span class="comment">///&lt; UART2 LIN Header Error (LIN slave mode) / Overrun error [0]</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf226ccb77b2ec468d5807c07929d085d"> 2013</a></span>&#160;<span class="comment"></span>  #define _UART2_SR_IDLE               ((uint8_t) (0x01 &lt;&lt; 4))    <span class="comment">///&lt; UART2 IDLE line detected [0]</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga77172ae64f1a7779ddb25bb699d03b76"> 2014</a></span>&#160;<span class="comment"></span>  #define _UART2_SR_RXNE               ((uint8_t) (0x01 &lt;&lt; 5))    <span class="comment">///&lt; UART2 Read data register not empty [0]</span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6db7ad1f5304036c9a139035d0475447"> 2015</a></span>&#160;<span class="comment"></span>  #define _UART2_SR_TC                 ((uint8_t) (0x01 &lt;&lt; 6))    <span class="comment">///&lt; UART2 Transmission complete [0]</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae378c1dd741879ed36a01684b179f5f6"> 2016</a></span>&#160;<span class="comment"></span>  #define _UART2_SR_TXE                ((uint8_t) (0x01 &lt;&lt; 7))    <span class="comment">///&lt; UART2 Transmit data register empty [0]</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <span class="comment">/* UART2 Control register 1 (_UART2_CR1) */</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8fa74f44d1027057bdc29523b9c9d29e"> 2019</a></span>&#160;<span class="preprocessor">  #define _UART2_CR1_PIEN              ((uint8_t) (0x01 &lt;&lt; 0))    </span><span class="comment">///&lt; UART2 Parity interrupt enable [0]</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafc77b13568b90be8b962d930a6f01e56"> 2020</a></span>&#160;<span class="comment"></span>  #define _UART2_CR1_PS                ((uint8_t) (0x01 &lt;&lt; 1))    <span class="comment">///&lt; UART2 Parity selection [0]</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d340be859780f6191554abb97eff687"> 2021</a></span>&#160;<span class="comment"></span>  #define _UART2_CR1_PCEN              ((uint8_t) (0x01 &lt;&lt; 2))    <span class="comment">///&lt; UART2 Parity control enable [0]</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga015145f722237d584aa792e754f0cb2b"> 2022</a></span>&#160;<span class="comment"></span>  #define _UART2_CR1_WAKE              ((uint8_t) (0x01 &lt;&lt; 3))    <span class="comment">///&lt; UART2 Wakeup method [0]</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeee325f8b5f32be7579e3ba68e1e9aa4"> 2023</a></span>&#160;<span class="comment"></span>  #define _UART2_CR1_M                 ((uint8_t) (0x01 &lt;&lt; 4))    <span class="comment">///&lt; UART2 word length [0]</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ce7f50bd377fd6b2dfed33ef163b43a"> 2024</a></span>&#160;<span class="comment"></span>  #define _UART2_CR1_UARTD             ((uint8_t) (0x01 &lt;&lt; 5))    <span class="comment">///&lt; UART2 Disable (for low power consumption) [0]</span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6c5e5086a2f82a1ed23f8f04ef95da7"> 2025</a></span>&#160;<span class="comment"></span>  #define _UART2_CR1_T8                ((uint8_t) (0x01 &lt;&lt; 6))    <span class="comment">///&lt; UART2 Transmit Data bit 8 (in 9-bit mode) [0]</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d37975cd23e953531352f474022e9a7"> 2026</a></span>&#160;<span class="comment"></span>  #define _UART2_CR1_R8                ((uint8_t) (0x01 &lt;&lt; 7))    <span class="comment">///&lt; UART2 Receive Data bit 8 (in 9-bit mode) [0]</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  <span class="comment">/* UART2 Control register 2 (_UART2_CR2) */</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd1035e8abdfb6c237271c75bc1a4382"> 2029</a></span>&#160;<span class="preprocessor">  #define _UART2_CR2_SBK               ((uint8_t) (0x01 &lt;&lt; 0))    </span><span class="comment">///&lt; UART2 Send break [0]</span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae6905ec2dccbf0a7ddde3a8444a34e7"> 2030</a></span>&#160;<span class="comment"></span>  #define _UART2_CR2_RWU               ((uint8_t) (0x01 &lt;&lt; 1))    <span class="comment">///&lt; UART2 Receiver wakeup [0]</span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafc2d38316ce22d1d128823ea7a9567e5"> 2031</a></span>&#160;<span class="comment"></span>  #define _UART2_CR2_REN               ((uint8_t) (0x01 &lt;&lt; 2))    <span class="comment">///&lt; UART2 Receiver enable [0]</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96e490387d5f892070ab0b6f8b386133"> 2032</a></span>&#160;<span class="comment"></span>  #define _UART2_CR2_TEN               ((uint8_t) (0x01 &lt;&lt; 3))    <span class="comment">///&lt; UART2 Transmitter enable [0]</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga364a6625665409fba62a5e8ed9b44fb6"> 2033</a></span>&#160;<span class="comment"></span>  #define _UART2_CR2_ILIEN             ((uint8_t) (0x01 &lt;&lt; 4))    <span class="comment">///&lt; UART2 IDLE Line interrupt enable [0]</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dd11bee8740b527d40029ab96bdb9cb"> 2034</a></span>&#160;<span class="comment"></span>  #define _UART2_CR2_RIEN              ((uint8_t) (0x01 &lt;&lt; 5))    <span class="comment">///&lt; UART2 Receiver interrupt enable [0]</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b523fffd8231abeec0231d362eb5ec0"> 2035</a></span>&#160;<span class="comment"></span>  #define _UART2_CR2_TCIEN             ((uint8_t) (0x01 &lt;&lt; 6))    <span class="comment">///&lt; UART2 Transmission complete interrupt enable [0]</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga176b8f4b227471ac813adeda4457f76d"> 2036</a></span>&#160;<span class="comment"></span>  #define _UART2_CR2_TIEN              ((uint8_t) (0x01 &lt;&lt; 7))    <span class="comment">///&lt; UART2 Transmitter interrupt enable [0]</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;  <span class="comment">/* UART2 Control register 3 (_UART2_CR3) */</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaac55798819c9d839d83bc8bb1cb487b9"> 2039</a></span>&#160;<span class="preprocessor">  #define _UART2_CR3_LBCL              ((uint8_t) (0x01 &lt;&lt; 0))    </span><span class="comment">///&lt; UART2 Last bit clock pulse [0]</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b6ccb09faf7f25e0c9a81c34efa5ff6"> 2040</a></span>&#160;<span class="comment"></span>  #define _UART2_CR3_CPHA              ((uint8_t) (0x01 &lt;&lt; 1))    <span class="comment">///&lt; UART2 Clock phase [0]</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga00987d3c01d375b244b579b5d201c6cf"> 2041</a></span>&#160;<span class="comment"></span>  #define _UART2_CR3_CPOL              ((uint8_t) (0x01 &lt;&lt; 2))    <span class="comment">///&lt; UART2 Clock polarity [0]</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaacc2e70c4ef1e6acd81053c8f15ff963"> 2042</a></span>&#160;<span class="comment"></span>  #define _UART2_CR3_CKEN              ((uint8_t) (0x01 &lt;&lt; 3))    <span class="comment">///&lt; UART2 Clock enable [0]</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dba23157bbb9afe4a77ab51b59b4f2a"> 2043</a></span>&#160;<span class="comment"></span>  #define _UART2_CR3_STOP              ((uint8_t) (0x03 &lt;&lt; 4))    <span class="comment">///&lt; UART2 STOP bits [1:0]</span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59721cc7dc0d0a5a069ff1eef7ae3fd8"> 2044</a></span>&#160;<span class="comment"></span>  #define _UART2_CR3_STOP0             ((uint8_t) (0x01 &lt;&lt; 4))    <span class="comment">///&lt; UART2 STOP bits [0]</span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a60a0dc642203dc059a1d1efa7cc307"> 2045</a></span>&#160;<span class="comment"></span>  #define _UART2_CR3_STOP1             ((uint8_t) (0x01 &lt;&lt; 5))    <span class="comment">///&lt; UART2 STOP bits [1]</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0aab643666cd94543dd12987a1253ff6"> 2046</a></span>&#160;<span class="comment"></span>  #define _UART2_CR3_LINEN             ((uint8_t) (0x01 &lt;&lt; 6))    <span class="comment">///&lt; UART2 LIN mode enable [0]</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;  <span class="comment">/* UART2 Control register 4 (_UART2_CR4) */</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaba71a98d815be59c11209ebd1d2933f8"> 2050</a></span>&#160;<span class="preprocessor">  #define _UART2_CR4_ADD               ((uint8_t) (0x0F &lt;&lt; 0))    </span><span class="comment">///&lt; UART2 Address of the UART node [3:0]</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a3a1bf31188afcccc10f90bcb7368b0"> 2051</a></span>&#160;<span class="comment"></span>  #define _UART2_CR4_ADD0              ((uint8_t) (0x01 &lt;&lt; 0))    <span class="comment">///&lt; UART2 Address of the UART node [0]</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d5f2824fb9494b047df43d38a0c1f1a"> 2052</a></span>&#160;<span class="comment"></span>  #define _UART2_CR4_ADD1              ((uint8_t) (0x01 &lt;&lt; 1))    <span class="comment">///&lt; UART2 Address of the UART node [1]</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafc1e1a9b92da08557cf8c0cff679b364"> 2053</a></span>&#160;<span class="comment"></span>  #define _UART2_CR4_ADD2              ((uint8_t) (0x01 &lt;&lt; 2))    <span class="comment">///&lt; UART2 Address of the UART node [2]</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d8875fa8e861ba05753dd89a8999da1"> 2054</a></span>&#160;<span class="comment"></span>  #define _UART2_CR4_ADD3              ((uint8_t) (0x01 &lt;&lt; 3))    <span class="comment">///&lt; UART2 Address of the UART node [3]</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad8e553c5322e8c5ab44aad1d4362387"> 2055</a></span>&#160;<span class="comment"></span>  #define _UART2_CR4_LBDF              ((uint8_t) (0x01 &lt;&lt; 4))    <span class="comment">///&lt; UART2 LIN Break Detection Flag [0]</span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ce5ed8084d257f587f43437e4f6175d"> 2056</a></span>&#160;<span class="comment"></span>  #define _UART2_CR4_LBDL              ((uint8_t) (0x01 &lt;&lt; 5))    <span class="comment">///&lt; UART2 LIN Break Detection Length [0]</span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c97e65fef4ffb1bef620e2a26278ed7"> 2057</a></span>&#160;<span class="comment"></span>  #define _UART2_CR4_LBDIEN            ((uint8_t) (0x01 &lt;&lt; 6))    <span class="comment">///&lt; UART2 LIN Break Detection Interrupt Enable [0]</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;  <span class="comment">/* UART2 Control register 5 (_UART2_CR5) */</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05d82c80e739eb1e94482d2a779743dd"> 2062</a></span>&#160;<span class="preprocessor">  #define _UART2_CR5_IREN              ((uint8_t) (0x01 &lt;&lt; 1))    </span><span class="comment">///&lt; UART2 IrDA mode Enable [0]</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf87065a30c29f7845d58dd5d311cd640"> 2063</a></span>&#160;<span class="comment"></span>  #define _UART2_CR5_IRLP              ((uint8_t) (0x01 &lt;&lt; 2))    <span class="comment">///&lt; UART2 IrDA Low Power [0]</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacfe5db4bec7bb38d32c459005b8950b4"> 2065</a></span>&#160;<span class="preprocessor">  #define _UART2_CR5_NACK              ((uint8_t) (0x01 &lt;&lt; 4))    </span><span class="comment">///&lt; UART2 Smartcard NACK enable [0]</span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7287ec05e581a40b0a47b8bce7ffc997"> 2066</a></span>&#160;<span class="comment"></span>  #define _UART2_CR5_SCEN              ((uint8_t) (0x01 &lt;&lt; 5))    <span class="comment">///&lt; UART2 Smartcard mode enable [0]</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;  <span class="comment">/* UART2 Control register 6 (_UART2_CR6) */</span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga63f9c498ebffb45cb772c564d19bdff3"> 2070</a></span>&#160;<span class="preprocessor">  #define _UART2_CR6_LSF              ((uint8_t) (0x01 &lt;&lt; 0))    </span><span class="comment">///&lt; UART2 LIN Sync Field [0]</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac4c3add9951d4b4e6aa24c2bf03820b1"> 2071</a></span>&#160;<span class="comment"></span>  #define _UART2_CR6_LHDF             ((uint8_t) (0x01 &lt;&lt; 1))    <span class="comment">///&lt; UART2 LIN Header Detection Flag [0]</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabac765a01e1d7113122e28fb61619155"> 2072</a></span>&#160;<span class="comment"></span>  #define _UART2_CR6_LHDIEN           ((uint8_t) (0x01 &lt;&lt; 2))    <span class="comment">///&lt; UART2 LIN Header Detection Interrupt Enable [0]</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b1a9bd5589cf7b583b70c8b960bbf76"> 2074</a></span>&#160;<span class="preprocessor">  #define _UART2_CR6_LASE             ((uint8_t) (0x01 &lt;&lt; 4))    </span><span class="comment">///&lt; UART2 LIN automatic resynchronisation enable [0]</span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2c30165df6f0fdfea855b46b372841"> 2075</a></span>&#160;<span class="comment"></span>  #define _UART2_CR6_LSLV             ((uint8_t) (0x01 &lt;&lt; 5))    <span class="comment">///&lt; UART2 LIN Slave Enable [0]</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment"></span>  // reserved [6]</div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0263a83e08865d09db65fad723783915"> 2077</a></span>&#160;<span class="preprocessor">  #define _UART2_CR6_LDUM             ((uint8_t) (0x01 &lt;&lt; 7))    </span><span class="comment">///&lt; UART2 LIN Divider Update Method [0]</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#endif // UART2_AddressBase</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter 3 (_UART3)</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(UART3_AddressBase)</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment">  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter 3 (_UART3) */</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2089</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="comment">    /** @brief UART3 Status register (_UART3_SR) */</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2092</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE      : 1;    <span class="comment">///&lt; Parity error</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FE      : 1;    <span class="comment">///&lt; Framing error</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NF      : 1;    <span class="comment">///&lt; Noise flag</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OR      : 1;    <span class="comment">///&lt; LIN Header Error (LIN slave mode) / Overrun error</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDLE    : 1;    <span class="comment">///&lt; IDLE line detected</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Read data register not empty</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TC      : 1;    <span class="comment">///&lt; Transmission complete</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit data register empty</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment">    /** @brief UART3 data register (_UART3_DR) */</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2105</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; UART3 data</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">    /** @brief UART3 Baud rate register 1 (_UART3_BRR1) */</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2111</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_4_11 : 8;    <span class="comment">///&lt; UART_DIV [11:4]</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment"></span>    } BRR1;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment">    /** @brief UART3 Baud rate register 2 (_UART3_BRR2) */</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2117</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_0_3   : 4;    <span class="comment">///&lt; UART_DIV [3:0]</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_12_15 : 4;    <span class="comment">///&lt; UART_DIV [15:12]</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment"></span>    } BRR2;</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="comment">    /** @brief UART3 Control register 1 (_UART3_CR1) */</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2124</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIEN    : 1;    <span class="comment">///&lt; Parity interrupt enable</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS      : 1;    <span class="comment">///&lt; Parity selection</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCEN    : 1;    <span class="comment">///&lt; Parity control enable</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WAKE    : 1;    <span class="comment">///&lt; Wakeup method</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   M       : 1;    <span class="comment">///&lt; word length</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UARTD   : 1;    <span class="comment">///&lt; UART Disable (for low power consumption)</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T8      : 1;    <span class="comment">///&lt; Transmit Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   R8      : 1;    <span class="comment">///&lt; Receive Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">    /** @brief UART3 Control register 2 (_UART3_CR2) */</span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2137</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SBK     : 1;    <span class="comment">///&lt; Send break</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RWU     : 1;    <span class="comment">///&lt; Receiver wakeup</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REN     : 1;    <span class="comment">///&lt; Receiver enable</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEN     : 1;    <span class="comment">///&lt; Transmitter enable</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILIEN   : 1;    <span class="comment">///&lt; IDLE Line interrupt enable</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RIEN    : 1;    <span class="comment">///&lt; Receiver interrupt enable</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TCIEN   : 1;    <span class="comment">///&lt; Transmission complete interrupt enable</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIEN    : 1;    <span class="comment">///&lt; Transmitter interrupt enable</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">    /** @brief UART3 Control register 3 (_UART3_CR3) */</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2150</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP    : 2;    <span class="comment">///&lt; STOP bits</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LINEN   : 1;    <span class="comment">///&lt; LIN mode enable</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;    } CR3;</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">    /** @brief UART3 Control register 4 (_UART3_CR4) */</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2159</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD     : 4;    <span class="comment">///&lt; Address of the UART node</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDF    : 1;    <span class="comment">///&lt; LIN Break Detection Flag</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDL    : 1;    <span class="comment">///&lt; LIN Break Detection Length</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDIEN  : 1;    <span class="comment">///&lt; LIN Break Detection Interrupt Enable</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;    } CR4;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ae9681fc0eb83cde587d188a48c8cc43b"> 2169</a></span>&#160;    uint8_t res     [1];</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">    /** @brief UART3 Control register 6 (_UART3_CR6) */</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2173</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSF     : 1;    <span class="comment">///&lt; LIN Sync Field</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LHDF    : 1;    <span class="comment">///&lt; LIN Header Detection Flag</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LHDIEN  : 1;    <span class="comment">///&lt; LIN Header Detection Interrupt Enable</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LASE    : 1;    <span class="comment">///&lt; LIN automatic resynchronisation enable</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSLV    : 1;    <span class="comment">///&lt; LIN Slave Enable</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LDUM    : 1;    <span class="comment">///&lt; LIN Divider Update Method</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment"></span>    } CR6;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t">_UART3_t</a>;</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;  <span class="comment">/* Pointer to UART3 registers */</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9077ffa7d195fc3c1a3433c6ee7c6f6"> 2187</a></span>&#160;<span class="preprocessor">  #define _UART3      _SFR(_UART3_t,   UART3_AddressBase)        </span><span class="comment">///&lt; UART3 struct/bit access</span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga70dd63a1cd60dd1ef1387a08d4d6b4a6"> 2188</a></span>&#160;<span class="comment"></span>  #define _UART3_SR   _SFR(uint8_t,    UART3_AddressBase+0x00)   <span class="comment">///&lt; UART3 Status register</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga82240926c0c4d4b1e8b9cc5da9283923"> 2189</a></span>&#160;<span class="comment"></span>  #define _UART3_DR   _SFR(uint8_t,    UART3_AddressBase+0x01)   <span class="comment">///&lt; UART3 data register</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d8d4778bd7ec3e8920514e9b0607926"> 2190</a></span>&#160;<span class="comment"></span>  #define _UART3_BRR1 _SFR(uint8_t,    UART3_AddressBase+0x02)   <span class="comment">///&lt; UART3 Baud rate register 1</span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a59c16fee571bcd4da6de69c6de145b"> 2191</a></span>&#160;<span class="comment"></span>  #define _UART3_BRR2 _SFR(uint8_t,    UART3_AddressBase+0x03)   <span class="comment">///&lt; UART3 Baud rate register 2</span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c71c1504fdb5143cb4397d9daea5f23"> 2192</a></span>&#160;<span class="comment"></span>  #define _UART3_CR1  _SFR(uint8_t,    UART3_AddressBase+0x04)   <span class="comment">///&lt; UART3 Control register 1</span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43611d6c3b384e718f508f264e743aaa"> 2193</a></span>&#160;<span class="comment"></span>  #define _UART3_CR2  _SFR(uint8_t,    UART3_AddressBase+0x05)   <span class="comment">///&lt; UART3 Control register 2</span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7857349ec5e0d1bed66242db59d12422"> 2194</a></span>&#160;<span class="comment"></span>  #define _UART3_CR3  _SFR(uint8_t,    UART3_AddressBase+0x06)   <span class="comment">///&lt; UART3 Control register 3</span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4712f7d1311bb1fc146c627685d1369"> 2195</a></span>&#160;<span class="comment"></span>  #define _UART3_CR4  _SFR(uint8_t,    UART3_AddressBase+0x07)   <span class="comment">///&lt; UART3 Control register 4</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment"></span>  // 1B</div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab9a37bebad04596acf391b3ed872b102"> 2197</a></span>&#160;<span class="preprocessor">  #define _UART3_CR6  _SFR(uint8_t,    UART3_AddressBase+0x09)   </span><span class="comment">///&lt; UART3 Control register 6</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;  <span class="comment">/* UART3 Module Reset Values */</span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bd9eccebdb7bbe0897bb244b5ce8ced"> 2201</a></span>&#160;<span class="preprocessor">  #define _UART3_SR_RESET_VALUE        ((uint8_t) 0xC0)          </span><span class="comment">///&lt; UART3 Status register reset value</span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c8c7f4c8ef2061732b7d5cd29c6d517"> 2202</a></span>&#160;<span class="comment"></span>  #define _UART3_BRR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Baud rate register 1 reset value</span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeadf5630f44fa97523f82f7b5cdff7a6"> 2203</a></span>&#160;<span class="comment"></span>  #define _UART3_BRR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Baud rate register 2 reset value</span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga12783168823b2242b02ef4ccb0ebfcae"> 2204</a></span>&#160;<span class="comment"></span>  #define _UART3_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Control register 1 reset value</span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81fcabb85961f74a99a84aa6092fd074"> 2205</a></span>&#160;<span class="comment"></span>  #define _UART3_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Control register 2 reset value</span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaefd4ac9eeb026f90c95afcad89f1f7e"> 2206</a></span>&#160;<span class="comment"></span>  #define _UART3_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Control register 3 reset value</span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd0ae1b4548fc866bd021b12893550e5"> 2207</a></span>&#160;<span class="comment"></span>  #define _UART3_CR4_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Control register 4 reset value</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e123335b18cd1eb7d9a2c831e110e99"> 2208</a></span>&#160;<span class="comment"></span>  #define _UART3_CR6_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Control register 6 reset value</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;  <span class="comment">/* UART3 Status register (_UART3_SR) */</span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3589aa2f646fd67ee00ca87842ccd6c"> 2212</a></span>&#160;<span class="preprocessor">  #define _UART3_SR_PE                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART3 Parity error [0]</span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga257bc3eb7b0e539504df6966035b6d90"> 2213</a></span>&#160;<span class="comment"></span>  #define _UART3_SR_FE                 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART3 Framing error [0]</span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca4841c0142f88fdd3fede35a41ab168"> 2214</a></span>&#160;<span class="comment"></span>  #define _UART3_SR_NF                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART3 Noise flag [0]</span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1777cf08619f509724a4deb0b1f9984d"> 2215</a></span>&#160;<span class="comment"></span>  #define _UART3_SR_OR_LHE             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART3 LIN Header Error (LIN slave mode) / Overrun error [0]</span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb499907f4a6eec76cb337987a04f106"> 2216</a></span>&#160;<span class="comment"></span>  #define _UART3_SR_IDLE               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART3 IDLE line detected [0]</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac669d3f3e1afec872d78c19f73a4b0c5"> 2217</a></span>&#160;<span class="comment"></span>  #define _UART3_SR_RXNE               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART3 Read data register not empty [0]</span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6896ab625aec76fd2efc4b7869a77970"> 2218</a></span>&#160;<span class="comment"></span>  #define _UART3_SR_TC                 ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART3 Transmission complete [0]</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga994885e7267946aadeff7aadb76d523c"> 2219</a></span>&#160;<span class="comment"></span>  #define _UART3_SR_TXE                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; UART3 Transmit data register empty [0]</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;  <span class="comment">/* UART3 Control register 1 (_UART3_CR1) */</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b69114a1ca392967d7ff2f625b8b466"> 2222</a></span>&#160;<span class="preprocessor">  #define _UART3_CR1_PIEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART3 Parity interrupt enable [0]</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf10cff348fc679aa7f3173d83b8a130"> 2223</a></span>&#160;<span class="comment"></span>  #define _UART3_CR1_PS                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART3 Parity selection [0]</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac682c5d7ea73a8ab9eae02af23251db0"> 2224</a></span>&#160;<span class="comment"></span>  #define _UART3_CR1_PCEN              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART3 Parity control enable [0]</span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4cb486766424d83c933d34bc231a8c1"> 2225</a></span>&#160;<span class="comment"></span>  #define _UART3_CR1_WAKE              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART3 Wakeup method [0]</span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6dd7fe9c21518ac564f782d85bae01d1"> 2226</a></span>&#160;<span class="comment"></span>  #define _UART3_CR1_M                 ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART3 word length [0]</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaee9c21af8b9164db3bd378ed9671303"> 2227</a></span>&#160;<span class="comment"></span>  #define _UART3_CR1_UARTD             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART3 Disable (for low power consumption) [0]</span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7267f0a33e6b3fc7467fb17f34465ec8"> 2228</a></span>&#160;<span class="comment"></span>  #define _UART3_CR1_T8                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART3 Transmit Data bit 8 (in 9-bit mode) [0]</span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga467ce8086ba7f85146ac7e113c8a1ee7"> 2229</a></span>&#160;<span class="comment"></span>  #define _UART3_CR1_R8                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; UART3 Receive Data bit 8 (in 9-bit mode) [0]</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;  <span class="comment">/* UART3 Control register 2 (_UART3_CR2) */</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga79e140b39fad113000399fa5d8432173"> 2232</a></span>&#160;<span class="preprocessor">  #define _UART3_CR2_SBK               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART3 Send break [0]</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaea433c54fdb54a9726194cd444dd310"> 2233</a></span>&#160;<span class="comment"></span>  #define _UART3_CR2_RWU               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART3 Receiver wakeup [0]</span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3dad9aa5ae5dd1c2602f492e72f2ce9"> 2234</a></span>&#160;<span class="comment"></span>  #define _UART3_CR2_REN               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART3 Receiver enable [0]</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7cabb8008cadc7ef72b476733f24bc78"> 2235</a></span>&#160;<span class="comment"></span>  #define _UART3_CR2_TEN               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART3 Transmitter enable [0]</span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae222fd8fc8023faf7940485d50eb7659"> 2236</a></span>&#160;<span class="comment"></span>  #define _UART3_CR2_ILIEN             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART3 IDLE Line interrupt enable [0]</span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3a66888c94bda08f04ce35bd75f0bda"> 2237</a></span>&#160;<span class="comment"></span>  #define _UART3_CR2_RIEN              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART3 Receiver interrupt enable [0]</span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b864152824c9a8d61e786717f4ade12"> 2238</a></span>&#160;<span class="comment"></span>  #define _UART3_CR2_TCIEN             ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART3 Transmission complete interrupt enable [0]</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga056cfc7a20ac38cae4df49612fb81b46"> 2239</a></span>&#160;<span class="comment"></span>  #define _UART3_CR2_TIEN              ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; UART3 Transmitter interrupt enable [0]</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  <span class="comment">/* UART3 Control register 3 (_UART3_CR3) */</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee1bf8406041f0c1b25509068e24370b"> 2243</a></span>&#160;<span class="preprocessor">  #define _UART3_CR3_STOP              ((uint8_t) (0x03 &lt;&lt; 4))   </span><span class="comment">///&lt; UART3 STOP bits [1:0]</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43bccae29aff1099afc5a0db739e6429"> 2244</a></span>&#160;<span class="comment"></span>  #define _UART3_CR3_STOP0             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART3 STOP bits [0]</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ffac432df5ffb4d934b175ca0b260d7"> 2245</a></span>&#160;<span class="comment"></span>  #define _UART3_CR3_STOP1             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART3 STOP bits [1]</span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf71c012fd5ec62592b9f37313338616"> 2246</a></span>&#160;<span class="comment"></span>  #define _UART3_CR3_LINEN             ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART3 LIN mode enable [0]</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  <span class="comment">/* UART3 Control register 4 (_UART3_CR4) */</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga42535bbdd2cd4494120a3af6a9285f32"> 2250</a></span>&#160;<span class="preprocessor">  #define _UART3_CR4_ADD               ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; UART3 Address of the UART node [3:0]</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga093bbf67da3966c08073728440f2f881"> 2251</a></span>&#160;<span class="comment"></span>  #define _UART3_CR4_ADD0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; UART3 Address of the UART node [0]</span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a2bdfe252ba12e712f2a9fe83396f0e"> 2252</a></span>&#160;<span class="comment"></span>  #define _UART3_CR4_ADD1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART3 Address of the UART node [1]</span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafd8f15c5b477ca583b14f908c65c0dc4"> 2253</a></span>&#160;<span class="comment"></span>  #define _UART3_CR4_ADD2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART3 Address of the UART node [2]</span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga65678239faeeb746b1ab45d9591edac0"> 2254</a></span>&#160;<span class="comment"></span>  #define _UART3_CR4_ADD3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART3 Address of the UART node [3]</span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5aae5e9057ca21ff301b99e19c079bb3"> 2255</a></span>&#160;<span class="comment"></span>  #define _UART3_CR4_LBDF              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART3 LIN Break Detection Flag [0]</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadaa552e053e5df37f9068cef636a030d"> 2256</a></span>&#160;<span class="comment"></span>  #define _UART3_CR4_LBDL              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART3 LIN Break Detection Length [0]</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ca8058059a619266dfba043bc23f418"> 2257</a></span>&#160;<span class="comment"></span>  #define _UART3_CR4_LBDIEN            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART3 LIN Break Detection Interrupt Enable [0]</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  <span class="comment">/* UART3 Control register 6 (_UART3_CR6) */</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga47464171cb465961aef96c782b159409"> 2261</a></span>&#160;<span class="preprocessor">  #define _UART3_CR6_LSF               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART3 LIN Sync Field [0]</span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c2c85a1982676a8dd040f9e6183372a"> 2262</a></span>&#160;<span class="comment"></span>  #define _UART3_CR6_LHDF              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART3 LIN Header Detection Flag [0]</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad5f3ec0efec22e4f7b6c75cc2b3eb578"> 2263</a></span>&#160;<span class="comment"></span>  #define _UART3_CR6_LHDIEN            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART3 LIN Header Detection Interrupt Enable [0]</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f7e06e803e3d4c9d8d2d321690d9270"> 2265</a></span>&#160;<span class="preprocessor">  #define _UART3_CR6_LASE              ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; UART3 LIN automatic resynchronisation enable [0]</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab50d3ae600a9e1abf5a8d4910d3f15f4"> 2266</a></span>&#160;<span class="comment"></span>  #define _UART3_CR6_LSLV              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART3 LIN Slave Enable [0]</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="comment"></span>  // reserved [6]</div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2cd5de035e5e1177b9269d02817817e0"> 2268</a></span>&#160;<span class="preprocessor">  #define _UART3_CR6_LDUM              ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; UART3 LIN Divider Update Method [0]</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">#endif // UART3_AddressBase</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter 4 (_UART4)</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(UART4_AddressBase)</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment">  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter 4 (_UART4) */</span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2280</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment">    /** @brief UART4 Status register (_UART4_SR) */</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2283</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE      : 1;    <span class="comment">///&lt; Parity error</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FE      : 1;    <span class="comment">///&lt; Framing error</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NF      : 1;    <span class="comment">///&lt; Noise flag</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OR      : 1;    <span class="comment">///&lt; LIN Header Error (LIN slave mode) / Overrun error</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDLE    : 1;    <span class="comment">///&lt; IDLE line detected</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Read data register not empty</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TC      : 1;    <span class="comment">///&lt; Transmission complete</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit data register empty</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment">    /** @brief UART4 data register (_UART4_DR) */</span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2296</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; UART4 data</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment">    /** @brief UART4 Baud rate register 1 (_UART4_BRR1) */</span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2302</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_4_11 : 8;    <span class="comment">///&lt; UART_DIV [11:4]</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment"></span>    } BRR1;</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment">    /** @brief UART4 Baud rate register 2 (_UART4_BRR2) */</span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2308</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_0_3   : 4;    <span class="comment">///&lt; UART_DIV [3:0]</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_12_15 : 4;    <span class="comment">///&lt; UART_DIV [15:12]</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment"></span>    } BRR2;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment">    /** @brief UART4 Control register 1 (_UART4_CR1) */</span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2315</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIEN    : 1;    <span class="comment">///&lt; Parity interrupt enable</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS      : 1;    <span class="comment">///&lt; Parity selection</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCEN    : 1;    <span class="comment">///&lt; Parity control enable</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WAKE    : 1;    <span class="comment">///&lt; Wakeup method</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   M       : 1;    <span class="comment">///&lt; word length</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UARTD   : 1;    <span class="comment">///&lt; UART Disable (for low power consumption)</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T8      : 1;    <span class="comment">///&lt; Transmit Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   R8      : 1;    <span class="comment">///&lt; Receive Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment">    /** @brief UART4 Control register 2 (_UART4_CR2) */</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2328</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SBK     : 1;    <span class="comment">///&lt; Send break</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RWU     : 1;    <span class="comment">///&lt; Receiver wakeup</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REN     : 1;    <span class="comment">///&lt; Receiver enable</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEN     : 1;    <span class="comment">///&lt; Transmitter enable</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILIEN   : 1;    <span class="comment">///&lt; IDLE Line interrupt enable</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RIEN    : 1;    <span class="comment">///&lt; Receiver interrupt enable</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TCIEN   : 1;    <span class="comment">///&lt; Transmission complete interrupt enable</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIEN    : 1;    <span class="comment">///&lt; Transmitter interrupt enable</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment">    /** @brief UART4 Control register 3 (_UART4_CR3) */</span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2341</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBCL    : 1;    <span class="comment">///&lt; Last bit clock pulse</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA    : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL    : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CKEN    : 1;    <span class="comment">///&lt; Clock enable</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP    : 2;    <span class="comment">///&lt; STOP bits</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LINEN   : 1;    <span class="comment">///&lt; LIN mode enable</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;    } CR3;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">    /** @brief UART4 Control register 4 (_UART4_CR4) */</span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2353</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD     : 4;    <span class="comment">///&lt; Address of the UART node</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDF    : 1;    <span class="comment">///&lt; LIN Break Detection Flag</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDL    : 1;    <span class="comment">///&lt; LIN Break Detection Length</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDIEN  : 1;    <span class="comment">///&lt; LIN Break Detection Interrupt Enable</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;    } CR4;</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment">    /** @brief UART4 Control register 5 (_UART4_CR5) */</span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2363</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IREN    : 1;    <span class="comment">///&lt; IrDA mode Enable</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IRLP    : 1;    <span class="comment">///&lt; IrDA Low Power</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HDSEL   : 1;    <span class="comment">///&lt; Half-Duplex Selection</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NACK    : 1;    <span class="comment">///&lt; Smartcard NACK enable</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SCEN    : 1;    <span class="comment">///&lt; Smartcard mode enable</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    } CR5;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="comment">    /** @brief UART4 Control register 6 (_UART4_CR6) */</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2375</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSF     : 1;    <span class="comment">///&lt; LIN Sync Field</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LHDF    : 1;    <span class="comment">///&lt; LIN Header Detection Flag</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LHDIEN  : 1;    <span class="comment">///&lt; LIN Header Detection Interrupt Enable</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LASE    : 1;    <span class="comment">///&lt; LIN automatic resynchronisation enable</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSLV    : 1;    <span class="comment">///&lt; LIN Slave Enable</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LDUM    : 1;    <span class="comment">///&lt; LIN Divider Update Method</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment"></span>    } CR6;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment">    /** @brief UART4 guard time register (_UART4_GTR) */</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2388</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> GT        : 8;  <span class="comment">///&lt; UART4 guard time</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment"></span>    } GTR;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">    /** @brief UART4 prescaler register (_UART4_PSCR) */</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2394</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PSC       : 8;  <span class="comment">///&lt; UART4 prescaler</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment"></span>    } PSCR;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t">_UART4_t</a>;</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <span class="comment">/* Pointer to UART4 registers */</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0db70c5bcd5675b2c9779656d440b6b"> 2401</a></span>&#160;<span class="preprocessor">  #define _UART4      _SFR(_UART4_t,   UART4_AddressBase)        </span><span class="comment">///&lt; UART4 struct/bit access</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e0d7471fe10308382649ea5ad0d0af2"> 2402</a></span>&#160;<span class="comment"></span>  #define _UART4_SR   _SFR(uint8_t,    UART4_AddressBase+0x00)   <span class="comment">///&lt; UART4 Status register</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0458ae429d55ff7a159c0f220748dae7"> 2403</a></span>&#160;<span class="comment"></span>  #define _UART4_DR   _SFR(uint8_t,    UART4_AddressBase+0x01)   <span class="comment">///&lt; UART4 data register</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee718cb5dc4bf8ffdd7ac4aeca7d1729"> 2404</a></span>&#160;<span class="comment"></span>  #define _UART4_BRR1 _SFR(uint8_t,    UART4_AddressBase+0x02)   <span class="comment">///&lt; UART4 Baud rate register 1</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab92a7222f44ef9cf4c8ec0bb245d5b8"> 2405</a></span>&#160;<span class="comment"></span>  #define _UART4_BRR2 _SFR(uint8_t,    UART4_AddressBase+0x03)   <span class="comment">///&lt; UART4 Baud rate register 2</span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cdcf81e68b08a4dd049d814155837e9"> 2406</a></span>&#160;<span class="comment"></span>  #define _UART4_CR1  _SFR(uint8_t,    UART4_AddressBase+0x04)   <span class="comment">///&lt; UART4 Control register 1</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga869bba89a51f4da2a4b899defab418f4"> 2407</a></span>&#160;<span class="comment"></span>  #define _UART4_CR2  _SFR(uint8_t,    UART4_AddressBase+0x05)   <span class="comment">///&lt; UART4 Control register 2</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae4ac25831eba321be14f75432bd79f9"> 2408</a></span>&#160;<span class="comment"></span>  #define _UART4_CR3  _SFR(uint8_t,    UART4_AddressBase+0x06)   <span class="comment">///&lt; UART4 Control register 3</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07538a7d48e32977f65c9157a783f722"> 2409</a></span>&#160;<span class="comment"></span>  #define _UART4_CR4  _SFR(uint8_t,    UART4_AddressBase+0x07)   <span class="comment">///&lt; UART4 Control register 4</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga121967ccdf5d41e86bcd04bdaa6d1e50"> 2410</a></span>&#160;<span class="comment"></span>  #define _UART4_CR5  _SFR(uint8_t,    UART4_AddressBase+0x08)   <span class="comment">///&lt; UART4 Control register 5</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec4220b50c9ac1285842a86b24747575"> 2411</a></span>&#160;<span class="comment"></span>  #define _UART4_CR6  _SFR(uint8_t,    UART4_AddressBase+0x09)   <span class="comment">///&lt; UART4 Control register 6</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac03cbb3346fa9e7596fe2e12b0a690a7"> 2412</a></span>&#160;<span class="comment"></span>  #define _UART4_GTR  _SFR(uint8_t,    UART4_AddressBase+0x0A)   <span class="comment">///&lt; UART4 guard time register</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9fef3914f8e5f5b008f6fd714163dcb6"> 2413</a></span>&#160;<span class="comment"></span>  #define _UART4_PSCR _SFR(uint8_t,    UART4_AddressBase+0x0B)   <span class="comment">///&lt; UART4 prescaler register</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  <span class="comment">/* UART4 Module Reset Values */</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56db896fba51743a3d622ec94d4cd23b"> 2417</a></span>&#160;<span class="preprocessor">  #define _UART4_SR_RESET_VALUE        ((uint8_t) 0xC0)          </span><span class="comment">///&lt; UART4 Status register reset value</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadc4c44ee5d53b5e5d6e936298a08fa11"> 2418</a></span>&#160;<span class="comment"></span>  #define _UART4_BRR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Baud rate register 1 reset value</span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae6c0e0afc18204f9736a40e28acc347d"> 2419</a></span>&#160;<span class="comment"></span>  #define _UART4_BRR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Baud rate register 2 reset value</span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe207571a5d2689405ae1beddb3e8b01"> 2420</a></span>&#160;<span class="comment"></span>  #define _UART4_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Control register 1 reset value</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3df4a9720de9d224bb2fc79eb6767743"> 2421</a></span>&#160;<span class="comment"></span>  #define _UART4_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Control register 2 reset value</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff6b2212cd616d9e91f87d805d0d8c3e"> 2422</a></span>&#160;<span class="comment"></span>  #define _UART4_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Control register 3 reset value</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a3b8778b5315f90a57d40f8dee8a814"> 2423</a></span>&#160;<span class="comment"></span>  #define _UART4_CR4_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Control register 4 reset value</span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaebba87959a293ec1637fd13edbcf9f15"> 2424</a></span>&#160;<span class="comment"></span>  #define _UART4_CR5_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Control register 5 reset value</span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf50ed23ab5671d654ee4bbd70a122b7c"> 2425</a></span>&#160;<span class="comment"></span>  #define _UART4_CR6_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Control register 6 reset value</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae86ebdf6d6b44064042f6881c0465708"> 2426</a></span>&#160;<span class="comment"></span>  #define _UART4_GTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 guard time register reset value</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga961f135531abb42dbc5d8c884235133c"> 2427</a></span>&#160;<span class="comment"></span>  #define _UART4_PSCR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 prescaler register reset value</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;  <span class="comment">/* UART4 Status register (_UART4_SR) */</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga00895bdab98fcb859070fdcf3979ee8b"> 2431</a></span>&#160;<span class="preprocessor">  #define _UART4_SR_PE                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART4 Parity error [0]</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaac866b661ae5650d5dd5cd894e61e7d1"> 2432</a></span>&#160;<span class="comment"></span>  #define _UART4_SR_FE                 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART4 Framing error [0]</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6b4139647dddaa7fa2f6a475566ce24"> 2433</a></span>&#160;<span class="comment"></span>  #define _UART4_SR_NF                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART4 Noise flag [0]</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga30e2918d4dbbc907638a48dcdd550df8"> 2434</a></span>&#160;<span class="comment"></span>  #define _UART4_SR_OR_LHE             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART4 LIN Header Error (LIN slave mode) / Overrun error [0]</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadc62ff50a09d4753eaab4efe3a69075b"> 2435</a></span>&#160;<span class="comment"></span>  #define _UART4_SR_IDLE               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART4 IDLE line detected [0]</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bc6b0f335e8ebb4fd28cd37c38ed6c8"> 2436</a></span>&#160;<span class="comment"></span>  #define _UART4_SR_RXNE               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART4 Read data register not empty [0]</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f52e784a280fec83ae02b14b9600bce"> 2437</a></span>&#160;<span class="comment"></span>  #define _UART4_SR_TC                 ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART4 Transmission complete [0]</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabec121d97cf27395adabf1ac76d20b32"> 2438</a></span>&#160;<span class="comment"></span>  #define _UART4_SR_TXE                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; UART4 Transmit data register empty [0]</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;  <span class="comment">/* UART4 Control register 1 (_UART4_CR1) */</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae646edc4001a37d81318e0903c5b919d"> 2441</a></span>&#160;<span class="preprocessor">  #define _UART4_CR1_PIEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART4 Parity interrupt enable [0]</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71935823b4bd80e84ca41b0922dcaee6"> 2442</a></span>&#160;<span class="comment"></span>  #define _UART4_CR1_PS                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART4 Parity selection [0]</span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaede00d930849c2aba89dfeb3afc0d01"> 2443</a></span>&#160;<span class="comment"></span>  #define _UART4_CR1_PCEN              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART4 Parity control enable [0]</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b356b95360b6127e65977dc006bbeef"> 2444</a></span>&#160;<span class="comment"></span>  #define _UART4_CR1_WAKE              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART4 Wakeup method [0]</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6516827aef336096dd32d9b816a8547a"> 2445</a></span>&#160;<span class="comment"></span>  #define _UART4_CR1_M                 ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART4 word length [0]</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ee8ba27d967b454240f11766797526c"> 2446</a></span>&#160;<span class="comment"></span>  #define _UART4_CR1_UARTD             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART4 Disable (for low power consumption) [0]</span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f4fb19ac21232a7e7d625e4c4caa1c3"> 2447</a></span>&#160;<span class="comment"></span>  #define _UART4_CR1_T8                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART4 Transmit Data bit 8 (in 9-bit mode) [0]</span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5b9863238be36e135108e1e64af0a816"> 2448</a></span>&#160;<span class="comment"></span>  #define _UART4_CR1_R8                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; UART4 Receive Data bit 8 (in 9-bit mode) [0]</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;  <span class="comment">/* UART4 Control register 2 (_UART4_CR2) */</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0620c63db11c3a944eabf24d88b04026"> 2451</a></span>&#160;<span class="preprocessor">  #define _UART4_CR2_SBK               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART4 Send break [0]</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga075deae868823a035d5c0a58336e6a81"> 2452</a></span>&#160;<span class="comment"></span>  #define _UART4_CR2_RWU               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART4 Receiver wakeup [0]</span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabe2ee57ef8288f9df4471de46b3a9a0d"> 2453</a></span>&#160;<span class="comment"></span>  #define _UART4_CR2_REN               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART4 Receiver enable [0]</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bb9c90f4f830b3714c5946ef491e2e2"> 2454</a></span>&#160;<span class="comment"></span>  #define _UART4_CR2_TEN               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART4 Transmitter enable [0]</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f959f7e0b845132a659505ab4643cf6"> 2455</a></span>&#160;<span class="comment"></span>  #define _UART4_CR2_ILIEN             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART4 IDLE Line interrupt enable [0]</span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae9eb27afadc65bf4095c298133e7b43b"> 2456</a></span>&#160;<span class="comment"></span>  #define _UART4_CR2_RIEN              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART4 Receiver interrupt enable [0]</span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd995d820df9be055fd51851da1733b8"> 2457</a></span>&#160;<span class="comment"></span>  #define _UART4_CR2_TCIEN             ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART4 Transmission complete interrupt enable [0]</span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ce254238d7d428540ce75df96d5ad76"> 2458</a></span>&#160;<span class="comment"></span>  #define _UART4_CR2_TIEN              ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; UART4 Transmitter interrupt enable [0]</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;  <span class="comment">/* UART4 Control register 3 (_UART4_CR3) */</span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga02ee46186fc4d6e9344315b83c5cd5cd"> 2461</a></span>&#160;<span class="preprocessor">  #define _UART4_CR3_LBCL              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART4 Last bit clock pulse [0]</span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga80ef0881ef7343ba6da6cfa1fec3d0b3"> 2462</a></span>&#160;<span class="comment"></span>  #define _UART4_CR3_CPHA              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART4 Clock phase [0]</span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab6738b650ef71990d87a6b2897097360"> 2463</a></span>&#160;<span class="comment"></span>  #define _UART4_CR3_CPOL              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART4 Clock polarity [0]</span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0c3050b3ce4810f60543a1ab78cf32f"> 2464</a></span>&#160;<span class="comment"></span>  #define _UART4_CR3_CKEN              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART4 Clock enable [0]</span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga04f62ff503f7703ee0c323abcd789f15"> 2465</a></span>&#160;<span class="comment"></span>  #define _UART4_CR3_STOP              ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; UART4 STOP bits [1:0]</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d0158e7222fc862d77dac26de4d48c6"> 2466</a></span>&#160;<span class="comment"></span>  #define _UART4_CR3_STOP0             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART4 STOP bits [0]</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f2ee3f514d2cb23fc7c02ff0114c66e"> 2467</a></span>&#160;<span class="comment"></span>  #define _UART4_CR3_STOP1             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART4 STOP bits [1]</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8027c7154c8507665fd3569c0dc55f71"> 2468</a></span>&#160;<span class="comment"></span>  #define _UART4_CR3_LINEN             ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART4 LIN mode enable [0]</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;  <span class="comment">/* UART4 Control register 4 (_UART4_CR4) */</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05c654b46541e6c9f9687ba7a9089eac"> 2472</a></span>&#160;<span class="preprocessor">  #define _UART4_CR4_ADD               ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; UART4 Address of the UART node [3:0]</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e43a105ae311a3cbca0e2a458242245"> 2473</a></span>&#160;<span class="comment"></span>  #define _UART4_CR4_ADD0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; UART4 Address of the UART node [0]</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d05d6bbd01f53876330052edbd49178"> 2474</a></span>&#160;<span class="comment"></span>  #define _UART4_CR4_ADD1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART4 Address of the UART node [1]</span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabe7cfcd65e0caf41ad9f6d509f085e64"> 2475</a></span>&#160;<span class="comment"></span>  #define _UART4_CR4_ADD2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART4 Address of the UART node [2]</span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0eb9c7c7d1cd7deebc9460b9410fb03c"> 2476</a></span>&#160;<span class="comment"></span>  #define _UART4_CR4_ADD3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART4 Address of the UART node [3]</span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga029fa251be47d5e2f1b85a6c5ed8e69c"> 2477</a></span>&#160;<span class="comment"></span>  #define _UART4_CR4_LBDF              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART4 LIN Break Detection Flag [0]</span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd375e2efb36ce9fda5203bfce5c15d5"> 2478</a></span>&#160;<span class="comment"></span>  #define _UART4_CR4_LBDL              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART4 LIN Break Detection Length [0]</span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5899c2b26e2d3b8861a9a89935c0d41f"> 2479</a></span>&#160;<span class="comment"></span>  #define _UART4_CR4_LBDIEN            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART4 LIN Break Detection Interrupt Enable [0]</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;  <span class="comment">/* UART4 Control register 5 (_UART4_CR5) */</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga882ac269e31cc3717bd089a90937e6a1"> 2484</a></span>&#160;<span class="preprocessor">  #define _UART4_CR5_IREN              ((uint8_t) (0x01 &lt;&lt; 1))   </span><span class="comment">///&lt; UART4 IrDA mode Enable [0]</span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad4f0bf2d9bceb76b30fb67f66617a1c3"> 2485</a></span>&#160;<span class="comment"></span>  #define _UART4_CR5_IRLP              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART4 IrDA Low Power [0]</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa359dfa107c63ff5c003637945de50c3"> 2486</a></span>&#160;<span class="comment"></span>  #define _UART4_CR5_HDSEL             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART4 Half-Duplex Selection [0]</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4440ca1e6180c981a0ded15933a62db8"> 2487</a></span>&#160;<span class="comment"></span>  #define _UART4_CR5_NACK              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART4 Smartcard NACK enable [0]</span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5efb3ba54a8e57a6ee6d72bdb3a8dfda"> 2488</a></span>&#160;<span class="comment"></span>  #define _UART4_CR5_SCEN              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART4 Smartcard mode enable [0]</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;  <span class="comment">/* UART4 Control register 6 (_UART4_CR6) */</span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga610dbf7af813a74fb7370e631f40f4ba"> 2492</a></span>&#160;<span class="preprocessor">  #define _UART4_CR6_LSF               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART4 LIN Sync Field [0]</span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabb8b053756184543cf00e95c423de851"> 2493</a></span>&#160;<span class="comment"></span>  #define _UART4_CR6_LHDF              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART4 LIN Header Detection Flag [0]</span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a923cb69c547d71a295dba1a0177a9f"> 2494</a></span>&#160;<span class="comment"></span>  #define _UART4_CR6_LHDIEN            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART4 LIN Header Detection Interrupt Enable [0]</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga67c2ef5fdbfdb58109ceb85b63110c84"> 2496</a></span>&#160;<span class="preprocessor">  #define _UART4_CR6_LASE              ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; UART4 LIN automatic resynchronisation enable [0]</span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafec11106f033269e666fa1e2112963b5"> 2497</a></span>&#160;<span class="comment"></span>  #define _UART4_CR6_LSLV              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART4 LIN Slave Enable [0]</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment"></span>  // reserved [6]</div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac469cdb3d80dffce74cbed818d16991c"> 2499</a></span>&#160;<span class="preprocessor">  #define _UART4_CR6_LDUM              ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; UART4 LIN Divider Update Method [0]</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#endif // UART4_AddressBase</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment">// 16-Bit Timer 1 (_TIM1)</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(TIM1_AddressBase)</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment">  /** @brief struct for controlling 16-Bit Timer 1 (_TIM1) */</span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2511</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment">    /** @brief TIM1 Control register 1 (_TIM1_CR1) */</span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2514</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIR     : 1;    <span class="comment">///&lt; Direction</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CMS     : 2;    <span class="comment">///&lt; Center-aligned mode selection</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment">    /** @brief TIM1 Control register 2 (_TIM1_CR2) */</span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2526</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCPC    : 1;    <span class="comment">///&lt; Capture/compare preloaded control</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMS    : 1;    <span class="comment">///&lt; Capture/compare control update selection</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MMS     : 3;    <span class="comment">///&lt; Master mode selection</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;    } CR2;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment">    /** @brief TIM1 Slave mode control register (_TIM1_SMCR) */</span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2537</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMS     : 3;    <span class="comment">///&lt; Clock/trigger/slave mode selection</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TS      : 3;    <span class="comment">///&lt; Trigger selection</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSM     : 1;    <span class="comment">///&lt; Master/slave mode</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment"></span>    } SMCR;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment">    /** @brief TIM1 External trigger register (_TIM1_ETR) */</span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2546</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ETF     : 4;    <span class="comment">///&lt; External trigger filter</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ETPS    : 2;    <span class="comment">///&lt; External trigger prescaler</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ECE     : 1;    <span class="comment">///&lt; External clock enable</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ETP     : 1;    <span class="comment">///&lt; External trigger polarity</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment"></span>    } ETR;</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment">    /** @brief TIM1 Interrupt enable register (_TIM1_IER) */</span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2555</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IE   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt enable</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IE   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt enable</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3IE   : 1;    <span class="comment">///&lt; Capture/compare 3 interrupt enable</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4IE   : 1;    <span class="comment">///&lt; Capture/compare 4 interrupt enable</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMIE   : 1;    <span class="comment">///&lt; Commutation interrupt enable</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIE     : 1;    <span class="comment">///&lt; Trigger interrupt enable</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BIE     : 1;    <span class="comment">///&lt; Break interrupt enable</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">    /** @brief TIM1 Status register 1 (_TIM1_SR1) */</span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2568</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IF   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt flag</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IF   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt flag</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3IF   : 1;    <span class="comment">///&lt; Capture/compare 3 interrupt flag</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4IF   : 1;    <span class="comment">///&lt; Capture/compare 4 interrupt flag</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMIF   : 1;    <span class="comment">///&lt; Commutation interrupt flag</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIF     : 1;    <span class="comment">///&lt; Trigger interrupt flag</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BIF     : 1;    <span class="comment">///&lt; Break interrupt flag</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">    /** @brief TIM1 Status register 2 (_TIM1_SR2) */</span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2581</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1OF   : 1;    <span class="comment">///&lt; Capture/compare 1 overcapture flag</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2OF   : 1;    <span class="comment">///&lt; Capture/compare 2 overcapture flag</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3OF   : 1;    <span class="comment">///&lt; Capture/compare 3 overcapture flag</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4OF   : 1;    <span class="comment">///&lt; Capture/compare 4 overcapture flag</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;    } SR2;</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment">    /** @brief TIM1 Event generation register (_TIM1_EGR) */</span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2592</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1G    : 1;    <span class="comment">///&lt; Capture/compare 1 generation</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2G    : 1;    <span class="comment">///&lt; Capture/compare 2 generation</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3G    : 1;    <span class="comment">///&lt; Capture/compare 3 generation</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4G    : 1;    <span class="comment">///&lt; Capture/compare 4 generation</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMG    : 1;    <span class="comment">///&lt; Capture/compare control update generation</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TG      : 1;    <span class="comment">///&lt; Trigger generation</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BG      : 1;    <span class="comment">///&lt; Break generation</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment"></span>    } EGR;</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="comment">    /** @brief TIM1 Capture/compare mode register 1 (_TIM1_CCMR1) */</span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2605</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment">      /** @brief Capture/compare mode register 1 (_TIM1_CCMR1, output mode) */</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2608</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Compare 1 selection</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1FE   : 1;    <span class="comment">///&lt; Output compare 1 fast enable</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1PE   : 1;    <span class="comment">///&lt; Output compare 1 preload enable</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1M    : 3;    <span class="comment">///&lt; Output compare 1 mode</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1CE   : 1;    <span class="comment">///&lt; Output compare 1 clear enable</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">      /** @brief Capture/compare mode register 1 (_TIM1_CCMR1, input mode) */</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2617</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Capture 1 selection</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1PSC  : 2;    <span class="comment">///&lt; Input capture 1 prescaler</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1F    : 4;    <span class="comment">///&lt; Input capture 1 filter</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;    } CCMR1;</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">    /** @brief TIM1 Capture/compare mode register 2 (_TIM1_CCMR2) */</span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2627</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="comment">      /** @brief TIM1 Capture/compare mode register 2 (_TIM1_CCMR2,output mode) */</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2630</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2FE   : 1;    <span class="comment">///&lt; Output compare 2 fast enable</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2PE   : 1;    <span class="comment">///&lt; Output compare 2 preload enable</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2M    : 3;    <span class="comment">///&lt; Output compare 2 mode</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2CE   : 1;    <span class="comment">///&lt; Output compare 2 clear enable</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="comment">      /** @brief TIM1 Capture/compare mode register 2 (_TIM1_CCMR2, input mode) */</span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2639</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2PSC  : 2;    <span class="comment">///&lt; Input capture 2 prescaler</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2F    : 4;    <span class="comment">///&lt; Input capture 2 filter</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;    } CCMR2;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">    /** @brief TIM1 Capture/compare mode register 3 (_TIM1_CCMR3) */</span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2649</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="comment">      /** @brief TIM1 Capture/compare mode register 3 (_TIM1_CCMR3, output mode) */</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2652</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3S    : 2;    <span class="comment">///&lt; Capture/compare 3 selection</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3FE   : 1;    <span class="comment">///&lt; Output compare 3 fast enable</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3PE   : 1;    <span class="comment">///&lt; Output compare 3 preload enable</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3M    : 3;    <span class="comment">///&lt; Output compare 3 mode</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3CE   : 1;    <span class="comment">///&lt; Output compare 3 clear enable</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">      /** @brief TIM1 Capture/compare mode register 3 (_TIM1_CCMR3, input mode) */</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2661</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3S    : 2;    <span class="comment">///&lt; Capture/compare 3 selection</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC3PSC  : 2;    <span class="comment">///&lt; Input capture 3 prescaler</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC3F    : 4;    <span class="comment">///&lt; Input capture 3 filter</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;    } CCMR3;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment">    /** @brief TIM1 Capture/compare mode register 4 (_TIM1_CCMR4) */</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2671</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment">      /** @brief TIM1 Capture/compare mode register 4 (_TIM1_CCMR4, output mode) */</span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2674</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4S    : 2;    <span class="comment">///&lt; Capture/compare 4 selection</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC4FE   : 1;    <span class="comment">///&lt; Output compare 4 fast enable</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC4PE   : 1;    <span class="comment">///&lt; Output compare 4 preload enable</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC4M    : 3;    <span class="comment">///&lt; Output compare 4 mode</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC4CE   : 1;    <span class="comment">///&lt; Output compare 4 clear enable</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment">      /** @brief TIM1 Capture/compare mode register 4 (_TIM1_CCMR4, input mode) */</span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2683</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4S    : 2;    <span class="comment">///&lt; Capture/compare 4 selection</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC4PSC  : 2;    <span class="comment">///&lt; Input capture 4 prescaler</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC4F    : 4;    <span class="comment">///&lt; Input capture 4 filter</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;    } CCMR4;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment">    /** @brief TIM1 Capture/compare enable register 1 (_TIM1_CCER1) */</span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2693</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1E    : 1;    <span class="comment">///&lt; Capture/compare 1 output enable</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1P    : 1;    <span class="comment">///&lt; Capture/compare 1 output polarity</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1NE   : 1;    <span class="comment">///&lt; Capture/compare 1 complementary output enable</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1NP   : 1;    <span class="comment">///&lt; Capture/compare 1 complementary output polarity</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2E    : 1;    <span class="comment">///&lt; Capture/compare 2 output enable</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2P    : 1;    <span class="comment">///&lt; Capture/compare 2 output polarity</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2NE   : 1;    <span class="comment">///&lt; Capture/compare 2 complementary output enable</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2NP   : 1;    <span class="comment">///&lt; Capture/compare 2 complementary output polarity</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment"></span>    } CCER1;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">    /** @brief TIM1 Capture/compare enable register 2 (_TIM1_CCER2) */</span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2706</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3E    : 1;    <span class="comment">///&lt; Capture/compare 3 output enable</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3P    : 1;    <span class="comment">///&lt; Capture/compare 3 output polarity</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3NE   : 1;    <span class="comment">///&lt; Capture/compare 3 complementary output enable</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3NP   : 1;    <span class="comment">///&lt; Capture/compare 3 complementary output polarity</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4E    : 1;    <span class="comment">///&lt; Capture/compare 4 output enable</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4P    : 1;    <span class="comment">///&lt; Capture/compare 4 output polarity</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;    } CCER2;</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="comment">    /** @brief TIM1 16-bit counter high byte (_TIM1_CNTRH) */</span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2718</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;  <span class="comment">///&lt; 16-bit counter [15:8]</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment"></span>    } CNTRH;</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment">    /** @brief TIM1 16-bit counter low byte (_TIM1_CNTRL) */</span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2724</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;  <span class="comment">///&lt; 16-bit counter [7:0]</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="comment"></span>    } CNTRL;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="comment">    /** @brief TIM1 16-bit prescaler high byte (_TIM1_PSCRH) */</span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2730</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 8;  <span class="comment">///&lt; 16-bit prescaler [15:8]</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment"></span>    } PSCRH;</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="comment">    /** @brief TIM1 16-bit prescaler low byte (_TIM1_PSCRL) */</span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2736</a></span>&#160;     <span class="keyword">struct </span>{</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 8;  <span class="comment">///&lt; 16-bit prescaler [7:0]</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment"></span>    } PSCRL;</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="comment">    /** @brief TIM1 16-bit auto-reload value high byte (_TIM1_ARRH) */</span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2742</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;  <span class="comment">///&lt; 16-bit auto-reload value [15:8]</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment"></span>    } ARRH;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment">    /** @brief TIM1 16-bit auto-reload value low byte (_TIM1_ARRL) */</span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2748</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;  <span class="comment">///&lt; 16-bit auto-reload value [7:0]</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment"></span>    } ARRL;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">    /** @brief TIM1 Repetition counter (_TIM1_RCR) */</span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2754</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REP     : 8;  <span class="comment">///&lt; Repetition counter value</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment"></span>    } RCR;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 1 high byte (_TIM1_CCR1H) */</span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2760</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 1 [15:8]</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="comment"></span>    } CCR1H;</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 1 low byte (_TIM1_CCR1L) */</span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2766</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 1 [7:0]</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment"></span>    } CCR1L;</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 2 high byte (_TIM1_CCR2H) */</span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2772</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [15:8]</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment"></span>    } CCR2H;</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 2 low byte (_TIM1_CCR2L) */</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2778</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [7:0]</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="comment"></span>    } CCR2L;</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 3 high byte (_TIM1_CCR3H) */</span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2784</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR3    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 3 [15:8]</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment"></span>    } CCR3H;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 3 low byte (_TIM1_CCR3L) */</span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2790</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR3    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 3 [7:0]</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment"></span>    } CCR3L;</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 4 high byte (_TIM1_CCR4H) */</span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2796</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR4    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 4 [15:8]</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment"></span>    } CCR4H;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 4 low byte (_TIM1_CCR4L) */</span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2802</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR4    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 4 [7:0]</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="comment"></span>    } CCR4L;</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">    /** @brief TIM1 Break register (_TIM1_BKR) */</span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2808</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LOCK    : 2;    <span class="comment">///&lt; Lock configuration</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OSSI    : 1;    <span class="comment">///&lt; Off state selection for idle mode</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OSSR    : 1;    <span class="comment">///&lt; Off state selection for Run mode</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BKE     : 1;    <span class="comment">///&lt; Break enable</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BKP     : 1;    <span class="comment">///&lt; Break polarity</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AOE     : 1;    <span class="comment">///&lt; Automatic output enable</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MOE     : 1;    <span class="comment">///&lt; Main output enable</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="comment"></span>    } BKR;</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">    /** @brief TIM1 Dead-time register (_TIM1_DTR) */</span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2820</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DTG     : 8;    <span class="comment">///&lt; Deadtime generator set-up</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment"></span>    } DTR;</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment">    /** @brief TIM1 Output idle state register (_TIM1_OISR) */</span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2826</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS1    : 1;    <span class="comment">///&lt; Output idle state 1 (OC1 output)</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS1N   : 1;    <span class="comment">///&lt; Output idle state 1 (OC1N output)</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS2    : 1;    <span class="comment">///&lt; Output idle state 2 (OC2 output)</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS2N   : 1;    <span class="comment">///&lt; Output idle state 2 (OC2N output)</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS3    : 1;    <span class="comment">///&lt; Output idle state 3 (OC3 output)</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS3N   : 1;    <span class="comment">///&lt; Output idle state 3 (OC3N output)</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS4    : 1;    <span class="comment">///&lt; Output idle state 4 (OC4 output)</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;    } OISR;</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t">_TIM1_t</a>;</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;  <span class="comment">/* Pointer to TIM1 registers */</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa0cd8ae5ebbc48ee199d873d7289e107"> 2840</a></span>&#160;<span class="preprocessor">  #define _TIM1        _SFR(_TIM1_t,   TIM1_AddressBase)         </span><span class="comment">///&lt; TIM1 struct/bit access</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac554bd6487e108108ffc0bfc67b7046e"> 2841</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR1    _SFR(uint8_t,   TIM1_AddressBase+0x00)    <span class="comment">///&lt; TIM1 control register 1</span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61d6c74e2308763b4ac86bdfe99a5f82"> 2842</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR2    _SFR(uint8_t,   TIM1_AddressBase+0x01)    <span class="comment">///&lt; TIM1 control register 2</span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga383b171edbcb530e8c8ed32634829750"> 2843</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMCR   _SFR(uint8_t,   TIM1_AddressBase+0x02)    <span class="comment">///&lt; TIM1 Slave mode control register</span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9cedb08f21eb3a4dbc7983530f70565"> 2844</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR    _SFR(uint8_t,   TIM1_AddressBase+0x03)    <span class="comment">///&lt; TIM1 External trigger register</span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga91130f7e9e353dcbf6d5028556289475"> 2845</a></span>&#160;<span class="comment"></span>  #define _TIM1_IER    _SFR(uint8_t,   TIM1_AddressBase+0x04)    <span class="comment">///&lt; TIM1 interrupt enable register</span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga707f0caf9c98da918ee94b5f2a02ece3"> 2846</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR1    _SFR(uint8_t,   TIM1_AddressBase+0x05)    <span class="comment">///&lt; TIM1 status register 1</span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d825ff506258364890808d2a859f190"> 2847</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR2    _SFR(uint8_t,   TIM1_AddressBase+0x06)    <span class="comment">///&lt; TIM1 status register 2</span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d76751f8179897c343de3ad27a53ef4"> 2848</a></span>&#160;<span class="comment"></span>  #define _TIM1_EGR    _SFR(uint8_t,   TIM1_AddressBase+0x07)    <span class="comment">///&lt; TIM1 Event generation register</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad31a20bdc69d0ff96dcae3d9f48d2ae1"> 2849</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1  _SFR(uint8_t,   TIM1_AddressBase+0x08)    <span class="comment">///&lt; TIM1 Capture/compare mode register 1</span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga24a92f45079e3ccae10481f81a55d11c"> 2850</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2  _SFR(uint8_t,   TIM1_AddressBase+0x09)    <span class="comment">///&lt; TIM1 Capture/compare mode register 2</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga441d3482a00b13daea972245ae9e4279"> 2851</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3  _SFR(uint8_t,   TIM1_AddressBase+0x0A)    <span class="comment">///&lt; TIM1 Capture/compare mode register 3</span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcb20b6fd829e2743c4db4cd2efcaae5"> 2852</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4  _SFR(uint8_t,   TIM1_AddressBase+0x0B)    <span class="comment">///&lt; TIM1 Capture/compare mode register 4</span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga16b16dce5059e8f90f25dad2c43d0efe"> 2853</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER1  _SFR(uint8_t,   TIM1_AddressBase+0x0C)    <span class="comment">///&lt; TIM1 Capture/compare enable register 1</span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga65f671d6c99d0b4b9fe93443f69919c5"> 2854</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER2  _SFR(uint8_t,   TIM1_AddressBase+0x0D)    <span class="comment">///&lt; TIM1 Capture/compare enable register 2</span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85a5503eb3cf149ac08f7b5522510218"> 2855</a></span>&#160;<span class="comment"></span>  #define _TIM1_CNTRH  _SFR(uint8_t,   TIM1_AddressBase+0x0E)    <span class="comment">///&lt; TIM1 counter register high byte</span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga27ded8f973988b7fc0b29d0ae9db8a19"> 2856</a></span>&#160;<span class="comment"></span>  #define _TIM1_CNTRL  _SFR(uint8_t,   TIM1_AddressBase+0x0F)    <span class="comment">///&lt; TIM1 counter register low byte</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac549960a180b26cf252376b3ff1cc772"> 2857</a></span>&#160;<span class="comment"></span>  #define _TIM1_PSCRH  _SFR(uint8_t,   TIM1_AddressBase+0x10)    <span class="comment">///&lt; TIM1 clock prescaler register high byte</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c5536ea23fdd5fe24df517e803d16c1"> 2858</a></span>&#160;<span class="comment"></span>  #define _TIM1_PSCRL  _SFR(uint8_t,   TIM1_AddressBase+0x11)    <span class="comment">///&lt; TIM1 clock prescaler register low byte</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1fa6b5e37bec62e6b5d195e3b595fb15"> 2859</a></span>&#160;<span class="comment"></span>  #define _TIM1_ARRH   _SFR(uint8_t,   TIM1_AddressBase+0x12)    <span class="comment">///&lt; TIM1 auto-reload register high byte</span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga786b73318408573af0a06dcb09b063d0"> 2860</a></span>&#160;<span class="comment"></span>  #define _TIM1_ARRL   _SFR(uint8_t,   TIM1_AddressBase+0x13)    <span class="comment">///&lt; TIM1 auto-reload register low byte</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5487ad3e706fd850aab2b422403dbf69"> 2861</a></span>&#160;<span class="comment"></span>  #define _TIM1_RCR    _SFR(uint8_t,   TIM1_AddressBase+0x14)    <span class="comment">///&lt; TIM1 Repetition counter</span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cc727eec392dc98e6238a78e029e6e0"> 2862</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR1H  _SFR(uint8_t,   TIM1_AddressBase+0x15)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8078d41bbdcfb0bd9179233ac55a51b2"> 2863</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR1L  _SFR(uint8_t,   TIM1_AddressBase+0x16)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ee2ff62545e4bf7c40084dce8111e9"> 2864</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR2H  _SFR(uint8_t,   TIM1_AddressBase+0x17)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6be8aa0e7bee6274f8668c69af46156a"> 2865</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR2L  _SFR(uint8_t,   TIM1_AddressBase+0x18)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacfa119f0e9170fd9d84ed37aaee9e7dc"> 2866</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR3H  _SFR(uint8_t,   TIM1_AddressBase+0x19)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 3 high byte</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga50628b2451242e837e8918930b2d2bb4"> 2867</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR3L  _SFR(uint8_t,   TIM1_AddressBase+0x1A)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 3 low byte</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafaa749c431c64264b472240f31d0c6cc"> 2868</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR4H  _SFR(uint8_t,   TIM1_AddressBase+0x1B)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 4 high byte</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga63b74a0cdefe09dd8c694b0772c3aaac"> 2869</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR4L  _SFR(uint8_t,   TIM1_AddressBase+0x1C)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 4 low byte</span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf2480b910be238af60970237a69e720"> 2870</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKR    _SFR(uint8_t,   TIM1_AddressBase+0x1D)    <span class="comment">///&lt; TIM1 Break register</span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2562cef410cc9d25066164eb3cc400d4"> 2871</a></span>&#160;<span class="comment"></span>  #define _TIM1_DTR    _SFR(uint8_t,   TIM1_AddressBase+0x1E)    <span class="comment">///&lt; TIM1 Dead-time register</span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacb2b70ab3eecdb803029af4c17f125d0"> 2872</a></span>&#160;<span class="comment"></span>  #define _TIM1_OISR   _SFR(uint8_t,   TIM1_AddressBase+0x1F)    <span class="comment">///&lt; TIM1 Output idle state register</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;  <span class="comment">/* TIM1 Module Reset Values */</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b448f815f76eb85764c8971dfdd9172"> 2876</a></span>&#160;<span class="preprocessor">  #define _TIM1_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM1 control register 1 reset value</span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaace04d9dcfe22249180c408ad671de1a"> 2877</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 control register 2 reset value</span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac5664744f5f124a18ae31255d1e354ad"> 2878</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Slave mode control register reset value</span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef4a6e68756831f8f13368ea2c3fc80a"> 2879</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 External trigger register reset value</span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e83671a290024bb5cb4742ab6362640"> 2880</a></span>&#160;<span class="comment"></span>  #define _TIM1_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 interrupt enable register reset value</span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa1c0f55514d9297670d6dd839facb79"> 2881</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 status register 1 reset value</span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa25b4dac455dfb82686f310f41a3b93b"> 2882</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 status register 2 reset value</span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafa517727c37193df4d0db8a3a2f930da"> 2883</a></span>&#160;<span class="comment"></span>  #define _TIM1_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Event generation register reset value</span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5019ce2bd8b6e5ecfa1c6b75e4b49e21"> 2884</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gade54ffae5a130fdb81c6b32016f49e21"> 2885</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafa966949cfc7e761a6b6f4797a02aada"> 2886</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Capture/compare mode register 3 reset value</span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga769d231ed4530f95de39f999b5c32eb0"> 2887</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Capture/compare mode register 4 reset value</span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d997326333676934c3b5120427b8645"> 2888</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga79f80bdb3afb5442667bf8ce403941c2"> 2889</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Capture/compare enable register 2 reset value</span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1efc8e4d75070417c0d392cc291b6d2e"> 2890</a></span>&#160;<span class="comment"></span>  #define _TIM1_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 counter register high byte reset value</span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bac4c25658e7aff5183fdef4cfa7864"> 2891</a></span>&#160;<span class="comment"></span>  #define _TIM1_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 counter register low byte reset value</span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaceb89fbd6e39ef8964795b6318d8bbc6"> 2892</a></span>&#160;<span class="comment"></span>  #define _TIM1_PSCRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 clock prescaler register high byte reset value</span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga37999e9bdbf23da1da906d65b937861e"> 2893</a></span>&#160;<span class="comment"></span>  #define _TIM1_PSCRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 clock prescaler register low byte reset value</span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7f09d4f3e92dab3ab0fbae7665f50ac"> 2894</a></span>&#160;<span class="comment"></span>  #define _TIM1_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM1 auto-reload register high byte reset value</span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga99e20029d44d7a109343c43fb4ff2747"> 2895</a></span>&#160;<span class="comment"></span>  #define _TIM1_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM1 auto-reload register low byte reset value</span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga45348465ce60f0f005ed866b9852e358"> 2896</a></span>&#160;<span class="comment"></span>  #define _TIM1_RCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Repetition counter reset value</span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23c9e610e651a977f556abc6c7badece"> 2897</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2ad3e9baa634068e32ea70cc92c4d0"> 2898</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4baa2023fc7df84c4c0a6be68ea5fab5"> 2899</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90eaa8c56ae0c0de646bb3ca6e8bbd33"> 2900</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3323b040a8023e9485fbfa061ffb22af"> 2901</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR3H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 3 high byte reset value</span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05e7fd469c06c6d285630624068c87c6"> 2902</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR3L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 3 low byte reset value</span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga38fdcfe0258f1c148f7751ae11542ea5"> 2903</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR4H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 4 high byte reset value</span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga669d3ba744a9e8ef5164d8928f079b40"> 2904</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR4L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 4 low byte reset value</span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e12caa894e303832629764bc22bb7de"> 2905</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Break register reset value</span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ad388c7b7b813be41dc3f5f3b4583a0"> 2906</a></span>&#160;<span class="comment"></span>  #define _TIM1_DTR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Dead-time register reset value</span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae48d93de3b1ef98f0306aab8b3ee941c"> 2907</a></span>&#160;<span class="comment"></span>  #define _TIM1_OISR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Output idle state register reset value</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;  <span class="comment">/* TIM1 Control register (_TIM1_CR1) */</span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad4c0a78f8879ad6598156153f3192a38"> 2911</a></span>&#160;<span class="preprocessor">  #define _TIM1_CR1_CEN                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Counter enable [0]</span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf3123f57ef678365535883eef6cef09"> 2912</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR1_UDIS               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Update disable [0]</span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0effd672552613280ebda63ce4a1f927"> 2913</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR1_URS                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Update request source [0]</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1595a0f4fb3709d3c716d7f977b63df7"> 2914</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR1_OPM                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 One-pulse mode [0]</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga083388323b62d2ed7a822e6cf27a65e2"> 2915</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR1_DIR                ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Direction [0]</span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f382914c5d2ccec36899ebc396fdf1d"> 2916</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR1_CMS                ((uint8_t) (0x03 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Center-aligned mode selection [1:0]</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea82ba5dd4213827c39a839596a453c7"> 2917</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR1_CMS0               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Center-aligned mode selection [0]</span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2701e876806a79ccc182e66fbafdaa8a"> 2918</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR1_CMS1               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Center-aligned mode selection [1]</span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac352db14aece9a9b45a7c34d7b8cff64"> 2919</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR1_ARPE               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Auto-reload preload enable [0]</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;  <span class="comment">/* TIM1 Control register (_TIM1_CR2) */</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf00ebe38c3abdfbf54df6c45952499f0"> 2922</a></span>&#160;<span class="preprocessor">  #define _TIM1_CR2_CCPC               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Capture/compare preloaded control [0]</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment"></span>  // reserved [1]</div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga619895e1e27d47b19a4f874f6dfb64c3"> 2924</a></span>&#160;<span class="preprocessor">  #define _TIM1_CR2_COMS               ((uint8_t) (0x01 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM1 Capture/compare control update selection [0]</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c97b69b597d8a1f78a00d038c459e2e"> 2926</a></span>&#160;<span class="preprocessor">  #define _TIM1_CR2_MMS                ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM1 Master mode selection [2:0]</span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga41b78402e6a994c009c98557f88d8311"> 2927</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR2_MMS0               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Master mode selection [0]</span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4bc0d9087cbde4bc63171ce0c1a9464f"> 2928</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR2_MMS1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Master mode selection [1]</span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga52dc1c12a508e34d34771b5efc443e27"> 2929</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR2_MMS2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Master mode selection [2]</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;  <span class="comment">/* TIM1 Slave mode control register (_TIM1_SMCR) */</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab582867a8279cdf64ed51565ac2fc5cf"> 2933</a></span>&#160;<span class="preprocessor">  #define _TIM1_SMCR_SMS               ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Clock/trigger/slave mode selection [2:0]</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab5b2a0597266542e3c35c3fb3c8309ab"> 2934</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMCR_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM1 Clock/trigger/slave mode selection [0]</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f03795a00d5bbd30b1a4090b45cc810"> 2935</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMCR_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Clock/trigger/slave mode selection [1]</span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa85d96c487dcf5bd8c2b4a5c5e711195"> 2936</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMCR_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Clock/trigger/slave mode selection [2]</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4c1e5d5f89905b3b5e90ac12e2f0deb"> 2938</a></span>&#160;<span class="preprocessor">  #define _TIM1_SMCR_TS                ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM1 Trigger selection [2:0]</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2ff055e4b544eaec09de10fd722828"> 2939</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMCR_TS0               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Trigger selection [0]</span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf368e7757806736e979d9d88582ed556"> 2940</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMCR_TS1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Trigger selection [1]</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3877eaa112de227116f3745918e05a34"> 2941</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMCR_TS2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Trigger selection [2]</span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga76691244119ff622bdd7d1f24ec37bac"> 2942</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMCR_MSM               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Master/slave mode [0]</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;  <span class="comment">/* TIM1 External trigger register (_TIM1_ETR) */</span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4ab567980138512caae1b870e346ac7"> 2945</a></span>&#160;<span class="preprocessor">  #define _TIM1_ETR_ETF                ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 External trigger filter [3:0]</span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga224bc654de912a584f733ee378b4b7b3"> 2946</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR_ETF0               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM1 External trigger filter [0]</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab9a933863e25a483b738ff7619d2789e"> 2947</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR_ETF1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 External trigger filter [1]</span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga76505557bc20500b617a25125842e17f"> 2948</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR_ETF2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 External trigger filter [2]</span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac93285f2e774f6b2642af5b6401cd612"> 2949</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR_ETF3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 External trigger filter [3]</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee2e4dacf70649c8c850f7024e3e0aea"> 2950</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR_ETPS               ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 External trigger prescaler [1:0]</span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga77fe14a7541d6e4f945994d8d4c8cdd6"> 2951</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR_ETPS0              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 External trigger prescaler [0]</span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac33e6972ceb33c87f6c5692a34a72630"> 2952</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR_ETPS1              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 External trigger prescaler [1]</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2a226b2bddc22c9e793eb0e2e9b955e"> 2953</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR_ECE                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 External clock enable [0]</span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8bf129b5f7947cb9f3233b535499e4d7"> 2954</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR_ETP                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 External trigger polarity [0]</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;  <span class="comment">/* TIM1 Interrupt enable (_TIM1_IER) */</span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad18f80bc0d3d2ef56f4a16dde7793939"> 2957</a></span>&#160;<span class="preprocessor">  #define _TIM1_IER_UIE                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Update interrupt enable [0]</span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6f32c17c69a4d67ac2be710e948d052"> 2958</a></span>&#160;<span class="comment"></span>  #define _TIM1_IER_CC1IE              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Capture/compare 1 interrupt enable [0]</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga209f6e3e1d1cea5889aae55bc523e9a4"> 2959</a></span>&#160;<span class="comment"></span>  #define _TIM1_IER_CC2IE              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Capture/compare 2 interrupt enable [0]</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab43df7963e975dd3fe4760964bca0fcc"> 2960</a></span>&#160;<span class="comment"></span>  #define _TIM1_IER_CC3IE              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Capture/compare 3 interrupt enable [0]</span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c3d98093de96408ed957df037e65531"> 2961</a></span>&#160;<span class="comment"></span>  #define _TIM1_IER_CC4IE              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Capture/compare 4 interrupt enable [0]</span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0490735d269553946fe7562941e38330"> 2962</a></span>&#160;<span class="comment"></span>  #define _TIM1_IER_COMIE              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Commutation interrupt enable [0]</span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f4fcb464bb0a63b678ff9b23bf50524"> 2963</a></span>&#160;<span class="comment"></span>  #define _TIM1_IER_TIE                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Trigger interrupt enable [0]</span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabc5ef2076cbf316ba7a77ae641cc05ce"> 2964</a></span>&#160;<span class="comment"></span>  #define _TIM1_IER_BIE                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Break interrupt enable [0]</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;  <span class="comment">/*  TIM1 Status register 1 (_TIM1_SR1) */</span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7553d5e6a6b5cf1258d50cf6c6d0c6b2"> 2967</a></span>&#160;<span class="preprocessor">  #define _TIM1_SR1_UIF                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Update interrupt flag [0]</span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac9a909a3c215975663cdbed5b91fbe15"> 2968</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR1_CC1IF              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Capture/compare 1 interrupt flag [0]</span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd16969c8833f8726b9b520e2829f25"> 2969</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR1_CC2IF              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Capture/compare 2 interrupt flag [0]</span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga41bb08c7106ab777e804656065e6a160"> 2970</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR1_CC3IF              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Capture/compare 3 interrupt flag [0]</span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae66eb09e0c77088a719f1e314755a72d"> 2971</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR1_CC4IF              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Capture/compare 4 interrupt flag [0]</span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07bb2570cd9c52abbcb7a3aa6d53b3b8"> 2972</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR1_COMIF              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Commutation interrupt flag [0]</span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga236605d6a316a72bb5fee1489e21fa30"> 2973</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR1_TIF                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Trigger interrupt flag [0]</span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b96e36d59e0ee4299023089794b927f"> 2974</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR1_BIF                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Break interrupt flag [0]</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;  <span class="comment">/*  TIM1 Status register 2 (_TIM1_SR2) */</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b45dbdfaf33b380f62791fc255fee8"> 2978</a></span>&#160;<span class="preprocessor">  #define _TIM1_SR2_CC1OF              ((uint8_t) (0x01 &lt;&lt; 1))   </span><span class="comment">///&lt; TIM1 Capture/compare 1 overcapture flag [0]</span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga865275da53ea8b333844cee8a2be6ce3"> 2979</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR2_CC2OF              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Capture/compare 2 overcapture flag [0]</span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3cfc188cfa1f8ee8ba1049326f310e48"> 2980</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR2_CC3OF              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Capture/compare 3 overcapture flag [0]</span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c51ff7fa4030b47e553410a01674ff5"> 2981</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR2_CC4OF              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Capture/compare 4 overcapture flag [0]</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;  <span class="comment">/*  TIM1 Event generation register (_TIM1_EGR) */</span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d014b4809704041cda8339e33e31f98"> 2985</a></span>&#160;<span class="preprocessor">  #define _TIM1_EGR_UG                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Update generation [0]</span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae8e4c9f3ecd04e5f297e6811b1bf4806"> 2986</a></span>&#160;<span class="comment"></span>  #define _TIM1_EGR_CC1G               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Capture/compare 1 generation [0]</span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd6eca6d58616464ca8b894dcdaaaaf6"> 2987</a></span>&#160;<span class="comment"></span>  #define _TIM1_EGR_CC2G               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Capture/compare 2 generation [0]</span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca6acb957a5fbe94dc6af17d00447915"> 2988</a></span>&#160;<span class="comment"></span>  #define _TIM1_EGR_CC3G               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Capture/compare 3 generation [0]</span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b2e62b46ad0702c1b617958b0af6a80"> 2989</a></span>&#160;<span class="comment"></span>  #define _TIM1_EGR_CC4G               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Capture/compare 4 generation [0]</span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga11d7b301968257856f939cac60368554"> 2990</a></span>&#160;<span class="comment"></span>  #define _TIM1_EGR_COMG               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Capture/compare control update generation [0]</span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga913cc711d76b0dc4d1497557e69975ab"> 2991</a></span>&#160;<span class="comment"></span>  #define _TIM1_EGR_TG                 ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Trigger generation [0]</span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4df4ebbe196115e4ba828a9101540d6"> 2992</a></span>&#160;<span class="comment"></span>  #define _TIM1_EGR_BG                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Break generation [0]</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 1 (_TIM1_CCMR1). Output mode */</span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaba913f7c1653289194a25ccc90e64087"> 2995</a></span>&#160;<span class="preprocessor">  #define _TIM1_CCMR1_CC1S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Compare 1 selection [1:0]</span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac00ba65556d19ea260e3b0b72e1e8b61"> 2996</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_CC1S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM1 Compare 1 selection [0]</span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0872781d1fe6585c0cf8c608b5c09628"> 2997</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_CC1S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Compare 1 selection [1]</span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaebe6853ae3274be347da19be42dff92b"> 2998</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_OC1FE            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Output compare 1 fast enable [0]</span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1f0ff827356f3b9782aa67a4f883464"> 2999</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_OC1PE            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Output compare 1 preload enable [0]</span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae624c7621a07862aceca634aa78d6010"> 3000</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_OC1M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output compare 1 mode [2:0]</span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga73d79adfb6e1f6b43cc4d8e1a04f724c"> 3001</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_OC1M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output compare 1 mode [0]</span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab8f33b8b30e3a30438da5c971de18cf7"> 3002</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_OC1M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Output compare 1 mode [1]</span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9269199bf61c7b85cd127a27e51109cc"> 3003</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_OC1M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Output compare 1 mode [2]</span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadbeaa376ce63e0de5ad11e2b6d9b0504"> 3004</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_OC1CE            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Output compare 1 clear enable [0]</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 1 (_TIM1_CCMR1). Input mode */</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;  <span class="comment">// _TIM1_CC1S [1:0] defined above</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga120978e34329643218d651db631088ba"> 3008</a></span>&#160;<span class="preprocessor">  #define _TIM1_CCMR1_IC1PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM1 Input capture 1 prescaler [1:0]</span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga661fd882c8c34ac43d54450d21afdf97"> 3009</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_IC1PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Input capture 1 prescaler [0]</span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e75a3622739f8ffcc349eefd1f2af98"> 3010</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_IC1PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Input capture 1 prescaler [1]</span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c4ffe29de4f70091d547573f9aec5f9"> 3011</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_IC1F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output compare 1 mode [3:0]</span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga29c8469e48da9f216f1303f6e9731483"> 3012</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_IC1F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Input capture 1 filter [0]</span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab9cb824c6415689b12257bbe6ce0c2ed"> 3013</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_IC1F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Input capture 1 filter [1]</span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72aa0141017cadbc855e487d198813cf"> 3014</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_IC1F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Input capture 1 filter [2]</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4a5c3921e240ab408a3fd1be6c632f0"> 3015</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_IC1F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Input capture 1 filter [3]</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 2 (_TIM1_CCMR2). Output mode */</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3ea70086e2f8427aea4ec4ac52ac455"> 3018</a></span>&#160;<span class="preprocessor">  #define _TIM1_CCMR2_CC2S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Compare 2 selection [1:0]</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4f834a9d4a4c75a93813f3404a24e4b8"> 3019</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_CC2S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM1 Compare 2 selection [0]</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd42ded17db5003e0a057fa160f25d8"> 3020</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_CC2S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Compare 2 selection [1]</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf76d2a1f533b7b4b3a7ac2d0209377e"> 3021</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_OC2FE            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Output compare 2 fast enable [0]</span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaec8c91033c8652779f3a47cbf0e01ca"> 3022</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_OC2PE            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Output compare 2 preload enable [0]</span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a13f3bbfc1bb90743020e5d0f58b254"> 3023</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_OC2M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output compare 2 mode [2:0]</span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga221fbed798b3f322757f2786b17437b2"> 3024</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_OC2M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output compare 2 mode [0]</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga31fef72f37a047ec29f7f440e6c85569"> 3025</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_OC2M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Output compare 2 mode [1]</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa38c2a005474d9bf5eb0bd0c3b499c5c"> 3026</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_OC2M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Output compare 2 mode [2]</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga68c7a5f04bc454bbfa080f9d2d663ccb"> 3027</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_OC2CE            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Output compare 2 clear enable [0]</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 2 (_TIM1_CCMR2). Input mode */</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;  <span class="comment">// _TIM1_CC2S [1:0] defined above</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef04c732e4ab6a9ef318627d9ff7eb45"> 3031</a></span>&#160;<span class="preprocessor">  #define _TIM1_CCMR2_IC2PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM1 Input capture 2 prescaler [1:0]</span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga050f9f074c05b499b8a77b29ac4ab3df"> 3032</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_IC2PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Input capture 2 prescaler [0]</span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed7476435eeeb0ac3f38d5e67be0f69a"> 3033</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_IC2PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Input capture 2 prescaler [1]</span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1040379b6acfc693e03e59995bf27096"> 3034</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_IC2F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output compare 2 mode [3:0]</span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga394d04a4d134218d6ed521f0cf766af9"> 3035</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_IC2F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Input capture 2 filter [0]</span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5df7ee4c914a436bcec18155f8887b9c"> 3036</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_IC2F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Input capture 2 filter [1]</span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga793bf2186f314ece12109d6258b79ca2"> 3037</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_IC2F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Input capture 2 filter [2]</span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c923c02b0e41767bfc96eebf746432a"> 3038</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_IC2F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Input capture 2 filter [3]</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 3 (_TIM1_CCMR3). Output mode */</span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad1a79013727b357d9962b6699e3d165f"> 3041</a></span>&#160;<span class="preprocessor">  #define _TIM1_CCMR3_CC3S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Compare 3 selection [1:0]</span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c922945a6f4b6941adb00efeb989d0f"> 3042</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_CC3S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM1 Compare 3 selection [0]</span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga24c527b54d7ee6e2e8d26e8dac8f5175"> 3043</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_CC3S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Compare 3 selection [1]</span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga11b40ce198374b06f83abcd9d06ec62a"> 3044</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_OC3FE            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Output compare 3 fast enable [0]</span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4560468fede41200655e0b1431f8209f"> 3045</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_OC3PE            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Output compare 3 preload enable [0]</span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4acf188ebed1d380ba4136c422754cac"> 3046</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_OC3M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output compare 3 mode [2:0]</span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga014e0347e611b465938055d1bbadd603"> 3047</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_OC3M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output compare 3 mode [0]</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad4cde07e94c5d4be3eb3848e293ab455"> 3048</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_OC3M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Output compare 3 mode [1]</span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83595d78b1ef9db6dfc8dd8b8bc28558"> 3049</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_OC3M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Output compare 3 mode [2]</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabf0d8c79bc97effce516a43dc47f14ca"> 3050</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_OC3CE            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Output compare 3 clear enable [0]</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 3 (_TIM1_CCMR3). Input mode */</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;  <span class="comment">// _TIM1_CC3S [1:0] defined above</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga27ba611ccc24d3ecb670b0f216e03fad"> 3054</a></span>&#160;<span class="preprocessor">  #define _TIM1_CCMR3_IC3PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM1 Input capture 3 prescaler [1:0]</span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8be0330da1c6a07cd146d87c64d77430"> 3055</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_IC3PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Input capture 3 prescaler [0]</span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3d81c28f64e0f798834a6a8b160e384"> 3056</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_IC3PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Input capture 3 prescaler [1]</span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga00219e265176eab29cf76ea3930ca090"> 3057</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_IC3F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output compare 3 mode [3:0]</span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga30c30f97430ad36d73777f6795e9c963"> 3058</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_IC3F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Input capture 3 filter [0]</span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcd533b3a6db36d7b5805ca3c3a9e365"> 3059</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_IC3F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Input capture 3 filter [1]</span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac1ad4fcf2e9d434b3fefc5c3cbb640c5"> 3060</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_IC3F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Input capture 3 filter [2]</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga27a01f084600b1a0d7098b33b0bda3a9"> 3061</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_IC3F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Input capture 3 filter [3]</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 4 (_TIM1_CCMR4). Output mode */</span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8c4629471468190a4d36c6b5230b25a"> 3064</a></span>&#160;<span class="preprocessor">  #define _TIM1_CCMR4_CC4S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Compare 4 selection [1:0]</span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8dc9c920dc841c2aa33f5417c09eda16"> 3065</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_CC4S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM1 Compare 4 selection [0]</span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c5ad580916a78ad0f539cfdf858180c"> 3066</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_CC4S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Compare 4 selection [1]</span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaadb6f398d34c5bcd78119e613bf61efd"> 3067</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_OC4FE            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Output compare 4 fast enable [0]</span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57b8281378c8a58e9a09688cc9afb176"> 3068</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_OC4PE            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Output compare 4 preload enable [0]</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8439cafb35e060549a3f52c6b8928ba4"> 3069</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_OC4M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output compare 4 mode [2:0]</span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab09dd06dec982058252b37cdc0c5d387"> 3070</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_OC4M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output compare 4 mode [0]</span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9fe23ce8819f14b6f23c8cc3af403e71"> 3071</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_OC4M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Output compare 4 mode [1]</span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca77ca56d75e3c2381aaa772c9536f1b"> 3072</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_OC4M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Output compare 4 mode [2]</span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab05ed9f6131654010d09ef5dd529232"> 3073</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_OC4CE            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Output compare 4 clear enable [0]</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 4 (_TIM1_CCMR4). Input mode */</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;  <span class="comment">// _TIM1_CC4S [1:0] defined above</span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c579aa9065bef11a0248475058466ed"> 3077</a></span>&#160;<span class="preprocessor">  #define _TIM1_CCMR4_IC4PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM1 Input capture 4 prescaler [1:0]</span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6c27fad632f235ff351010db02beb35"> 3078</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_IC4PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Input capture 4 prescaler [0]</span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa376473dd2442104bed5491973a18125"> 3079</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_IC4PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Input capture 4 prescaler [1]</span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4cd0246aebd83903df8d4b57c49e9922"> 3080</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_IC4F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output compare 4 mode [3:0]</span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga42166108d5571b453d9661c8b615cb73"> 3081</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_IC4F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Input capture 4 filter [0]</span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0aaa1db2267f108831341d62b570f1d"> 3082</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_IC4F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Input capture 4 filter [1]</span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab13496574ebf9c7479438be6d6a3b133"> 3083</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_IC4F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Input capture 4 filter [2]</span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7abd755db202734f0ba8c81864323f8e"> 3084</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_IC4F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Input capture 4 filter [3]</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;  <span class="comment">/*  TIM1 Capture/compare enable register 1 (_TIM1_CCER1) */</span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96ece68d7cbe2b417d18902058c33741"> 3087</a></span>&#160;<span class="preprocessor">  #define _TIM1_CCER1_CC1E             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Capture/compare 1 output enable [0]</span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57bf86616b8702ae0651db1a8798bf0b"> 3088</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER1_CC1P             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Capture/compare 1 output polarity [0]</span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga404c6f4f496a786e697f97bd52633d49"> 3089</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER1_CC1NE            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Capture/compare 1 complementary output enable [0]</span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3a5cc2c40a5f3a71d3996d5d752f767"> 3090</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER1_CC1NP            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Capture/compare 1 complementary output polarity [0]</span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe4bc3df3db7edcead4eb8659a552c37"> 3091</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER1_CC2E             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Capture/compare 2 output enable [0]</span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a8a29aac4899e764d971ed4e51230bb"> 3092</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER1_CC2P             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Capture/compare 2 output polarity [0]</span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01f3012c827a60e1e81bd5aeea9e1851"> 3093</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER1_CC2NE            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Capture/compare 2 complementary output enable [0]</span></div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaec8833da9b1c03c5d4828a41ea52e1d"> 3094</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER1_CC2NP            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Capture/compare 2 complementary output polarity [0]</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;  <span class="comment">/*  TIM1 Capture/compare enable register 2 (_TIM1_CCER2) */</span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d072098df3099a4667e8572bae4a357"> 3097</a></span>&#160;<span class="preprocessor">  #define _TIM1_CCER2_CC3E             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Capture/compare 3 output enable [0]</span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dce65d081c505975dd40aa241888ec3"> 3098</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER2_CC3P             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Capture/compare 3 output polarity [0]</span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90adda737cc73966172979b19cbc3d35"> 3099</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER2_CC3NE            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Capture/compare 3 complementary output enable [0]</span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga096532a82d5ecce6d58b4b33ae9fb07b"> 3100</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER2_CC3NP            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Capture/compare 3 complementary output polarity [0]</span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f2ce21d5a5c493ff05b5de8d9c828ac"> 3101</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER2_CC4E             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Capture/compare 4 output enable [0]</span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaddbd265cc92ccac06f31965287080aa0"> 3102</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER2_CC4P             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Capture/compare 4 output polarity [0]</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;  <span class="comment">/*  TIM1 Break register (_TIM1_BKR) */</span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43abccef4c8480027061f3a8ed540402"> 3106</a></span>&#160;<span class="preprocessor">  #define _TIM1_BKR_LOCK               ((int8_t) (0x03 &lt;&lt; 0))    </span><span class="comment">///&lt; TIM1 Lock configuration [1:0]</span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac3ca969a688724bcaeb5e1b217bce7e9"> 3107</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKR_LOCK0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM1 Lock configuration [0]</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga448b2ddc377c139c17d39f6513bd813c"> 3108</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKR_LOCK1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Lock configuration [1]</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fdc5bce761765af1fab28d43c09e838"> 3109</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKR_OSSI               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Off state selection for idle mode [0]</span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad2341795633e1b6bdf3ed983c2d8a15e"> 3110</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKR_OSSR               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Off state selection for Run mode [0]</span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga02ee243f32b6f9a5208465e3bccfc63a"> 3111</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKR_BKE                ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Break enable [0]</span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4af4041ce498c0003570788e8cf1e4df"> 3112</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKR_BKP                ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Break polarity [0]</span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabdad0a76f522b92c7c8f8ef4520eabda"> 3113</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKR_AOE                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Automatic output enable [0]</span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga568fe924779845c64841bbaf4b0d5e20"> 3114</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKR_MOE                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM1 Main output enable [0]</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;  <span class="comment">/*  TIM1 Output idle state register (_TIM1_OISR) */</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ca0f1c5cb971adf1096d74c046ec310"> 3117</a></span>&#160;<span class="preprocessor">  #define _TIM1_OISR_OIS1              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM1 Output idle state 1 (OC1 output) [0]</span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61863e31f6aeb853cd5db7d9ebbf289a"> 3118</a></span>&#160;<span class="comment"></span>  #define _TIM1_OISR_OIS1N             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM1 Output idle state 1 (OC1N output) [0]</span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga54c5852a781fc8959ad72ea1ff179694"> 3119</a></span>&#160;<span class="comment"></span>  #define _TIM1_OISR_OIS2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM1 Output idle state 2 (OC2 output) [0]</span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga196bd7d6baa772b0a495ffad17031549"> 3120</a></span>&#160;<span class="comment"></span>  #define _TIM1_OISR_OIS2N             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM1 Output idle state 2 (OC2N output) [0]</span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga326d369e6f50fca521d3df0ccd1f5f63"> 3121</a></span>&#160;<span class="comment"></span>  #define _TIM1_OISR_OIS3              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM1 Output idle state 3 (OC3 output) [0]</span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga726de129fb50058afdb8b721954a87a6"> 3122</a></span>&#160;<span class="comment"></span>  #define _TIM1_OISR_OIS3N             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM1 Output idle state 3 (OC3N output) [0]</span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa01a6b0185233762c7ded565604b4a46"> 3123</a></span>&#160;<span class="comment"></span>  #define _TIM1_OISR_OIS4              ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM1 Output idle state 4 (OC4 output) [0]</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#endif // TIM1_AddressBase</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment">// 16-Bit Timer 2 (_TIM2)</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(TIM2_AddressBase)</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment">  /** @brief struct for controlling 16-Bit Timer 2 (_TIM2) */</span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3136</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment">    /** @brief TIM2 Control register 1 (_TIM2_CR1) */</span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3139</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">    /** @brief Reserved registers on selected devices (2B) */</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">    #if defined(STM8S103) || defined(STM8S003) || defined(STM8S001)</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;      uint8_t      [2];</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment">    /** @brief TIM2 Interrupt enable register (_TIM2_IER) */</span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3156</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IE   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt enable</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IE   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt enable</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3IE   : 1;    <span class="comment">///&lt; Capture/compare 3 interrupt enable</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;    } IER;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment">    /** @brief TIM2 Status register 1 (_TIM2_SR1) */</span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3166</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IF   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt flag</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IF   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt flag</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3IF   : 1;    <span class="comment">///&lt; Capture/compare 3 interrupt flag</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;    } SR1;</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="comment">    /** @brief TIM2 Status register 2 (_TIM2_SR2) */</span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3176</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1OF   : 1;    <span class="comment">///&lt; Capture/compare 1 overcapture flag</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2OF   : 1;    <span class="comment">///&lt; Capture/compare 2 overcapture flag</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3OF   : 1;    <span class="comment">///&lt; Capture/compare 3 overcapture flag</span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;    } SR2;</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment">    /** @brief TIM2 Event generation register (_TIM2_EGR) */</span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3186</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1G    : 1;    <span class="comment">///&lt; Capture/compare 1 generation</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2G    : 1;    <span class="comment">///&lt; Capture/compare 2 generation</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3G    : 1;    <span class="comment">///&lt; Capture/compare 3 generation</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;    } EGR;</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="comment">    /** @brief TIM2 Capture/compare mode register 1 (_TIM2_CCMR1) */</span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3196</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="comment">      /** @brief TIM2 Capture/compare mode register 1 (_TIM2_CCMR1, output mode) */</span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3199</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Compare 1 selection</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1PE   : 1;    <span class="comment">///&lt; Output compare 1 preload enable</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1M    : 3;    <span class="comment">///&lt; Output compare 1 mode</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;      } OUT;</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="comment">      /** @brief TIM2 Capture/compare mode register 1 (_TIM2_CCMR1, input mode) */</span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3208</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Capture 1 selection</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1PSC  : 2;    <span class="comment">///&lt; Input capture 1 prescaler</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1F    : 4;    <span class="comment">///&lt; Input capture 1 filter</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;    } CCMR1;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment">    /** @brief TIM2 Capture/compare mode register 2 (_TIM2_CCMR2) */</span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3218</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment">      /** @brief TIM2 Capture/compare mode register 2 (_TIM2_CCMR2, output mode) */</span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3221</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2PE   : 1;    <span class="comment">///&lt; Output compare 2 preload enable</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2M    : 3;    <span class="comment">///&lt; Output compare 2 mode</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;      } OUT;</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="comment">      /** @brief TIM2 Capture/compare mode register 2 (_TIM2_CCMR2, input mode) */</span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3230</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2PSC  : 2;    <span class="comment">///&lt; Input capture 2 prescaler</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2F    : 4;    <span class="comment">///&lt; Input capture 2 filter</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;    } CCMR2;</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment">    /** @brief TIM2 Capture/compare mode register 3 (_TIM2_CCMR3) */</span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3240</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="comment">      /** @brief TIM2 Capture/compare mode register 3 (_TIM2_CCMR3, output mode) */</span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3243</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3S    : 2;    <span class="comment">///&lt; Capture/compare 3 selection</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3PE   : 1;    <span class="comment">///&lt; Output compare 3 preload enable</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3M    : 3;    <span class="comment">///&lt; Output compare 3 mode</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3CE   : 1;    <span class="comment">///&lt; Output compare 3 clear enable</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="comment">      /** @brief TIM2 Capture/compare mode register 3 (_TIM2_CCMR3, input mode) */</span></div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3252</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3S    : 2;    <span class="comment">///&lt; Capture/compare 3 selection</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC3PSC  : 2;    <span class="comment">///&lt; Input capture 3 prescaler</span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC3F    : 4;    <span class="comment">///&lt; Input capture 3 filter</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;    } CCMR3;</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">    /** @brief TIM2 Capture/compare enable register 1 (_TIM2_CCER1) */</span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3262</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1E    : 1;    <span class="comment">///&lt; Capture/compare 1 output enable</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1P    : 1;    <span class="comment">///&lt; Capture/compare 1 output polarity</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2E    : 1;    <span class="comment">///&lt; Capture/compare 2 output enable</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2P    : 1;    <span class="comment">///&lt; Capture/compare 2 output polarity</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;    } CCER1;</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">    /** @brief TIM2 Capture/compare enable register 2 (_TIM2_CCER2) */</span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3273</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3E    : 1;    <span class="comment">///&lt; Capture/compare 3 output enable</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3P    : 1;    <span class="comment">///&lt; Capture/compare 3 output polarity</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;    } CCER2;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">    /** @brief TIM2 16-bit counter high byte (_TIM2_CNTRH) */</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3281</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [15:8]</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="comment"></span>    } CNTRH;</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">    /** @brief TIM2 16-bit counter low byte (_TIM2_CNTRL) */</span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3287</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [7:0]</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment"></span>    } CNTRL;</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="comment">    /** @brief TIM2 16-bit prescaler high byte (_TIM2_PSCR) */</span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3293</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 4;    <span class="comment">///&lt; prescaler [3:0]</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;    } PSCR;</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="comment">    /** @brief TIM2 16-bit auto-reload value high byte (_TIM2_ARRH) */</span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3300</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [15:8]</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment"></span>    } ARRH;</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment">    /** @brief TIM2 16-bit auto-reload value low byte (_TIM2_ARRL) */</span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3306</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [7:0]</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment"></span>    } ARRL;</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="comment">    /** @brief TIM2 16-bit capture/compare value 1 high byte (_TIM2_CCR1H) */</span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3312</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [15:8]</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="comment"></span>    } CCR1H;</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="comment">    /** @brief TIM2 16-bit capture/compare value 1 low byte (_TIM2_CCR1L) */</span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3318</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [7:0]</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment"></span>    } CCR1L;</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="comment">    /** @brief TIM2 16-bit capture/compare value 2 high byte (_TIM2_CCR2H) */</span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3324</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [15:8]</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="comment"></span>    } CCR2H;</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="comment">    /** @brief TIM2 16-bit capture/compare value 2 low byte (_TIM2_CCR2L) */</span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3330</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 2 [7:0]</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment"></span>    } CCR2L;</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment">    /** @brief TIM2 16-bit capture/compare value 3 high byte (_TIM2_CCR3H) */</span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3336</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR3    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 3 [15:8]</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="comment"></span>    } CCR3H;</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="comment">    /** @brief TIM2 16-bit capture/compare value 3 low byte (_TIM2_CCR3L) */</span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3342</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR3    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 3 [7:0]</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment"></span>    } CCR3L;</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t">_TIM2_t</a>;</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;  <span class="comment">/* Pointer to TIM2 registers */</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a0a6ebdd503a9d2a226b262ea8e063b"> 3349</a></span>&#160;<span class="preprocessor">  #define _TIM2        _SFR(_TIM2_t,   TIM2_AddressBase)         </span><span class="comment">///&lt; TIM2 struct/bit access</span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga259ff2028d576b62fb2f65de582dd10f"> 3350</a></span>&#160;<span class="comment"></span>  #define _TIM2_CR1    _SFR(uint8_t,   TIM2_AddressBase+0x00)    <span class="comment">///&lt; TIM2 control register 1</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment"></span>  #if defined(STM8S103) || defined(STM8S003) || defined(STM8S001)  // 2B offset for selected devices</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;    <span class="comment">// 2B reserved</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor">    #define _TIM2_IER    _SFR(uint8_t,   TIM2_AddressBase+0x03)    </span><span class="comment">///&lt; TIM2 interrupt enable register</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment"></span>    #define _TIM2_SR1    _SFR(uint8_t,   TIM2_AddressBase+0x04)    <span class="comment">///&lt; TIM2 status register 1</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment"></span>    #define _TIM2_SR2    _SFR(uint8_t,   TIM2_AddressBase+0x05)    <span class="comment">///&lt; TIM2 status register 2</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment"></span>    #define _TIM2_EGR    _SFR(uint8_t,   TIM2_AddressBase+0x06)    <span class="comment">///&lt; TIM2 Event generation register</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1  _SFR(uint8_t,   TIM2_AddressBase+0x07)    <span class="comment">///&lt; TIM2 Capture/compare mode register 1</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2  _SFR(uint8_t,   TIM2_AddressBase+0x08)    <span class="comment">///&lt; TIM2 Capture/compare mode register 2</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR3  _SFR(uint8_t,   TIM2_AddressBase+0x09)    <span class="comment">///&lt; TIM2 Capture/compare mode register 3</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment"></span>    #define _TIM2_CCER1  _SFR(uint8_t,   TIM2_AddressBase+0x0A)    <span class="comment">///&lt; TIM2 Capture/compare enable register 1</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment"></span>    #define _TIM2_CCER2  _SFR(uint8_t,   TIM2_AddressBase+0x0B)    <span class="comment">///&lt; TIM2 Capture/compare enable register 2</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment"></span>    #define _TIM2_CNTRH  _SFR(uint8_t,   TIM2_AddressBase+0x0C)    <span class="comment">///&lt; TIM2 counter register high byte</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment"></span>    #define _TIM2_CNTRL  _SFR(uint8_t,   TIM2_AddressBase+0x0D)    <span class="comment">///&lt; TIM2 counter register low byte</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment"></span>    #define _TIM2_PSCR   _SFR(uint8_t,   TIM2_AddressBase+0x0E)    <span class="comment">///&lt; TIM2 clock prescaler register</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment"></span>    #define _TIM2_ARRH   _SFR(uint8_t,   TIM2_AddressBase+0x0F)    <span class="comment">///&lt; TIM2 auto-reload register high byte</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="comment"></span>    #define _TIM2_ARRL   _SFR(uint8_t,   TIM2_AddressBase+0x10)    <span class="comment">///&lt; TIM2 auto-reload register low byte</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="comment"></span>    #define _TIM2_CCR1H  _SFR(uint8_t,   TIM2_AddressBase+0x11)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="comment"></span>    #define _TIM2_CCR1L  _SFR(uint8_t,   TIM2_AddressBase+0x12)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="comment"></span>    #define _TIM2_CCR2H  _SFR(uint8_t,   TIM2_AddressBase+0x13)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="comment"></span>    #define _TIM2_CCR2L  _SFR(uint8_t,   TIM2_AddressBase+0x14)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="comment"></span>    #define _TIM2_CCR3H  _SFR(uint8_t,   TIM2_AddressBase+0x15)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 3 high byte</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="comment"></span>    #define _TIM2_CCR3L  _SFR(uint8_t,   TIM2_AddressBase+0x16)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 3 low byte</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="comment"></span>  #else</div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5db0bff36d08f4d61ac8908896310fc2"> 3374</a></span>&#160;<span class="preprocessor">    #define _TIM2_IER    _SFR(uint8_t,   TIM2_AddressBase+0x01)    </span><span class="comment">///&lt; TIM2 interrupt enable register</span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga086ab0027ced0aecf235f8b3ff687240"> 3375</a></span>&#160;<span class="comment"></span>    #define _TIM2_SR1    _SFR(uint8_t,   TIM2_AddressBase+0x02)    <span class="comment">///&lt; TIM2 status register 1</span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab98846caaf5051f3c41f004e3d3a2765"> 3376</a></span>&#160;<span class="comment"></span>    #define _TIM2_SR2    _SFR(uint8_t,   TIM2_AddressBase+0x03)    <span class="comment">///&lt; TIM2 status register 2</span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae84afe2e3ed990fbbd3e46aff3102085"> 3377</a></span>&#160;<span class="comment"></span>    #define _TIM2_EGR    _SFR(uint8_t,   TIM2_AddressBase+0x04)    <span class="comment">///&lt; TIM2 Event generation register</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga286474ac74d8c46a6a1e24f457e7ea69"> 3378</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1  _SFR(uint8_t,   TIM2_AddressBase+0x05)    <span class="comment">///&lt; TIM2 Capture/compare mode register 1</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga163e32eacbda611a1cd4bbd25d6b3ed4"> 3379</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2  _SFR(uint8_t,   TIM2_AddressBase+0x06)    <span class="comment">///&lt; TIM2 Capture/compare mode register 2</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ec52f5187ff098a309343527cc3b551"> 3380</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR3  _SFR(uint8_t,   TIM2_AddressBase+0x07)    <span class="comment">///&lt; TIM2 Capture/compare mode register 3</span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4f076ff80f1cefa4ebe006805475a1b"> 3381</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCER1  _SFR(uint8_t,   TIM2_AddressBase+0x08)    <span class="comment">///&lt; TIM2 Capture/compare enable register 1</span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0471f5424ddf5aba338716d75192a62"> 3382</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCER2  _SFR(uint8_t,   TIM2_AddressBase+0x09)    <span class="comment">///&lt; TIM2 Capture/compare enable register 2</span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad088902b227c5e0ea66b534917900c58"> 3383</a></span>&#160;<span class="comment"></span>    #define _TIM2_CNTRH  _SFR(uint8_t,   TIM2_AddressBase+0x0A)    <span class="comment">///&lt; TIM2 counter register high byte</span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8de76a27d9f851cdef1874e594dc0729"> 3384</a></span>&#160;<span class="comment"></span>    #define _TIM2_CNTRL  _SFR(uint8_t,   TIM2_AddressBase+0x0B)    <span class="comment">///&lt; TIM2 counter register low byte</span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43ac311914213e0346adb82d72e66cd9"> 3385</a></span>&#160;<span class="comment"></span>    #define _TIM2_PSCR   _SFR(uint8_t,   TIM2_AddressBase+0x0C)    <span class="comment">///&lt; TIM2 clock prescaler register</span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6557578ddcf9a7d6b3336fd11ce68b7"> 3386</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARRH   _SFR(uint8_t,   TIM2_AddressBase+0x0D)    <span class="comment">///&lt; TIM2 auto-reload register high byte</span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b366186cfa83bf1b39eecca607e1092"> 3387</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARRL   _SFR(uint8_t,   TIM2_AddressBase+0x0E)    <span class="comment">///&lt; TIM2 auto-reload register low byte</span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca425c741ad29ec4228bc7f15fb203cc"> 3388</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR1H  _SFR(uint8_t,   TIM2_AddressBase+0x0F)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad59c0e55382db47c8c958688036a50a7"> 3389</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR1L  _SFR(uint8_t,   TIM2_AddressBase+0x10)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d67a0d3d61549e2bf55f6bff441eab5"> 3390</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR2H  _SFR(uint8_t,   TIM2_AddressBase+0x11)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8fb42f2cc04ceb0e43c57a0eb678222"> 3391</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR2L  _SFR(uint8_t,   TIM2_AddressBase+0x12)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e4d432f3b27ff3823ce379e55d17a17"> 3392</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR3H  _SFR(uint8_t,   TIM2_AddressBase+0x13)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 3 high byte</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33abb29556e64c5ce26ca33cd1c223e8"> 3393</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR3L  _SFR(uint8_t,   TIM2_AddressBase+0x14)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 3 low byte</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;  <span class="comment">/* TIM2 Module Reset Values */</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fd257efd4630bea294ceb69be8a9c95"> 3398</a></span>&#160;<span class="preprocessor">  #define _TIM2_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM2 control register 1 reset value</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a610d5292dd04abed7de2f6fc5c804a"> 3399</a></span>&#160;<span class="comment"></span>  #define _TIM2_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 interrupt enable register reset value</span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48d9a5ad8c582f401afd6712277714dd"> 3400</a></span>&#160;<span class="comment"></span>  #define _TIM2_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 status register 1 reset value</span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd56e7836e5986613b08c311209aa048"> 3401</a></span>&#160;<span class="comment"></span>  #define _TIM2_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 status register 2 reset value</span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f55252472e1149bc1556b879a530db0"> 3402</a></span>&#160;<span class="comment"></span>  #define _TIM2_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Event generation register reset value</span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae562fb9eb8d258557dbc398ac196728"> 3403</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09798015a68ecbc5b5f057cfa9268d62"> 3404</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a596371402a7a2ae2c8c7ae91ac60c2"> 3405</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare mode register 3 reset value</span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4da3ff9d87075fd1b11d4c43e182a110"> 3406</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5ad631e88a793551f93a24af61058a0"> 3407</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCER2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare enable register 2 reset value</span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf80aaf76548b5b529c76de7ce93b0a03"> 3408</a></span>&#160;<span class="comment"></span>  #define _TIM2_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 counter register high byte reset value</span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c2bfe06586787c41fe1596fbf4aeaf0"> 3409</a></span>&#160;<span class="comment"></span>  #define _TIM2_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 counter register low byte reset value</span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8d4fe296823929c8e0d8e42f79f8337"> 3410</a></span>&#160;<span class="comment"></span>  #define _TIM2_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 clock prescaler register reset value</span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23a77d688b906af5fca8e2db58df5ea1"> 3411</a></span>&#160;<span class="comment"></span>  #define _TIM2_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM2 auto-reload register high byte reset value</span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48df2e2a993a1d74dfdbb302c4b816ee"> 3412</a></span>&#160;<span class="comment"></span>  #define _TIM2_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM2 auto-reload register low byte reset value</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3ee81caa1bf6619048160b0a72e9ab7"> 3413</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d7d0ca72818b15dead92db1969b2338"> 3414</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa1d007d28375d64296ecd236e7eb429f"> 3415</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad1b934ed7abb6ca2e71a409b6edb94d"> 3416</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga793395eb274f86647ee81c4885acd94e"> 3417</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCR3H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 3 high byte reset value</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81d8d43909b1e7b1d0c6d9e832c8f8d4"> 3418</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCR3L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 3 low byte reset value</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;  <span class="comment">/* TIM2 Control register (_TIM2_CR1) */</span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga00e3d5225a8273a2c98b09b11f281e31"> 3422</a></span>&#160;<span class="preprocessor">  #define _TIM2_CR1_CEN                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Counter enable [0]</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef543c2577d001cd5a0685624122a550"> 3423</a></span>&#160;<span class="comment"></span>  #define _TIM2_CR1_UDIS               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Update disable [0]</span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b92d8acb9509d78d8a3865e881234e2"> 3424</a></span>&#160;<span class="comment"></span>  #define _TIM2_CR1_URS                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Update request source [0]</span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab8a13b1532ce5af7738ca76f93586c86"> 3425</a></span>&#160;<span class="comment"></span>  #define _TIM2_CR1_OPM                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 One-pulse mode [0]</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5830501ce1fdcb56855f1c393fa62733"> 3427</a></span>&#160;<span class="preprocessor">  #define _TIM2_CR1_ARPE               ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; TIM2 Auto-reload preload enable [0]</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;  <span class="comment">/* TIM2 Interrupt enable (_TIM2_IER) */</span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb47b42ea3aaababef58c0425f634d0d"> 3430</a></span>&#160;<span class="preprocessor">  #define _TIM2_IER_UIE                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Update interrupt enable [0]</span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga571109009c986cbf865182ad386fec45"> 3431</a></span>&#160;<span class="comment"></span>  #define _TIM2_IER_CC1IE              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Capture/compare 1 interrupt enable [0]</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95672377ae0fc88c9afa7dd4ad8d51d4"> 3432</a></span>&#160;<span class="comment"></span>  #define _TIM2_IER_CC2IE              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Capture/compare 2 interrupt enable [0]</span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabecd0d9edeb300c1fcc470d15abb0efe"> 3433</a></span>&#160;<span class="comment"></span>  #define _TIM2_IER_CC3IE              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 Capture/compare 3 interrupt enable [0]</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;  <span class="comment">/*  TIM2 Status register 1 (_TIM2_SR1) */</span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d98bad80dd33af35163d3df93dfb801"> 3437</a></span>&#160;<span class="preprocessor">  #define _TIM2_SR1_UIF                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Update interrupt flag [0]</span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee73a51ddf6867609e74c9f59ca5ced7"> 3438</a></span>&#160;<span class="comment"></span>  #define _TIM2_SR1_CC1IF              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Capture/compare 1 interrupt flag [0]</span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf80435d6d7425c4c101c70190c5ea786"> 3439</a></span>&#160;<span class="comment"></span>  #define _TIM2_SR1_CC2IF              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Capture/compare 2 interrupt flag [0]</span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05e5ce2c9f5ffb53103639ce8e9039c6"> 3440</a></span>&#160;<span class="comment"></span>  #define _TIM2_SR1_CC3IF              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 Capture/compare 3 interrupt flag [0]</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;  <span class="comment">/*  TIM2 Status register 2 (_TIM2_SR2) */</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad517a129d36b8f5bd3373cd37b538f66"> 3445</a></span>&#160;<span class="preprocessor">  #define _TIM2_SR2_CC1OF              ((uint8_t) (0x01 &lt;&lt; 1))   </span><span class="comment">///&lt; TIM2 Capture/compare 1 overcapture flag [0]</span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71980bd71bb5c7cac0de5e003b763f31"> 3446</a></span>&#160;<span class="comment"></span>  #define _TIM2_SR2_CC2OF              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Capture/compare 2 overcapture flag [0]</span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafbac342a727a17f0de182e2e9ba136bf"> 3447</a></span>&#160;<span class="comment"></span>  #define _TIM2_SR2_CC3OF              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 Capture/compare 3 overcapture flag [0]</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;  <span class="comment">/*  TIM2 Event generation register (_TIM2_EGR) */</span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga98c12ddb0ba44faae4bb83ee7660d71e"> 3451</a></span>&#160;<span class="preprocessor">  #define _TIM2_EGR_UG                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Update generation [0]</span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b30395e1e369675e95121b9b81be193"> 3452</a></span>&#160;<span class="comment"></span>  #define _TIM2_EGR_CC1G               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Capture/compare 1 generation [0]</span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2070812ab96a8b9fc7024fdac0f79e9f"> 3453</a></span>&#160;<span class="comment"></span>  #define _TIM2_EGR_CC2G               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Capture/compare 2 generation [0]</span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0addcf0cbc20c2afa8601f95a622650c"> 3454</a></span>&#160;<span class="comment"></span>  #define _TIM2_EGR_CC3G               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 Capture/compare 3 generation [0]</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;  <span class="comment">/*  TIM2 Capture/compare mode register 1 (_TIM2_CCMR1). Output mode */</span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab56373c65d4738629d813d2dd925fed6"> 3458</a></span>&#160;<span class="preprocessor">  #define _TIM2_CCMR1_CC1S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Compare 1 selection [1:0]</span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3815703d424723822c229f9d1914a493"> 3459</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_CC1S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM2 Compare 1 selection [0]</span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga93eb2d959a455948891699b7d476f14b"> 3460</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_CC1S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Compare 1 selection [1]</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gace41a8c05a084d27ebc88519bae19e04"> 3462</a></span>&#160;<span class="preprocessor">  #define _TIM2_CCMR1_OC1PE            ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; TIM2 Output compare 1 preload enable [0]</span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga447116a1f1f61e01a6fa72cec0802ae4"> 3463</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_OC1M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 1 mode [2:0]</span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a620037e4dbbda42b0b9433c2f3ff71"> 3464</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_OC1M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 1 mode [0]</span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga75420d4bc171ed288b77e120387c74f8"> 3465</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_OC1M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Output compare 1 mode [1]</span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga516794d9f02061886c0f6280f5a8bc04"> 3466</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_OC1M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Output compare 1 mode [2]</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;  <span class="comment">/*  TIM2 Capture/compare mode register 1 (_TIM2_CCMR1). Input mode */</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;  <span class="comment">// _TIM2_CC1S [1:0] defined above</span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c5b96982b27fa0066bb9bb4493c82b5"> 3471</a></span>&#160;<span class="preprocessor">  #define _TIM2_CCMR1_IC1PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM2 Input capture 1 prescaler [1:0]</span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48bb0580151b6c46c3e917a0b57aa76f"> 3472</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_IC1PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Input capture 1 prescaler [0]</span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f6b4a24f56435f93a8dc5049e71eee1"> 3473</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_IC1PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 Input capture 1 prescaler [1]</span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga555afbedc95467271ca60f80c8038f51"> 3474</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_IC1F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 1 mode [3:0]</span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac946f6535741468e7ea515baaa91a0b0"> 3475</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_IC1F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 1 mode [0]</span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07a2d60e6fa812f62f5139fec867028e"> 3476</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_IC1F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Output compare 1 mode [1]</span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga17a106da8e0e15617df738f67c40b284"> 3477</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_IC1F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Output compare 1 mode [2]</span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac3c06a7d834317bf2c1edde9851a0ce8"> 3478</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_IC1F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM2 Output compare 1 mode [3]</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;  <span class="comment">/*  TIM2 Capture/compare mode register 2 (_TIM2_CCMR2). Output mode */</span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d17e83276846f60df86d856a25fe111"> 3481</a></span>&#160;<span class="preprocessor">  #define _TIM2_CCMR2_CC2S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Compare 2 selection [1:0]</span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6006815502350f0b3983aed19ad901bc"> 3482</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_CC2S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM2 Compare 2 selection [0]</span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd5fefb5707bf58c3d525ae0552c8afb"> 3483</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_CC2S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Compare 2 selection [1]</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3097c2b7ba85c713f8631c10406f39f5"> 3485</a></span>&#160;<span class="preprocessor">  #define _TIM2_CCMR2_OC2PE            ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; TIM2 Output compare 2 preload enable [0]</span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d5fb26e9354ae9e2f68c7dc49d848fa"> 3486</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_OC2M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 2 mode [2:0]</span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa780a66d9e2cb70521cd2eb4547ff21"> 3487</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_OC2M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 2 mode [0]</span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga671d6112b4c6546f6e5e9b77a4853c39"> 3488</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_OC2M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Output compare 2 mode [1]</span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad757119a7e5ed0d9a53dd2ea2b085bef"> 3489</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_OC2M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Output compare 2 mode [2]</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;  <span class="comment">/*  TIM2 Capture/compare mode register 2 (_TIM2_CCMR2). Input mode */</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;  <span class="comment">// _TIM2_CC2S [1:0] defined above</span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4933327fa9098460715940e2d5093935"> 3494</a></span>&#160;<span class="preprocessor">  #define _TIM2_CCMR2_IC2PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM2 Input capture 2 prescaler [1:0]</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaebdd02479119022c6608f3041b6216cc"> 3495</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_IC2PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Input capture 2 prescaler [0]</span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga76d8de9c48fd780fb7f24930fd977a5b"> 3496</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_IC2PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 Input capture 2 prescaler [1]</span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabaf22c767f4c3fd38583a9751b5708a8"> 3497</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_IC2F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 2 mode [3:0]</span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac02e41c0e3b82fe94444539392c88212"> 3498</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_IC2F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 2 mode [0]</span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadb0c535ea3bcb9db2bc79589f1a81951"> 3499</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_IC2F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Output compare 2 mode [1]</span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad648d2ae624d2fbec820366ce555e95e"> 3500</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_IC2F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Output compare 2 mode [2]</span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabbf4ebb92197e70d4ee854868f7c97c9"> 3501</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_IC2F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM2 Output compare 2 mode [3]</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;  <span class="comment">/*  TIM2 Capture/compare mode register 3 (_TIM2_CCMR3). Output mode */</span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ddbc32a77281e60ff7f769c8952dda2"> 3504</a></span>&#160;<span class="preprocessor">  #define _TIM2_CCMR3_CC3S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Compare 3 selection [1:0]</span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ecab625769a5d3ae5c2ac0fd16f3412"> 3505</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_CC3S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM2 Compare 3 selection [0]</span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e4916fc06081db351a4595f47fe08af"> 3506</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_CC3S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Compare 3 selection [1]</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae91865e149f53077424eacb10d1fab5"> 3508</a></span>&#160;<span class="preprocessor">  #define _TIM2_CCMR3_OC3PE            ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; TIM2 Output compare 3 preload enable [0]</span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7fd5ada983ad706db935f1668ebadd79"> 3509</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_OC3M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 3 mode [2:0]</span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gade623b0493b83fb685862002e8027774"> 3510</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_OC3M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 3 mode [0]</span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d484abef6145bfd62d1b07d0fcdd5de"> 3511</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_OC3M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Output compare 3 mode [1]</span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae6c400d43ef8c1517f495262eca11b83"> 3512</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_OC3M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Output compare 3 mode [2]</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;  <span class="comment">/*  TIM2 Capture/compare mode register 3 (_TIM2_CCMR3). Input mode */</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;  <span class="comment">// _TIM2_CC3S [1:0] defined above</span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56fb9495748c30188f7a8a12d07bf0b4"> 3517</a></span>&#160;<span class="preprocessor">  #define _TIM2_CCMR3_IC3PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM2 Input capture 3 prescaler [1:0]</span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga91e822910ecc36a48bb6c1bc0836e5ed"> 3518</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_IC3PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Input capture 3 prescaler [0]</span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8bf58c5ca61841cc0179b99618785130"> 3519</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_IC3PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 Input capture 3 prescaler [1]</span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gada2caacb4906264c3a7abd2da50a86d4"> 3520</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_IC3F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 3 mode [3:0]</span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa240f0d673108d5b1fc22a7ec455fe9b"> 3521</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_IC3F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 3 mode [0]</span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga513b3a2f674a93f9711567a9199302f7"> 3522</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_IC3F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Output compare 3 mode [1]</span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcc53c52aea18a8889f2cfe4e17387e9"> 3523</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_IC3F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Output compare 3 mode [2]</span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga226205402d69a9366c1047dfdf332744"> 3524</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_IC3F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM2 Output compare 3 mode [3]</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;  <span class="comment">/*  TIM2 Capture/compare enable register 1 (_TIM2_CCER1) */</span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga213c24393d78e1402562f5b946e7ece9"> 3527</a></span>&#160;<span class="preprocessor">  #define _TIM2_CCER1_CC1E             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Capture/compare 1 output enable [0]</span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae72d69674b859177357422d18c423d8e"> 3528</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCER1_CC1P             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Capture/compare 1 output polarity [0]</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f35c469d1412066caba9921982d5614"> 3530</a></span>&#160;<span class="preprocessor">  #define _TIM2_CCER1_CC2E             ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM2 Capture/compare 2 output enable [0]</span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d2b865d4414fa4e4b244d9b4ea3d597"> 3531</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCER1_CC2P             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Capture/compare 2 output polarity [0]</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;  <span class="comment">/*  TIM2 Capture/compare enable register 2 (_TIM2_CCER2) */</span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7062da9b54bbe478d67d3714fa9a5e03"> 3535</a></span>&#160;<span class="preprocessor">  #define _TIM2_CCER2_CC3E             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Capture/compare 3 output enable [0]</span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a5a1c812eb484fccf966723983adf69"> 3536</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCER2_CC3P             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Capture/compare 3 output polarity [0]</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;</div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;  <span class="comment">/*  TIM2 prescaler (_TIM2_PSCR) */</span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d1dd374f4ffa50e83dbd11d5a1cb194"> 3540</a></span>&#160;<span class="preprocessor">  #define _TIM2_PSCR_PSC               ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 prescaler [3:0]</span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf49921ffaff0dbbe86d3646496c52f67"> 3541</a></span>&#160;<span class="comment"></span>  #define _TIM2_PSCR_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM2 prescaler [0]</span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gace8f25dc6909572debd4288d82b4241d"> 3542</a></span>&#160;<span class="comment"></span>  #define _TIM2_PSCR_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 prescaler [1]</span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga445d5b0a42591d2341019dcd177f0b5d"> 3543</a></span>&#160;<span class="comment"></span>  #define _TIM2_PSCR_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 prescaler [2]</span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga108e74e90f102b237319068fc2252f16"> 3544</a></span>&#160;<span class="comment"></span>  #define _TIM2_PSCR_PSC3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 prescaler [3]</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;</div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#endif // TIM2_AddressBase</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;</div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="comment">// 16-Bit Timer 3 (_TIM3)</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(TIM3_AddressBase)</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="comment">  /** @brief struct for controlling 16-Bit Timer 3 (_TIM3) */</span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3557</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment">    /** @brief TIM3 Control register 1 (_TIM3_CR1) */</span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3560</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="comment">    /** @brief TIM3 Interrupt enable register (_TIM3_IER) */</span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3571</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IE   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt enable</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IE   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt enable</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;    } IER;</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment">    /** @brief TIM3 Status register 1 (_TIM3_SR1) */</span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3580</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IF   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt flag</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IF   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt flag</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;    } SR1;</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment">    /** @brief TIM3 Status register 2 (_TIM3_SR2) */</span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3589</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1OF   : 1;    <span class="comment">///&lt; Capture/compare 1 overcapture flag</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2OF   : 1;    <span class="comment">///&lt; Capture/compare 2 overcapture flag</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;    } SR2;</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment">    /** @brief TIM3 Event generation register (_TIM3_EGR) */</span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3598</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1G    : 1;    <span class="comment">///&lt; Capture/compare 1 generation</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2G    : 1;    <span class="comment">///&lt; Capture/compare 2 generation</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;    } EGR;</div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="comment">    /** @brief TIM3 Capture/compare mode register 1 (_TIM3_CCMR1) */</span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3607</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment">      /** @brief TIM3 Capture/compare mode register 1 (_TIM3_CCMR1, output mode) */</span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3610</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Compare 1 selection</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1PE   : 1;    <span class="comment">///&lt; Output compare 1 preload enable</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1M    : 3;    <span class="comment">///&lt; Output compare 1 mode</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;      } OUT;</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="comment">      /** @brief TIM3 Capture/compare mode register 1 (_TIM3_CCMR1, input mode) */</span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3619</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Capture 1 selection</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1PSC  : 2;    <span class="comment">///&lt; Input capture 1 prescaler</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1F    : 4;    <span class="comment">///&lt; Input capture 1 filter</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;    } CCMR1;</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="comment">    /** @brief TIM3 Capture/compare mode register 2 (_TIM3_CCMR2) */</span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3629</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="comment">      /** @brief TIM3 Capture/compare mode register 2 (_TIM3_CCMR2, output mode) */</span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3632</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2PE   : 1;    <span class="comment">///&lt; Output compare 2 preload enable</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2M    : 3;    <span class="comment">///&lt; Output compare 2 mode</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;     } OUT;</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="comment">      /** @brief TIM3 Capture/compare mode register 2 (_TIM3_CCMR2, input mode) */</span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3641</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2PSC  : 2;    <span class="comment">///&lt; Input capture 2 prescaler</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2F    : 4;    <span class="comment">///&lt; Input capture 2 filter</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;    } CCMR2;</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="comment">    /** @brief TIM3 Capture/compare enable register 1 (_TIM3_CCER1) */</span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3651</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1E    : 1;    <span class="comment">///&lt; Capture/compare 1 output enable</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1P    : 1;    <span class="comment">///&lt; Capture/compare 1 output polarity</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2E    : 1;    <span class="comment">///&lt; Capture/compare 2 output enable</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2P    : 1;    <span class="comment">///&lt; Capture/compare 2 output polarity</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;    } CCER1;</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="comment">    /** @brief TIM3 16-bit counter high byte (_TIM3_CNTRH) */</span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3662</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [15:8]</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="comment"></span>    } CNTRH;</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment">    /** @brief TIM3 16-bit counter low byte (_TIM3_CNTRL) */</span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3668</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [7:0]</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="comment"></span>    } CNTRL;</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="comment">    /** @brief TIM3 16-bit prescaler high byte (_TIM3_PSCR) */</span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3674</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 4;    <span class="comment">///&lt; prescaler [3:0]</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;    } PSCR;</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;</div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="comment">    /** @brief TIM3 16-bit auto-reload value high byte (_TIM3_ARRH) */</span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3681</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [15:8]</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment"></span>    } ARRH;</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="comment">    /** @brief TIM3 16-bit auto-reload value low byte (_TIM3_ARRL) */</span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3687</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [7:0]</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="comment"></span>    } ARRL;</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="comment">    /** @brief TIM3 16-bit capture/compare value 1 high byte (_TIM3_CCR1H) */</span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3693</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [15:8]</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="comment"></span>    } CCR1H;</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;</div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment">    /** @brief TIM3 16-bit capture/compare value 1 low byte (_TIM3_CCR1L) */</span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3699</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [7:0]</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="comment"></span>    } CCR1L;</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="comment">    /** @brief TIM3 16-bit capture/compare value 2 high byte (_TIM3_CCR2H) */</span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3705</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [15:8]</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="comment"></span>    } CCR2H;</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment">    /** @brief TIM3 16-bit capture/compare value 2 low byte (_TIM3_CCR2L) */</span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3711</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 2 [7:0]</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment"></span>    } CCR2L;</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t">_TIM3_t</a>;</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;  <span class="comment">/* Pointer to TIM3 registers */</span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01c74d48b0c680b04c101f30fa93f62e"> 3718</a></span>&#160;<span class="preprocessor">  #define _TIM3        _SFR(_TIM3_t,   TIM3_AddressBase)         </span><span class="comment">///&lt; TIM3 struct/bit access</span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gace1bb3982e34724777baddc824fec35c"> 3719</a></span>&#160;<span class="comment"></span>  #define _TIM3_CR1    _SFR(uint8_t,   TIM3_AddressBase+0x00)    <span class="comment">///&lt; TIM3 control register 1</span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2da84a5310643b83dc6d34d52a0f8ff"> 3720</a></span>&#160;<span class="comment"></span>  #define _TIM3_IER    _SFR(uint8_t,   TIM3_AddressBase+0x01)    <span class="comment">///&lt; TIM3 interrupt enable register</span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga548194718109b478d0d8f4197994a7e4"> 3721</a></span>&#160;<span class="comment"></span>  #define _TIM3_SR1    _SFR(uint8_t,   TIM3_AddressBase+0x02)    <span class="comment">///&lt; TIM3 status register 1</span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2273dc4deb160209c6de4f39b3b2491c"> 3722</a></span>&#160;<span class="comment"></span>  #define _TIM3_SR2    _SFR(uint8_t,   TIM3_AddressBase+0x03)    <span class="comment">///&lt; TIM3 status register 2</span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3c07b9aba5c0ced387c7a94d8a9357b"> 3723</a></span>&#160;<span class="comment"></span>  #define _TIM3_EGR    _SFR(uint8_t,   TIM3_AddressBase+0x04)    <span class="comment">///&lt; TIM3 Event generation register</span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga920a0f8eb2829ec7e06e91a776f812c2"> 3724</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1  _SFR(uint8_t,   TIM3_AddressBase+0x05)    <span class="comment">///&lt; TIM3 Capture/compare mode register 1</span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga155b6c97c2a7d3942c41d0b6ba7055a5"> 3725</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2  _SFR(uint8_t,   TIM3_AddressBase+0x06)    <span class="comment">///&lt; TIM3 Capture/compare mode register 2</span></div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafb9655e7b0efa6e9bbcc48edfc774d95"> 3726</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCER1  _SFR(uint8_t,   TIM3_AddressBase+0x08)    <span class="comment">///&lt; TIM3 Capture/compare enable register 1</span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab24436a8ff308cf3a813579763c9c4a7"> 3727</a></span>&#160;<span class="comment"></span>  #define _TIM3_CNTRH  _SFR(uint8_t,   TIM3_AddressBase+0x0A)    <span class="comment">///&lt; TIM3 counter register high byte</span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga119c92744b8385f712eab90fecca868f"> 3728</a></span>&#160;<span class="comment"></span>  #define _TIM3_CNTRL  _SFR(uint8_t,   TIM3_AddressBase+0x0B)    <span class="comment">///&lt; TIM3 counter register low byte</span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61f68c94e67e99cb7df7c246bbd445fa"> 3729</a></span>&#160;<span class="comment"></span>  #define _TIM3_PSCR   _SFR(uint8_t,   TIM3_AddressBase+0x0C)    <span class="comment">///&lt; TIM3 clock prescaler register</span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa400ce95c4c0b46d489ca0af0b808a27"> 3730</a></span>&#160;<span class="comment"></span>  #define _TIM3_ARRH   _SFR(uint8_t,   TIM3_AddressBase+0x0D)    <span class="comment">///&lt; TIM3 auto-reload register high byte</span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0491aeea1a17862de2b628bb07b4a9db"> 3731</a></span>&#160;<span class="comment"></span>  #define _TIM3_ARRL   _SFR(uint8_t,   TIM3_AddressBase+0x0E)    <span class="comment">///&lt; TIM3 auto-reload register low byte</span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga64f6a8c45c1f65b9c91f6effab297488"> 3732</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR1H  _SFR(uint8_t,   TIM3_AddressBase+0x0F)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga77bffec9a6830f10118258fa75bf0c0d"> 3733</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR1L  _SFR(uint8_t,   TIM3_AddressBase+0x10)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga033e6c1e0bf90f6aee6cb805939f76ad"> 3734</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR2H  _SFR(uint8_t,   TIM3_AddressBase+0x11)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05f4662b7f205e5c1bbbda8c9050be8d"> 3735</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR2L  _SFR(uint8_t,   TIM3_AddressBase+0x12)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;</div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;  <span class="comment">/* TIM3 Module Reset Values */</span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72b6c244e6a2c82adebe6d8178885f3f"> 3739</a></span>&#160;<span class="preprocessor">  #define _TIM3_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM3 control register 1 reset value</span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab219639b718fabdeee8ec3c5207fa46c"> 3740</a></span>&#160;<span class="comment"></span>  #define _TIM3_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 interrupt enable register reset value</span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0b4272cce1f61af5a52885cabc1aeb5"> 3741</a></span>&#160;<span class="comment"></span>  #define _TIM3_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 status register 1 reset value</span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9df00e4bfedbb3d038e679b7e622e686"> 3742</a></span>&#160;<span class="comment"></span>  #define _TIM3_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 status register 2 reset value</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3b3a59f8b9b65c3f9ecf0525b65ee86"> 3743</a></span>&#160;<span class="comment"></span>  #define _TIM3_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Event generation register reset value</span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea6a605ca631f74d274aeb575102ea43"> 3744</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae7726330e7db3ad7249b2b70bbd6b334"> 3745</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d8d594f72a3c88e629424c4d7ece6f8"> 3746</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bb9ee75391745193adbd0493f3a70f7"> 3747</a></span>&#160;<span class="comment"></span>  #define _TIM3_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 counter register high byte reset value</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4ac60fb4197dbfa47d0aeee28aa58d0e"> 3748</a></span>&#160;<span class="comment"></span>  #define _TIM3_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 counter register low byte reset value</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ff4543d4904b3141108b1eda0f6f079"> 3749</a></span>&#160;<span class="comment"></span>  #define _TIM3_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 clock prescaler register reset value</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaeb6c08e667789eb5c3e3b8eec36a411"> 3750</a></span>&#160;<span class="comment"></span>  #define _TIM3_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM3 auto-reload register high byte reset value</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga639a4e035e2a78c68eb947228629e7a9"> 3751</a></span>&#160;<span class="comment"></span>  #define _TIM3_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM3 auto-reload register low byte reset value</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4bda9f0d4c799132969818deb668f7a"> 3752</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae42ea3cab2a39b5318089dab93f558d"> 3753</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga215c2b4ddd1588fa06569da54a32e9c4"> 3754</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga135adc82caf6a880274f3034954803df"> 3755</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;  <span class="comment">/* TIM3 Control register (_TIM3_CR1) */</span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga026771f3d5653143b27106b91069adda"> 3759</a></span>&#160;<span class="preprocessor">  #define _TIM3_CR1_CEN                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Counter enable [0]</span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac026c64f4a0f3833a497a84433861328"> 3760</a></span>&#160;<span class="comment"></span>  #define _TIM3_CR1_UDIS               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Update disable [0]</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga607fe2a0df4ce4c7dea91bc445bcb806"> 3761</a></span>&#160;<span class="comment"></span>  #define _TIM3_CR1_URS                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Update request source [0]</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6554ab14c9d16342596aaf7c513b1e58"> 3762</a></span>&#160;<span class="comment"></span>  #define _TIM3_CR1_OPM                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM3 One-pulse mode [0]</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab2a40e2aabbc8abe70715e46ebf75994"> 3764</a></span>&#160;<span class="preprocessor">  #define _TIM3_CR1_ARPE               ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; TIM3 Auto-reload preload enable [0]</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;  <span class="comment">/* TIM3 Interrupt enable (_TIM3_IER) */</span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a552bf45968ef0bbaf18ed8706e07cc"> 3767</a></span>&#160;<span class="preprocessor">  #define _TIM3_IER_UIE                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Update interrupt enable [0]</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f0d223facd05f651fbb3b7075467cc7"> 3768</a></span>&#160;<span class="comment"></span>  #define _TIM3_IER_CC1IE              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Capture/compare 1 interrupt enable [0]</span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f1818be275bbf0d1f3882b99282f0a7"> 3769</a></span>&#160;<span class="comment"></span>  #define _TIM3_IER_CC2IE              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Capture/compare 2 interrupt enable [0]</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;  <span class="comment">/*  TIM3 Status register 1 (_TIM3_SR1) */</span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae31f81543fd5ab8bd45f97dd256c5d2c"> 3773</a></span>&#160;<span class="preprocessor">  #define _TIM3_SR1_UIF                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Update interrupt flag [0]</span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga47662ad24d4800d29cb7b266fe95583e"> 3774</a></span>&#160;<span class="comment"></span>  #define _TIM3_SR1_CC1IF              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Capture/compare 1 interrupt flag [0]</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a483015278f097f8ec99bda055ad225"> 3775</a></span>&#160;<span class="comment"></span>  #define _TIM3_SR1_CC2IF              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Capture/compare 2 interrupt flag [0]</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;  <span class="comment">/*  TIM3 Status register 2 (_TIM3_SR2) */</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69049ac3922811bee41533c8d166869d"> 3780</a></span>&#160;<span class="preprocessor">  #define _TIM3_SR2_CC1OF              ((uint8_t) (0x01 &lt;&lt; 1))   </span><span class="comment">///&lt; TIM3 Capture/compare 1 overcapture flag [0]</span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6289400a7342e111dd739062b2b72238"> 3781</a></span>&#160;<span class="comment"></span>  #define _TIM3_SR2_CC2OF              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Capture/compare 2 overcapture flag [0]</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;  <span class="comment">/*  TIM3 Event generation register (_TIM3_EGR) */</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07782d408f7fa4c420f440f52efd91c9"> 3785</a></span>&#160;<span class="preprocessor">  #define _TIM3_EGR_UG                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Update generation [0]</span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1029e48848f116a1ceec20e2845662f"> 3786</a></span>&#160;<span class="comment"></span>  #define _TIM3_EGR_CC1G               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Capture/compare 1 generation [0]</span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ec170d0cd27f6907361629798a5f596"> 3787</a></span>&#160;<span class="comment"></span>  #define _TIM3_EGR_CC2G               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Capture/compare 2 generation [0]</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;  <span class="comment">/*  TIM3 Capture/compare mode register 1 (_TIM3_CCMR1). Output mode */</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61c887d071720a5601eb40d8debaf13e"> 3791</a></span>&#160;<span class="preprocessor">  #define _TIM3_CCMR1_CC1S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Compare 1 selection [1:0]</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d06e68f72a8e31849f9dc22b0463b87"> 3792</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_CC1S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM3 Compare 1 selection [0]</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadcf03fba62808a09905a4a3fbf330d7e"> 3793</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_CC1S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Compare 1 selection [1]</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga32af4f3f4e8f0bec621c37fac4fb1a0f"> 3795</a></span>&#160;<span class="preprocessor">  #define _TIM3_CCMR1_OC1PE            ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; TIM3 Output compare 1 preload enable [0]</span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b1c12ef1c730248e35fa9a55f856e25"> 3796</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_OC1M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 1 mode [2:0]</span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga68b880dbb003d4504e029c5ff0c6bc64"> 3797</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_OC1M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 1 mode [0]</span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa33b8a7245aef1a61ca1a21791a78dde"> 3798</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_OC1M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Output compare 1 mode [1]</span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f2433002828862020f0a37a3c593722"> 3799</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_OC1M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM3 Output compare 1 mode [2]</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;  <span class="comment">/*  TIM3 Capture/compare mode register 1 (_TIM3_CCMR1). Input mode */</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;  <span class="comment">// _TIM3_CC1S [1:0] defined above</span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga74550ba1a78801251def7fedd685c865"> 3804</a></span>&#160;<span class="preprocessor">  #define _TIM3_CCMR1_IC1PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM3 Input capture 1 prescaler [1:0]</span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3cdf5723ef130eb5227c904ab3db52ce"> 3805</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_IC1PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Input capture 1 prescaler [0]</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8407b5a5142b922d8e3a9d3f969ce046"> 3806</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_IC1PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM3 Input capture 1 prescaler [1]</span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c4636fea7614818aac24958c5c4cdc3"> 3807</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_IC1F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 1 mode [3:0]</span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga36ed6e63dc3fb8c310c590935e850c81"> 3808</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_IC1F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 1 mode [0]</span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga44e890fbfb50a2b84d88feffe9cb81a6"> 3809</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_IC1F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Output compare 1 mode [1]</span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18a927c4445542322bcc757c74106518"> 3810</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_IC1F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM3 Output compare 1 mode [2]</span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga64021fb69271ce396c3621e1ee6280d5"> 3811</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_IC1F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM3 Output compare 1 mode [3]</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;  <span class="comment">/*  TIM3 Capture/compare mode register 2 (_TIM3_CCMR2). Output mode */</span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga423b0bf951365f168df2b6cfb3fc7c33"> 3814</a></span>&#160;<span class="preprocessor">  #define _TIM3_CCMR2_CC2S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Compare 2 selection [1:0]</span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabf13a682d7933b95ed5e1b8a2cc24180"> 3815</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_CC2S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM3 Compare 2 selection [0]</span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga828358f34711d291a12ca4c78ea24c4a"> 3816</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_CC2S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Compare 2 selection [1]</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18b5a1f2d4bd1720b56bec81ae06cdf8"> 3818</a></span>&#160;<span class="preprocessor">  #define _TIM3_CCMR2_OC2PE            ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; TIM3 Output compare 2 preload enable [0]</span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fbe532411f881f569230763061bceaa"> 3819</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_OC2M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 2 mode [2:0]</span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga527cfc1f0a3401bb9c9095f6686d170c"> 3820</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_OC2M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 2 mode [0]</span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e718bdbc24c474223dd1710d0d328f4"> 3821</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_OC2M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Output compare 2 mode [1]</span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1b962469c4074d3e795f462cc816763"> 3822</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_OC2M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM3 Output compare 2 mode [2]</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;  <span class="comment">/*  TIM3 Capture/compare mode register 2 (_TIM3_CCMR2). Input mode */</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;  <span class="comment">// _TIM3_CC2S [1:0] defined above</span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2cadc3518f2238db80c54db9aa93e81"> 3827</a></span>&#160;<span class="preprocessor">  #define _TIM3_CCMR2_IC2PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM3 Input capture 2 prescaler [1:0]</span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81bac6125617a87c660a2c5a1a0460ec"> 3828</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_IC2PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Input capture 2 prescaler [0]</span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b7752a98dd1af692cfee651fee60fad"> 3829</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_IC2PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM3 Input capture 2 prescaler [1]</span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2655782a5a976b338f0a5bf798ff516d"> 3830</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_IC2F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 2 mode [3:0]</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1483fe00f2200a370b936e98a3ddb1f0"> 3831</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_IC2F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 2 mode [0]</span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9db5959d1c90e6614ae3dcb82d5fae5a"> 3832</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_IC2F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Output compare 2 mode [1]</span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b61306bdc04f20e3865861e78c5afcd"> 3833</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_IC2F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM3 Output compare 2 mode [2]</span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f8fae626a613bd679367a8b63f2df41"> 3834</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_IC2F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM3 Output compare 2 mode [3]</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;  <span class="comment">/*  TIM3 Capture/compare enable register 1 (_TIM3_CCER1) */</span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18389d2c9798fabf337295339d949ea8"> 3837</a></span>&#160;<span class="preprocessor">  #define _TIM3_CCER1_CC1E             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Capture/compare 1 output enable [0]</span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5de06d63343a3cc55fc6a075ead6b1b6"> 3838</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCER1_CC1P             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Capture/compare 1 output polarity [0]</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga98a07447bb11a0d723870a86583de9a0"> 3840</a></span>&#160;<span class="preprocessor">  #define _TIM3_CCER1_CC2E             ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM3 Capture/compare 2 output enable [0]</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae269b217c3ff2b77fdf28455b19efe36"> 3841</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCER1_CC2P             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Capture/compare 2 output polarity [0]</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;  <span class="comment">/*  TIM3 prescaler (_TIM3_PSCR) */</span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3393a02d7d96434794f0e15994cda943"> 3845</a></span>&#160;<span class="preprocessor">  #define _TIM3_PSCR_PSC               ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 clock prescaler [3:0]</span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga189481a78ba93bbaf39f9dc2c9656b10"> 3846</a></span>&#160;<span class="comment"></span>  #define _TIM3_PSCR_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM3 clock prescaler [0]</span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga867bcad05fcbc019434f6e9368f060a6"> 3847</a></span>&#160;<span class="comment"></span>  #define _TIM3_PSCR_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 clock prescaler [1]</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4afee0c41ba61f5020a16407c86b918"> 3848</a></span>&#160;<span class="comment"></span>  #define _TIM3_PSCR_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 clock prescaler [2]</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f6634d2aee1c850e73918adce9d50e4"> 3849</a></span>&#160;<span class="comment"></span>  #define _TIM3_PSCR_PSC3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM3 clock prescaler [3]</span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#endif // TIM3_AddressBase</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="comment">// 8-Bit Timer 4 (_TIM4)</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(TIM4_AddressBase)</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="comment">  /** @brief struct for controlling 8-Bit Timer 4 (_TIM4) */</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3862</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="comment">    /** @brief TIM4 Control register (_TIM4_CR) */</span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3865</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment"></span>    } CR;</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">    /** @brief Reserved registers on selected devices (2B) */</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">    #if defined(STM8S103) || defined(STM8S003) || defined(STM8S001)</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;      uint8_t      [2];</div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment">    /** @brief TIM4 Interrupt enable (_TIM4_IER) */</span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3882</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 7;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;    } IER;</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment">    /** @brief TIM4 Status register (_TIM4_SR) */</span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3889</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 7;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;    } SR;</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="comment">    /** @brief TIM4 Event Generation (_TIM4_EGR) */</span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3896</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 7;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;    } EGR;</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="comment">    /** @brief TIM4 8-bit counter register (_TIM4_CNTR) */</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3903</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 8-bit counter</span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="comment"></span>    } CNTR;</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="comment">    /** @brief TIM4 clock prescaler (_TIM4_PSCR) */</span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3908</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 3;    <span class="comment">///&lt; clock prescaler</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;    } PSCR;</div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;</div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment">    /** @brief TIM4 8-bit auto-reload register (_TIM4_ARR) */</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3915</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; auto-reload value</span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment"></span>    } ARR;</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;</div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">_TIM4_t</a>;</div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;</div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;  <span class="comment">/* Pointer to TIM4 registers */</span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fd9fa5128a8c610790c9f6a48100c77"> 3922</a></span>&#160;<span class="preprocessor">  #define _TIM4      _SFR(_TIM4_t,     TIM4_AddressBase)         </span><span class="comment">///&lt; TIM4 struct/bit access</span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4636a319989155c38ff7848b61056f7"> 3923</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR   _SFR(uint8_t,     TIM4_AddressBase+0x00)    <span class="comment">///&lt; TIM4 control register</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="comment"></span>  #if defined(STM8S103) || defined(STM8S003) || defined(STM8S001)  // 2B offset for selected devices</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;    <span class="comment">// 2B reserved</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">    #define _TIM4_IER   _SFR(uint8_t,  TIM4_AddressBase+0x03)    </span><span class="comment">///&lt; TIM4 interrupt enable register</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="comment"></span>    #define _TIM4_SR    _SFR(uint8_t,  TIM4_AddressBase+0x04)    <span class="comment">///&lt; TIM4 status register</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="comment"></span>    #define _TIM4_EGR   _SFR(uint8_t,  TIM4_AddressBase+0x05)    <span class="comment">///&lt; TIM4 event generation register</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="comment"></span>    #define _TIM4_CNTR  _SFR(uint8_t,  TIM4_AddressBase+0x06)    <span class="comment">///&lt; TIM4 counter register</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment"></span>    #define _TIM4_PSCR  _SFR(uint8_t,  TIM4_AddressBase+0x07)    <span class="comment">///&lt; TIM4 clock prescaler register</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="comment"></span>    #define _TIM4_ARR   _SFR(uint8_t,  TIM4_AddressBase+0x08)    <span class="comment">///&lt; TIM4 auto-reload register</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment"></span>  #else</div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5214d829fd6feab45b8246ce5529797b"> 3933</a></span>&#160;<span class="preprocessor">    #define _TIM4_IER   _SFR(uint8_t,  TIM4_AddressBase+0x01)    </span><span class="comment">///&lt; TIM4 interrupt enable register</span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae55e6945e234adc4b28954eab39087e4"> 3934</a></span>&#160;<span class="comment"></span>    #define _TIM4_SR    _SFR(uint8_t,  TIM4_AddressBase+0x02)    <span class="comment">///&lt; TIM4 status register</span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33f26d7c6551d1d24d63177f9acaf903"> 3935</a></span>&#160;<span class="comment"></span>    #define _TIM4_EGR   _SFR(uint8_t,  TIM4_AddressBase+0x03)    <span class="comment">///&lt; TIM4 event generation register</span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33796f0041d695cf74033910c0531d33"> 3936</a></span>&#160;<span class="comment"></span>    #define _TIM4_CNTR  _SFR(uint8_t,  TIM4_AddressBase+0x04)    <span class="comment">///&lt; TIM4 counter register</span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2185e1a70be3e70465f34a4df26e8067"> 3937</a></span>&#160;<span class="comment"></span>    #define _TIM4_PSCR  _SFR(uint8_t,  TIM4_AddressBase+0x05)    <span class="comment">///&lt; TIM4 clock prescaler register</span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a1cfb8ec32d4a88c118d484b4d284d4"> 3938</a></span>&#160;<span class="comment"></span>    #define _TIM4_ARR   _SFR(uint8_t,  TIM4_AddressBase+0x06)    <span class="comment">///&lt; TIM4 auto-reload register</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;  <span class="comment">/* TIM4 Module Reset Values */</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9ec2a3346753a3c98e4cc11dd7e7615"> 3943</a></span>&#160;<span class="preprocessor">  #define _TIM4_CR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM4 control register reset value</span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdc97542a8f9cf14866a208521f45cc0"> 3944</a></span>&#160;<span class="comment"></span>  #define _TIM4_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 interrupt enable register reset value</span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5deb60e026a8da40fa51bd056fe78242"> 3945</a></span>&#160;<span class="comment"></span>  #define _TIM4_SR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 status register reset value</span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c1550dea4f111c3ce28e0997e7f49fb"> 3946</a></span>&#160;<span class="comment"></span>  #define _TIM4_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 event generation register reset value</span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga24a0ae77488a3374ddb67dc7cd2e9686"> 3947</a></span>&#160;<span class="comment"></span>  #define _TIM4_CNTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 counter register reset value</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea1624af99d76b9397c568f4bc262a92"> 3948</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 clock prescaler register reset value</span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga364fc317c2d1ec8dc221569f0b2ef51c"> 3949</a></span>&#160;<span class="comment"></span>  #define _TIM4_ARR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM4 auto-reload register reset value</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;  <span class="comment">/* TIM4 Control register (_TIM4_CR) */</span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa546679d47c2ea6ac3384fcbe27a7dd9"> 3953</a></span>&#160;<span class="preprocessor">  #define _TIM4_CR_CEN                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM4 Counter enable [0]</span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga38818c7f10c7c47e658e87c5b90b9ab1"> 3954</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR_UDIS                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM4 Update disable [0]</span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5347e5b1d84fac97c804541b6a4d9a9b"> 3955</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR_URS                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM4 Update request source [0]</span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga42d49ab1d4a02ed0ef671337f749b90b"> 3956</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR_OPM                 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM4 One-pulse mode [0]</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a8d0a9bc704a57b7e69b7a4c3e80590"> 3958</a></span>&#160;<span class="preprocessor">  #define _TIM4_CR_ARPE                ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; TIM4 Auto-reload preload enable [0]</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;  <span class="comment">/*  TIM4 Interrupt enable (_TIM4_IER) */</span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa18f9c5fc7745611a1ffc7672d0f9d9f"> 3961</a></span>&#160;<span class="preprocessor">  #define _TIM4_IER_UIE                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM4 Update interrupt enable [0]</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;  <span class="comment">/*  TIM4 Status register (_TIM4_SR) */</span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaac98cf704de0ba24923728dca586a77c"> 3965</a></span>&#160;<span class="preprocessor">  #define _TIM4_SR_UIF                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM4 Update interrupt flag [0]</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;  <span class="comment">/*  TIM4 Event generation register (_TIM4_EGR) */</span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga25993e1e6acb06bb309626e6af0c7a65"> 3969</a></span>&#160;<span class="preprocessor">  #define _TIM4_EGR_UG                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM4 Update generation [0]</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;</div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;  <span class="comment">/* TIM4 Prescaler register (_TIM4_PSCR) */</span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b2565077c1d908fe7f47603c8627476"> 3973</a></span>&#160;<span class="preprocessor">  #define _TIM4_PSCR_PSC               ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM4 clock prescaler [2:0]</span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga120f14afa2d82cd79c767cc5185798c5"> 3974</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM4 clock prescaler [0]</span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1dcc2b152cc176c694def974725e4a0a"> 3975</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM4 clock prescaler [1]</span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac6f2682f0877b740ff929e8f62d4b223"> 3976</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM4 clock prescaler [2]</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#endif // TIM4_AddressBase</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;</div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="comment">// 16-Bit Timer 5 (_TIM5)</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(TIM5_AddressBase)</span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="comment">  /** @brief struct for controlling 16-Bit Timer 5 (_TIM5) */</span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3989</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="comment">    /** @brief TIM5 Control register 1 (_TIM5_CR1) */</span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 3992</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;</div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="comment">    /** @brief TIM5 Control register 2 (_TIM5_CR2) */</span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4003</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCPC    : 1;    <span class="comment">///&lt; Capture/compare preloaded control</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMS    : 1;    <span class="comment">///&lt; Capture/compare control update selection</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MMS     : 3;    <span class="comment">///&lt; Master mode selection</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;    } CR2;</div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;</div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">    /** @brief Slave mode control register (_TIM5_SMCR) */</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4014</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMS     : 3;    <span class="comment">///&lt; Clock/trigger/slave mode selection</span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TS      : 3;    <span class="comment">///&lt; Trigger selection</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSM     : 1;    <span class="comment">///&lt; Master/slave mode</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="comment"></span>    } SMCR;</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="comment">    /** @brief TIM5 Interrupt enable register (_TIM5_IER) */</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4023</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IE   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt enable</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IE   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt enable</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3IE   : 1;    <span class="comment">///&lt; Capture/compare 3 interrupt enable</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIE     : 1;    <span class="comment">///&lt; Trigger interrupt enable</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;    } IER;</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;</div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment">    /** @brief TIM5 Status register 1 (_TIM5_SR1) */</span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4035</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IF   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt flag</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IF   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt flag</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3IF   : 1;    <span class="comment">///&lt; Capture/compare 3 interrupt flag</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIF     : 1;    <span class="comment">///&lt; Trigger interrupt flag</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;    } SR1;</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;</div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment">    /** @brief TIM5 Status register 2 (_TIM5_SR2) */</span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4047</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1OF   : 1;    <span class="comment">///&lt; Capture/compare 1 overcapture flag</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2OF   : 1;    <span class="comment">///&lt; Capture/compare 2 overcapture flag</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3OF   : 1;    <span class="comment">///&lt; Capture/compare 3 overcapture flag</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;    } SR2;</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;</div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="comment">    /** @brief TIM5 Event generation register (_TIM5_EGR) */</span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4057</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1G    : 1;    <span class="comment">///&lt; Capture/compare 1 generation</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2G    : 1;    <span class="comment">///&lt; Capture/compare 2 generation</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3G    : 1;    <span class="comment">///&lt; Capture/compare 3 generation</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TG      : 1;    <span class="comment">///&lt; Trigger generation</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;    } EGR;</div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="comment">    /** @brief TIM5 Capture/compare mode register 1 (_TIM5_CCMR1) */</span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4069</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="comment">      /** @brief TIM5 Capture/compare mode register 1 (_TIM5_CCMR1, output mode) */</span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4072</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Compare 1 selection</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1PE   : 1;    <span class="comment">///&lt; Output compare 1 preload enable</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1M    : 3;    <span class="comment">///&lt; Output compare 1 mode</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;      } OUT;</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="comment">      /** @brief TIM5 Capture/compare mode register 1 (_TIM5_CCMR1, input mode) */</span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4081</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Capture 1 selection</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1PSC  : 2;    <span class="comment">///&lt; Input capture 1 prescaler</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1F    : 4;    <span class="comment">///&lt; Input capture 1 filter</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;    } CCMR1;</div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;</div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">    /** @brief TIM5 Capture/compare mode register 2 (_TIM5_CCMR2) */</span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4091</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="comment">      /** @brief TIM5 Capture/compare mode register 2 (_TIM5_CCMR2, output mode) */</span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4094</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2PE   : 1;    <span class="comment">///&lt; Output compare 2 preload enable</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2M    : 3;    <span class="comment">///&lt; Output compare 2 mode</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;     } OUT;</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="comment">      /** @brief TIM5 Capture/compare mode register 2 (_TIM5_CCMR2, input mode) */</span></div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4103</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2PSC  : 2;    <span class="comment">///&lt; Input capture 2 prescaler</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2F    : 4;    <span class="comment">///&lt; Input capture 2 filter</span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;    } CCMR2;</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="comment">    /** @brief TIM5 Capture/compare mode register 3 (_TIM5_CCMR3) */</span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4113</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="comment">      /** @brief TIM5 Capture/compare mode register 3 (_TIM5_CCMR3, output mode) */</span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4116</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3S    : 2;    <span class="comment">///&lt; Capture/compare 3 selection</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3PE   : 1;    <span class="comment">///&lt; Output compare 3 preload enable</span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3M    : 3;    <span class="comment">///&lt; Output compare 3 mode</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;      } OUT;</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment">      /** @brief TIM5 Capture/compare mode register 3 (_TIM5_CCMR3, input mode) */</span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4125</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3S    : 2;    <span class="comment">///&lt; Capture/compare 3 selection</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC3PSC  : 2;    <span class="comment">///&lt; Input capture 3 prescaler</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC3F    : 4;    <span class="comment">///&lt; Input capture 3 filter</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;    } CCMR3;</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;</div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment">    /** @brief TIM5 Capture/compare enable register 1 (_TIM5_CCER1) */</span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4135</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1E    : 1;    <span class="comment">///&lt; Capture/compare 1 output enable</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1P    : 1;    <span class="comment">///&lt; Capture/compare 1 output polarity</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2E    : 1;    <span class="comment">///&lt; Capture/compare 2 output enable</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2P    : 1;    <span class="comment">///&lt; Capture/compare 2 output polarity</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;    } CCER1;</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="comment">    /** @brief TIM5 Capture/compare enable register 2 (_TIM5_CCER2) */</span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4146</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3E    : 1;    <span class="comment">///&lt; Capture/compare 3 output enable</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3P    : 1;    <span class="comment">///&lt; Capture/compare 3 output polarity</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;    } CCER2;</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="comment">    /** @brief TIM5 16-bit counter high byte (_TIM5_CNTRH) */</span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4154</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [15:8]</span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="comment"></span>    } CNTRH;</div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;</div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="comment">    /** @brief TIM5 16-bit counter low byte (_TIM5_CNTRL) */</span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4160</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [7:0]</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="comment"></span>    } CNTRL;</div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;</div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="comment">    /** @brief TIM5 prescaler (_TIM5_PSCR) */</span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4166</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 4;    <span class="comment">///&lt; clock prescaler</span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;    } PSCR;</div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment">    /** @brief TIM5 16-bit auto-reload value high byte (_TIM5_ARRH) */</span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4173</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;  <span class="comment">///&lt; 16-bit auto-reload value [15:8]</span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="comment"></span>    } ARRH;</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="comment">    /** @brief TIM5 16-bit auto-reload value low byte (_TIM5_ARRL) */</span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4179</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;  <span class="comment">///&lt; 16-bit auto-reload value [7:0]</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="comment"></span>    } ARRL;</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="comment">    /** @brief TIM5 16-bit capture/compare value 1 high byte (_TIM5_CCR1H) */</span></div><div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4185</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 1 [15:8]</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="comment"></span>    } CCR1H;</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;</div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="comment">    /** @brief TIM5 16-bit capture/compare value 1 low byte (_TIM5_CCR1L) */</span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4191</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 1 [7:0]</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment"></span>    } CCR1L;</div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;</div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="comment">    /** @brief TIM5 16-bit capture/compare value 2 high byte (_TIM5_CCR2H) */</span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4197</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [15:8]</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="comment"></span>    } CCR2H;</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">    /** @brief TIM5 16-bit capture/compare value 2 low byte (_TIM5_CCR2L) */</span></div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4203</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [7:0]</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment"></span>    } CCR2L;</div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment">    /** @brief TIM5 16-bit capture/compare value 3 high byte (_TIM5_CCR3H) */</span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4209</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR3    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 3 [15:8]</span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="comment"></span>    } CCR3H;</div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;</div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="comment">    /** @brief TIM5 16-bit capture/compare value 3 low byte (_TIM5_CCR3L) */</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4215</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR3    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 3 [7:0]</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="comment"></span>    } CCR3L;</div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;</div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t">_TIM5_t</a>;</div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;</div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;  <span class="comment">/* Pointer to TIM5 registers */</span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad44fdbb389941b7dbc846d4353bccc6f"> 4222</a></span>&#160;<span class="preprocessor">  #define _TIM5        _SFR(_TIM5_t,   TIM5_AddressBase)         </span><span class="comment">///&lt; TIM5 struct/bit access</span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d659dfe6328ec9d371fda5e5a83826e"> 4223</a></span>&#160;<span class="comment"></span>  #define _TIM5_CR1    _SFR(uint8_t,   TIM5_AddressBase+0x00)    <span class="comment">///&lt; TIM5 control register 1</span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga16f00da20071ba507b738a772ba8b160"> 4224</a></span>&#160;<span class="comment"></span>  #define _TIM5_CR2    _SFR(uint8_t,   TIM5_AddressBase+0x01)    <span class="comment">///&lt; TIM5 control register 2</span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2f630ea1f4c42074c65e5970b468c4b"> 4225</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMCR   _SFR(uint8_t,   TIM5_AddressBase+0x02)    <span class="comment">///&lt; TIM5 Slave mode control register</span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf23496dc991ba1cab9221051b762339d"> 4226</a></span>&#160;<span class="comment"></span>  #define _TIM5_IER    _SFR(uint8_t,   TIM5_AddressBase+0x03)    <span class="comment">///&lt; TIM5 interrupt enable register</span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d09b4a539989a37842430bbd05e3cb5"> 4227</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR1    _SFR(uint8_t,   TIM5_AddressBase+0x04)    <span class="comment">///&lt; TIM5 status register 1</span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85e259a4ba85b6c2212c3c3eb7531bdd"> 4228</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR2    _SFR(uint8_t,   TIM5_AddressBase+0x05)    <span class="comment">///&lt; TIM5 status register 2</span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa413ab8b8e9f39d83b219040e1c6dbe9"> 4229</a></span>&#160;<span class="comment"></span>  #define _TIM5_EGR    _SFR(uint8_t,   TIM5_AddressBase+0x06)    <span class="comment">///&lt; TIM5 Event generation register</span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c2517f34bbf1d6efa170095f884d34f"> 4230</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1  _SFR(uint8_t,   TIM5_AddressBase+0x07)    <span class="comment">///&lt; TIM5 Capture/compare mode register 1</span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85c49196d45ce513804d4450cdb7fcdc"> 4231</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2  _SFR(uint8_t,   TIM5_AddressBase+0x08)    <span class="comment">///&lt; TIM5 Capture/compare mode register 2</span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0816064ee06083a45c8c20965a47ff7"> 4232</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3  _SFR(uint8_t,   TIM5_AddressBase+0x09)    <span class="comment">///&lt; TIM5 Capture/compare mode register 3</span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga786e05b0d86c64191d661866456b43ad"> 4233</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCER1  _SFR(uint8_t,   TIM5_AddressBase+0x0A)    <span class="comment">///&lt; TIM5 Capture/compare enable register 1</span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad59e6d603e4d93ca61c985af708697b2"> 4234</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCER2  _SFR(uint8_t,   TIM5_AddressBase+0x0B)    <span class="comment">///&lt; TIM5 Capture/compare enable register 2</span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4266b64f50fb96c199421e0f656278a4"> 4235</a></span>&#160;<span class="comment"></span>  #define _TIM5_CNTRH  _SFR(uint8_t,   TIM5_AddressBase+0x0C)    <span class="comment">///&lt; TIM5 counter register high byte</span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d603c2da8ecd3f27b200b6f11863f7b"> 4236</a></span>&#160;<span class="comment"></span>  #define _TIM5_CNTRL  _SFR(uint8_t,   TIM5_AddressBase+0x0D)    <span class="comment">///&lt; TIM5 counter register low byte</span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48d946fdddd85a51731110f731ed70df"> 4237</a></span>&#160;<span class="comment"></span>  #define _TIM5_PSCR   _SFR(uint8_t,   TIM5_AddressBase+0x0E)    <span class="comment">///&lt; TIM5 clock prescaler register</span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9789aa1f620637eeab6a93bedc0d8773"> 4238</a></span>&#160;<span class="comment"></span>  #define _TIM5_ARRH   _SFR(uint8_t,   TIM5_AddressBase+0x0F)    <span class="comment">///&lt; TIM5 auto-reload register high byte</span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3228c5444db6faa36b9af29afd32aafd"> 4239</a></span>&#160;<span class="comment"></span>  #define _TIM5_ARRL   _SFR(uint8_t,   TIM5_AddressBase+0x10)    <span class="comment">///&lt; TIM5 auto-reload register low byte</span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae46367e5f78700652a65982b9c81a124"> 4240</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR1H  _SFR(uint8_t,   TIM5_AddressBase+0x11)    <span class="comment">///&lt; TIM5 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57673e5f89ae8c9238523dbd744899c9"> 4241</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR1L  _SFR(uint8_t,   TIM5_AddressBase+0x12)    <span class="comment">///&lt; TIM5 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03a5fad18e9c5c3ea48d9cfc42444488"> 4242</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR2H  _SFR(uint8_t,   TIM5_AddressBase+0x13)    <span class="comment">///&lt; TIM5 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d365c498db688eaacad69a2166ed4c6"> 4243</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR2L  _SFR(uint8_t,   TIM5_AddressBase+0x14)    <span class="comment">///&lt; TIM5 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaadade5f45292bc45712437e7ed340bfa"> 4244</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR3H  _SFR(uint8_t,   TIM5_AddressBase+0x15)    <span class="comment">///&lt; TIM5 16-bit capture/compare value 3 high byte</span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga36a545b91efe2a1638d30cb5b375fec4"> 4245</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR3L  _SFR(uint8_t,   TIM5_AddressBase+0x16)    <span class="comment">///&lt; TIM5 16-bit capture/compare value 3 low byte</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;</div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;  <span class="comment">/* TIM5 Module Reset Values */</span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bb1eb1f64fcedc24c3dadd288430183"> 4249</a></span>&#160;<span class="preprocessor">  #define _TIM5_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM5 control register 1 reset value</span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga36a2794d402cdb8de431edbfbac49f05"> 4250</a></span>&#160;<span class="comment"></span>  #define _TIM5_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 control register 2 reset value</span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a226e434f0b5cf5f423bc5e7876d99b"> 4251</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Slave mode control register reset value</span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec33ca124c33c459b497be0c950e0471"> 4252</a></span>&#160;<span class="comment"></span>  #define _TIM5_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 interrupt enable register reset value</span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8829bf6b640cdca02070dc07bc510186"> 4253</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 status register 1 reset value</span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae01d1d005f795db05528c42598a0ef32"> 4254</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 status register 2 reset value</span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae7f88c1d561171c141f6388c356eecf7"> 4255</a></span>&#160;<span class="comment"></span>  #define _TIM5_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Event generation register reset value</span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga82b4f475c5b9b77f69850c20e1967a3b"> 4256</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae57a3eb72910079cda1c0e3e1fef6fe1"> 4257</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1cb2d5a8739f477f9b76e6dc9e03b45"> 4258</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Capture/compare mode register 3 reset value</span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88f6c87c0c8586f8e77afdc321841ffc"> 4259</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea9cc80cb9f72af4ccd61af441a7c6a0"> 4260</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCER2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Capture/compare enable register 2 reset value</span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac296b42d4c9179f4c1d846c0851c22db"> 4261</a></span>&#160;<span class="comment"></span>  #define _TIM5_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 counter register high byte reset value</span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59d0ae431d86411ccd39a6b8b9179a68"> 4262</a></span>&#160;<span class="comment"></span>  #define _TIM5_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 counter register low byte reset value</span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8894a320012e692164e2c1eeff01ade"> 4263</a></span>&#160;<span class="comment"></span>  #define _TIM5_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 clock prescaler register reset value</span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46180b5fc685b2ceb97ff2239de1873e"> 4264</a></span>&#160;<span class="comment"></span>  #define _TIM5_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM5 auto-reload register high byte reset value</span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac114885ceb68642c0a583110f3b4c62c"> 4265</a></span>&#160;<span class="comment"></span>  #define _TIM5_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM5 auto-reload register low byte reset value</span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca16a9d6e86aae3185b89c6f632caf6e"> 4266</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0866417510469927b15f7812231732e"> 4267</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac35eabc727a45c76a5eefbfe05b6f298"> 4268</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4bd211b69de4bed4b17dc68d657f4b1"> 4269</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabb8f2be52f3d6ec70f7d627f322f1717"> 4270</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR3H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 16-bit capture/compare value 3 high byte reset value</span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1cda303ea43ffa051671546fc61236bb"> 4271</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR3L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 16-bit capture/compare value 3 low byte reset value</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;</div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;  <span class="comment">/* TIM5 Control register (_TIM5_CR1) */</span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga19e6a1e09c4884da3f4d8c86e9553498"> 4275</a></span>&#160;<span class="preprocessor">  #define _TIM5_CR1_CEN                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM5 Counter enable [0]</span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3ba5245deb7784acd33801c7ff06947"> 4276</a></span>&#160;<span class="comment"></span>  #define _TIM5_CR1_UDIS               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM5 Update disable [0]</span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac2539e7e2f443f6629ed61d1ad8f0fe8"> 4277</a></span>&#160;<span class="comment"></span>  #define _TIM5_CR1_URS                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM5 Update request source [0]</span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09ab08a7e9f084eb401dbd62d7d6692c"> 4278</a></span>&#160;<span class="comment"></span>  #define _TIM5_CR1_OPM                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM5 One-pulse mode [0]</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d2bf90f405f2379e8fa90722b61e9e3"> 4280</a></span>&#160;<span class="preprocessor">  #define _TIM5_CR1_ARPE               ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; TIM5 Auto-reload preload enable [0]</span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;  <span class="comment">/* TIM5 Control register (_TIM5_CR2) */</span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeeef4cc6e9cec5034a53b862c881a6f0"> 4283</a></span>&#160;<span class="preprocessor">  #define _TIM5_CR2_CCPC               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM5 Capture/compare preloaded control [0]</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="comment"></span>  // reserved [1]</div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9efa5c937dfc31d70dfc37e63f924ef8"> 4285</a></span>&#160;<span class="preprocessor">  #define _TIM5_CR2_COMS               ((uint8_t) (0x01 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM5 Capture/compare control update selection [0]</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7abbf4d04bcf7026d4f29bd2958706b6"> 4287</a></span>&#160;<span class="preprocessor">  #define _TIM5_CR2_MMS                ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM5 Master mode selection [2:0]</span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac7fd7c28df57ded3a4ad1136f28ebe83"> 4288</a></span>&#160;<span class="comment"></span>  #define _TIM5_CR2_MMS0               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Master mode selection [0]</span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf76e6247cfe8252b110692ead45cce6"> 4289</a></span>&#160;<span class="comment"></span>  #define _TIM5_CR2_MMS1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM5 Master mode selection [1]</span></div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0eab0a502ce68822c81e171597c4663c"> 4290</a></span>&#160;<span class="comment"></span>  #define _TIM5_CR2_MMS2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM5 Master mode selection [2]</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;</div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;  <span class="comment">/* TIM5 Slave mode control register (_TIM5_SMCR) */</span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae472d15991e00ffa5763c323d2583ef7"> 4294</a></span>&#160;<span class="preprocessor">  #define _TIM5_SMCR_SMS               ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM5 Clock/trigger/slave mode selection [2:0]</span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46adf99b3f574d2aaf40b25e9b919129"> 4295</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMCR_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM5 Clock/trigger/slave mode selection [0]</span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae0e42e88c58bb9fd8ce5234f47eb95a6"> 4296</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMCR_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM5 Clock/trigger/slave mode selection [1]</span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15af59653daf82bb2df716c024f9dabc"> 4297</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMCR_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM5 Clock/trigger/slave mode selection [2]</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e9836be925b7e5437744e019aad75ce"> 4299</a></span>&#160;<span class="preprocessor">  #define _TIM5_SMCR_TS                ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM5 Trigger selection [2:0]</span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa65305326044a6de5afbe7eef036127"> 4300</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMCR_TS0               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Trigger selection [0]</span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga13edf04ea618d7c70ffd2afedaf02490"> 4301</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMCR_TS1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM5 Trigger selection [1]</span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf49e3d575c5db6708dafdc02ceca0914"> 4302</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMCR_TS2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM5 Trigger selection [2]</span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacbc54faa442acefae96a4728e6a33231"> 4303</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMCR_MSM               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM5 Master/slave mode [0]</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;  <span class="comment">/* TIM5 Interrupt enable (_TIM5_IER) */</span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga584c7de37e5af507c5338dfde1dbb63b"> 4306</a></span>&#160;<span class="preprocessor">  #define _TIM5_IER_UIE                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM5 Update interrupt enable [0]</span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61de105cc931dcc5bdb1b2a452348ce9"> 4307</a></span>&#160;<span class="comment"></span>  #define _TIM5_IER_CC1IE              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM5 Capture/compare 1 interrupt enable [0]</span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga39ce7720980ccfe4c659784bccd55680"> 4308</a></span>&#160;<span class="comment"></span>  #define _TIM5_IER_CC2IE              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM5 Capture/compare 2 interrupt enable [0]</span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0470d38f12b9743fd25dd1c5c6061941"> 4309</a></span>&#160;<span class="comment"></span>  #define _TIM5_IER_CC3IE              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM5 Capture/compare 3 interrupt enable [0]</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa98fa3dde338aab5c952e12d5765c4a8"> 4311</a></span>&#160;<span class="preprocessor">  #define _TIM5_IER_TIE                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; TIM5 Trigger interrupt enable [0]</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;</div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;  <span class="comment">/*  TIM5 Status register 1 (_TIM5_SR1) */</span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5217e42e43d1c71eb7d89ada89e8ba54"> 4315</a></span>&#160;<span class="preprocessor">  #define _TIM5_SR1_UIF                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM5 Update interrupt flag [0]</span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd04dde0832c00daf729fd7fd0ed4415"> 4316</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR1_CC1IF              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM5 Capture/compare 1 interrupt flag [0]</span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga276a0160debb33f6d80c36680a94d264"> 4317</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR1_CC2IF              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM5 Capture/compare 2 interrupt flag [0]</span></div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee573a5f61b4f32e9becc1c629064487"> 4318</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR1_CC3IF              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM5 Capture/compare 3 interrupt flag [0]</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac746223b897048fd6f12244865d6cec8"> 4320</a></span>&#160;<span class="preprocessor">  #define _TIM5_SR1_TIF                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; TIM5 Trigger interrupt flag [0]</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;  <span class="comment">/*  TIM5 Status register 2 (_TIM5_SR2) */</span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga94afe52b4b95f2deb000355a2dd4e783"> 4325</a></span>&#160;<span class="preprocessor">  #define _TIM5_SR2_CC1OF              ((uint8_t) (0x01 &lt;&lt; 1))   </span><span class="comment">///&lt; TIM5 Capture/compare 1 overcapture flag [0]</span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad013ac0a2516d1d69195549dcc2f17c9"> 4326</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR2_CC2OF              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM5 Capture/compare 2 overcapture flag [0]</span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7443c30ea6529219a8dd982428e02ea7"> 4327</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR2_CC3OF              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM5 Capture/compare 3 overcapture flag [0]</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;  <span class="comment">/*  TIM5 Event generation register (_TIM5_EGR) */</span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6eff8fa37105bf06a58c973ea9f02e1a"> 4331</a></span>&#160;<span class="preprocessor">  #define _TIM5_EGR_UG                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM5 Update generation [0]</span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga019f955d2b8bc19a4cb43999e6c127d8"> 4332</a></span>&#160;<span class="comment"></span>  #define _TIM5_EGR_CC1G               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM5 Capture/compare 1 generation [0]</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab41aa1ca081ba6b68030a0203ef008c8"> 4333</a></span>&#160;<span class="comment"></span>  #define _TIM5_EGR_CC2G               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM5 Capture/compare 2 generation [0]</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1df8ee0ceb674d812e7e683f4d1c6e2b"> 4334</a></span>&#160;<span class="comment"></span>  #define _TIM5_EGR_CC3G               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM5 Capture/compare 3 generation [0]</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae04a36a5ef785b04a04d387a2923bfa4"> 4336</a></span>&#160;<span class="preprocessor">  #define _TIM5_EGR_TG                 ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; TIM5 Trigger generation [0]</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;  <span class="comment">/*  TIM5 Capture/compare mode register 1 (_TIM5_CCMR1). Output mode */</span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4457ea3a0be304e85375e7544e7780b"> 4340</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCMR1_CC1S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM5 Compare 1 selection [1:0]</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga431b30b5c0c0aaedc8aca329fc1a588b"> 4341</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_CC1S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM5 Compare 1 selection [0]</span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd3cbbe4d3ff808261d387060005810c"> 4342</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_CC1S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM5 Compare 1 selection [1]</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafacfb14a8a1c5f92bd6bd2371b74e80b"> 4344</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCMR1_OC1PE            ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; TIM5 Output compare 1 preload enable [0]</span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4146536db1f294af0262a31e1a45647e"> 4345</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_OC1M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Output compare 1 mode [2:0]</span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97dab3a412518c7bce462cef3a6bb998"> 4346</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_OC1M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Output compare 1 mode [0]</span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4e754db9178017fdbcd66bd90005ae0"> 4347</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_OC1M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM5 Output compare 1 mode [1]</span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9863c274cba5768f26f403f33b30d593"> 4348</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_OC1M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM5 Output compare 1 mode [2]</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;</div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;  <span class="comment">/*  TIM5 Capture/compare mode register 1 (_TIM5_CCMR1). Input mode */</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;  <span class="comment">// _TIM5_CC1S [1:0] defined above</span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef44e378437b4c38bd990aa0c2f965f1"> 4353</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCMR1_IC1PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM5 Input capture 1 prescaler [1:0]</span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f006f16d5d11536865efc1168cd6cc7"> 4354</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_IC1PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM5 Input capture 1 prescaler [0]</span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9adfe2b2148d783d317355df02e4ef6b"> 4355</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_IC1PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM5 Input capture 1 prescaler [1]</span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1de8e6fa5cfef15960a2243da03a8a77"> 4356</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_IC1F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Output compare 1 mode [3:0]</span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6148b17c27fcd86fbc1cb1dd9d539ee8"> 4357</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_IC1F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Input capture 1 filter [0]</span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab40e922d4b624ce550eb62446d61644f"> 4358</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_IC1F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM5 Input capture 1 filter [1]</span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b75043d9fa245d80a6bea2a61a5d590"> 4359</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_IC1F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM5 Input capture 1 filter [2]</span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0082f92156c4a7ddb2b2328f3a5ad16a"> 4360</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_IC1F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM5 Input capture 1 filter [3]</span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;  <span class="comment">/*  TIM5 Capture/compare mode register 2 (_TIM5_CCMR2). Output mode */</span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2df1fa02a56defd72dfab6764807cc2e"> 4363</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCMR2_CC2S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM5 Compare 2 selection [1:0]</span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga804cc90e8618046478e982d569f63e17"> 4364</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_CC2S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM5 Compare 2 selection [0]</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga06dd3190c7786597165db088c79b78f9"> 4365</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_CC2S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM5 Compare 2 selection [1]</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c662d7d98a2c2cb34235f6f1bfb5e43"> 4367</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCMR2_OC2PE            ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; TIM5 Output compare 2 preload enable [0]</span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81c9be9a10c2a4193d23f4f453adf610"> 4368</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_OC2M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Output compare 2 mode [2:0]</span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga26d4a1ed1386c751c0ef7d793aa00339"> 4369</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_OC2M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Output compare 2 mode [0]</span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac91f1026dec83368dc29145da37dd1df"> 4370</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_OC2M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM5 Output compare 2 mode [1]</span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga231011b2992d89e593683f17965373d6"> 4371</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_OC2M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM5 Output compare 2 mode [2]</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;</div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;  <span class="comment">/*  TIM5 Capture/compare mode register 2 (_TIM5_CCMR2). Input mode */</span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;  <span class="comment">// _TIM5_CC2S [1:0] defined above</span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga465b608b5103dc68d7834a952183e5fa"> 4376</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCMR2_IC2PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM5 Input capture 2 prescaler [1:0]</span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18be53cad4bcd51beb307071e25de8cf"> 4377</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_IC2PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM5 Input capture 2 prescaler [0]</span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e69d855ba9323072b6ab7c7273a4217"> 4378</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_IC2PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM5 Input capture 2 prescaler [1]</span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c1c3d5c8608c72e4e0bdf4ceb90c780"> 4379</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_IC2F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Output compare 2 mode [3:0]</span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ed24c177c8e31fdb00dd5674d279a1b"> 4380</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_IC2F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Input capture 2 filter [0]</span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga657e0b8d25f6aedf4a7c39d6dda3416c"> 4381</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_IC2F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM5 Input capture 2 filter [1]</span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga51c87e23132c31f7ebc2a85539102ada"> 4382</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_IC2F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM5 Input capture 2 filter [2]</span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff9599c61916be1e655bf5dcfe065cab"> 4383</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_IC2F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM5 Input capture 2 filter [3]</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;  <span class="comment">/*  TIM5 Capture/compare mode register 3 (_TIM5_CCMR3). Output mode */</span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3308cb07772ee50d4976dffe4ce53b2c"> 4386</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCMR3_CC3S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM5 Compare 3 selection [1:0]</span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d5e2f79fd4c89a7040ef73128bfc89a"> 4387</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_CC3S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM5 Compare 3 selection [0]</span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3d087c1ac0b8d154225f1fd4eea70b8"> 4388</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_CC3S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM5 Compare 3 selection [1]</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b0a553fe830e55882dab6efa2e52275"> 4390</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCMR3_OC3PE            ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; TIM5 Output compare 3 preload enable [0]</span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga465b850b3228bc59a961fe100cba457a"> 4391</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_OC3M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Output compare 3 mode [2:0]</span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fcbfc355544d4bd9f1a65468048f72f"> 4392</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_OC3M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Output compare 3 mode [0]</span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c71acc8001c476c87741ebf82746615"> 4393</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_OC3M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM5 Output compare 3 mode [1]</span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae74124f0969074cd74e12031962204ec"> 4394</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_OC3M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM5 Output compare 3 mode [2]</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;</div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;  <span class="comment">/*  TIM5 Capture/compare mode register 3 (_TIM5_CCMR3). Input mode */</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;  <span class="comment">// _TIM5_CC3S [1:0] defined above</span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2af2e61a96116aa885eb9ea8e804dddb"> 4399</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCMR3_IC3PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM5 Input capture 3 prescaler [1:0]</span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga637efe829609f1f8ec5249bb6c58f2c0"> 4400</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_IC3PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM5 Input capture 3 prescaler [0]</span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5c9a0ca47b6674efd41100903753989"> 4401</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_IC3PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM5 Input capture 3 prescaler [1]</span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga50de8c2488186f09d1a683269910bcbc"> 4402</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_IC3F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Output compare 3 mode [3:0]</span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac7800c1e6e16192f1dd96437a98dd0b6"> 4403</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_IC3F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM5 Input capture 3 filter [0]</span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacf4cd8e732ae8a85646a85c5885aa271"> 4404</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_IC3F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM5 Input capture 3 filter [1]</span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga662437066597e3fe9a0819c78670c098"> 4405</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_IC3F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM5 Input capture 3 filter [2]</span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec5f1cbdb8a04050a81603e17ddf5514"> 4406</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_IC3F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM5 Input capture 3 filter [3]</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;  <span class="comment">/*  TIM5 Capture/compare enable register 1 (_TIM5_CCER1) */</span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga99c7e0a5733dba29c5587ac30d2465ee"> 4409</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCER1_CC1E             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM5 Capture/compare 1 output enable [0]</span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56e21436ced4037c26f413a3bd3e9659"> 4410</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCER1_CC1P             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM5 Capture/compare 1 output polarity [0]</span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f466d14a6704066ebd1ee78b32e6bc4"> 4412</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCER1_CC2E             ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM5 Capture/compare 2 output enable [0]</span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga93b51a4228455807e2722b4becb4b422"> 4413</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCER1_CC2P             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM5 Capture/compare 2 output polarity [0]</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;</div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;  <span class="comment">/*  TIM5 Capture/compare enable register 2 (_TIM5_CCER2) */</span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac769d4afd1a13d827ac582293e433c1d"> 4417</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCER2_CC3E             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM5 Capture/compare 3 output enable [0]</span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4c1c75bf5fcda45c62b54dcde4892d0"> 4418</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCER2_CC3P             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM5 Capture/compare 3 output polarity [0]</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;</div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;  <span class="comment">/*  TIM5 prescaler (_TIM5_PSCR) */</span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07cc1719664b5ea71164fbb737127673"> 4422</a></span>&#160;<span class="preprocessor">  #define _TIM5_PSCR_PSC               ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; TIM5 clock prescaler [3:0]</span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b62445d7521e247254b6e46a321de6c"> 4423</a></span>&#160;<span class="comment"></span>  #define _TIM5_PSCR_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM5 clock prescaler [0]</span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c6dd3ae27b4fde26bc31c0b173cac9f"> 4424</a></span>&#160;<span class="comment"></span>  #define _TIM5_PSCR_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM5 clock prescaler [1]</span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0729197bf2cf65a9d93b0524144b6598"> 4425</a></span>&#160;<span class="comment"></span>  #define _TIM5_PSCR_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM5 clock prescaler [2]</span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac252225fe3b3fa0fe5abfe1ab570d630"> 4426</a></span>&#160;<span class="comment"></span>  #define _TIM5_PSCR_PSC3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM5 clock prescaler [3]</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;</div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#endif // TIM5_AddressBase</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;</div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;</div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;</div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="comment">// 8-Bit Timer 6 (_TIM6)</span></div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(TIM6_AddressBase)</span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="comment">  /** @brief struct for controlling 8-Bit Timer 6 (_TIM6) */</span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4439</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="comment">    /** @brief TIM6 Control register (_TIM6_CR1) */</span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4442</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="comment">    /** @brief TIM6 Control register (_TIM6_CR2) */</span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4453</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MMS     : 3;    <span class="comment">///&lt; Master mode selection</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;    } CR2;</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;</div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="comment">    /** @brief Slave mode control register (_TIM6_SMCR) */</span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4461</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMS     : 3;    <span class="comment">///&lt; Clock/trigger/slave mode selection</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TS      : 3;    <span class="comment">///&lt; Trigger selection</span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSM     : 1;    <span class="comment">///&lt; Master/slave mode</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;    } SMCR;</div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;</div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="comment">    /** @brief TIM6 Interrupt enable (_TIM6_IER) */</span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4471</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 7;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;    } IER;</div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;</div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="comment">    /** @brief TIM6 Status register (_TIM6_SR) */</span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4478</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 7;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;    } SR;</div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;</div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="comment">    /** @brief TIM6 Event Generation (_TIM6_EGR) */</span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4485</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 7;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;    } EGR;</div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;</div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="comment">    /** @brief TIM6 8-bit counter register (_TIM6_CNTR) */</span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4492</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;  <span class="comment">///&lt; 8-bit counter</span></div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="comment"></span>    } CNTR;</div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="comment">    /** @brief TIM6 clock prescaler (_TIM6_PSCR) */</span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4497</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 3;    <span class="comment">///&lt; clock prescaler</span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;    } PSCR;</div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;</div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="comment">    /** @brief TIM6 8-bit auto-reload register (_TIM6_ARR) */</span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4504</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; auto-reload value</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="comment"></span>    } ARR;</div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;</div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t">_TIM6_t</a>;</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;</div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;  <span class="comment">/* Pointer to TIM6 registers */</span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1e6f9697fe6298a9facc8817374210d7"> 4511</a></span>&#160;<span class="preprocessor">  #define _TIM6      _SFR(_TIM6_t,     TIM6_AddressBase)         </span><span class="comment">///&lt; TIM6 struct/bit access</span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2505ad481ffef1468529fe95b639764"> 4512</a></span>&#160;<span class="comment"></span>  #define _TIM6_CR   _SFR(uint8_t,     TIM6_AddressBase+0x00)    <span class="comment">///&lt; TIM6 control register</span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c0deab8085eb51f387fb24c5af5f6cf"> 4513</a></span>&#160;<span class="comment"></span>  #define _TIM6_IER  _SFR(uint8_t,     TIM6_AddressBase+0x01)    <span class="comment">///&lt; TIM6 interrupt enable register</span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3eb68e520b15c9b4e77c273327ae6fb5"> 4514</a></span>&#160;<span class="comment"></span>  #define _TIM6_SR   _SFR(uint8_t,     TIM6_AddressBase+0x02)    <span class="comment">///&lt; TIM6 status register</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ca5907e94ed2f3a1d379426a4613452"> 4515</a></span>&#160;<span class="comment"></span>  #define _TIM6_EGR  _SFR(uint8_t,     TIM6_AddressBase+0x03)    <span class="comment">///&lt; TIM6 event generation register</span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae76fa08f5b412de7356272ec23656a06"> 4516</a></span>&#160;<span class="comment"></span>  #define _TIM6_CNTR _SFR(uint8_t,     TIM6_AddressBase+0x04)    <span class="comment">///&lt; TIM6 counter register</span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8cde0770478b35951ac88815c9505e45"> 4517</a></span>&#160;<span class="comment"></span>  #define _TIM6_PSCR _SFR(uint8_t,     TIM6_AddressBase+0x05)    <span class="comment">///&lt; TIM6 clock prescaler register</span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09103d46e7fbc962670e519789c826be"> 4518</a></span>&#160;<span class="comment"></span>  #define _TIM6_ARR  _SFR(uint8_t,     TIM6_AddressBase+0x06)    <span class="comment">///&lt; TIM6 auto-reload register</span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;</div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;  <span class="comment">/* TIM6 Module Reset Values */</span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8040d2a021d393ad52f542751b626474"> 4522</a></span>&#160;<span class="preprocessor">  #define _TIM6_CR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM6 control register reset value</span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72c01ec295eb9f2cab26ab888d3186da"> 4523</a></span>&#160;<span class="comment"></span>  #define _TIM6_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM6 interrupt enable register reset value</span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3803207ab1d2a658d1630b2f79a181e"> 4524</a></span>&#160;<span class="comment"></span>  #define _TIM6_SR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; TIM6 status register reset value</span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa72c4318a0a08bf201fd125231284478"> 4525</a></span>&#160;<span class="comment"></span>  #define _TIM6_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM6 event generation register reset value</span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga004d108f047cab8e4a42f9c0dfd200dc"> 4526</a></span>&#160;<span class="comment"></span>  #define _TIM6_CNTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM6 counter register reset value</span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0f96d4464662425b3d0ab41e28ea612"> 4527</a></span>&#160;<span class="comment"></span>  #define _TIM6_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM6 clock prescaler register reset value</span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d8f3fd930b0c270bdeac3ab1665b87c"> 4528</a></span>&#160;<span class="comment"></span>  #define _TIM6_ARR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM6 auto-reload register reset value</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;</div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;  <span class="comment">/* TIM6 Control register (_TIM6_CR1) */</span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec2042e4cf953c79273d5a6bdb6fe99b"> 4532</a></span>&#160;<span class="preprocessor">  #define _TIM6_CR1_CEN                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM6 Counter enable [0]</span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01892669fa4861b2eb4e7e0bb77496ba"> 4533</a></span>&#160;<span class="comment"></span>  #define _TIM6_CR1_UDIS               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM6 Update disable [0]</span></div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga982aeda68f44dd4d45d404758bf8b9e9"> 4534</a></span>&#160;<span class="comment"></span>  #define _TIM6_CR1_URS                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM6 Update request source [0]</span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ffa44b319f17a7eb28f6c4b51dd8c9e"> 4535</a></span>&#160;<span class="comment"></span>  #define _TIM6_CR1_OPM                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM6 One-pulse mode [0]</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae69a6d7aae213e283664fe7e132c3d2e"> 4537</a></span>&#160;<span class="preprocessor">  #define _TIM6_CR1_ARPE               ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; TIM6 Auto-reload preload enable [0]</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;  <span class="comment">/* TIM6 Control register (_TIM6_CR2) */</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga738a91551bfb559423ddf51835e76188"> 4541</a></span>&#160;<span class="preprocessor">  #define _TIM6_CR2_MMS                ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM6 Master mode selection [2:0]</span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga38bfef6e7245f26bf80011a6c46738f0"> 4542</a></span>&#160;<span class="comment"></span>  #define _TIM6_CR2_MMS0               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM6 Master mode selection [0]</span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab5c2a375b0ac1fdeb30d0ecfd72af54c"> 4543</a></span>&#160;<span class="comment"></span>  #define _TIM6_CR2_MMS1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM6 Master mode selection [1]</span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaef835d457185cef13c2e3fc812ddc09"> 4544</a></span>&#160;<span class="comment"></span>  #define _TIM6_CR2_MMS2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM6 Master mode selection [2]</span></div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;</div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;  <span class="comment">/* Slave mode control register (_TIM6_SMCR) */</span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabbca79dba75bc0a71dca2b3395468a02"> 4548</a></span>&#160;<span class="preprocessor">  #define _TIM6_SMCR_SMS               ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM6 Clock/trigger/slave mode selection [2:0]</span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d3aa47719ae177d916cca90ff5323fa"> 4549</a></span>&#160;<span class="comment"></span>  #define _TIM6_SMCR_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM6 Clock/trigger/slave mode selection [0]</span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga12b3fd4e1416f740ef4eb6a080e5bab5"> 4550</a></span>&#160;<span class="comment"></span>  #define _TIM6_SMCR_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM6 Clock/trigger/slave mode selection [1]</span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaacc9ae54755d5da8d066f22b1f35708b"> 4551</a></span>&#160;<span class="comment"></span>  #define _TIM6_SMCR_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM6 Clock/trigger/slave mode selection [2]</span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6db1452c6a51b03e9ba49460f6d63d4b"> 4553</a></span>&#160;<span class="preprocessor">  #define _TIM6_SMCR_TS                ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM6 Trigger selection [2:0]</span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2533abab0c9b9b57488ea95a9e22f94a"> 4554</a></span>&#160;<span class="comment"></span>  #define _TIM6_SMCR_TS0               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM6 Trigger selection [0]</span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d48cf988bd3c426824e22329764fef0"> 4555</a></span>&#160;<span class="comment"></span>  #define _TIM6_SMCR_TS1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM6 Trigger selection [1]</span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e152390ab3d4ba6d6461be070e38e69"> 4556</a></span>&#160;<span class="comment"></span>  #define _TIM6_SMCR_TS2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM6 Trigger selection [2]</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;  <span class="comment">/*  TIM6 Interrupt enable (_TIM6_IER) */</span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8b5230cb67d9b5d1942385b8fdcd060"> 4560</a></span>&#160;<span class="preprocessor">  #define _TIM6_IER_UIE                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM6 Update interrupt enable [0]</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;</div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;  <span class="comment">/*  TIM6 Status register (_TIM6_SR) */</span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8108b5f3f7903caea478621f05944db4"> 4564</a></span>&#160;<span class="preprocessor">  #define _TIM6_SR_UIF                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM6 Update interrupt flag [0]</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;</div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;  <span class="comment">/*  TIM6 Event generation register (_TIM6_EGR) */</span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1916eb221049fe56ff362676afd8e3a3"> 4568</a></span>&#160;<span class="preprocessor">  #define _TIM6_EGR_UG                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM6 Update generation [0]</span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;</div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;  <span class="comment">/* TIM6 Prescaler register (_TIM6_PSCR) */</span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03dde4f44d0a45344a6ce4226fc780f7"> 4572</a></span>&#160;<span class="preprocessor">  #define _TIM6_PSCR_PSC               ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM6 clock prescaler [2:0]</span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8603d37b6874636172594f48b9501cd4"> 4573</a></span>&#160;<span class="comment"></span>  #define _TIM6_PSCR_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM6 clock prescaler [0]</span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga53013e94ac74bfe6c889551260fc69c9"> 4574</a></span>&#160;<span class="comment"></span>  #define _TIM6_PSCR_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM6 clock prescaler [1]</span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ee3be5305f88f3b921b2023f677e12c"> 4575</a></span>&#160;<span class="comment"></span>  #define _TIM6_PSCR_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM6 clock prescaler [2]</span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;</div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="preprocessor">#endif // TIM6_AddressBase</span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;</div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;</div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="comment">// Analog Digital Converter 1 (_ADC1)</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(ADC1_AddressBase)</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="comment">  /** @brief struct containing Analog Digital Converter 1 (_ADC1) */</span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4588</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 0 (_ADC1_DB0RH) */</span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4591</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 2;    <span class="comment">///&lt; Data buffer 0 value [9:8]</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;    } DB0RH;</div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 0 (_ADC1_DB0RL) */</span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4597</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; Data buffer 0 value (low)</span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment"></span>    } DB0RL;</div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;</div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 1 (_ADC1_DB1RH) */</span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4603</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 2;    <span class="comment">///&lt; Data buffer 1 value [9:8]</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;    } DB1RH;</div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;</div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 1 (_ADC1_DB1RL) */</span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4610</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; Data buffer 1 value (low)</span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="comment"></span>    } DB1RL;</div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;</div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 2 (_ADC1_DB2RH) */</span></div><div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4616</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 2;    <span class="comment">///&lt; Data buffer 2 value [9:8]</span></div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;    } DB2RH;</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 2 (_ADC1_DB2RL) */</span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4623</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; Data buffer 2 value (low)</span></div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="comment"></span>    } DB2RL;</div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;</div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 3 (_ADC1_DB3RH) */</span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4629</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 2;    <span class="comment">///&lt; Data buffer 3 value [9:8]</span></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;    } DB3RH;</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;</div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 3 (_ADC1_DB3RL) */</span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4636</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; Data buffer 3 value (low)</span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="comment"></span>    } DB3RL;</div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 4 (_ADC1_DB4RH) */</span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4642</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 2;    <span class="comment">///&lt; Data buffer 4 value [9:8]</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;    } DB4RH;</div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 4 (_ADC1_DB4RL) */</span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4649</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; Data buffer 4 value (low)</span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="comment"></span>    } DB4RL;</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 5 (_ADC1_DB5RH) */</span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4655</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 2;    <span class="comment">///&lt; Data buffer 5 value [9:8]</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;    } DB5RH;</div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;</div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 5 (_ADC1_DB5RL) */</span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4662</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; Data buffer 5 value (low)</span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="comment"></span>    } DB5RL;</div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 6 (_ADC1_DB6RH) */</span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4668</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 2;    <span class="comment">///&lt; Data buffer 6 value [9:8]</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;    } DB6RH;</div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 6 (_ADC1_DB6RL) */</span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4675</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; Data buffer 6 value (low)</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment"></span>    } DB6RL;</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;</div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 7 (_ADC1_DB7RH) */</span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4681</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 2;    <span class="comment">///&lt; Data buffer 7 value [9:8]</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;    } DB7RH;</div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;</div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 7 (_ADC1_DB7RL) */</span></div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4688</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; Data buffer 7 value (low)</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="comment"></span>    } DB7RL;</div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 8 (_ADC1_DB8RH) */</span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4694</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 2;    <span class="comment">///&lt; Data buffer 8 value [9:8]</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;    } DB8RH;</div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;</div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 8 (_ADC1_DB8RL) */</span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4701</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; Data buffer 8 value (low)</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="comment"></span>    } DB8RL;</div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;</div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 9 (_ADC1_DB9RH) */</span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4707</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 2;    <span class="comment">///&lt; Data buffer 9 value [9:8]</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;    } DB9RH;</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;</div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 9 (_ADC1_DB8RL) */</span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4714</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; Data buffer 9 value (low)</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="comment"></span>    } DB9RL;</div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;</div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="comment">    /** @brief Reserved register (12B) */</span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#a77a9856eb1bb8c6ca32b5bbd282957bf"> 4720</a></span>&#160;    uint8_t res     [12];</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;</div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="comment">    /** @brief ADC1 control/status register (_ADC1_CSR) */</span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4724</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CH      : 4;    <span class="comment">///&lt; Channel selection</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWDIE   : 1;    <span class="comment">///&lt; Analog watchdog interrupt enable</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOCIE   : 1;    <span class="comment">///&lt; Interrupt enable for EOC</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWD     : 1;    <span class="comment">///&lt; Analog Watchdog flag</span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOC     : 1;    <span class="comment">///&lt; End of conversion</span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="comment">    /** @brief ADC1 Configuration Register 1 (_ADC1_CR1) */</span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4734</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADON    : 1;    <span class="comment">///&lt; A/D Converter on/off</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONT    : 1;    <span class="comment">///&lt; Continuous conversion</span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, always read as 0</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SPSEL   : 3;    <span class="comment">///&lt; Clock prescaler selection</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, always read as 0</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;    } CR1;</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;</div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="comment">    /** @brief ADC1 Configuration Register 2 (_ADC1_CR2) */</span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4744</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SCAN    : 1;    <span class="comment">///&lt; Scan mode enable</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ALIGN   : 1;    <span class="comment">///&lt; Data alignment</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTSEL  : 2;    <span class="comment">///&lt; External event selection</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTTRIG : 1;    <span class="comment">///&lt; External trigger enable</span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;    } CR2;</div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;</div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="comment">    /** @brief ADC1 Configuration Register 3 (_ADC1_CR3) */</span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4756</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR     : 1;    <span class="comment">///&lt; Overrun flag</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DBUF    : 1;    <span class="comment">///&lt; Data buffer enable</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="comment"></span>    } CR3;</div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;</div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="comment">    /** @brief ADC1 (unbuffered) 10-bit measurement result (_ADC1_DRH) */</span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4764</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 2;    <span class="comment">///&lt; Data value [9:8]</span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;    } DRH;</div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;</div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="comment">    /** @brief ADC1 (unbuffered) 10-bit measurement result (_ADC1_DRL) */</span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4771</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; Data value [7:0]</span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="comment"></span>    } DRL;</div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;</div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment">    /** @brief ADC1 Schmitt trigger disable register (_ADC1_TDRH) */</span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4777</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TDH     : 8;    <span class="comment">///&lt; Schmitt trigger disable [15:8]</span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="comment"></span>    } TDRH;</div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;</div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="comment">    /** @brief ADC1 Schmitt trigger disable register (_ADC1_TDRL) */</span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4783</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TDL     : 8;    <span class="comment">///&lt; Schmitt trigger disable [7:0]</span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="comment"></span>    } TDRL;</div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;</div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="comment">    /** @brief ADC1 watchdog high threshold register (_ADC1_HTRH) */</span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4789</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HT      : 8;    <span class="comment">///&lt; watchdog high threshold [9:2]</span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="comment"></span>    } HTRH;</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="comment">    /** @brief ADC1 watchdog high threshold register (_ADC1_HTRL) */</span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4795</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HT      : 2;    <span class="comment">///&lt; watchdog high threshold [1:0]</span></div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;</div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;    } HTRL;</div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;</div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="comment">    /** @brief ADC1 watchdog low threshold register (_ADC1_LTRH) */</span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4803</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LT      : 8;    <span class="comment">///&lt; watchdog low threshold [9:2]</span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="comment"></span>    } LTRH;</div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;</div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="comment">    /** @brief ADC1 watchdog low threshold register (_ADC1_LTRL) */</span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4809</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LT      : 2;    <span class="comment">///&lt; watchdog low threshold [1:0]</span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;    } LTRL;</div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;</div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="comment">    /** @brief ADC1 watchdog status register (_ADC1_AWSRH) */</span></div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4816</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWS     : 2;    <span class="comment">///&lt; watchdog status register [9:8]</span></div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;    } AWSRH;</div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="comment">    /** @brief ADC1 watchdog status register (_ADC1_AWSRL) */</span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4823</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWS     : 8;    <span class="comment">///&lt; watchdog status register [7:0]</span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="comment"></span>    } AWSRL;</div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;</div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="comment">    /** @brief ADC1 watchdog control register (_ADC1_AWCRH) */</span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4829</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWEN    : 2;    <span class="comment">///&lt; watchdog control register [9:8]</span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;    } AWCRH;</div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;</div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="comment">    /** @brief ADC1 watchdog control register (_ADC1_AWCRL) */</span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4836</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWEN    : 8;    <span class="comment">///&lt; watchdog control register [7:0]</span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="comment"></span>    } AWCRL;</div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;</div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t">_ADC1_t</a>;</div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;</div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;  <span class="comment">/* Pointer to ADC1 registers */</span></div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8fd5309965c7b0315ee09cf39012b124"> 4843</a></span>&#160;<span class="preprocessor">  #define _ADC1         _SFR(_ADC1_t,  ADC1_AddressBase)         </span><span class="comment">///&lt; ADC1 struct/bit access</span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga34d4fc186e354ccd95901e5c4957104b"> 4844</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB0RH   _SFR(uint8_t,  ADC1_AddressBase+0x00)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 0</span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3e95f4b3e192858c8e534d81bf4425b"> 4845</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB0RL   _SFR(uint8_t,  ADC1_AddressBase+0x01)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 0</span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f12a45baae5f0d6e069e0b81f42973d"> 4846</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB1RH   _SFR(uint8_t,  ADC1_AddressBase+0x02)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 1</span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadc901e26c3c85d4251e0800f931bdf51"> 4847</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB1RL   _SFR(uint8_t,  ADC1_AddressBase+0x03)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 1</span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae16221ae504b0174b94d3526835d0eb2"> 4848</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB2RH   _SFR(uint8_t,  ADC1_AddressBase+0x04)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 2</span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga52f294708e7672845401fcd216352e43"> 4849</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB2RL   _SFR(uint8_t,  ADC1_AddressBase+0x05)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 2</span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga406beae7186450d844995dddbb6093c2"> 4850</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB3RH   _SFR(uint8_t,  ADC1_AddressBase+0x06)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 3</span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b7d3ae149628c711fbaa5e1b468722f"> 4851</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB3RL   _SFR(uint8_t,  ADC1_AddressBase+0x07)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 3</span></div><div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7772501b9ce4c3f67762418b4d959719"> 4852</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB4RH   _SFR(uint8_t,  ADC1_AddressBase+0x08)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 4</span></div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga41327a0154a83421e08c3586abc1f50c"> 4853</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB4RL   _SFR(uint8_t,  ADC1_AddressBase+0x09)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 4</span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f8d085b853b825571ea1691bd588dab"> 4854</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB5RH   _SFR(uint8_t,  ADC1_AddressBase+0x0A)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 5</span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0d6b5be81215f485628c169a75274a2"> 4855</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB5RL   _SFR(uint8_t,  ADC1_AddressBase+0x0B)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 5</span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cbb7958b5749fa695fd99db5e3b0045"> 4856</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB6RH   _SFR(uint8_t,  ADC1_AddressBase+0x0C)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 6</span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a344c6594818dac6d556f6340363373"> 4857</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB6RL   _SFR(uint8_t,  ADC1_AddressBase+0x0D)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 6</span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2368a9f817a462f3bfd8e4f59fc61508"> 4858</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB7RH   _SFR(uint8_t,  ADC1_AddressBase+0x0E)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 7</span></div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga902460052bbab5f518f8383c80129a30"> 4859</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB7RL   _SFR(uint8_t,  ADC1_AddressBase+0x0F)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 7</span></div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96728613ff7b8fe5f6093ccb6964b194"> 4860</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB8RH   _SFR(uint8_t,  ADC1_AddressBase+0x10)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 8</span></div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0db6607e99cbaa9ba447f4df66fce923"> 4861</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB8RL   _SFR(uint8_t,  ADC1_AddressBase+0x11)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 8</span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5243294ff8e76b6b9b2dc3c500addf03"> 4862</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB9RH   _SFR(uint8_t,  ADC1_AddressBase+0x12)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 9</span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4fbd5b13ef90b25e9dd607242c8bd66"> 4863</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB9RL   _SFR(uint8_t,  ADC1_AddressBase+0x13)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 9</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="comment"></span>  // reserved (12B)</div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5b54bf772b3eec17ab9f8d9ad4b30aa"> 4865</a></span>&#160;<span class="preprocessor">  #define _ADC1_CSR     _SFR(uint8_t,  ADC1_AddressBase+0x20)    </span><span class="comment">///&lt; ADC1 control/status register</span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabdbf069223591b816b5d19591e5d8e3e"> 4866</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR1     _SFR(uint8_t,  ADC1_AddressBase+0x21)    <span class="comment">///&lt; ADC1 Configuration Register 1</span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab2d68b1bb14170c9f8e1f76d7ff375c5"> 4867</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR2     _SFR(uint8_t,  ADC1_AddressBase+0x22)    <span class="comment">///&lt; ADC1 Configuration Register 2</span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f835b8fffdf14535463993c40e16d71"> 4868</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR3     _SFR(uint8_t,  ADC1_AddressBase+0x23)    <span class="comment">///&lt; ADC1 Configuration Register 3</span></div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga242491f6b51c08279028d5a42481010f"> 4869</a></span>&#160;<span class="comment"></span>  #define _ADC1_DRH     _SFR(uint8_t,  ADC1_AddressBase+0x24)    <span class="comment">///&lt; ADC1 (unbuffered) 10-bit measurement result</span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20da6431a482877e303e7d64c8c68bae"> 4870</a></span>&#160;<span class="comment"></span>  #define _ADC1_DRL     _SFR(uint8_t,  ADC1_AddressBase+0x25)    <span class="comment">///&lt; ADC1 (unbuffered) 10-bit measurement result</span></div><div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dcd37df25d2ec315730e156b0fa9e0b"> 4871</a></span>&#160;<span class="comment"></span>  #define _ADC1_TDRH    _SFR(uint8_t,  ADC1_AddressBase+0x26)    <span class="comment">///&lt; ADC1 Schmitt trigger disable register</span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e374434ed319b9ff67a4ff7600278d5"> 4872</a></span>&#160;<span class="comment"></span>  #define _ADC1_TDRL    _SFR(uint8_t,  ADC1_AddressBase+0x27)    <span class="comment">///&lt; ADC1 Schmitt trigger disable register</span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac4fb985547e36dec7a085a8d5dc2a94f"> 4873</a></span>&#160;<span class="comment"></span>  #define _ADC1_HTRH    _SFR(uint8_t,  ADC1_AddressBase+0x28)    <span class="comment">///&lt; ADC1 watchdog high threshold register</span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadea86d486150c4855b4398470d1ce36e"> 4874</a></span>&#160;<span class="comment"></span>  #define _ADC1_HTRL    _SFR(uint8_t,  ADC1_AddressBase+0x29)    <span class="comment">///&lt; ADC1 watchdog high threshold register</span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga89a01dedb34120e1945f6b60d910ebda"> 4875</a></span>&#160;<span class="comment"></span>  #define _ADC1_LTRH    _SFR(uint8_t,  ADC1_AddressBase+0x2A)    <span class="comment">///&lt; ADC1 watchdog low threshold register</span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab87a60ad1695ebf71b56f13f138a6603"> 4876</a></span>&#160;<span class="comment"></span>  #define _ADC1_LTRL    _SFR(uint8_t,  ADC1_AddressBase+0x2B)    <span class="comment">///&lt; ADC1 watchdog low threshold register</span></div><div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4498c93cf606b84360bf3134ff86581f"> 4877</a></span>&#160;<span class="comment"></span>  #define _ADC1_AWSRH   _SFR(uint8_t,  ADC1_AddressBase+0x2C)    <span class="comment">///&lt; ADC1 watchdog status register</span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga89ce82d2d1fdf82d5c5b7dfb1dfb208b"> 4878</a></span>&#160;<span class="comment"></span>  #define _ADC1_AWSRL   _SFR(uint8_t,  ADC1_AddressBase+0x2D)    <span class="comment">///&lt; ADC1 watchdog status register</span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3792f404b51abf0aeb115e3130255046"> 4879</a></span>&#160;<span class="comment"></span>  #define _ADC1_AWCRH   _SFR(uint8_t,  ADC1_AddressBase+0x2E)    <span class="comment">///&lt; ADC1 watchdog control register</span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2811582ed303a971da2ae597e513f532"> 4880</a></span>&#160;<span class="comment"></span>  #define _ADC1_AWCRL   _SFR(uint8_t,  ADC1_AddressBase+0x2F)    <span class="comment">///&lt; ADC1 watchdog control register</span></div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;</div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;  <span class="comment">/* ADC1 Module Reset Values */</span></div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab225b687256b84042e0ca4e25e37b958"> 4884</a></span>&#160;<span class="preprocessor">  #define  _ADC1_CSR_RESET_VALUE       ((uint8_t) 0x00)          </span><span class="comment">///&lt; ADC1 control/status register reset value</span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab7e101bffaac6e91ae2af3e8cc04653"> 4885</a></span>&#160;<span class="comment"></span>  #define  _ADC1_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 Configuration Register 1  reset value</span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga40c98b9799724938ccd827c494b8a7b2"> 4886</a></span>&#160;<span class="comment"></span>  #define  _ADC1_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 Configuration Register 2  reset value</span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga723f38d175028a256d9ab73d264d4750"> 4887</a></span>&#160;<span class="comment"></span>  #define  _ADC1_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 Configuration Register 3  reset value</span></div><div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a97baf01244fdb48f930b96cbc5ee10"> 4888</a></span>&#160;<span class="comment"></span>  #define  _ADC1_TDRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 Schmitt trigger disable register reset value</span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae13a3b46c8bd6e118d927ca81cef0b70"> 4889</a></span>&#160;<span class="comment"></span>  #define  _ADC1_TDRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 Schmitt trigger disable register reset value</span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga951d1d5e12dbe1ad2d42aa02361daae5"> 4890</a></span>&#160;<span class="comment"></span>  #define  _ADC1_HTRH_RESET_VALUE      ((uint8_t) 0xFF)          <span class="comment">///&lt; ADC1 watchdog high threshold register reset value</span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3519212c2ed5862e1725c56b21fa6934"> 4891</a></span>&#160;<span class="comment"></span>  #define  _ADC1_HTRL_RESET_VALUE      ((uint8_t) 0x03)          <span class="comment">///&lt; ADC1 watchdog high threshold register reset value</span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b017766826d72c23ee5352c3946639f"> 4892</a></span>&#160;<span class="comment"></span>  #define  _ADC1_LTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 watchdog low threshold register reset value</span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6cf8e00d0acc3d32a7bac8fc47a173e3"> 4893</a></span>&#160;<span class="comment"></span>  #define  _ADC1_LTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 watchdog low threshold register reset value</span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1973afa949f26608bbb04d823c5615de"> 4894</a></span>&#160;<span class="comment"></span>  #define  _ADC1_AWCRH_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 watchdog control register reset value</span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b9e3dc1f77afe668bba8e4db0dc42a"> 4895</a></span>&#160;<span class="comment"></span>  #define  _ADC1_AWCRL_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 watchdog control register reset value</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;</div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;  <span class="comment">/* ADC1 control/status register (_ADC1_CSR) */</span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e24335867632a9658e8e43569ed01dc"> 4899</a></span>&#160;<span class="preprocessor">  #define _ADC1_CSR_CH                 ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; ADC1 Channel selection [3:0]</span></div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga737a77ee54f9f3a41ceb92b3d3a5d060"> 4900</a></span>&#160;<span class="comment"></span>  #define _ADC1_CSR_CH0                ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ADC1 Channel selection [0]</span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03191aee8ae15f5be9add198502a862f"> 4901</a></span>&#160;<span class="comment"></span>  #define _ADC1_CSR_CH1                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ADC1 Channel selection [1]</span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b08a45395e472cab530e59fb2f5bed2"> 4902</a></span>&#160;<span class="comment"></span>  #define _ADC1_CSR_CH2                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ADC1 Channel selection [2]</span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae43c3e82dbad240228c19ed17f66661"> 4903</a></span>&#160;<span class="comment"></span>  #define _ADC1_CSR_CH3                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ADC1 Channel selection [3]</span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1aa16856ad42fff975693cbdf376d5a"> 4904</a></span>&#160;<span class="comment"></span>  #define _ADC1_CSR_AWDIE              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ADC1 Analog watchdog interrupt enable [0]</span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f1c5169d8f9ae71f0c3e80dbd395d81"> 4905</a></span>&#160;<span class="comment"></span>  #define _ADC1_CSR_EOCIE              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ADC1 Interrupt enable for EOC [0]</span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac650789faf9ea31181668ad5ffb14f45"> 4906</a></span>&#160;<span class="comment"></span>  #define _ADC1_CSR_AWD                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ADC1 Analog Watchdog flag [0]</span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac409db9215118f851f9dc6553e797189"> 4907</a></span>&#160;<span class="comment"></span>  #define _ADC1_CSR_EOC                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ADC1 End of conversion [0]</span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;  <span class="comment">/* ADC1 Configuration Register 1 (_ADC1_CR1) */</span></div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd7fb2bc997553fe0c4ef075b01e1e50"> 4910</a></span>&#160;<span class="preprocessor">  #define _ADC1_CR1_ADON               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; ADC1 Conversion on/off [0]</span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5470b5e6796d32917e6ace8ee8b7bbcc"> 4911</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR1_CONT               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ADC1 Continuous conversion [0]</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac2ec0af75a790c3f312d1ec7bba11f1e"> 4913</a></span>&#160;<span class="preprocessor">  #define _ADC1_CR1_SPSEL              ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; ADC1 clock prescaler selection [2:0]</span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c56f9b0c731c4019464eb39adc55898"> 4914</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR1_SPSEL0             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ADC1 clock prescaler selection [0]</span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b20c9123a803e4905ab448bdaa8113b"> 4915</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR1_SPSEL1             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ADC1 clock prescaler selection [1]</span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2c2279cf400a74d63c02830801a702a"> 4916</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR1_SPSEL2             ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ADC1 clock prescaler selection [2]</span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;</div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;  <span class="comment">/* ADC1 Configuration Register 2 (_ADC1_CR2) */</span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72ac2ebb284884909c62553586ca34bd"> 4921</a></span>&#160;<span class="preprocessor">  #define _ADC1_CR2_SCAN               ((uint8_t) (0x01 &lt;&lt; 1))   </span><span class="comment">///&lt; ADC1 Scan mode enable [0]</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga044dd3cb013c62d23f587252787c2ad2"> 4923</a></span>&#160;<span class="preprocessor">  #define _ADC1_CR2_ALIGN              ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; ADC1 Data alignment [0]</span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga34841b06a517fe752e457c0aab9b3ae9"> 4924</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR2_EXTSEL             ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ADC1 External event selection [1:0]</span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga39c1989114ac05129694115ec3bfce9e"> 4925</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR2_EXTSEL0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ADC1 External event selection [0]</span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83eed3e038293076b38222c2c9cc0c00"> 4926</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR2_EXTSEL1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ADC1 External event selection [1]</span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d899e2d2ae14ee13f739e9cc680a137"> 4927</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR2_EXTTRIG            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ADC1 External trigger enable [0]</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;</div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;  <span class="comment">/* ADC1 Configuration Register 3 (_ADC1_CR3) */</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;  <span class="comment">// reserved [5:0]</span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4d1e03e6b7140e546019d170e96aea9"> 4932</a></span>&#160;<span class="preprocessor">  #define _ADC1_CR3_OVR                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; ADC1 Overrun flag [0]</span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ce85404c2adc3ee2b7173b855b31f5"> 4933</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR3_DBUF               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ADC1 Data buffer enable [0]</span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#endif // ADC1_AddressBase</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;</div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;</div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;</div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="comment">// Analog Digital Converter 2 (_ADC2)</span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(ADC2_AddressBase)</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="comment">  /** @brief struct containing Analog Digital Converter 2 (_ADC2) */</span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4945</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="comment">    /** @brief ADC2 control/status register (_ADC2_CSR) */</span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4948</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CH      : 4;    <span class="comment">///&lt; Channel selection</span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOCIE   : 1;    <span class="comment">///&lt; Interrupt enable for EOC</span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOC     : 1;    <span class="comment">///&lt; End of conversion</span></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;</div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="comment">    /** @brief ADC2 Configuration Register 1 (_ADC2_CR1) */</span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4958</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADON    : 1;    <span class="comment">///&lt; A/D Converter on/off</span></div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONT    : 1;    <span class="comment">///&lt; Continuous conversion</span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, always read as 0</span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SPSEL   : 3;    <span class="comment">///&lt; Clock prescaler selection</span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, always read as 0</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;    } CR1;</div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;</div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="comment">    /** @brief ADC2 Configuration Register 2 (_ADC2_CR2) */</span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4968</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ALIGN   : 1;    <span class="comment">///&lt; Data alignment</span></div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTSEL  : 2;    <span class="comment">///&lt; External event selection</span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTTRIG : 1;    <span class="comment">///&lt; External trigger enable</span></div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;    } CR2;</div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;</div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ae45ecd3872edb1242527609fcfb0fa9c"> 4978</a></span>&#160;    uint8_t res     [1];</div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;</div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="comment">    /** @brief ADC2 (unbuffered) 10-bit measurement result (_ADC2_DRH) */</span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4982</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA      : 2;    <span class="comment">///&lt; Data value [9:8]</span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;    } DRH;</div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;</div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="comment">    /** @brief ADC2 (unbuffered) 10-bit measurement result (_ADC2_DRL) */</span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4989</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA      : 8;    <span class="comment">///&lt; Data value [7:0]</span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="comment"></span>    } DRL;</div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;</div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="comment">    /** @brief ADC2 Schmitt trigger disable register (_ADC2_TDRH) */</span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 4995</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TDH       : 8;    <span class="comment">///&lt; Schmitt trigger disable [9:8]</span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="comment"></span>    } TDRH;</div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;</div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="comment">    /** @brief ADC2 Schmitt trigger disable register (_ADC2_TDRL) */</span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5001</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TDL       : 8;    <span class="comment">///&lt; Schmitt trigger disable [7:0]</span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="comment"></span>    } TDRL;</div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;</div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t">_ADC2_t</a>;</div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;</div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;  <span class="comment">/* Pointer to ADC2 registers */</span></div><div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga628f55b8e17771e63c7d5e9546322970"> 5008</a></span>&#160;<span class="preprocessor">  #define _ADC2         _SFR(_ADC2_t,  ADC2_AddressBase)         </span><span class="comment">///&lt; ADC2 struct/bit access</span></div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga497d4e8d58593048236c4d3d19dee2cb"> 5009</a></span>&#160;<span class="comment"></span>  #define _ADC2_CSR     _SFR(uint8_t,  ADC2_AddressBase+0x00)    <span class="comment">///&lt; ADC2 control/status register</span></div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72c5c4168e74499d7e41f34154b19097"> 5010</a></span>&#160;<span class="comment"></span>  #define _ADC2_CR1     _SFR(uint8_t,  ADC2_AddressBase+0x01)    <span class="comment">///&lt; ADC2 Configuration Register 1</span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae0dbe34b0ec6a529b1717f77a04b55cb"> 5011</a></span>&#160;<span class="comment"></span>  #define _ADC2_CR2     _SFR(uint8_t,  ADC2_AddressBase+0x02)    <span class="comment">///&lt; ADC2 Configuration Register 2</span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f2d13bc511eca16f6a16dac282ba316"> 5013</a></span>&#160;<span class="preprocessor">  #define _ADC2_DRH     _SFR(uint8_t,  ADC2_AddressBase+0x04)    </span><span class="comment">///&lt; ADC2 (unbuffered) 10-bit measurement result</span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad8cfb1cf9d6a0b10bc025dd30be1411d"> 5014</a></span>&#160;<span class="comment"></span>  #define _ADC2_DRL     _SFR(uint8_t,  ADC2_AddressBase+0x05)    <span class="comment">///&lt; ADC2 (unbuffered) 10-bit measurement result</span></div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59399c374f76b9072d9b248b949e9594"> 5015</a></span>&#160;<span class="comment"></span>  #define _ADC2_TDRH    _SFR(uint8_t,  ADC2_AddressBase+0x06)    <span class="comment">///&lt; ADC2 Schmitt trigger disable register</span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3af0000c196e97bb7bd597cadb1885ce"> 5016</a></span>&#160;<span class="comment"></span>  #define _ADC2_TDRL    _SFR(uint8_t,  ADC2_AddressBase+0x07)    <span class="comment">///&lt; ADC2 Schmitt trigger disable register</span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;</div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;  <span class="comment">/* ADC2 Module Reset Values */</span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ec077a4335c5ea0855c9131b562bc45"> 5020</a></span>&#160;<span class="preprocessor">  #define  _ADC2_CSR_RESET_VALUE       ((uint8_t) 0x00)          </span><span class="comment">///&lt; ADC2 control/status register reset value</span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e3d5d9ea6cbc8ba385c59e42136284b"> 5021</a></span>&#160;<span class="comment"></span>  #define  _ADC2_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; ADC2 Configuration Register 1 reset value</span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d1ed0a1c9127a480a00f53d53343f56"> 5022</a></span>&#160;<span class="comment"></span>  #define  _ADC2_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; ADC2 Configuration Register 2 reset value</span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85cae41a3864e8fa0334b82c62aae117"> 5023</a></span>&#160;<span class="comment"></span>  #define  _ADC2_TDRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; ADC2 Schmitt trigger disable register reset value</span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga44e8946a2d96c278aee32499698c2b6f"> 5024</a></span>&#160;<span class="comment"></span>  #define  _ADC2_TDRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; ADC2 Schmitt trigger disable register reset value</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;</div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;  <span class="comment">/* ADC2 control/status register (_ADC2_CSR) */</span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e292901bd72ae3a98fc61e331f13260"> 5028</a></span>&#160;<span class="preprocessor">  #define _ADC2_CSR_CH                 ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; ADC2 Channel selection [3:0]</span></div><div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga490a0eda0b5272f50a18fe79c8db7b84"> 5029</a></span>&#160;<span class="comment"></span>  #define _ADC2_CSR_CH0                ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ADC2 Channel selection [0]</span></div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05949a4ff0156075aaf9db440a917347"> 5030</a></span>&#160;<span class="comment"></span>  #define _ADC2_CSR_CH1                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ADC2 Channel selection [1]</span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c8a156a4a8fae7a28a8c55ad4b87731"> 5031</a></span>&#160;<span class="comment"></span>  #define _ADC2_CSR_CH2                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ADC2 Channel selection [2]</span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga886d45b01201f6262145a406fdc760c4"> 5032</a></span>&#160;<span class="comment"></span>  #define _ADC2_CSR_CH3                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ADC2 Channel selection [3]</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaffc52c3006bc35ce5eab8ed2d82d154c"> 5034</a></span>&#160;<span class="preprocessor">  #define _ADC2_CSR_EOCIE              ((uint8_t) (0x01 &lt;&lt; 5))   </span><span class="comment">///&lt; ADC2 Interrupt enable for EOC [0]</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="comment"></span>  // reserved [6]</div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9eb85e816d17a7d15aa238383b134924"> 5036</a></span>&#160;<span class="preprocessor">  #define _ADC2_CSR_EOC                ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; ADC2 End of conversion [0]</span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;  <span class="comment">/* ADC2 Configuration Register 1 (_ADC2_CR1) */</span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69e522d5957a3f775fbf7969ee05650b"> 5039</a></span>&#160;<span class="preprocessor">  #define _ADC2_CR1_ADON               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; ADC2 Conversion on/off [0]</span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafed234b4863f1fd15bbe8d57799dad1b"> 5040</a></span>&#160;<span class="comment"></span>  #define _ADC2_CR1_CONT               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ADC2 Continuous conversion [0]</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8327cdbaa428ede76da5a458fcb09368"> 5042</a></span>&#160;<span class="preprocessor">  #define _ADC2_CR1_SPSEL              ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; ADC2 clock prescaler selection [2:0]</span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0bf94aecb0454e2000f64efc00efc9a5"> 5043</a></span>&#160;<span class="comment"></span>  #define _ADC2_CR1_SPSEL0             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ADC2 clock prescaler selection [0]</span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab52b683802ed1cc1ef7b12670ea08c84"> 5044</a></span>&#160;<span class="comment"></span>  #define _ADC2_CR1_SPSEL1             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ADC2 clock prescaler selection [1]</span></div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20f983fd4e16d4c1bcb4eab53b5b95db"> 5045</a></span>&#160;<span class="comment"></span>  #define _ADC2_CR1_SPSEL2             ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ADC2 clock prescaler selection [2]</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;</div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;  <span class="comment">/* ADC2 Configuration Register 2 (_ADC2_CR2) */</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;  <span class="comment">// reserved [2:0]</span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga37d82a1dfbc5ea1df9f747ddecc9aacd"> 5050</a></span>&#160;<span class="preprocessor">  #define _ADC2_CR2_ALIGN              ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; ADC2 Data alignment [0]</span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5316ca539c683a63787e33ab5ff61e18"> 5051</a></span>&#160;<span class="comment"></span>  #define _ADC2_CR2_EXTSEL             ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ADC2 External event selection [1:0]</span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga06074370b5a6e574f161cb40174a479a"> 5052</a></span>&#160;<span class="comment"></span>  #define _ADC2_CR2_EXTSEL0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ADC2 External event selection [0]</span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga690a1e2bcc95a0bbf3eba488b14c3e13"> 5053</a></span>&#160;<span class="comment"></span>  #define _ADC2_CR2_EXTSEL1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ADC2 External event selection [1]</span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e4fac9d47b4cb00e820a6f00c652e4d"> 5054</a></span>&#160;<span class="comment"></span>  #define _ADC2_CR2_EXTTRIG            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ADC2 External trigger enable [0]</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;</div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#endif // ADC2_AddressBase</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;</div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;</div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;</div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="comment">// Controller Area Network Module (_CAN)</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(CAN_AddressBase)</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="comment">  /** @brief struct for controlling Controller Area Network Module (_CAN) */</span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5067</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="comment">    /** @brief CAN master control register (_CAN_MCR) */</span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5070</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INRQ      : 1;    <span class="comment">///&lt; Initialization Request</span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SLEEP     : 1;    <span class="comment">///&lt; Sleep Mode Request</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXFP      : 1;    <span class="comment">///&lt; Transmit FIFO Priority</span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RFLM      : 1;    <span class="comment">///&lt; Receive FIFO Locked Mode</span></div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NART      : 1;    <span class="comment">///&lt; No Automatic Retransmission</span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUM      : 1;    <span class="comment">///&lt; Automatic Wakeup Mode</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ABOM      : 1;    <span class="comment">///&lt; Automatic Bus-Off Management</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TTCM      : 1;    <span class="comment">///&lt; Time Triggered Communication Mode</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="comment"></span>    } MCR;</div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;</div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="comment">    /** @brief CAN master status register (_CAN_MSR) */</span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5083</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INAK      : 1;    <span class="comment">///&lt; Initialization Acknowledge</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SLAK      : 1;    <span class="comment">///&lt; Sleep Acknowledge</span></div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERRI      : 1;    <span class="comment">///&lt; Error Interrupt</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKUI      : 1;    <span class="comment">///&lt; Wakeup Interrupt</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TX        : 1;    <span class="comment">///&lt; Transmit</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX        : 1;    <span class="comment">///&lt; Receive</span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;    } MSR;</div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;</div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="comment">    /** @brief CAN transmit status register (_CAN_TSR) */</span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5095</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RQCP0     : 1;    <span class="comment">///&lt; Request Completed for Mailbox 0</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RQCP1     : 1;    <span class="comment">///&lt; Request Completed for Mailbox 1</span></div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RQCP2     : 1;    <span class="comment">///&lt; Request Completed for Mailbox 2</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXOK0     : 1;    <span class="comment">///&lt; Transmission ok for Mailbox 0</span></div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXOK1     : 1;    <span class="comment">///&lt; Transmission ok for Mailbox 1</span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXOK2     : 1;    <span class="comment">///&lt; Transmission ok for Mailbox 2</span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;    } TSR;</div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;</div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="comment">    /** @brief CAN transmit priority register (_CAN_TPR) */</span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5108</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CODE      : 2;    <span class="comment">///&lt; Mailbox Code</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TME0      : 1;    <span class="comment">///&lt; Transmit Mailbox 0 Empty</span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TME1      : 1;    <span class="comment">///&lt; Transmit Mailbox 1 Empty</span></div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TME2      : 1;    <span class="comment">///&lt; Transmit Mailbox 2 Empty</span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LOW0      : 1;    <span class="comment">///&lt; Lowest Priority Flag for Mailbox 0</span></div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LOW1      : 1;    <span class="comment">///&lt; Lowest Priority Flag for Mailbox 1</span></div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LOW2      : 1;    <span class="comment">///&lt; Lowest Priority Flag for Mailbox 2</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="comment"></span>    } TPR;</div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;</div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="comment">    /** @brief CAN receive FIFO register (_CAN_RFR) */</span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5120</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMP       : 2;    <span class="comment">///&lt; FIFO Message Pending</span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FULL      : 1;    <span class="comment">///&lt; FIFO Full</span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FOVR      : 1;    <span class="comment">///&lt; FIFO Overrun</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RFOM      : 1;    <span class="comment">///&lt; Release FIFO Output Mailbox</span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;    } RFR;</div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;</div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="comment">    /** @brief CAN interrupt enable register (_CAN_IER) */</span></div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5131</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TMEIE     : 1;    <span class="comment">///&lt; Transmit Mailbox Empty Interrupt Enable</span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMPIE     : 1;    <span class="comment">///&lt; FIFO Message Pending Interrupt Enable</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FFIE      : 1;    <span class="comment">///&lt; FIFO Full Interrupt Enable</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FOVIE     : 1;    <span class="comment">///&lt; FIFO Overrun Interrupt Enable</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKUIE     : 1;    <span class="comment">///&lt; Wakeup Interrupt Enable</span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;</div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="comment">    /** @brief CAN diagnosis register (_CAN_DGR) */</span></div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5142</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBKM      : 1;    <span class="comment">///&lt; Loop back mode</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SILM      : 1;    <span class="comment">///&lt; Silent mode</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SAMP      : 1;    <span class="comment">///&lt; Last sample point</span></div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX        : 1;    <span class="comment">///&lt; CAN Rx Signal</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXM2E     : 1;    <span class="comment">///&lt; TX Mailbox 2 enable</span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;    } DGR;</div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;</div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="comment">    /** @brief CAN page selection register for paged registers (_CAN_PSR) */</span></div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5153</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS        : 3;    <span class="comment">///&lt; Page select</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;    } PSR;</div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;</div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;</div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="comment">    /** @brief paged CAN registers (selection via _CAN_PSR) */</span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5161</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="comment">      /** @brief CAN page 0: Tx Mailbox 0 (_CAN.PAGE_0) */</span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5164</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="comment">        /** @brief CAN message control/status register (_CAN_MCSR) */</span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5167</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXRQ      : 1;    <span class="comment">///&lt; Transmission mailbox request</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ABRQ      : 1;    <span class="comment">///&lt; Abort request for mailbox</span></div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RQCP      : 1;    <span class="comment">///&lt; Request completed</span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXOK      : 1;    <span class="comment">///&lt; Transmission OK</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ALST      : 1;    <span class="comment">///&lt; Arbitration lost</span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TERR      : 1;    <span class="comment">///&lt; Transmission error</span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;        } MCSR;</div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;</div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="comment">        /** @brief CAN mailbox data length control register (_CAN_MDLCR) */</span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5179</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DLC       : 4;    <span class="comment">///&lt; Data length code</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TGT       : 1;    <span class="comment">///&lt; Transmit global time</span></div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="comment"></span>        } MDLCR;</div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;</div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 1 (_CAN_MIDR1) */</span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5187</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 5;    <span class="comment">///&lt; STID[10:6] or EXID[28:24]</span></div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RTR       : 1;    <span class="comment">///&lt; Remote transmission request</span></div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDE       : 1;    <span class="comment">///&lt; Extended identifier</span></div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;        } MIDR1;</div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;</div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 2 (_CAN_MIDR2) */</span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5196</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 2;    <span class="comment">///&lt; EXID[17:16]</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 6;    <span class="comment">///&lt; STID[5:0] or EXID[23:18]</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="comment"></span>        } MIDR2;</div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;</div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 3 (_CAN_MIDR3) */</span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5203</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[15:8]</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="comment"></span>        } MIDR3;</div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;</div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 4 (_CAN_MIDR4) */</span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5209</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[7:0]</span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="comment"></span>        } MIDR4;</div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;</div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 1 (_CAN_MDAR1) */</span></div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5215</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="comment"></span>        } MDAR1;</div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;</div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 2 (_CAN_MDAR2) */</span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5221</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="comment"></span>        } MDAR2;</div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;</div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 3 (_CAN_MDAR3) */</span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5227</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="comment"></span>        } MDAR3;</div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;</div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 4 (_CAN_MDAR4) */</span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5233</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="comment"></span>        } MDAR4;</div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;</div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 5 (_CAN_MDAR5) */</span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5239</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="comment"></span>        } MDAR5;</div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;</div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 6 (_CAN_MDAR6) */</span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5245</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="comment"></span>        } MDAR6;</div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;</div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 7 (_CAN_MDAR7) */</span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5251</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="comment"></span>        } MDAR7;</div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;</div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 8 (_CAN_MDAR8) */</span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5257</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="comment"></span>        } MDAR8;</div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;</div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register low byte (_CAN_MTSRL) */</span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5263</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [7:0]</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="comment"></span>        } MTSRL;</div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;</div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register high byte (_CAN_MTSRH) */</span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5269</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [15:8]</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="comment"></span>        } MTSRH;</div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;</div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;      } PAGE_0;</div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;</div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;</div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="comment">      /** @brief CAN page 1: Tx Mailbox 1 (_CAN.PAGE_1) */</span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5278</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="comment">        /** @brief CAN message control/status register (_CAN_MCSR) */</span></div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5281</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXRQ      : 1;    <span class="comment">///&lt; Transmission mailbox request</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ABRQ      : 1;    <span class="comment">///&lt; Abort request for mailbox</span></div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RQCP      : 1;    <span class="comment">///&lt; Request completed</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXOK      : 1;    <span class="comment">///&lt; Transmission OK</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ALST      : 1;    <span class="comment">///&lt; Arbitration lost</span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TERR      : 1;    <span class="comment">///&lt; Transmission error</span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;        } MCSR;</div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;</div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="comment">        /** @brief CAN mailbox data length control register (_CAN_MDLCR) */</span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5293</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DLC       : 4;    <span class="comment">///&lt; Data length code</span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TGT       : 1;    <span class="comment">///&lt; Transmit global time</span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="comment"></span>        } MDLCR;</div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;</div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 1 (_CAN_MIDR1) */</span></div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5301</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 5;    <span class="comment">///&lt; STID[10:6] or EXID[28:24]</span></div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RTR       : 1;    <span class="comment">///&lt; Remote transmission request</span></div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDE       : 1;    <span class="comment">///&lt; Extended identifier</span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;        } MIDR1;</div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;</div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 2 (_CAN_MIDR2) */</span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5310</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 2;    <span class="comment">///&lt; EXID[17:16]</span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 6;    <span class="comment">///&lt; STID[5:0] or EXID[23:18]</span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="comment"></span>        } MIDR2;</div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;</div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 3 (_CAN_MIDR3) */</span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5317</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[15:8]</span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="comment"></span>        } MIDR3;</div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;</div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 4 (_CAN_MIDR4) */</span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5323</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[7:0]</span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="comment"></span>        } MIDR4;</div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;</div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 1 (_CAN_MDAR1) */</span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5329</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment"></span>        } MDAR1;</div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;</div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 2 (_CAN_MDAR2) */</span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5335</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="comment"></span>        } MDAR2;</div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;</div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 3 (_CAN_MDAR3) */</span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5341</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="comment"></span>        } MDAR3;</div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;</div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 4 (_CAN_MDAR4) */</span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5347</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="comment"></span>        } MDAR4;</div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;</div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 5 (_CAN_MDAR5) */</span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5353</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="comment"></span>        } MDAR5;</div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;</div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 6 (_CAN_MDAR6) */</span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5359</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="comment"></span>        } MDAR6;</div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;</div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 7 (_CAN_MDAR7) */</span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5365</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="comment"></span>        } MDAR7;</div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;</div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 8 (_CAN_MDAR8) */</span></div><div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5371</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="comment"></span>        } MDAR8;</div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;</div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register low byte (_CAN_MTSRL) */</span></div><div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5377</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [7:0]</span></div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="comment"></span>        } MTSRL;</div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;</div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register high byte (_CAN_MTSRH) */</span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5383</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [15:8]</span></div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="comment"></span>        } MTSRH;</div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;</div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;      } PAGE_1;</div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;</div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;</div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="comment">      /** @brief CAN page 2: Acceptance Filter 0:1 (_CAN.PAGE_2) */</span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5392</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/1 (_CAN_F0R1) */</span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5395</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/1</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="comment"></span>        } F0R1;</div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/2 (_CAN_F0R2) */</span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5400</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/2</span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="comment"></span>        } F0R2;</div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/3 (_CAN_F0R3) */</span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5405</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/3</span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="comment"></span>        } F0R3;</div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/4 (_CAN_F0R4) */</span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5410</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/4</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="comment"></span>        } F0R4;</div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/5 (_CAN_F0R5) */</span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5415</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/5</span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="comment"></span>        } F0R5;</div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/6 (_CAN_F0R6) */</span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5420</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/6</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="comment"></span>        } F0R6;</div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/7 (_CAN_F0R7) */</span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5425</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/7</span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="comment"></span>        } F0R7;</div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/8 (_CAN_F0R8) */</span></div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5430</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/8</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="comment"></span>        } F0R8;</div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;</div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/1 (_CAN_F1R1) */</span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5436</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/1</span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="comment"></span>        } F1R1;</div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/2 (_CAN_F1R2) */</span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5441</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/2</span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="comment"></span>        } F1R2;</div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/3 (_CAN_F1R3) */</span></div><div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5446</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/3</span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="comment"></span>        } F1R3;</div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/4 (_CAN_F1R4) */</span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5451</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/4</span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="comment"></span>        } F1R4;</div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/5 (_CAN_F1R5) */</span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5456</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/5</span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="comment"></span>        } F1R5;</div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/6 (_CAN_F1R6) */</span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5461</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/6</span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="comment"></span>        } F1R6;</div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/7 (_CAN_F1R7) */</span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5466</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/7</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="comment"></span>        } F1R7;</div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/8 (_CAN_F1R8) */</span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5471</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/8</span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="comment"></span>        } F1R8;</div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;</div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;      } PAGE_2;</div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;</div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;</div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="comment">      /** @brief CAN page 3: Acceptance Filter 2:3 (_CAN.PAGE_3) */</span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5480</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/1 (_CAN_F2R1) */</span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5483</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/1</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="comment"></span>        } F2R1;</div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/2 (_CAN_F2R2) */</span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5488</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/2</span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="comment"></span>        } F2R2;</div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/3 (_CAN_F2R3) */</span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5493</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/3</span></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="comment"></span>        } F2R3;</div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/4 (_CAN_F2R4) */</span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5498</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/4</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="comment"></span>        } F2R4;</div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/5 (_CAN_F2R5) */</span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5503</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/5</span></div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="comment"></span>        } F2R5;</div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/6 (_CAN_F2R6) */</span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5508</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/6</span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="comment"></span>        } F2R6;</div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/7 (_CAN_F2R7) */</span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5513</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/7</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="comment"></span>        } F2R7;</div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/8 (_CAN_F2R8) */</span></div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5518</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/8</span></div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="comment"></span>        } F2R8;</div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;</div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/1 (_CAN_F3R1) */</span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5524</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/1</span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="comment"></span>        } F3R1;</div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/2 (_CAN_F3R2) */</span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5529</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/2</span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="comment"></span>        } F3R2;</div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/3 (_CAN_F3R3) */</span></div><div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5534</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/3</span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="comment"></span>        } F3R3;</div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/4 (_CAN_F3R4) */</span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5539</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/4</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="comment"></span>        } F3R4;</div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/5 (_CAN_F3R5) */</span></div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5544</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/5</span></div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="comment"></span>        } F3R5;</div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/6 (_CAN_F3R6) */</span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5549</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/6</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="comment"></span>        } F3R6;</div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/7 (_CAN_F3R7) */</span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5554</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/7</span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="comment"></span>        } F3R7;</div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/8 (_CAN_F3R8) */</span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5559</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/8</span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="comment"></span>        } F3R8;</div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;</div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;      } PAGE_3;</div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;</div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;</div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="comment">      /** @brief CAN page 4: Acceptance Filter 4:5 (_CAN.PAGE_4) */</span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5568</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/1 (_CAN_F4R1) */</span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5571</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/1</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="comment"></span>        } F4R1;</div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/2 (_CAN_F4R2) */</span></div><div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5576</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/2</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="comment"></span>        } F4R2;</div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/3 (_CAN_F4R3) */</span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5581</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/3</span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="comment"></span>        } F4R3;</div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/4 (_CAN_F4R4) */</span></div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5586</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/4</span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment"></span>        } F4R4;</div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/5 (_CAN_F4R5) */</span></div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5591</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/5</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="comment"></span>        } F4R5;</div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/6 (_CAN_F4R6) */</span></div><div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5596</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/6</span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="comment"></span>        } F4R6;</div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/7 (_CAN_F4R7) */</span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5601</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/7</span></div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="comment"></span>        } F4R7;</div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/8 (_CAN_F4R8) */</span></div><div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5606</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/8</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="comment"></span>        } F4R8;</div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;</div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/1 (_CAN_F5R1) */</span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5612</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/1</span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="comment"></span>        } F5R1;</div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/2 (_CAN_F5R2) */</span></div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5617</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/2</span></div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="comment"></span>        } F5R2;</div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/3 (_CAN_F5R3) */</span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5622</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/3</span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="comment"></span>        } F5R3;</div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/4 (_CAN_F5R4) */</span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5627</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/4</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="comment"></span>        } F5R4;</div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/5 (_CAN_F5R5) */</span></div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5632</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/5</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="comment"></span>        } F5R5;</div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/6 (_CAN_F5R6) */</span></div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5637</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/6</span></div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="comment"></span>        } F5R6;</div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/7 (_CAN_F5R7) */</span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5642</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/7</span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="comment"></span>        } F5R7;</div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/8 (_CAN_F5R8) */</span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5647</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/8</span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="comment"></span>        } F5R8;</div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;</div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;      } PAGE_4;</div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;</div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;</div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="comment">      /** @brief CAN page 5: Tx Mailbox 2 (_CAN.PAGE_5) */</span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5656</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="comment">        /** @brief CAN message control/status register (_CAN_MCSR) */</span></div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5659</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXRQ      : 1;    <span class="comment">///&lt; Transmission mailbox request</span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ABRQ      : 1;    <span class="comment">///&lt; Abort request for mailbox</span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RQCP      : 1;    <span class="comment">///&lt; Request completed</span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXOK      : 1;    <span class="comment">///&lt; Transmission OK</span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ALST      : 1;    <span class="comment">///&lt; Arbitration lost</span></div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TERR      : 1;    <span class="comment">///&lt; Transmission error</span></div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;        } MCSR;</div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;</div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="comment">        /** @brief CAN mailbox data length control register (_CAN_MDLCR) */</span></div><div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5671</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DLC       : 4;    <span class="comment">///&lt; Data length code</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TGT       : 1;    <span class="comment">///&lt; Transmit global time</span></div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="comment"></span>        } MDLCR;</div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;</div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 1 (_CAN_MIDR1) */</span></div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5679</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 5;    <span class="comment">///&lt; STID[10:6] or EXID[28:24]</span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RTR       : 1;    <span class="comment">///&lt; Remote transmission request</span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDE       : 1;    <span class="comment">///&lt; Extended identifier</span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;        } MIDR1;</div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;</div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 2 (_CAN_MIDR2) */</span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5688</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 2;    <span class="comment">///&lt; EXID[17:16]</span></div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 6;    <span class="comment">///&lt; STID[5:0] or EXID[23:18]</span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="comment"></span>        } MIDR2;</div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;</div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 3 (_CAN_MIDR3) */</span></div><div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5695</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[15:8]</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="comment"></span>        } MIDR3;</div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;</div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 4 (_CAN_MIDR4) */</span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5701</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[7:0]</span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="comment"></span>        } MIDR4;</div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;</div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 1 (_CAN_MDAR1) */</span></div><div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5707</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="comment"></span>        } MDAR1;</div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;</div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 2 (_CAN_MDAR2) */</span></div><div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5713</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="comment"></span>        } MDAR2;</div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;</div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 3 (_CAN_MDAR3) */</span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5719</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="comment"></span>        } MDAR3;</div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;</div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 4 (_CAN_MDAR4) */</span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5725</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="comment"></span>        } MDAR4;</div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;</div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 5 (_CAN_MDAR5) */</span></div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5731</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="comment"></span>        } MDAR5;</div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;</div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 6 (_CAN_MDAR6) */</span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5737</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="comment"></span>        } MDAR6;</div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;</div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 7 (_CAN_MDAR7) */</span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5743</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="comment"></span>        } MDAR7;</div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;</div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 8 (_CAN_MDAR8) */</span></div><div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5749</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="comment"></span>        } MDAR8;</div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;</div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register low byte (_CAN_MTSRL) */</span></div><div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5755</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [7:0]</span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="comment"></span>        } MTSRL;</div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register high byte (_CAN_MTSRH) */</span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5761</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [15:8]</span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="comment"></span>        } MTSRH;</div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;</div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;      } PAGE_5;</div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;</div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;</div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="comment">      /** @brief CAN page 6: Configuration/Diagnostics (_CAN.PAGE_6) */</span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5770</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="comment">        /** @brief CAN error status register (_CAN_ESR) */</span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5773</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EWGF      : 1;    <span class="comment">///&lt; Error warning flag</span></div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EPVF      : 1;    <span class="comment">///&lt; Error passive flag</span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BOFF      : 1;    <span class="comment">///&lt; Bus off flag</span></div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LEC       : 3;    <span class="comment">///&lt; Last error code</span></div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;        } ESR;</div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;</div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="comment">        /** @brief CAN error interrupt enable register (_CAN_EIER) */</span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5784</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EWGIE     : 1;    <span class="comment">///&lt; Error warning interrupt enable</span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EPVIE     : 1;    <span class="comment">///&lt; Error passive  interrupt enable</span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BOFIE     : 1;    <span class="comment">///&lt; Bus-Off  interrupt enable</span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LECIE     : 1;    <span class="comment">///&lt; Last error code interrupt enable</span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERRIE     : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="comment"></span>        } EIER;</div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;</div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="comment">        /** @brief CAN transmit error counter register (_CAN_TECR) */</span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5796</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEC       : 8;    <span class="comment">///&lt; Transmit error counter</span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="comment"></span>        } TECR;</div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;</div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="comment">        /** @brief CAN receive error counter register (_CAN_RECR) */</span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5802</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REC       : 8;    <span class="comment">///&lt; Receive error counter</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="comment"></span>        } RECR;</div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;</div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="comment">        /** @brief CAN bit timing register 1 (_CAN_BTR1) */</span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5808</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BRP       : 6;    <span class="comment">///&lt; Baud rate prescaler</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SJW       : 2;    <span class="comment">///&lt; Resynchronization jump width</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="comment"></span>        } BTR1;</div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;</div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="comment">        /** @brief CAN bit timing register 2 (_CAN_BTR2) */</span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5815</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BS1       : 4;    <span class="comment">///&lt; Bit segment 1</span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BS2       : 3;    <span class="comment">///&lt; Bit segment 2</span></div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;        } BTR2;</div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;</div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="comment">        /** @brief Reserved registers (2B) */</span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;        uint8_t res     [2];</div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;</div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="comment">        /** @brief CAN filter mode register 1 (_CAN_FMR1) */</span></div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5827</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FML0      : 1;    <span class="comment">///&lt; Filter 0 mode low</span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMH0      : 1;    <span class="comment">///&lt; Filter 0 mode high</span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FML1      : 1;    <span class="comment">///&lt; Filter 1 mode low</span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMH1      : 1;    <span class="comment">///&lt; Filter 1 mode high</span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FML2      : 1;    <span class="comment">///&lt; Filter 2 mode low</span></div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMH2      : 1;    <span class="comment">///&lt; Filter 2 mode high</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FML3      : 1;    <span class="comment">///&lt; Filter 3 mode low</span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMH3      : 1;    <span class="comment">///&lt; Filter 3 mode high</span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="comment"></span>        } FMR1;</div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;</div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="comment">        /** @brief CAN filter mode register 2 (_CAN_FMR2) */</span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5840</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FML4      : 1;    <span class="comment">///&lt; Filter 4 mode low</span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMH4      : 1;    <span class="comment">///&lt; Filter 4 mode high</span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FML5      : 1;    <span class="comment">///&lt; Filter 5 mode low</span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMH5      : 1;    <span class="comment">///&lt; Filter 5 mode high</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;        } FMR2;</div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;</div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="comment">        /** @brief CAN filter configuration register 1 (_CAN_FCR1) */</span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5850</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FACT0     : 1;    <span class="comment">///&lt; Filter 0 active</span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSC0      : 2;    <span class="comment">///&lt; Filter 0 scale configuration</span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FACT1     : 1;    <span class="comment">///&lt; Filter 1 active</span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSC1      : 2;    <span class="comment">///&lt; Filter 1 scale configuration</span></div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;        } FCR1;</div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;</div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="comment">        /** @brief CAN filter configuration register 2 (_CAN_FCR2) */</span></div><div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5861</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FACT2     : 1;    <span class="comment">///&lt; Filter 2 active</span></div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSC2      : 2;    <span class="comment">///&lt; Filter 2 scale configuration</span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FACT3     : 1;    <span class="comment">///&lt; Filter 3 active</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSC3      : 2;    <span class="comment">///&lt; Filter 3 scale configuration</span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">///&lt; Reserve</span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="comment"></span>        } FCR2;</div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;</div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="comment">        /** @brief CAN filter configuration register 3 (_CAN_FCR3) */</span></div><div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5872</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FACT4     : 1;    <span class="comment">///&lt; Filter 4 active</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSC4      : 2;    <span class="comment">///&lt; Filter 4 scale configuration</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FACT5     : 1;    <span class="comment">///&lt; Filter 5 active</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSC5      : 2;    <span class="comment">///&lt; Filter 5 scale configuration</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">///&lt; Reserve</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="comment"></span>        } FCR3;</div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;</div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="comment">        /** @brief Reserved registers (3B) */</span></div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;        uint8_t res2    [3];</div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;</div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;      } PAGE_6;</div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;</div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;</div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="comment">      /** @brief CAN page 7: Receive FIFO (_CAN.PAGE_7) */</span></div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5890</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="comment">        /** @brief CAN mailbox filter match index register (_CAN_MFMIR) */</span></div><div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5893</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMI     : 8;    <span class="comment">///&lt; Filter match index</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="comment"></span>        } MFMIR;</div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;</div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="comment">        /** @brief CAN mailbox data length control register (_CAN_MDLCR) */</span></div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5899</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DLC       : 4;    <span class="comment">///&lt; Data length code</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TGT       : 1;    <span class="comment">///&lt; Transmit global time</span></div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="comment"></span>        } MDLCR;</div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;</div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 1 (_CAN_MIDR1)*/</span></div><div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5907</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 5;    <span class="comment">///&lt; STID[10:6] or EXID[28:24]</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RTR       : 1;    <span class="comment">///&lt; Remote transmission request</span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDE       : 1;    <span class="comment">///&lt; Extended identifier</span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;        } MIDR1;</div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;</div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 2 (_CAN_MIDR2) */</span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5916</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 2;    <span class="comment">///&lt; EXID[17:16]</span></div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 6;    <span class="comment">///&lt; STID[5:0] or EXID[23:18]</span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="comment"></span>        } MIDR2;</div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;</div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 3 (_CAN_MIDR3) */</span></div><div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5923</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[15:8]</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="comment"></span>        } MIDR3;</div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;</div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 4 (_CAN_MIDR4) */</span></div><div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5929</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[7:0]</span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="comment"></span>        } MIDR4;</div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;</div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 1 (_CAN_MDAR1) */</span></div><div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5935</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 1</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="comment"></span>        } MDAR1;</div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;</div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 2 (_CAN_MDAR2) */</span></div><div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5941</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 2</span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="comment"></span>        } MDAR2;</div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;</div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 3 (_CAN_MDAR3) */</span></div><div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5947</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 3</span></div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="comment"></span>        } MDAR3;</div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;</div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 4 (_CAN_MDAR4) */</span></div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5953</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 4</span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="comment"></span>        } MDAR4;</div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;</div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 5 (_CAN_MDAR5) */</span></div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5959</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 5</span></div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="comment"></span>        } MDAR5;</div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;</div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 6 (_CAN_MDAR6) */</span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5965</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 6</span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="comment"></span>        } MDAR6;</div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;</div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 7 (_CAN_MDAR7) */</span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5971</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 7</span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="comment"></span>        } MDAR7;</div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;</div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 8 (_CAN_MDAR8) */</span></div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5977</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 8</span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="comment"></span>        } MDAR8;</div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;</div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register low byte (_CAN_MTSRL) */</span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5983</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [7:0]</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="comment"></span>        } MTSRL;</div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;</div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register high byte (_CAN_MTSRH) */</span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 5989</a></span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;          <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [15:8]</span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="comment"></span>        } MTSRH;</div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;</div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;      } PAGE_7;</div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;</div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;    } Page;</div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;</div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t">_CAN_t</a>;</div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;</div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;  <span class="comment">/* Pointer to CAN registers */</span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8e7a69f3c23b92c6590120df9fd2fdc"> 6000</a></span>&#160;<span class="preprocessor">  #define _CAN        _SFR(_CAN_t,     CAN_AddressBase)          </span><span class="comment">///&lt; CAN struct/bit access</span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga927206c1dc911bf4d77cb11da3bc0ae3"> 6001</a></span>&#160;<span class="comment"></span>  #define _CAN_MCR    _SFR(uint8_t,    CAN_AddressBase+0x00)     <span class="comment">///&lt; CAN master control register</span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga142315729df777a5d61d02fc58e4c1a7"> 6002</a></span>&#160;<span class="comment"></span>  #define _CAN_MSR    _SFR(uint8_t,    CAN_AddressBase+0x01)     <span class="comment">///&lt; CAN master status register</span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac6beae747fdce54fda6d6d1b042fe5cc"> 6003</a></span>&#160;<span class="comment"></span>  #define _CAN_TSR    _SFR(uint8_t,    CAN_AddressBase+0x02)     <span class="comment">///&lt; CAN transmit status register</span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga325c1f3b985952f06d71953ecd42dd4b"> 6004</a></span>&#160;<span class="comment"></span>  #define _CAN_TPR    _SFR(uint8_t,    CAN_AddressBase+0x03)     <span class="comment">///&lt; CAN transmit priority register</span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga163ea9a21aee7b6445964df549f61f05"> 6005</a></span>&#160;<span class="comment"></span>  #define _CAN_RFR    _SFR(uint8_t,    CAN_AddressBase+0x04)     <span class="comment">///&lt; CAN receive FIFO register</span></div><div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga63797f4fa4d75c4c24123fbf051f168c"> 6006</a></span>&#160;<span class="comment"></span>  #define _CAN_IER    _SFR(uint8_t,    CAN_AddressBase+0x05)     <span class="comment">///&lt; CAN interrupt enable register</span></div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5112a312322dfe20e3b2689f1c09895f"> 6007</a></span>&#160;<span class="comment"></span>  #define _CAN_DGR    _SFR(uint8_t,    CAN_AddressBase+0x06)     <span class="comment">///&lt; CAN diagnosis register</span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8c6582f3eeb328030f54f1219c6b4ae"> 6008</a></span>&#160;<span class="comment"></span>  #define _CAN_PSR    _SFR(uint8_t,    CAN_AddressBase+0x07)     <span class="comment">///&lt; CAN page selection for below paged registers</span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;  <span class="comment">// CAN page 0,1,5: Tx Mailbox 0,1,2 (via _CAN_PSR)</span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4757edbf12f314114c984b7333f15ba6"> 6011</a></span>&#160;<span class="preprocessor">  #define _CAN_MCSR   _SFR(uint8_t,    CAN_AddressBase+0x08+0x00)  </span><span class="comment">///&lt; CAN message control/status register (page 0,1,5)</span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf5a7605fa3feec3e8ba936249788310"> 6012</a></span>&#160;<span class="comment"></span>  #define _CAN_MDLCR  _SFR(uint8_t,    CAN_AddressBase+0x08+0x01)  <span class="comment">///&lt; CAN mailbox data length control register (page 0,1,5,7)</span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac687ca394b950d113c0ace817885a6c9"> 6013</a></span>&#160;<span class="comment"></span>  #define _CAN_MIDR1  _SFR(uint8_t,    CAN_AddressBase+0x08+0x02)  <span class="comment">///&lt; CAN mailbox identifier register 1 (page 0,1,5,7)</span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae522e723d653d2dc50f8e2f44ff8182"> 6014</a></span>&#160;<span class="comment"></span>  #define _CAN_MIDR2  _SFR(uint8_t,    CAN_AddressBase+0x08+0x03)  <span class="comment">///&lt; CAN mailbox identifier register 2 (page 0,1,5,7)</span></div><div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3556130a05e7a9c72e5a2159ca106ba0"> 6015</a></span>&#160;<span class="comment"></span>  #define _CAN_MIDR3  _SFR(uint8_t,    CAN_AddressBase+0x08+0x04)  <span class="comment">///&lt; CAN mailbox identifier register 3 (page 0,1,5,7)</span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga47ea495049e65fe56f92c9b1ca11e599"> 6016</a></span>&#160;<span class="comment"></span>  #define _CAN_MIDR4  _SFR(uint8_t,    CAN_AddressBase+0x08+0x05)  <span class="comment">///&lt; CAN mailbox identifier register 4 (page 0,1,5,7)</span></div><div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab600a4667cb24f4b524c12de1cc5c0b5"> 6017</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR1  _SFR(uint8_t,    CAN_AddressBase+0x08+0x06)  <span class="comment">///&lt; CAN mailbox data register 1 (page 0,1,5,7) */</span></div><div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae403440923b5d6ef27a16bf0fdc8f80d"> 6018</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR2  _SFR(uint8_t,    CAN_AddressBase+0x08+0x07)  <span class="comment">///&lt; CAN mailbox data register 2 (page 0,1,5,7) */</span></div><div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad890093eae7513f5e94d6ba69ec139f2"> 6019</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR3  _SFR(uint8_t,    CAN_AddressBase+0x08+0x08)  <span class="comment">///&lt; CAN mailbox data register 3 (page 0,1,5,7) */</span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga165aafbcf04f909a4266feae29b2b9f7"> 6020</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR4  _SFR(uint8_t,    CAN_AddressBase+0x08+0x09)  <span class="comment">///&lt; CAN mailbox data register 4 (page 0,1,5,7) */</span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a4d7a2ec549f8e49293d712536874a2"> 6021</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR5  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0A)  <span class="comment">///&lt; CAN mailbox data register 5 (page 0,1,5,7) */</span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ba20c61893914492ec0a18125b8f951"> 6022</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR6  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0B)  <span class="comment">///&lt; CAN mailbox data register 6 (page 0,1,5,7) */</span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09fcfaf6030101477ddd93ffc3de7d25"> 6023</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR7  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0C)  <span class="comment">///&lt; CAN mailbox data register 7 (page 0,1,5,7) */</span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dcc9d3d53954db9d8662c31e4399d7e"> 6024</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR8  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0D)  <span class="comment">///&lt; CAN mailbox data register 8 (page 0,1,5,7) */</span></div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga823e4272f2a6e8168da757ad4af73844"> 6025</a></span>&#160;<span class="comment"></span>  #define _CAN_MTSRL  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0E)  <span class="comment">///&lt; CAN mailbox time stamp register low byte (page 0,1,5,7) */</span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14183515810339149e57442192355705"> 6026</a></span>&#160;<span class="comment"></span>  #define _CAN_MTSRH  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0F)  <span class="comment">///&lt; CAN mailbox time stamp register high byte (page 0,1,5,7) */</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;  <span class="comment">// CAN page 1: Tx Mailbox 1 (via _CAN_PSR). Already defined for page 0</span></div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;</div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;  <span class="comment">// CAN page 2: Acceptance Filter 0:1 (via _CAN_PSR)</span></div><div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac69f7a5c327d7eb9d03de6c1a84d31e5"> 6031</a></span>&#160;<span class="preprocessor">  #define _CAN_F0R1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x00)  </span><span class="comment">///&lt; CAN acceptance filter 0/1 (page 2)</span></div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef5521f0413efd1c7219ac399d33762c"> 6032</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x01)  <span class="comment">///&lt; CAN acceptance filter 0/2 (page 2)</span></div><div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c3abaef416259ccfabd18a036984162"> 6033</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x02)  <span class="comment">///&lt; CAN acceptance filter 0/3 (page 2)</span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72d79b985b994c9a3e572db9417e9fcb"> 6034</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R4   _SFR(uint8_t,    CAN_AddressBase+0x08+0x03)  <span class="comment">///&lt; CAN acceptance filter 0/4 (page 2)</span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72e5abcf2eabab8254a9325ac0b72f35"> 6035</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R5   _SFR(uint8_t,    CAN_AddressBase+0x08+0x04)  <span class="comment">///&lt; CAN acceptance filter 0/5 (page 2)</span></div><div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab974d85444d38cf825f4353c47b388a0"> 6036</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R6   _SFR(uint8_t,    CAN_AddressBase+0x08+0x05)  <span class="comment">///&lt; CAN acceptance filter 0/6 (page 2)</span></div><div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed751845813bb1cedc3670a1487ea7fb"> 6037</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R7   _SFR(uint8_t,    CAN_AddressBase+0x08+0x06)  <span class="comment">///&lt; CAN acceptance filter 0/7 (page 2)</span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ec086ae5b9cb592b7957a5a62fae48b"> 6038</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R8   _SFR(uint8_t,    CAN_AddressBase+0x08+0x07)  <span class="comment">///&lt; CAN acceptance filter 0/8 (page 2)</span></div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafbe28ff0b3e7b680fa286f4a9101cc15"> 6039</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x08)  <span class="comment">///&lt; CAN acceptance filter 1/1 (page 2)</span></div><div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga670312f3f059c6cf4d3ab9c847a45a05"> 6040</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x09)  <span class="comment">///&lt; CAN acceptance filter 1/2 (page 2)</span></div><div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5cf944b55c399362aa66fc469e9a1fa"> 6041</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0A)  <span class="comment">///&lt; CAN acceptance filter 1/3 (page 2)</span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga869b603070463e2ce3ecca9b49bc64d0"> 6042</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R4   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0B)  <span class="comment">///&lt; CAN acceptance filter 1/4 (page 2)</span></div><div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18f23e4d17d6c01065faa97cbefccd01"> 6043</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R5   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0C)  <span class="comment">///&lt; CAN acceptance filter 1/5 (page 2)</span></div><div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8b100220b9ee5f051593c3050f76c799"> 6044</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R6   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0D)  <span class="comment">///&lt; CAN acceptance filter 1/6 (page 2)</span></div><div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac9a0a022d7d3d96ebb3fee4c97a50c0e"> 6045</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R7   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0E)  <span class="comment">///&lt; CAN acceptance filter 1/7 (page 2)</span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a9cab85034ce71799de471a9406587c"> 6046</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R8   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0F)  <span class="comment">///&lt; CAN acceptance filter 1/8 (page 2)</span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;  <span class="comment">// CAN page 3: Acceptance Filter 2:3 (via _CAN_PSR)</span></div><div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e02a57782de021926abb3404d8e6b5d"> 6049</a></span>&#160;<span class="preprocessor">  #define _CAN_F2R1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x00)  </span><span class="comment">///&lt; CAN acceptance filter 2/1 (page 3)</span></div><div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabdc51817378699d0d73776dfe7b0adda"> 6050</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x01)  <span class="comment">///&lt; CAN acceptance filter 2/2 (page 3)</span></div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa382d806e638dcf4f94d14199a6731af"> 6051</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x02)  <span class="comment">///&lt; CAN acceptance filter 2/3 (page 3)</span></div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8603613ac6a04da97382f7286c9e07a"> 6052</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R4   _SFR(uint8_t,    CAN_AddressBase+0x08+0x03)  <span class="comment">///&lt; CAN acceptance filter 2/4 (page 3)</span></div><div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa6d0c8fe5f568fcc31038b8013cc931f"> 6053</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R5   _SFR(uint8_t,    CAN_AddressBase+0x08+0x04)  <span class="comment">///&lt; CAN acceptance filter 2/5 (page 3)</span></div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac21647374d790fc42799e3e4bce68098"> 6054</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R6   _SFR(uint8_t,    CAN_AddressBase+0x08+0x05)  <span class="comment">///&lt; CAN acceptance filter 2/6 (page 3)</span></div><div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d5b44c0100051204b3d2e9ce0c5f2dd"> 6055</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R7   _SFR(uint8_t,    CAN_AddressBase+0x08+0x06)  <span class="comment">///&lt; CAN acceptance filter 2/7 (page 3)</span></div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga705ed99e9ff47e6a289a80120d2514e3"> 6056</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R8   _SFR(uint8_t,    CAN_AddressBase+0x08+0x07)  <span class="comment">///&lt; CAN acceptance filter 2/8 (page 3)</span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadbbc03c8f1a380e6a700575e8abcb4bc"> 6057</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x08)  <span class="comment">///&lt; CAN acceptance filter 3/1 (page 3)</span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga771373ea92e914ad0defa665188e4c59"> 6058</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x09)  <span class="comment">///&lt; CAN acceptance filter 3/2 (page 3)</span></div><div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec43526eab3d4a2c66463f2c0b885a6a"> 6059</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0A)  <span class="comment">///&lt; CAN acceptance filter 3/3 (page 3)</span></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d6e0c4623bafb74610d464ce3c3749a"> 6060</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R4   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0B)  <span class="comment">///&lt; CAN acceptance filter 3/4 (page 3)</span></div><div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacf251a5b8754dff417c776c136de8242"> 6061</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R5   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0C)  <span class="comment">///&lt; CAN acceptance filter 3/5 (page 3)</span></div><div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga187167359aeef5c8a5300b93029e7f6a"> 6062</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R6   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0D)  <span class="comment">///&lt; CAN acceptance filter 3/6 (page 3)</span></div><div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad0d2b707a6cd2fbd39a4abf0cb89694"> 6063</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R7   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0E)  <span class="comment">///&lt; CAN acceptance filter 3/7 (page 3)</span></div><div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46a6a1044a29b182f641ab20a4bd4438"> 6064</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R8   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0F)  <span class="comment">///&lt; CAN acceptance filter 3/8 (page 3)</span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;  <span class="comment">// CAN page 4: Acceptance Filter 4:5 (via _CAN_PSR)</span></div><div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga13a8e74fb47399e6b397daca75d8907e"> 6067</a></span>&#160;<span class="preprocessor">  #define _CAN_F4R1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x00)  </span><span class="comment">///&lt; CAN acceptance filter 4/1 (page 4)</span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga254b013e0f311eaf3fab71cf823f9c38"> 6068</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x01)  <span class="comment">///&lt; CAN acceptance filter 4/2 (page 4)</span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad8f2402dca1c6d446caf067c742c4839"> 6069</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x02)  <span class="comment">///&lt; CAN acceptance filter 4/3 (page 4)</span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f74b112e311e323f26bfcaeda65a75f"> 6070</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R4   _SFR(uint8_t,    CAN_AddressBase+0x08+0x03)  <span class="comment">///&lt; CAN acceptance filter 4/4 (page 4)</span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6121ea942c99c871e8e1057bbd8da877"> 6071</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R5   _SFR(uint8_t,    CAN_AddressBase+0x08+0x04)  <span class="comment">///&lt; CAN acceptance filter 4/5 (page 4)</span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga655fb1f7b371ebb3d37eec444be4d82e"> 6072</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R6   _SFR(uint8_t,    CAN_AddressBase+0x08+0x05)  <span class="comment">///&lt; CAN acceptance filter 4/6 (page 4)</span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1615f1b248a2c4bf188ca439744c5454"> 6073</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R7   _SFR(uint8_t,    CAN_AddressBase+0x08+0x06)  <span class="comment">///&lt; CAN acceptance filter 4/7 (page 4)</span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b1f12894c611194221ea3d5029d1d4c"> 6074</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R8   _SFR(uint8_t,    CAN_AddressBase+0x08+0x07)  <span class="comment">///&lt; CAN acceptance filter 4/8 (page 4)</span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c14b5721ff5a47550121653edec66bd"> 6075</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x08)  <span class="comment">///&lt; CAN acceptance filter 5/1 (page 4)</span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3b2571a369f3afc6b88e9a275bcd9a6"> 6076</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x09)  <span class="comment">///&lt; CAN acceptance filter 5/2 (page 4)</span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7508533df9b9cce86f33b298f8210d84"> 6077</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0A)  <span class="comment">///&lt; CAN acceptance filter 5/3 (page 4)</span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad500385a7802705e8186d8376b1046ad"> 6078</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R4   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0B)  <span class="comment">///&lt; CAN acceptance filter 5/4 (page 4)</span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e4ee7ada2e5c5f6ab27407cff65cd55"> 6079</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R5   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0C)  <span class="comment">///&lt; CAN acceptance filter 5/5 (page 4)</span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dec675b88f2a9ed57e0260540fef420"> 6080</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R6   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0D)  <span class="comment">///&lt; CAN acceptance filter 5/6 (page 4)</span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0646c874422974716b45b3d8922f3be7"> 6081</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R7   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0E)  <span class="comment">///&lt; CAN acceptance filter 5/7 (page 4)</span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3a8139a68962d64fa82047ffb99952d"> 6082</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R8   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0F)  <span class="comment">///&lt; CAN acceptance filter 5/8 (page 4)</span></div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;  <span class="comment">// CAN page 5: Tx Mailbox 2 (via _CAN_PSR). Already defined for page 0</span></div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;</div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;  <span class="comment">// CAN page 6: Configuration/Diagnostics (via _CAN_PSR)</span></div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae46881947a8c7eed2e7fcc86605fb66c"> 6087</a></span>&#160;<span class="preprocessor">  #define _CAN_ESR    _SFR(uint8_t,    CAN_AddressBase+0x08+0x00)  </span><span class="comment">///&lt; CAN error status register (page 6)</span></div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcf7ab28303fe6d515733dd0794d0be4"> 6088</a></span>&#160;<span class="comment"></span>  #define _CAN_EIER   _SFR(uint8_t,    CAN_AddressBase+0x08+0x01)  <span class="comment">///&lt; CAN error interrupt enable register (page 6)</span></div><div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac1f674f3621bf85216eeba6134ee9342"> 6089</a></span>&#160;<span class="comment"></span>  #define _CAN_TECR   _SFR(uint8_t,    CAN_AddressBase+0x08+0x02)  <span class="comment">///&lt; CAN transmit error counter register (page 6)</span></div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83325f1043f313da4c31ebe7e1bb8934"> 6090</a></span>&#160;<span class="comment"></span>  #define _CAN_RECR   _SFR(uint8_t,    CAN_AddressBase+0x08+0x03)  <span class="comment">///&lt; CAN receive error counter register (page 6)</span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d810e4a4daa986594d462fa1f78972b"> 6091</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x04)  <span class="comment">///&lt; CAN bit timing register 1 (page 6)</span></div><div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a837665ae702596d096a0f282f95011"> 6092</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x05)  <span class="comment">///&lt; CAN bit timing register 2 (page 6)</span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="comment"></span>  // reserved 2B</div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga338436f475907fa7704d4c2d543779ab"> 6094</a></span>&#160;<span class="preprocessor">  #define _CAN_FMR1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x08)  </span><span class="comment">///&lt; CAN filter mode register 1 (page 6)</span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7db93982f8f51f04b4757a712a627e79"> 6095</a></span>&#160;<span class="comment"></span>  #define _CAN_FMR2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x09)  <span class="comment">///&lt; CAN filter mode register 2 (page 6)</span></div><div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14e1420162e9c3e2207345dd3d5c7bf1"> 6096</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0A)  <span class="comment">///&lt; CAN filter configuration register 1 (page 6)</span></div><div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf79c5d6b15faea51ce449db5bf47f835"> 6097</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0B)  <span class="comment">///&lt; CAN filter configuration register 2 (page 6)</span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23b6cbafddebbdaf43b25cee6fa88021"> 6098</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0C)  <span class="comment">///&lt; CAN filter configuration register 3 (page 6)</span></div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="comment"></span>  // reserved 3B</div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;</div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;  <span class="comment">// CAN page 7: Receive FIFO (via _CAN_PSR)</span></div><div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3132afb05600c724ead2c709f1d24fb1"> 6102</a></span>&#160;<span class="preprocessor">  #define _CAN_MFMIR  _SFR(uint8_t,    CAN_AddressBase+0x08+0x00)  </span><span class="comment">///&lt; CAN mailbox filter match index register (page 7)</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="comment"></span>  //#define _CAN_MDLCR  _SFR(uint8_t,    CAN_AddressBase+0x08+0x01)  <span class="comment">///&lt; CAN mailbox data length control register (page 0,1,5,7)</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="comment"></span>  //#define _CAN_MIDR1  _SFR(uint8_t,    CAN_AddressBase+0x08+0x02)  <span class="comment">///&lt; CAN mailbox identifier register 1 (page 0,1,5,7)</span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="comment"></span>  //#define _CAN_MIDR2  _SFR(uint8_t,    CAN_AddressBase+0x08+0x03)  <span class="comment">///&lt; CAN mailbox identifier register 2 (page 0,1,5,7)</span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="comment"></span>  //#define _CAN_MIDR3  _SFR(uint8_t,    CAN_AddressBase+0x08+0x04)  <span class="comment">///&lt; CAN mailbox identifier register 3 (page 0,1,5,7)</span></div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="comment"></span>  //#define _CAN_MIDR4  _SFR(uint8_t,    CAN_AddressBase+0x08+0x05)  <span class="comment">///&lt; CAN mailbox identifier register 4 (page 0,1,5,7)</span></div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR1  _SFR(uint8_t,    CAN_AddressBase+0x08+0x06)  <span class="comment">///&lt; CAN mailbox data register 1 (page 0,1,5,7)</span></div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR2  _SFR(uint8_t,    CAN_AddressBase+0x08+0x07)  <span class="comment">///&lt; CAN mailbox data register 2 (page 0,1,5,7)</span></div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR3  _SFR(uint8_t,    CAN_AddressBase+0x08+0x08)  <span class="comment">///&lt; CAN mailbox data register 3 (page 0,1,5,7)</span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR4  _SFR(uint8_t,    CAN_AddressBase+0x08+0x09)  <span class="comment">///&lt; CAN mailbox data register 4 (page 0,1,5,7)</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR5  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0A)  <span class="comment">///&lt; CAN mailbox data register 5 (page 0,1,5,7)</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR6  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0B)  <span class="comment">///&lt; CAN mailbox data register 6 (page 0,1,5,7)</span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR7  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0C)  <span class="comment">///&lt; CAN mailbox data register 7 (page 0,1,5,7)</span></div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR8  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0D)  <span class="comment">///&lt; CAN mailbox data register 8 (page 0,1,5,7)</span></div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="comment"></span>  //#define _CAN_MTSRL  _SFR(uint8_t,    CAN_AddressBase+0x0A+0x0E)  <span class="comment">///&lt; CAN mailbox time stamp register low byte (page 0,1,5,7) */</span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="comment"></span>  //#define _CAN_MTSRH  _SFR(uint8_t,    CAN_AddressBase+0x0A+0x0F)  <span class="comment">///&lt; CAN mailbox time stamp register high byte (page 0,1,5,7) */</span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;</div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;  <span class="comment">/* CAN Module Reset Values */</span></div><div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa64d6b997cc7c6b0c1e835298bf89671"> 6121</a></span>&#160;<span class="preprocessor">  #define  _CAN_MCR_RESET_VALUE        ((uint8_t) 0x02)          </span><span class="comment">///&lt; CAN master control register reset value</span></div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5df5a12f55bdd3a569b3e8ed94ec316"> 6122</a></span>&#160;<span class="comment"></span>  #define  _CAN_MSR_RESET_VALUE        ((uint8_t) 0x02)          <span class="comment">///&lt; CAN master status register reset value</span></div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a6f2c05606452be9f4c260c4c559c3e"> 6123</a></span>&#160;<span class="comment"></span>  #define  _CAN_TSR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; CAN transmit status register reset value</span></div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab96298a2862437207c17845344db4ae7"> 6124</a></span>&#160;<span class="comment"></span>  #define  _CAN_TPR_RESET_VALUE        ((uint8_t) 0x0C)          <span class="comment">///&lt; CAN transmit priority register reset value</span></div><div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad2eedd9838c4c3f54d9d5f87ec2bcbe3"> 6125</a></span>&#160;<span class="comment"></span>  #define  _CAN_RFR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; CAN receive FIFO register reset value</span></div><div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab98ab6a549108e4e32729177914a5123"> 6126</a></span>&#160;<span class="comment"></span>  #define  _CAN_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; CAN interrupt enable register reset value</span></div><div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad65ee0ede5a839707df0aade2c7113a9"> 6127</a></span>&#160;<span class="comment"></span>  #define  _CAN_DGR_RESET_VALUE        ((uint8_t) 0x0C)          <span class="comment">///&lt; CAN diagnosis register reset value</span></div><div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdf4e24032066ca3c121243f54fd98a2"> 6128</a></span>&#160;<span class="comment"></span>  #define  _CAN_PSR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; CAN page selection reset value</span></div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f9d7ab71627ed10d4f062071d8a134e"> 6130</a></span>&#160;<span class="preprocessor">  #define  _CAN_MCSR_RESET_VALUE       ((uint8_t) 0x00)          </span><span class="comment">///&lt; CAN message control/status register (page 0,1,5) reset value</span></div><div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab5c486651b804d1d7c55b68d97d9dfb0"> 6131</a></span>&#160;<span class="comment"></span>  #define  _CAN_MDLCR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; CAN mailbox data length control register (page 0,1,5,7) reset value</span></div><div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga29e75c1a957ccb64f506877cdb7e003d"> 6132</a></span>&#160;<span class="comment"></span>  #define  _CAN_ESR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; CAN error status register (page 6) reset value</span></div><div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga197feb4c18edc1cb59577a42462828d2"> 6133</a></span>&#160;<span class="comment"></span>  #define  _CAN_EIER_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; CAN error interrupt enable register (page 6) reset value</span></div><div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b477190d84487f027ab480aacf67395"> 6134</a></span>&#160;<span class="comment"></span>  #define  _CAN_TECR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; CAN transmit error counter register (page 6) reset value</span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf90cf7a7849db484d948168c78517732"> 6135</a></span>&#160;<span class="comment"></span>  #define  _CAN_RECR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; CAN receive error counter register (page 6) reset value</span></div><div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad8222d3c14c9b734c37909faeb1a3b10"> 6136</a></span>&#160;<span class="comment"></span>  #define  _CAN_BTR1_RESET_VALUE       ((uint8_t) 0x40)          <span class="comment">///&lt; CAN bit timing register 1 (page 6) reset value</span></div><div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf82a6acfa84f976422d2d47b6ddd5280"> 6137</a></span>&#160;<span class="comment"></span>  #define  _CAN_BTR2_RESET_VALUE       ((uint8_t) 0x23)          <span class="comment">///&lt; CAN bit timing register 2 (page 6) reset value</span></div><div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d3b654247595e6a7274d63f67af0824"> 6138</a></span>&#160;<span class="comment"></span>  #define  _CAN_FMR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; CAN filter mode register 1 (page 6) reset value</span></div><div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c34b2e3e79453d1b1ac73f1e57c35b5"> 6139</a></span>&#160;<span class="comment"></span>  #define  _CAN_FMR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; CAN filter mode register 2 (page 6) reset value</span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7a4477f1b53793749106c9723cfe550"> 6140</a></span>&#160;<span class="comment"></span>  #define  _CAN_FCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; CAN filter configuration register reset value</span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dd7fa0d3e83aae486b46702f723f158"> 6141</a></span>&#160;<span class="comment"></span>  #define  _CAN_MFMIR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; CAN mailbox filter match index register reset value</span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;</div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;  <span class="comment">/* CAN master control register (_CAN_MCR) */</span></div><div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad44dd2300a5c881acb267220ce4581b0"> 6145</a></span>&#160;<span class="preprocessor">  #define _CAN_MCR_INRQ                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Channel Initialization Request [0]</span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72b6b2e1a091130c37f022a51ff8aae4"> 6146</a></span>&#160;<span class="comment"></span>  #define _CAN_MCR_SLEEP               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Channel Sleep Mode Request [0]</span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e579783a15294184c129da90d8b7fad"> 6147</a></span>&#160;<span class="comment"></span>  #define _CAN_MCR_TXFP                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Channel Transmit FIFO Priority [0]</span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga54b40b4d4cdac83e75d9153feeb9a76c"> 6148</a></span>&#160;<span class="comment"></span>  #define _CAN_MCR_RFLM                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; CAN Channel Receive FIFO Locked Mode [0]</span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga949cde08f087665311e66790e1a5eb53"> 6149</a></span>&#160;<span class="comment"></span>  #define _CAN_MCR_NART                ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; CAN Channel No Automatic Retransmission [0]</span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c64723c2d2cb0a651fb331639b3b437"> 6150</a></span>&#160;<span class="comment"></span>  #define _CAN_MCR_AWUM                ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Channel Automatic Wakeup Mode [0]</span></div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga773036054ec217f45acd098195afb1bf"> 6151</a></span>&#160;<span class="comment"></span>  #define _CAN_MCR_ABOM                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; CAN Channel Automatic Bus-Off Management [0]</span></div><div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f64980a1badf0fd44559e90bee8e61f"> 6152</a></span>&#160;<span class="comment"></span>  #define _CAN_MCR_TTCM                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; CAN Channel Time Triggered Communication Mode [0]</span></div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;  <span class="comment">/* CAN master status register (_CAN_MSR) */</span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf20be6410d4d67f8b473a865b81284c7"> 6155</a></span>&#160;<span class="preprocessor">  #define _CAN_MSR_INAK                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Initialization Acknowledge [0]</span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga31c6f87b4dc1b4dfdecd39f4833c8184"> 6156</a></span>&#160;<span class="comment"></span>  #define _CAN_MSR_SLAK                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Sleep Acknowledge [0]</span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bf163179fbfa282de411327cca6261c"> 6157</a></span>&#160;<span class="comment"></span>  #define _CAN_MSR_ERRI                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Error Interrupt [0]</span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8f92a1a043cc9bbd2e1476d1b8b37ba"> 6158</a></span>&#160;<span class="comment"></span>  #define _CAN_MSR_WKUI                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; CAN Wakeup Interrupt [0]</span></div><div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga219abdfe002d799fd3ec69c54518d583"> 6159</a></span>&#160;<span class="comment"></span>  #define _CAN_MSR_TX                  ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; CAN Transmit [0]</span></div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae0a601ed7753500ffe7af9766ed26550"> 6160</a></span>&#160;<span class="comment"></span>  #define _CAN_MSR_RX                  ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Receive [0]</span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;</div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;  <span class="comment">/* CAN transmit status register (_CAN_TSR) */</span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5da17f673d25a7a112833231452efb70"> 6164</a></span>&#160;<span class="preprocessor">  #define _CAN_TSR_RQCP0               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Request Completed for Mailbox 0 [0]</span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae3652ca66f381c43a47d47be5dd34b39"> 6165</a></span>&#160;<span class="comment"></span>  #define _CAN_TSR_RQCP1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Request Completed for Mailbox 1 [0]</span></div><div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1def482b60e2fbdeabc0a67c5a05f03f"> 6166</a></span>&#160;<span class="comment"></span>  #define _CAN_TSR_RQCP2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Request Completed for Mailbox 2 [0]</span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf60d0c7b031b594eba8498a4b7dee38e"> 6168</a></span>&#160;<span class="preprocessor">  #define _CAN_TSR_TXOK0               ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; CAN Transmission ok for Mailbox 0 [0]</span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1675931519fb60b60b1fb2c4beeeda8d"> 6169</a></span>&#160;<span class="comment"></span>  #define _CAN_TSR_TXOK1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Transmission ok for Mailbox 1 [0]</span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0f8933d1adedc3481f87ddda0208824"> 6170</a></span>&#160;<span class="comment"></span>  #define _CAN_TSR_TXOK2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; CAN Transmission ok for Mailbox 2 [0]</span></div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;</div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;  <span class="comment">/* CAN transmit priority register (_CAN_TPR) */</span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea88d84c698edfe43c3c45d5d852b93d"> 6174</a></span>&#160;<span class="preprocessor">  #define _CAN_TPR_CODE                ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Mailbox Code [1:0]</span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadc3c38723d50e1643855645949f55ea0"> 6175</a></span>&#160;<span class="comment"></span>  #define _CAN_TPR_CODE0               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; CAN Mailbox Code [0]</span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33df967a4c4e673b2ba5dc37a98c987d"> 6176</a></span>&#160;<span class="comment"></span>  #define _CAN_TPR_CODE1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Mailbox Code [1]</span></div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga75670abc95d40c603a9bb65078197f17"> 6177</a></span>&#160;<span class="comment"></span>  #define _CAN_TPR_TME0                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Transmit Mailbox 0 Empty [0]</span></div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf5ce64cb6d8c1cb67c7ce24c504a53a"> 6178</a></span>&#160;<span class="comment"></span>  #define _CAN_TPR_TME1                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; CAN Transmit Mailbox 1 Empty [0]</span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga237cf00f9871c939f89d63bf942bc058"> 6179</a></span>&#160;<span class="comment"></span>  #define _CAN_TPR_TME2                ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; CAN Transmit Mailbox 2 Empty [0]</span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee770941008a7f0163a1583b61ebaba4"> 6180</a></span>&#160;<span class="comment"></span>  #define _CAN_TPR_LOW0                ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Lowest Priority Flag for Mailbox 0 [0]</span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga513bc2bcadfe5240338841c7834978e7"> 6181</a></span>&#160;<span class="comment"></span>  #define _CAN_TPR_LOW1                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; CAN Lowest Priority Flag for Mailbox 1 [0]</span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga94704a39fe0a82048273fd7acbb5f490"> 6182</a></span>&#160;<span class="comment"></span>  #define _CAN_TPR_LOW2                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; CAN Lowest Priority Flag for Mailbox 2 [0]</span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;  <span class="comment">/* CAN receive FIFO register (_CAN_RFR) */</span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabe9785a72208beed3f8d5180fa29cae4"> 6185</a></span>&#160;<span class="preprocessor">  #define _CAN_RFR_FMP                 ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN FIFO Message Pending [1:0]</span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6365cc74be8e5e62042ab060bb4c2817"> 6186</a></span>&#160;<span class="comment"></span>  #define _CAN_RFR_FMP0                ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; CAN FIFO Message Pending [0]</span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1abc915497cd99db7efd2409120becb0"> 6187</a></span>&#160;<span class="comment"></span>  #define _CAN_RFR_FMP1                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN FIFO Message Pending [1]</span></div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae02b566a4baf1d454618e73d1c72fdab"> 6189</a></span>&#160;<span class="preprocessor">  #define _CAN_RFR_FULL                ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; CAN FIFO Full [0]</span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcc8c61e7be2942b6e7e4f71730f202d"> 6190</a></span>&#160;<span class="comment"></span>  #define _CAN_RFR_FOVR                ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; CAN FIFO Overrun [0]</span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bec8c990c4d32b02467f9c7529e7de9"> 6191</a></span>&#160;<span class="comment"></span>  #define _CAN_RFR_RFOM                ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Release FIFO Output Mailbox [0]</span></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;</div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;  <span class="comment">/* CAN interrupt enable register (_CAN_IER) */</span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0b878cacd8c570df62fa3e6500e63bd"> 6195</a></span>&#160;<span class="preprocessor">  #define _CAN_IER_TMEIE               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Transmit Mailbox Empty Interrupt Enable [0]</span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabe73342b431b8e897d4cbbebcf6964f3"> 6196</a></span>&#160;<span class="comment"></span>  #define _CAN_IER_FMPIE               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN FIFO Message Pending Interrupt Enable [0]</span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8939744a670b791e09f181dff17ebc1e"> 6197</a></span>&#160;<span class="comment"></span>  #define _CAN_IER_FFIE                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN FIFO Full Interrupt Enable [0]</span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1036ac9b7c91302563beb6607d06e09f"> 6198</a></span>&#160;<span class="comment"></span>  #define _CAN_IER_FOVIE               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; CAN FIFO Overrun Interrupt Enable [0]</span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabbe0280c9d12c5f8fe5f8df5edceb0cf"> 6200</a></span>&#160;<span class="preprocessor">  #define _CAN_IER_WKUIE               ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; CAN Wakeup Interrupt Enable [0]</span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;  <span class="comment">/* CAN diagnosis register (_CAN_DGR) */</span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad39277025b94186735ae38c53dfc95f1"> 6203</a></span>&#160;<span class="preprocessor">  #define _CAN_DGR_LBKM                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Loop back mode [0]</span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga92b0288285a8d79f7fed76ac616cacee"> 6204</a></span>&#160;<span class="comment"></span>  #define _CAN_DGR_SILM                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Silent mode [0]</span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5199a736fce597e9f9e4c19dc228b9ff"> 6205</a></span>&#160;<span class="comment"></span>  #define _CAN_DGR_SAMP                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Last sample point [0]</span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e046b1c187a3eacf0c427f022133bf1"> 6206</a></span>&#160;<span class="comment"></span>  #define _CAN_DGR_RXS                 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; CAN Rx Signal (=pin status) [0]</span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e578b0249fcbb491797a9fbd941bbe3"> 6207</a></span>&#160;<span class="comment"></span>  #define _CAN_DGR_TXM2E               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; CAN TX Mailbox 2 enable [0]</span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;</div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;  <span class="comment">/* CAN page selection register for paged registers (_CAN_PSR) */</span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad8066e855045b75f2b09c637682e79a5"> 6211</a></span>&#160;<span class="preprocessor">  #define _CAN_PSR_PS                  ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Page select [2:0]</span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad2b0c2c0f5f3473d4a075fc288a8d125"> 6212</a></span>&#160;<span class="comment"></span>  #define _CAN_PSR_PS0                 ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; CAN Page select [0]</span></div><div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ea0458a95adc187faaea26b87c60ad9"> 6213</a></span>&#160;<span class="comment"></span>  #define _CAN_PSR_PS1                 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Page select [1]</span></div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96d9db1595b3406dcb34f63a46d54086"> 6214</a></span>&#160;<span class="comment"></span>  #define _CAN_PSR_PS2                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Page select [2]</span></div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;</div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;  <span class="comment">/* CAN message control/status register (_CAN_MCSR, page 0,1,5) */</span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac382c77b2c819f36b46650c7a33da98d"> 6218</a></span>&#160;<span class="preprocessor">  #define _CAN_MCSR_TXRQ               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Transmission mailbox request [0] (page 0,1,5)</span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05923f38057a7da3c786de1e4d58bccb"> 6219</a></span>&#160;<span class="comment"></span>  #define _CAN_MCSR_ABRQ               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Abort request for mailbox [0] (page 0,1,5)</span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97fb88b0167321496e92d854a9d9779e"> 6220</a></span>&#160;<span class="comment"></span>  #define _CAN_MCSR_RQCP               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Request completed [0] (page 0,1,5)</span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2399dd6606d5d2c7b479b72f990041eb"> 6221</a></span>&#160;<span class="comment"></span>  #define _CAN_MCSR_TXOK               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; CAN Transmission OK [0] (page 0,1,5)</span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cc0afdb3e0666020b4b8ad247be44b1"> 6222</a></span>&#160;<span class="comment"></span>  #define _CAN_MCSR_ALST               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; CAN Arbitration lost [0] (page 0,1,5)</span></div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaddee13dac3f415ccb7032e3e8a73b60a"> 6223</a></span>&#160;<span class="comment"></span>  #define _CAN_MCSR_TERR               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Transmission error [0] (page 0,1,5)</span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;</div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;  <span class="comment">/* CAN mailbox data length control register (_CAN_MDLCR, page 0,1,5,7) */</span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a5d33df4e2de7e47aebdcace5448425"> 6227</a></span>&#160;<span class="preprocessor">  #define _CAN_MDLCR_DLC               ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Data length code [3:0] (page 0,1,5,7)</span></div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f598501f39f28cbbed374fbc612e585"> 6228</a></span>&#160;<span class="comment"></span>  #define _CAN_MDLCR_DLC0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; CAN Data length code [0] (page 0,1,5,7)</span></div><div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga80bfc67f6ed950fb64f2087b13eaa43f"> 6229</a></span>&#160;<span class="comment"></span>  #define _CAN_MDLCR_DLC1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Data length code [1] (page 0,1,5,7)</span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ebdbafd52c4442bf04cd9ba71c8a218"> 6230</a></span>&#160;<span class="comment"></span>  #define _CAN_MDLCR_DLC2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Data length code [2] (page 0,1,5,7)</span></div><div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2a0d17fae39fef2c5e9f5582ed66809"> 6231</a></span>&#160;<span class="comment"></span>  #define _CAN_MDLCR_DLC3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; CAN Data length code [3] (page 0,1,5,7)</span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a16728c4acb5d27394b8d40326e4a5f"> 6233</a></span>&#160;<span class="preprocessor">  #define _CAN_MDLCR_TGT               ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; CAN Transmit global time [0] (page 0,1,5,7)</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;  <span class="comment">/* CAN mailbox identifier register 1 (_CAN_MIDR1, page 0,1,5) */</span></div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;  <span class="comment">// skip ID [4:0], as it depends on addressing mode</span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad41a1644260b2e603a694bbbb2dbc30e"> 6237</a></span>&#160;<span class="preprocessor">  #define _CAN_MIDR1_RTR               ((uint8_t) (0x01 &lt;&lt; 5))   </span><span class="comment">///&lt; CAN Remote transmission request [0] (page 0,1,5)</span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae98d322b0d46a3673e68add50f230b98"> 6238</a></span>&#160;<span class="comment"></span>  #define _CAN_MIDR1_IDE               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; CAN Extended identifier [0] (page 0,1,5)</span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;</div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;  <span class="comment">/* CAN error status register (_CAN_ESR, page 6) */</span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga12e713749c763235d84379be0be45a54"> 6242</a></span>&#160;<span class="preprocessor">  #define _CAN_ESR_EWGF                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Error warning flag [0] (page 6)</span></div><div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05dfddd9de0885c76b409571191ae6c1"> 6243</a></span>&#160;<span class="comment"></span>  #define _CAN_ESR_EPVF                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Error passive flag [0] (page 6)</span></div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga65dc42cba67be490d7f84f5592a2638a"> 6244</a></span>&#160;<span class="comment"></span>  #define _CAN_ESR_BOFF                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Bus off flag [0] (page 6)</span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae15677a6e0e34e17d8c0cf9fd25462a"> 6246</a></span>&#160;<span class="preprocessor">  #define _CAN_ESR_LEC                 ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; CAN Last error code [2:0] (page 6)</span></div><div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8acdabca9dd280f0b1140b67ba0c6778"> 6247</a></span>&#160;<span class="comment"></span>  #define _CAN_ESR_LEC0                ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; CAN Last error code [0] (page 6)</span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga085ededb193361018fe6c568e6ad169e"> 6248</a></span>&#160;<span class="comment"></span>  #define _CAN_ESR_LEC1                ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Last error code [1] (page 6)</span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab1e943a7e8aec98f8c26293588b2a88b"> 6249</a></span>&#160;<span class="comment"></span>  #define _CAN_ESR_LEC2                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; CAN Last error code [3] (page 6)</span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;</div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;  <span class="comment">/* CAN error interrupt enable register (_CAN_EIER, page 6) */</span></div><div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga58bde746c10f8758cfc16a21e42fff10"> 6253</a></span>&#160;<span class="preprocessor">  #define _CAN_EIER_EWGIE              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Error warning interrupt enable [0] (page 6)</span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d5ae93d753e2724f5f030ee8aabe64b"> 6254</a></span>&#160;<span class="comment"></span>  #define _CAN_EIER_EPVIE              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Error passive  interrupt enable [0] (page 6)</span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f62d31abbcc84525810a1954050638a"> 6255</a></span>&#160;<span class="comment"></span>  #define _CAN_EIER_BOFIE              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Bus-Off  interrupt enable [0] (page 6)</span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61e0373325a01ffa0af865bced435d52"> 6257</a></span>&#160;<span class="preprocessor">  #define _CAN_EIER_LECIE              ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; CAN Last error code interrupt enable [0] (page 6)</span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="comment"></span>  // reserved [6:5]</div><div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd6d9ca6e45c9328926965e9fd9c3a96"> 6259</a></span>&#160;<span class="preprocessor">  #define _CAN_EIER_ERRIE              ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; CAN Error interrupt enable [0] (page 6)</span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;</div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;  <span class="comment">/* CAN bit timing register 1 (_CAN_BTR1, page 6) */</span></div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6fa56bb464a8a010d1ba88cc018d9ccb"> 6263</a></span>&#160;<span class="preprocessor">  #define _CAN_BTR1_BRP                ((uint8_t) (0x3F &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Baud rate prescaler [5:0] (page 6)</span></div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga26a5acdd1b65fca0803d12cd751efa6f"> 6264</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR1_BRP0               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; CAN Baud rate prescaler [0] (page 6)</span></div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga913181cff6d2e9a7b1356eded0fe6ad7"> 6265</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR1_BRP1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Baud rate prescaler [1] (page 6)</span></div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf75005510ac0b6582f334a2d31c1aaab"> 6266</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR1_BRP2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Baud rate prescaler [2] (page 6)</span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b24c62cb356a0d995b76fb06660ba7b"> 6267</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR1_BRP3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; CAN Baud rate prescaler [3] (page 6)</span></div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd364788073b8d8451a0c829b957a3c0"> 6268</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR1_BRP4               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; CAN Baud rate prescaler [4] (page 6)</span></div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ce1ad1e4d5ddd13e8e4b7355310f92c"> 6269</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR1_BRP5               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Baud rate prescaler [5] (page 6)</span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f229e1d27a1948953322f401aac1581"> 6270</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR1_SJW                ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; CAN Resynchronization jump width [1:0] (page 6)</span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8faea5c2f59e798cf729c3a1d912fb53"> 6271</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR1_SJW0               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; CAN Resynchronization jump width [0] (page 6)</span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b5e07c82b5a105f0b3750f70780b25e"> 6272</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR1_SJW1               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; CAN Resynchronization jump width [1] (page 6)</span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;  <span class="comment">/* CAN bit timing register 2 (_CAN_BTR2, page 6) */</span></div><div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad65ec4cf403c36f4b1faef34359dd9e2"> 6275</a></span>&#160;<span class="preprocessor">  #define _CAN_BTR2_BS1                ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Bit segment 1 [3:0] (page 6)</span></div><div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf934dbbcc9f2092846b9b5136d90db5b"> 6276</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR2_BS10               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; CAN Bit segment 1 [0] (page 6)</span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03552e633ddac524a9d5eee345d8825c"> 6277</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR2_BS11               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Bit segment 1 [1] (page 6)</span></div><div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga39eec04e3fc936b7176f9d5f4488d0c8"> 6278</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR2_BS12               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Bit segment 1 [2] (page 6)</span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab25ff63682b62b57683a7789385aa9de"> 6279</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR2_BS13               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; CAN Bit segment 1 [3] (page 6)</span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6d1ac51ef7bafe766e163d5c2a2db72"> 6280</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR2_BS2                ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; CAN Bit segment 2 [2:0] (page 6)</span></div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca4f0dbb8c349a910ef7956f4f44bdd6"> 6281</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR2_BS20               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; CAN Bit segment 2 [0] (page 6)</span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4f5e1508dba9f4267f420e311581534"> 6282</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR2_BS21               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Bit segment 2 [1] (page 6)</span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff133991fa9172ff32150c767297b035"> 6283</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR2_BS22               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; CAN Bit segment 2 [2] (page 6)</span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;</div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;  <span class="comment">/* CAN filter mode register 1 (_CAN_FMR1, page 6) */</span></div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f3f678e368270d71fa341deceaaca8e"> 6287</a></span>&#160;<span class="preprocessor">  #define _CAN_FMR1_FML0               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Filter 0 mode low [0] (page 6)</span></div><div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d3b729d746344c1b84d21349d1a02f4"> 6288</a></span>&#160;<span class="comment"></span>  #define _CAN_FMR1_FMH0               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Filter 0 mode high [0] (page 6)</span></div><div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabac0c20fdeb6715463d062a3626f0043"> 6289</a></span>&#160;<span class="comment"></span>  #define _CAN_FMR1_FML1               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Filter 1 mode low [0] (page 6)</span></div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bc1cf9c5153f4a6b1d5ff68adf77529"> 6290</a></span>&#160;<span class="comment"></span>  #define _CAN_FMR1_FMH1               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; CAN Filter 1 mode high [0] (page 6)</span></div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gace6cd40a26ecccffb95ca3901b60e397"> 6291</a></span>&#160;<span class="comment"></span>  #define _CAN_FMR1_FML2               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; CAN Filter 2 mode low [0] (page 6)</span></div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad827d2cde27de850e1ea12ced87cbf77"> 6292</a></span>&#160;<span class="comment"></span>  #define _CAN_FMR1_FMH2               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Filter 2 mode high [0] (page 6)</span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa112e6e4bd7f7fd2e7076cd372a8c1fe"> 6293</a></span>&#160;<span class="comment"></span>  #define _CAN_FMR1_FML3               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; CAN Filter 3 mode low [0] (page 6)</span></div><div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4645073ddf42d6f4802bf9e2adc2aa97"> 6294</a></span>&#160;<span class="comment"></span>  #define _CAN_FMR1_FMH3               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; CAN Filter 3 mode high [0] (page 6)</span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;  <span class="comment">/* CAN filter mode register 2 (_CAN_FMR2, page 6) */</span></div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7a794fc6367c59f09200d4b8df5fbe9"> 6297</a></span>&#160;<span class="preprocessor">  #define _CAN_FMR2_FML4               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Filter 4 mode low [0] (page 6)</span></div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga522b29d87a496d58c0e7e4060e35d743"> 6298</a></span>&#160;<span class="comment"></span>  #define _CAN_FMR2_FMH4               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Filter 4 mode high [0] (page 6)</span></div><div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97b3f24e1f06bf20615fa030ebb7bdfe"> 6299</a></span>&#160;<span class="comment"></span>  #define _CAN_FMR2_FML5               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Filter 5 mode low [0] (page 6)</span></div><div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3de9ed0a5256aa075f3fabc787f2c632"> 6300</a></span>&#160;<span class="comment"></span>  #define _CAN_FMR2_FMH5               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; CAN Filter 5 mode high [0] (page 6)</span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;</div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;  <span class="comment">/* CAN filter configuration register 1 (_CAN_FCR1, page 6) */</span></div><div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15fb0d0fabffdd21b2601e321999e865"> 6304</a></span>&#160;<span class="preprocessor">  #define _CAN_FCR1_FACT0              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Filter 0 active [0] (page 6)</span></div><div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81f47ce538a509565ea636935674f563"> 6305</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR1_FSC0               ((uint8_t) (0x03 &lt;&lt; 1))   <span class="comment">///&lt; CAN Filter 0 scale configuration [1:0] (page 6)</span></div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gafabd780225de49ecbb21ae4a080764b0"> 6306</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR1_FSC00              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Filter 0 scale configuration [0] (page 6)</span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga698e8bdcf51c99df4070491a7d5a69cc"> 6307</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR1_FSC01              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Filter 0 scale configuration [1] (page 6)</span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c84ff9cf076999ec44abb7d369dbb77"> 6309</a></span>&#160;<span class="preprocessor">  #define _CAN_FCR1_FACT1              ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; CAN Filter 1 active [0] (page 6)</span></div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0350d4edaae706d6732b4b21b4e6c1b3"> 6310</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR1_FSC1               ((uint8_t) (0x03 &lt;&lt; 5))   <span class="comment">///&lt; CAN Filter 1 scale configuration [1:0] (page 6)</span></div><div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7de49f909a85fe59559df1684e4334c8"> 6311</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR1_FSC10              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Filter 1 scale configuration [0] (page 6)</span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9998e669f9b0ab4590dfd1b377a8d3d3"> 6312</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR1_FSC11              ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; CAN Filter 1 scale configuration [1] (page 6)</span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;</div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;  <span class="comment">/* CAN filter configuration register 2 (_CAN_FCR2, page 6) */</span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ccc0a8616389b238f6c1508700edbb"> 6316</a></span>&#160;<span class="preprocessor">  #define _CAN_FCR2_FACT2              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Filter 2 active [0] (page 6)</span></div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadad55e16f4837deac32e12abd976ee18"> 6317</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR2_FSC2               ((uint8_t) (0x03 &lt;&lt; 1))   <span class="comment">///&lt; CAN Filter 2 scale configuration [1:0] (page 6)</span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga151794ae5c6d9c37ccaed8af0152e1c5"> 6318</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR2_FSC20              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Filter 2 scale configuration [0] (page 6)</span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf693878bde1c629c39d0fc04755f9a07"> 6319</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR2_FSC21              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Filter 2 scale configuration [1] (page 6)</span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03a308dff677a0c7326c7be36e45f3ce"> 6321</a></span>&#160;<span class="preprocessor">  #define _CAN_FCR2_FACT3              ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; CAN Filter 3 active [0] (page 6)</span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c0464fcf1ef07c8b948a58831f84325"> 6322</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR2_FSC3               ((uint8_t) (0x03 &lt;&lt; 5))   <span class="comment">///&lt; CAN Filter 3 scale configuration [1:0] (page 6)</span></div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e34481853b50018a3a5585acd24c0c8"> 6323</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR2_FSC30              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Filter 3 scale configuration [0] (page 6)</span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4177e905918c2e1c9df5678e67aabeb1"> 6324</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR2_FSC31              ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; CAN Filter 3 scale configuration [1] (page 6)</span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;</div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;  <span class="comment">/* CAN filter configuration register 3 (_CAN_FCR3, page 6) */</span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85b75fa464077d253a4ca2430659dbc4"> 6328</a></span>&#160;<span class="preprocessor">  #define _CAN_FCR3_FACT4              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; CAN Filter 4 active [0] (page 6)</span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gadb0bb2d1afeb0a45e026ecaaff80e600"> 6329</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR3_FSC4               ((uint8_t) (0x03 &lt;&lt; 1))   <span class="comment">///&lt; CAN Filter 4 scale configuration [1:0] (page 6)</span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga524feb28ee32e1e034e0b5cd669906a7"> 6330</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR3_FSC40              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CAN Filter 4 scale configuration [0] (page 6)</span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga64523c92b5344d03a25a56795cd9405f"> 6331</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR3_FSC41              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CAN Filter 4 scale configuration [1] (page 6)</span></div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga08a3d8432db31a26510e551e3fecb88e"> 6333</a></span>&#160;<span class="preprocessor">  #define _CAN_FCR3_FACT5              ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; CAN Filter 5 active [0] (page 6)</span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabebd22357180a39cda65597d46e75009"> 6334</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR3_FSC5               ((uint8_t) (0x03 &lt;&lt; 5))   <span class="comment">///&lt; CAN Filter 5 scale configuration [1:0] (page 6)</span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ae81c88a3d8a111a90444a848c27a35"> 6335</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR3_FSC50              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; CAN Filter 5 scale configuration [0] (page 6)</span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga52bccdf4a2c6f0151e68b3c022e98630"> 6336</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR3_FSC51              ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; CAN Filter 5 scale configuration [1] (page 6)</span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;</div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor">#endif // CAN_AddressBase</span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;</div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;</div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;</div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="comment">// Global Configuration (_CFG)</span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(CFG_AddressBase)</span></div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="comment">  /** @brief struct for Global Configuration registers (_CFG) */</span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="comment">    /** @brief Global configuration register (_CFG_GCR) */</span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 6352</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWD     : 1;    <span class="comment">///&lt; SWIM disable</span></div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AL      : 1;    <span class="comment">///&lt; Activation level</span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;    } GCR;</div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;</div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a>;</div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;</div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;  <span class="comment">/* Pointer to CFG registers */</span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3c73e4690ae9a4f2d8dafe9930e6331"> 6361</a></span>&#160;<span class="preprocessor">  #define _CFG          _SFR(_CFG_t,   CFG_AddressBase)          </span><span class="comment">///&lt; CFG struct/bit access</span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7679b5517847c80083efb7f9df207c1"> 6362</a></span>&#160;<span class="comment"></span>  #define _CFG_GCR      _SFR(uint8_t,  CFG_AddressBase+0x00)     <span class="comment">///&lt; Global configuration register (CFG_GCR)</span></div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;</div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;  <span class="comment">/* CFG Module Reset Values */</span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ac998e464bee8246900227f404dd76a"> 6366</a></span>&#160;<span class="preprocessor">  #define _CFG_GCR_RESET_VALUE         ((uint8_t)0x00)           </span><span class="comment">///&lt; Global configuration register reset value</span></div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;</div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;  <span class="comment">/* Global configuration register (CFG_GCR) */</span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0700f3c22f626ab13f7111d2d27e397e"> 6370</a></span>&#160;<span class="preprocessor">  #define _CFG_GCR_SWD                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SWIM disable [0]</span></div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ce51b7addc9df6bac66f471e26616d9"> 6371</a></span>&#160;<span class="comment"></span>  #define _CFG_GCR_AL                  ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Activation level [0]</span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;</div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor">#endif // CFG_AddressBase</span></div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;</div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;</div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;</div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="comment">// Interrupt Priority Module (_ITC)</span></div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(ITC_AddressBase)</span></div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="comment">  /** @brief struct for setting interrupt Priority (_ITC) */</span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="comment">    /** @brief interrupt priority register 1 (_ITC_SPR1) */</span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 6387</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved (TLI always highest prio)</span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT1SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 1</span></div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT2SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 2</span></div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT3SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 3</span></div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="comment"></span>    } SPR1;</div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;</div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="comment">    /** @brief interrupt priority register 2 (_ITC_SPR2) */</span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 6396</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT4SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 4</span></div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT5SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 5</span></div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT6SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 6</span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT7SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 7</span></div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="comment"></span>    } SPR2;</div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;</div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="comment">    /** @brief interrupt priority register 3 (_ITC_SPR3) */</span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 6405</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT8SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 8</span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT9SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 9</span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT10SPR : 2;    <span class="comment">///&lt; interrupt priority vector 10</span></div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT11SPR : 2;    <span class="comment">///&lt; interrupt priority vector 11</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="comment"></span>    } SPR3;</div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;</div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="comment">    /** @brief interrupt priority register 4 (_ITC_SPR4) */</span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 6414</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT12SPR : 2;    <span class="comment">///&lt; interrupt priority vector 12</span></div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT13SPR : 2;    <span class="comment">///&lt; interrupt priority vector 13</span></div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT14SPR : 2;    <span class="comment">///&lt; interrupt priority vector 14</span></div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT15SPR : 2;    <span class="comment">///&lt; interrupt priority vector 15</span></div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="comment"></span>    } SPR4;</div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;</div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="comment">    /** @brief interrupt priority register 5 (_ITC_SPR5) */</span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 6423</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT16SPR : 2;    <span class="comment">///&lt; interrupt priority vector 16</span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT17SPR : 2;    <span class="comment">///&lt; interrupt priority vector 17</span></div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT18SPR : 2;    <span class="comment">///&lt; interrupt priority vector 18</span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT19SPR : 2;    <span class="comment">///&lt; interrupt priority vector 19</span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="comment"></span>    } SPR5;</div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;</div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="comment">    /** @brief interrupt priority register 6 (_ITC_SPR6) */</span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 6432</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT20SPR : 2;    <span class="comment">///&lt; interrupt priority vector 20</span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT21SPR : 2;    <span class="comment">///&lt; interrupt priority vector 21</span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT22SPR : 2;    <span class="comment">///&lt; interrupt priority vector 22</span></div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT23SPR : 2;    <span class="comment">///&lt; interrupt priority vector 23</span></div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="comment"></span>    } SPR6;</div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;</div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="comment">    /** @brief interrupt priority register 7 (_ITC_SPR7) */</span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 6441</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT24SPR : 2;    <span class="comment">///&lt; interrupt priority vector 24</span></div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT25SPR : 2;    <span class="comment">///&lt; interrupt priority vector 25</span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT26SPR : 2;    <span class="comment">///&lt; interrupt priority vector 26</span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT27SPR : 2;    <span class="comment">///&lt; interrupt priority vector 27</span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="comment"></span>    } SPR7;</div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;</div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="comment">    /** @brief interrupt priority register 8 (_ITC_SPR8) */</span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 6450</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT28SPR : 2;    <span class="comment">///&lt; interrupt priority vector 28</span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT29SPR : 2;    <span class="comment">///&lt; interrupt priority vector 29</span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;    } SPR8;</div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;</div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a>;</div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;</div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;  <span class="comment">/* Pointer to ITC registers */</span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga698008bf28582986c8fe2f6447acdc7c"> 6459</a></span>&#160;<span class="preprocessor">  #define _ITC          _SFR(_ITC_t,   ITC_AddressBase)          </span><span class="comment">///&lt; ITC struct/bit access</span></div><div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga367b681dc479c8ee39f4e76b5ed55af5"> 6460</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1     _SFR(uint8_t,  ITC_AddressBase+0x00)     <span class="comment">///&lt; Interrupt priority register 1/8</span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07eada758494172adef7affc15bafc23"> 6461</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2     _SFR(uint8_t,  ITC_AddressBase+0x01)     <span class="comment">///&lt; Interrupt priority register 2/8</span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d81daa3a39664da4b2460f6e2d6aa02"> 6462</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3     _SFR(uint8_t,  ITC_AddressBase+0x02)     <span class="comment">///&lt; Interrupt priority register 3/8</span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ddc1ed491c3fd780418d592f14247b8"> 6463</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4     _SFR(uint8_t,  ITC_AddressBase+0x03)     <span class="comment">///&lt; Interrupt priority register 4/8</span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9"> 6464</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5     _SFR(uint8_t,  ITC_AddressBase+0x04)     <span class="comment">///&lt; Interrupt priority register 5/8</span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga420d208dc3cb9c70b1a12bfd77da474b"> 6465</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6     _SFR(uint8_t,  ITC_AddressBase+0x05)     <span class="comment">///&lt; Interrupt priority register 6/8</span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga328e92977f925591fb57f5b918bbd456"> 6466</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7     _SFR(uint8_t,  ITC_AddressBase+0x06)     <span class="comment">///&lt; Interrupt priority register 7/8</span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga52a4cc4405f1e3ce8d1763d5da488b32"> 6467</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8     _SFR(uint8_t,  ITC_AddressBase+0x07)     <span class="comment">///&lt; Interrupt priority register 8/8</span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;</div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;  <span class="comment">/* ITC Module Reset Values */</span></div><div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c6b7d75b0394e72f748257537f77c3a"> 6471</a></span>&#160;<span class="preprocessor">  #define  _ITC_SPR1_RESET_VALUE       ((uint8_t) 0xFF)          </span><span class="comment">///&lt; Interrupt priority register 1/8 reset value</span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a68033a4995662ffe1eb6f4a1bba41d"> 6472</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR2_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 2/8 reset value</span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf31d3e75b89b5bd0efdf2ac12faca114"> 6473</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR3_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 3/8 reset value</span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaba9e7b662438863dc20111d417353b13"> 6474</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR4_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 4/8 reset value</span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac032a4c32fbbe53d913ef2e7baa127e4"> 6475</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR5_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 5/8 reset value</span></div><div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga933e07fe969af04d1788bde095d544ad"> 6476</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR6_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 6/8 reset value</span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ebd827cc7c14075cfde917df65afc64"> 6477</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR7_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 7/8 reset value</span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59420d1c7bde78f40459a4387d07c4a6"> 6478</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR8_RESET_VALUE       ((uint8_t) 0x0F)          <span class="comment">///&lt; Interrupt priority register 8/8 reset value</span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;</div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;  <span class="comment">/* Software priority register 1 (_ITC_SPR1) */</span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20b3f2fc312c3c2a4a587933d3a2456e"> 6483</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR1_VECT1SPR           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; ITC interrupt priority vector 1 [1:0]</span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga684c8ef814e8d92ebde894ed8e2f26ee"> 6484</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT1SPR0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 1 [0]</span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c42a8de663194ab4fe73e672b55963f"> 6485</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT1SPR1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 1 [1]</span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad80e01c187e0733153b06d27add42122"> 6486</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT2SPR           ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 2 [1:0]</span></div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cc670aeb2e09d3a92234f613e03bace"> 6487</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT2SPR0          ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 2 [0]</span></div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4477957244846dfd69e3eeb845797755"> 6488</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT2SPR1          ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 2 [1]</span></div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6f38cc55f6c4fd2f70fbcb3189f3c69"> 6489</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT3SPR           ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 3 [1:0]</span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88b3b55d6bdd093a98b28cb2e89925d0"> 6490</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT3SPR0          ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 3 [0]</span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga634055355d59fb0456fce42200051068"> 6491</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT3SPR1          ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 3 [1]</span></div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;  <span class="comment">/* Software priority register 2 (_ITC_SPR2) */</span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabb5a740f514634089ee3cb04fa985c5d"> 6494</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR2_VECT4SPR           ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 4 [1:0]</span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf1539c97921a10240573de8595527338"> 6495</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT4SPR0          ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 4 [0]</span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c61b6c73086e891b241ad47cd2737a7"> 6496</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT4SPR1          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 4 [1]</span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabc75f2f22414ea1ccd03d6e008627e22"> 6497</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT5SPR           ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 5 [1:0]</span></div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5fc26f0595ec0c6f6f87a0b5e5f87d74"> 6498</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT5SPR0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 5 [0]</span></div><div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ea96978fb947098ac1569bf12753283"> 6499</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT5SPR1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 5 [1]</span></div><div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c91deffcd4776dd71dee8ca38aecb99"> 6500</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT6SPR           ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 6 [1:0]</span></div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7741807231037b413a5af4dbc5f3a513"> 6501</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT6SPR0          ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 6 [0]</span></div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac5ab75c9fbb51272edbe71faddb1335e"> 6502</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT6SPR1          ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 6 [1]</span></div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5703611bae568ed4e46d770aa6e9bb64"> 6503</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT7SPR           ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 7 [1:0]</span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5728d5bb45962853e42e6ed007ffd6c"> 6504</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT7SPR0          ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 7 [0]</span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f8edaa494acb78b2f2f15b3c9edf74d"> 6505</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT7SPR1          ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 7 [1]</span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;  <span class="comment">/* Software priority register 3 (_ITC_SPR3) */</span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e10fdbc731fa381539d260d263267d5"> 6508</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR3_VECT8SPR           ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 8 [1:0]</span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8dfafa9ce773617f414c2f4f8627bede"> 6509</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT8SPR0          ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 8 [0]</span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ef977e61be38ee567e548b8dd85af37"> 6510</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT8SPR1          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 8 [1]</span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81103aca38189a00e03fc69eed40fb9a"> 6511</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT9SPR           ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 9 [1:0]</span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5b1aeefc0dc2f21f6f2beafbab70050"> 6512</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT9SPR0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 9 [0]</span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga657bd48c1982a779ff09413893883649"> 6513</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT9SPR1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 9 [1]</span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d46eb9d96707d2013613a2a39d64783"> 6514</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT10SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 10 [1:0]</span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga39eeafc047c880119c1d5ef669d98e50"> 6515</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT10SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 10 [0]</span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8048512d5900e6dad02e1a59f4f23a96"> 6516</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT10SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 10 [1]</span></div><div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga686adf2602c3496df317ae70d56ac869"> 6517</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT11SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 11 [1:0]</span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf91c8e599db8fb13d834e92bb246e1f0"> 6518</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT11SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 11 [0]</span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b7fec6ca31586d8de402ecf0cc08e89"> 6519</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT11SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 11 [1]</span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;  <span class="comment">/* Software priority register 4 (_ITC_SPR4) */</span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga788c12947e79fc99755f78be561cc6da"> 6522</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR4_VECT12SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 12 [1:0]</span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga507faf88fd2e5528f88851ac9fb58640"> 6523</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT12SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 12 [0]</span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8bde8839face988174f38c5c129ccdf3"> 6524</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT12SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 12 [1]</span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga255e876f3eb0392f94bd278a2569d922"> 6525</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT13SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 13 [1:0]</span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d4c84b06c8ce434e28ab2f418090aa3"> 6526</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT13SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 13 [0]</span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9590854ab8fffbaaa0eaead3565d529c"> 6527</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT13SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 13 [1]</span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bf8c36061ce0d799cdb68b9a7ef3f12"> 6528</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT14SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 14 [1:0]</span></div><div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaacc018c6829fd741532d8ed28c354547"> 6529</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT14SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 14 [0]</span></div><div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6cf1643f99876955751bab330299befc"> 6530</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT14SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 14 [1]</span></div><div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69a9034b7a1a6a326df6134c73436941"> 6531</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT15SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 15 [1:0]</span></div><div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf885ca8b9d889f0294871dd2cec5dbe5"> 6532</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT15SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 15 [0]</span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7eb8122c0b04795b530cd3005fd861c8"> 6533</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT15SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 15 [1]</span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;  <span class="comment">/* Software priority register 5 (_ITC_SPR5) */</span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a2de3df8f8d88d23bfb71059d1713c3"> 6536</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR5_VECT16SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 16 [1:0]</span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga268d6ed248eb1ed81e1bd818711e5f8d"> 6537</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT16SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 16 [0]</span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad6b00a79c12da800655bd1276d01937"> 6538</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT16SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 16 [1]</span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga759a2875dd529810ede5ec8c5c21932f"> 6539</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT17SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 17 [1:0]</span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac07d5501fbb235d68a4a0b492f530431"> 6540</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT17SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 17 [0]</span></div><div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae02bfd10746dd009972eb818d7332b54"> 6541</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT17SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 17 [1]</span></div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga088e27958d83586a89a4f9895f36d5d2"> 6542</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT18SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 18 [1:0]</span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga363d37257ce80cc6947cdb12369f4778"> 6543</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT18SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 18 [0]</span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3ed820ec7f9bcbd679c8e79990d0baa"> 6544</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT18SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 18 [1]</span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga91553df8bba8e364881ba05b3e5dfd74"> 6545</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT19SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 19 [1:0]</span></div><div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a0a367a7ec947969ace1b22aa341e98"> 6546</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT19SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 19 [0]</span></div><div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3c79ab702fa418cc5345acf5666a05c"> 6547</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT19SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 19 [1]</span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;  <span class="comment">/* Software priority register 6 (_ITC_SPR6) */</span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga45220e487702efe5e4e62b2c22a3e286"> 6550</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR6_VECT20SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 20 [1:0]</span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3f9d1e7094ac9e05c619bd4f6ae552c"> 6551</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT20SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 20 [0]</span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga752e4a664caa59118f628dcef7d81f92"> 6552</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT20SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 20 [1]</span></div><div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e1bf9b062d181ea7ec6ce464de84042"> 6553</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT21SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 21 [1:0]</span></div><div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa31c818420132f1c1252ab6a16964d31"> 6554</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT21SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 21 [0]</span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga891e8bbd278220ec0c119f6f1c72a515"> 6555</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT21SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 21 [1]</span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5d6f192bd1ae0d9dc343c6f9593be09"> 6556</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT22SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 22 [1:0]</span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07922029668d1e5cd7b54327c6d8bd5c"> 6557</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT22SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 22 [0]</span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8ead1d02078362b22810b9877b3494a"> 6558</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT22SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 22 [1]</span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga21ad56c63ae8107acfd54a69f52e2a33"> 6559</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT23SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 23 [1:0]</span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ffe1f4bd8b7ebc2d760701022da7a93"> 6560</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT23SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 23 [0]</span></div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01b8eb9904c07541ec46c597c7ee7e25"> 6561</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT23SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 23 [1]</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;  <span class="comment">/* Software priority register 7 (_ITC_SPR7) */</span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2453e9dafc4d4b90eea20c60960419ec"> 6564</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR7_VECT24SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 24 [1:0]</span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gabab860872d61419911026b12435f3a83"> 6565</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT24SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 24 [0]</span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a410d993db3634c310b7fb149b0d447"> 6566</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT24SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 24 [1]</span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga94ac28cf8e66e23e0d775ebdcf18d434"> 6567</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT25SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 25 [1:0]</span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf80fc7db3c7e8118820177475b3f0b9e"> 6568</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT25SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 25 [0]</span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b8ffb6f75c3a95de74a9eb2fff26829"> 6569</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT25SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 25 [1]</span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga558d9205ba54d2cc25816c100d6c4823"> 6570</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT26SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 26 [1:0]</span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61d41a1cd2c283edebbe43c9ad85fb00"> 6571</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT26SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 26 [0]</span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bc96be209517a3af3c348fc3482fdcf"> 6572</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT26SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 26 [1]</span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga42e55c11a1eae803624c4a7e38cd79c6"> 6573</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT27SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 27 [1:0]</span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gad7e8395146065c304f285ee6fb7b3a8a"> 6574</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT27SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 27 [0]</span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95b12f2779e9bd3a72087a505c5f0460"> 6575</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT27SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 27 [1]</span></div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;  <span class="comment">/* Software priority register 8 (_ITC_SPR8) */</span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac64405073e520d2492ad07763a778632"> 6578</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR8_VECT28SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 28 [1:0]</span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga94072efe17587735b616c44e4995cf9f"> 6579</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT28SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 28 [0]</span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d74a148e3d49fd15d34daec2647ecdc"> 6580</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT28SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 28 [1]</span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b05aaf18f65b0246dea0362ac8beffe"> 6581</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT29SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 29 [1:0]</span></div><div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#gac167fd77d4dfc0efbb2de61b482e2a2d"> 6582</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT29SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 29 [0]</span></div><div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5fd8380bb80a46ecbec30708acab512f"> 6583</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT29SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 29 [1]</span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;</div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">#endif // ITC_AddressBase</span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;</div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;</div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="comment">// undefine local macros</span></div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="preprocessor">#undef _BITS</span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;</div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="comment">    END OF MODULE DEFINITION FOR MULTIPLE INLUSION</span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#endif // _STM8AF_STM8S_H_</span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="comment">/** @}*/</span></div><div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___f_l_a_s_h__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a></div><div class="ttdoc">struct to control write/erase of flash memory (_FLASH) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01363">STLUX_STNRG.h:1363</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___t_i_m4__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">_TIM4_t</a></div><div class="ttdoc">struct for controlling 8-Bit Timer 4 (_TIM4) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03862">STM8AF_STM8S.h:3862</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___t_i_m1__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t">_TIM1_t</a></div><div class="ttdoc">struct for controlling 16-Bit Timer 1 (_TIM1) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02511">STM8AF_STM8S.h:2511</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___u_a_r_t3__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t">_UART3_t</a></div><div class="ttdoc">struct for controlling Universal Asynchronous Receiver Transmitter 3 (_UART3) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02089">STM8AF_STM8S.h:2089</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___i_w_d_g__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a></div><div class="ttdoc">struct for access to Independent Timeout Watchdog registers (_IWDG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02037">STLUX_STNRG.h:2037</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___e_x_t_i__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">_EXTI_t</a></div><div class="ttdoc">struct for configuring external port interrupts (_EXTI) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00662">STM8AF_STM8S.h:662</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___a_d_c1__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t">_ADC1_t</a></div><div class="ttdoc">struct containing Analog Digital Converter 1 (_ADC1) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04588">STM8AF_STM8S.h:4588</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___c_f_g__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a></div><div class="ttdoc">struct for Global Configuration registers (_CFG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03810">STLUX_STNRG.h:3810</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___w_w_d_g__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a></div><div class="ttdoc">struct for access to Window Watchdog registers (_WWDG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01977">STLUX_STNRG.h:1977</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___b_e_e_p__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">_BEEP_t</a></div><div class="ttdoc">struct for beeper control (_BEEP) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01196">STM8AF_STM8S.h:1196</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___u_a_r_t2__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t">_UART2_t</a></div><div class="ttdoc">struct for controlling Universal Asynchronous Receiver Transmitter 2 (_UART2) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01858">STM8AF_STM8S.h:1858</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___i2_c__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a></div><div class="ttdoc">struct for controlling I2C module (_I2C) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02166">STLUX_STNRG.h:2166</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___t_i_m5__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t">_TIM5_t</a></div><div class="ttdoc">struct for controlling 16-Bit Timer 5 (_TIM5) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03989">STM8AF_STM8S.h:3989</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___c_a_n__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t">_CAN_t</a></div><div class="ttdoc">struct for controlling Controller Area Network Module (_CAN) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l05067">STM8AF_STM8S.h:5067</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___p_o_r_t__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">_PORT_t</a></div><div class="ttdoc">structure for controlling pins in port mode (_PORTx, x=0..1) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00290">STLUX_STNRG.h:290</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___t_i_m2__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t">_TIM2_t</a></div><div class="ttdoc">struct for controlling 16-Bit Timer 2 (_TIM2) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03136">STM8AF_STM8S.h:3136</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___u_a_r_t4__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t">_UART4_t</a></div><div class="ttdoc">struct for controlling Universal Asynchronous Receiver Transmitter 4 (_UART4) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02280">STM8AF_STM8S.h:2280</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___a_d_c2__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t">_ADC2_t</a></div><div class="ttdoc">struct containing Analog Digital Converter 2 (_ADC2) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04945">STM8AF_STM8S.h:4945</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___s_p_i__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">_SPI_t</a></div><div class="ttdoc">struct for controlling SPI module (_SPI) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01238">STM8AF_STM8S.h:1238</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___r_s_t__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a></div><div class="ttdoc">struct for determining reset source (_RST) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01521">STLUX_STNRG.h:1521</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___c_l_k__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">_CLK_t</a></div><div class="ttdoc">struct for configuring/monitoring clock module (_CLK) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00761">STM8AF_STM8S.h:761</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___t_i_m3__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t">_TIM3_t</a></div><div class="ttdoc">struct for controlling 16-Bit Timer 3 (_TIM3) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03557">STM8AF_STM8S.h:3557</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___i_t_c__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a></div><div class="ttdoc">struct for setting interrupt Priority (_ITC) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03862">STLUX_STNRG.h:3862</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_ga71c13b591e31e775a43f76d75390ad66"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></div><div class="ttdeci">#define _BITS</div><div class="ttdoc">data type in bit structs (follow C90 standard) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00177">STM8AF_STM8S.h:177</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___a_w_u__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a></div><div class="ttdoc">struct for cofiguring the Auto Wake-Up Module (_AWU) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02093">STLUX_STNRG.h:2093</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___t_i_m6__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t">_TIM6_t</a></div><div class="ttdoc">struct for controlling 8-Bit Timer 6 (_TIM6) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04439">STM8AF_STM8S.h:4439</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___u_a_r_t1__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t">_UART1_t</a></div><div class="ttdoc">struct for controlling Universal Asynchronous Receiver Transmitter 1 (_UART1) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01652">STM8AF_STM8S.h:1652</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_25096823495616c066256babbf372c7d.html">stm8</a></li><li class="navelem"><a class="el" href="dir_469f908c52490a5ec5adb796ebfdc9b0.html">stm8af_stm8s</a></li><li class="navelem"><a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h.html">STM8AF_STM8S.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
