// Seed: 2048038024
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output wand id_7,
    output supply0 id_8,
    input uwire id_9,
    output wire id_10
);
  assign id_10 = (1'b0 == id_5) - 1'b0;
  wire id_12;
  always @(1, 1) id_7 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1
    , id_6,
    output wand id_2,
    input supply0 id_3,
    input wand id_4
);
  assign id_6[""] = 1 == id_0;
  module_0(
      id_2, id_0, id_0, id_1, id_2, id_3, id_4, id_2, id_2, id_3, id_1
  );
endmodule
