As Section 5.4 and Section 5.7 explain, these equations are
vital in investigating new techniques targeting lower power
dissipation of CMOS chips and are important for addressing
the dynamic power dissipation that is the dominant factor in
the total power dissipation of CMOS circuits.