    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; UART_RXInternalInterrupt
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x08
UART_RXInternalInterrupt__INTC_NUMBER EQU 3
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_TXInternalInterrupt
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x10
UART_TXInternalInterrupt__INTC_NUMBER EQU 4
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CapSense_CompCH0_ctComp
CapSense_CompCH0_ctComp__CLK EQU CYREG_CMP3_CLK
CapSense_CompCH0_ctComp__CMP_MASK EQU 0x08
CapSense_CompCH0_ctComp__CMP_NUMBER EQU 3
CapSense_CompCH0_ctComp__CR EQU CYREG_CMP3_CR
CapSense_CompCH0_ctComp__LUT__CR EQU CYREG_LUT3_CR
CapSense_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CompCH0_ctComp__LUT__MSK_MASK EQU 0x08
CapSense_CompCH0_ctComp__LUT__MSK_SHIFT EQU 3
CapSense_CompCH0_ctComp__LUT__MX EQU CYREG_LUT3_MX
CapSense_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CompCH0_ctComp__LUT__SR_MASK EQU 0x08
CapSense_CompCH0_ctComp__LUT__SR_SHIFT EQU 3
CapSense_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CompCH0_ctComp__PM_ACT_MSK EQU 0x08
CapSense_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CompCH0_ctComp__PM_STBY_MSK EQU 0x08
CapSense_CompCH0_ctComp__SW0 EQU CYREG_CMP3_SW0
CapSense_CompCH0_ctComp__SW2 EQU CYREG_CMP3_SW2
CapSense_CompCH0_ctComp__SW3 EQU CYREG_CMP3_SW3
CapSense_CompCH0_ctComp__SW4 EQU CYREG_CMP3_SW4
CapSense_CompCH0_ctComp__SW6 EQU CYREG_CMP3_SW6
CapSense_CompCH0_ctComp__TR0 EQU CYREG_CMP3_TR0
CapSense_CompCH0_ctComp__TR1 EQU CYREG_CMP3_TR1
CapSense_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
CapSense_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
CapSense_CompCH0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
CapSense_CompCH0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
CapSense_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CompCH0_ctComp__WRK_MASK EQU 0x08
CapSense_CompCH0_ctComp__WRK_SHIFT EQU 3

; CapSense_IdacCH0_viDAC8
CapSense_IdacCH0_viDAC8__CR0 EQU CYREG_DAC3_CR0
CapSense_IdacCH0_viDAC8__CR1 EQU CYREG_DAC3_CR1
CapSense_IdacCH0_viDAC8__D EQU CYREG_DAC3_D
CapSense_IdacCH0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_IdacCH0_viDAC8__PM_ACT_MSK EQU 0x08
CapSense_IdacCH0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_IdacCH0_viDAC8__PM_STBY_MSK EQU 0x08
CapSense_IdacCH0_viDAC8__STROBE EQU CYREG_DAC3_STROBE
CapSense_IdacCH0_viDAC8__SW0 EQU CYREG_DAC3_SW0
CapSense_IdacCH0_viDAC8__SW2 EQU CYREG_DAC3_SW2
CapSense_IdacCH0_viDAC8__SW3 EQU CYREG_DAC3_SW3
CapSense_IdacCH0_viDAC8__SW4 EQU CYREG_DAC3_SW4
CapSense_IdacCH0_viDAC8__TR EQU CYREG_DAC3_TR
CapSense_IdacCH0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
CapSense_IdacCH0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
CapSense_IdacCH0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
CapSense_IdacCH0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
CapSense_IdacCH0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
CapSense_IdacCH0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
CapSense_IdacCH0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
CapSense_IdacCH0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
CapSense_IdacCH0_viDAC8__TST EQU CYREG_DAC3_TST

; CapSense_MeasureCH0
CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
CapSense_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB15_A0
CapSense_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB15_A1
CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
CapSense_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB15_D0
CapSense_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB15_D1
CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
CapSense_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB15_F0
CapSense_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB15_F1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
CapSense_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B0_UDB09_A0
CapSense_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B0_UDB09_A1
CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
CapSense_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B0_UDB09_D0
CapSense_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B0_UDB09_D1
CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
CapSense_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B0_UDB09_F0
CapSense_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B0_UDB09_F1

; CapSense_ClockGen
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CapSense_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B0_UDB11_CTL
CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
CapSense_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B0_UDB11_CTL
CapSense_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B0_UDB11_MSK
CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS EQU 0
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS EQU 1
CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS EQU 2
CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS EQU 4
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB08_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK EQU 0x17
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B1_UDB08_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B1_UDB08_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B1_UDB08_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B1_UDB08_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B1_UDB08_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B1_UDB08_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
CapSense_ClockGen_sC16_PRSdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
CapSense_ClockGen_sC16_PRSdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
CapSense_ClockGen_sC16_PRSdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
CapSense_ClockGen_sC16_PRSdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
CapSense_ClockGen_sC16_PRSdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
CapSense_ClockGen_sC16_PRSdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
CapSense_ClockGen_sC16_PRSdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
CapSense_ClockGen_sC16_PRSdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
CapSense_ClockGen_sC16_PRSdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
CapSense_ClockGen_sC16_PRSdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
CapSense_ClockGen_sC16_PRSdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
CapSense_ClockGen_sC16_PRSdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

; CapSense_CmodCH0
CapSense_CmodCH0__0__MASK EQU 0x20
CapSense_CmodCH0__0__PC EQU CYREG_IO_PC_PRT15_PC5
CapSense_CmodCH0__0__PORT EQU 15
CapSense_CmodCH0__0__SHIFT EQU 5
CapSense_CmodCH0__AG EQU CYREG_PRT15_AG
CapSense_CmodCH0__AMUX EQU CYREG_PRT15_AMUX
CapSense_CmodCH0__BIE EQU CYREG_PRT15_BIE
CapSense_CmodCH0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_CmodCH0__BYP EQU CYREG_PRT15_BYP
CapSense_CmodCH0__CTL EQU CYREG_PRT15_CTL
CapSense_CmodCH0__Cmod_CH0__MASK EQU 0x20
CapSense_CmodCH0__Cmod_CH0__PC EQU CYREG_IO_PC_PRT15_PC5
CapSense_CmodCH0__Cmod_CH0__PORT EQU 15
CapSense_CmodCH0__Cmod_CH0__SHIFT EQU 5
CapSense_CmodCH0__DM0 EQU CYREG_PRT15_DM0
CapSense_CmodCH0__DM1 EQU CYREG_PRT15_DM1
CapSense_CmodCH0__DM2 EQU CYREG_PRT15_DM2
CapSense_CmodCH0__DR EQU CYREG_PRT15_DR
CapSense_CmodCH0__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_CmodCH0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_CmodCH0__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_CmodCH0__MASK EQU 0x20
CapSense_CmodCH0__PORT EQU 15
CapSense_CmodCH0__PRT EQU CYREG_PRT15_PRT
CapSense_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_CmodCH0__PS EQU CYREG_PRT15_PS
CapSense_CmodCH0__SHIFT EQU 5
CapSense_CmodCH0__SLW EQU CYREG_PRT15_SLW

; CapSense_PortCH0
CapSense_PortCH0__0__MASK EQU 0x20
CapSense_PortCH0__0__PC EQU CYREG_PRT5_PC5
CapSense_PortCH0__0__PORT EQU 5
CapSense_PortCH0__0__SHIFT EQU 5
CapSense_PortCH0__1__MASK EQU 0x40
CapSense_PortCH0__1__PC EQU CYREG_PRT5_PC6
CapSense_PortCH0__1__PORT EQU 5
CapSense_PortCH0__1__SHIFT EQU 6
CapSense_PortCH0__2__MASK EQU 0x01
CapSense_PortCH0__2__PC EQU CYREG_PRT5_PC0
CapSense_PortCH0__2__PORT EQU 5
CapSense_PortCH0__2__SHIFT EQU 0
CapSense_PortCH0__3__MASK EQU 0x02
CapSense_PortCH0__3__PC EQU CYREG_PRT5_PC1
CapSense_PortCH0__3__PORT EQU 5
CapSense_PortCH0__3__SHIFT EQU 1
CapSense_PortCH0__4__MASK EQU 0x04
CapSense_PortCH0__4__PC EQU CYREG_PRT5_PC2
CapSense_PortCH0__4__PORT EQU 5
CapSense_PortCH0__4__SHIFT EQU 2
CapSense_PortCH0__5__MASK EQU 0x08
CapSense_PortCH0__5__PC EQU CYREG_PRT5_PC3
CapSense_PortCH0__5__PORT EQU 5
CapSense_PortCH0__5__SHIFT EQU 3
CapSense_PortCH0__6__MASK EQU 0x10
CapSense_PortCH0__6__PC EQU CYREG_PRT5_PC4
CapSense_PortCH0__6__PORT EQU 5
CapSense_PortCH0__6__SHIFT EQU 4
CapSense_PortCH0__AG EQU CYREG_PRT5_AG
CapSense_PortCH0__AMUX EQU CYREG_PRT5_AMUX
CapSense_PortCH0__BIE EQU CYREG_PRT5_BIE
CapSense_PortCH0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CapSense_PortCH0__BYP EQU CYREG_PRT5_BYP
CapSense_PortCH0__Button0__BTN__MASK EQU 0x20
CapSense_PortCH0__Button0__BTN__PC EQU CYREG_PRT5_PC5
CapSense_PortCH0__Button0__BTN__PORT EQU 5
CapSense_PortCH0__Button0__BTN__SHIFT EQU 5
CapSense_PortCH0__Button1__BTN__MASK EQU 0x40
CapSense_PortCH0__Button1__BTN__PC EQU CYREG_PRT5_PC6
CapSense_PortCH0__Button1__BTN__PORT EQU 5
CapSense_PortCH0__Button1__BTN__SHIFT EQU 6
CapSense_PortCH0__CTL EQU CYREG_PRT5_CTL
CapSense_PortCH0__DM0 EQU CYREG_PRT5_DM0
CapSense_PortCH0__DM1 EQU CYREG_PRT5_DM1
CapSense_PortCH0__DM2 EQU CYREG_PRT5_DM2
CapSense_PortCH0__DR EQU CYREG_PRT5_DR
CapSense_PortCH0__INP_DIS EQU CYREG_PRT5_INP_DIS
CapSense_PortCH0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CapSense_PortCH0__LCD_EN EQU CYREG_PRT5_LCD_EN
CapSense_PortCH0__LinearSlider0_e0__LS__MASK EQU 0x01
CapSense_PortCH0__LinearSlider0_e0__LS__PC EQU CYREG_PRT5_PC0
CapSense_PortCH0__LinearSlider0_e0__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e0__LS__SHIFT EQU 0
CapSense_PortCH0__LinearSlider0_e1__LS__MASK EQU 0x02
CapSense_PortCH0__LinearSlider0_e1__LS__PC EQU CYREG_PRT5_PC1
CapSense_PortCH0__LinearSlider0_e1__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e1__LS__SHIFT EQU 1
CapSense_PortCH0__LinearSlider0_e2__LS__MASK EQU 0x04
CapSense_PortCH0__LinearSlider0_e2__LS__PC EQU CYREG_PRT5_PC2
CapSense_PortCH0__LinearSlider0_e2__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e2__LS__SHIFT EQU 2
CapSense_PortCH0__LinearSlider0_e3__LS__MASK EQU 0x08
CapSense_PortCH0__LinearSlider0_e3__LS__PC EQU CYREG_PRT5_PC3
CapSense_PortCH0__LinearSlider0_e3__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e3__LS__SHIFT EQU 3
CapSense_PortCH0__LinearSlider0_e4__LS__MASK EQU 0x10
CapSense_PortCH0__LinearSlider0_e4__LS__PC EQU CYREG_PRT5_PC4
CapSense_PortCH0__LinearSlider0_e4__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e4__LS__SHIFT EQU 4
CapSense_PortCH0__PORT EQU 5
CapSense_PortCH0__PRT EQU CYREG_PRT5_PRT
CapSense_PortCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CapSense_PortCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CapSense_PortCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CapSense_PortCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CapSense_PortCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CapSense_PortCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CapSense_PortCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CapSense_PortCH0__PS EQU CYREG_PRT5_PS
CapSense_PortCH0__SLW EQU CYREG_PRT5_SLW

; CapSense_BufCH0
CapSense_BufCH0__CFG0 EQU CYREG_CAPSR_CFG0
CapSense_BufCH0__CFG1 EQU CYREG_CAPSR_CFG1
CapSense_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_BufCH0__PM_ACT_MSK EQU 0x20
CapSense_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_BufCH0__PM_STBY_MSK EQU 0x20

; CapSense_IsrCH0
CapSense_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_IsrCH0__INTC_MASK EQU 0x04
CapSense_IsrCH0__INTC_NUMBER EQU 2
CapSense_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
CapSense_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timer_TimerHW
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; UART_BUART
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1

; Selector
Selector__0__MASK EQU 0x02
Selector__0__PC EQU CYREG_PRT6_PC1
Selector__0__PORT EQU 6
Selector__0__SHIFT EQU 1
Selector__AG EQU CYREG_PRT6_AG
Selector__AMUX EQU CYREG_PRT6_AMUX
Selector__BIE EQU CYREG_PRT6_BIE
Selector__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Selector__BYP EQU CYREG_PRT6_BYP
Selector__CTL EQU CYREG_PRT6_CTL
Selector__DM0 EQU CYREG_PRT6_DM0
Selector__DM1 EQU CYREG_PRT6_DM1
Selector__DM2 EQU CYREG_PRT6_DM2
Selector__DR EQU CYREG_PRT6_DR
Selector__INP_DIS EQU CYREG_PRT6_INP_DIS
Selector__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Selector__LCD_EN EQU CYREG_PRT6_LCD_EN
Selector__MASK EQU 0x02
Selector__PORT EQU 6
Selector__PRT EQU CYREG_PRT6_PRT
Selector__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Selector__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Selector__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Selector__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Selector__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Selector__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Selector__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Selector__PS EQU CYREG_PRT6_PS
Selector__SHIFT EQU 1
Selector__SLW EQU CYREG_PRT6_SLW

; Shifter
Shifter__0__MASK EQU 0x08
Shifter__0__PC EQU CYREG_PRT4_PC3
Shifter__0__PORT EQU 4
Shifter__0__SHIFT EQU 3
Shifter__AG EQU CYREG_PRT4_AG
Shifter__AMUX EQU CYREG_PRT4_AMUX
Shifter__BIE EQU CYREG_PRT4_BIE
Shifter__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Shifter__BYP EQU CYREG_PRT4_BYP
Shifter__CTL EQU CYREG_PRT4_CTL
Shifter__DM0 EQU CYREG_PRT4_DM0
Shifter__DM1 EQU CYREG_PRT4_DM1
Shifter__DM2 EQU CYREG_PRT4_DM2
Shifter__DR EQU CYREG_PRT4_DR
Shifter__INP_DIS EQU CYREG_PRT4_INP_DIS
Shifter__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Shifter__LCD_EN EQU CYREG_PRT4_LCD_EN
Shifter__MASK EQU 0x08
Shifter__PORT EQU 4
Shifter__PRT EQU CYREG_PRT4_PRT
Shifter__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Shifter__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Shifter__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Shifter__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Shifter__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Shifter__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Shifter__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Shifter__PS EQU CYREG_PRT4_PS
Shifter__SHIFT EQU 3
Shifter__SLW EQU CYREG_PRT4_SLW

; Colors
Colors__0__MASK EQU 0x10
Colors__0__PC EQU CYREG_PRT4_PC4
Colors__0__PORT EQU 4
Colors__0__SHIFT EQU 4
Colors__AG EQU CYREG_PRT4_AG
Colors__AMUX EQU CYREG_PRT4_AMUX
Colors__BIE EQU CYREG_PRT4_BIE
Colors__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Colors__BYP EQU CYREG_PRT4_BYP
Colors__CTL EQU CYREG_PRT4_CTL
Colors__DM0 EQU CYREG_PRT4_DM0
Colors__DM1 EQU CYREG_PRT4_DM1
Colors__DM2 EQU CYREG_PRT4_DM2
Colors__DR EQU CYREG_PRT4_DR
Colors__INP_DIS EQU CYREG_PRT4_INP_DIS
Colors__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Colors__LCD_EN EQU CYREG_PRT4_LCD_EN
Colors__MASK EQU 0x10
Colors__PORT EQU 4
Colors__PRT EQU CYREG_PRT4_PRT
Colors__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Colors__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Colors__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Colors__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Colors__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Colors__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Colors__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Colors__PS EQU CYREG_PRT4_PS
Colors__SHIFT EQU 4
Colors__SLW EQU CYREG_PRT4_SLW

; Remote
Remote__0__MASK EQU 0x08
Remote__0__PC EQU CYREG_PRT6_PC3
Remote__0__PORT EQU 6
Remote__0__SHIFT EQU 3
Remote__AG EQU CYREG_PRT6_AG
Remote__AMUX EQU CYREG_PRT6_AMUX
Remote__BIE EQU CYREG_PRT6_BIE
Remote__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Remote__BYP EQU CYREG_PRT6_BYP
Remote__CTL EQU CYREG_PRT6_CTL
Remote__DM0 EQU CYREG_PRT6_DM0
Remote__DM1 EQU CYREG_PRT6_DM1
Remote__DM2 EQU CYREG_PRT6_DM2
Remote__DR EQU CYREG_PRT6_DR
Remote__INP_DIS EQU CYREG_PRT6_INP_DIS
Remote__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Remote__LCD_EN EQU CYREG_PRT6_LCD_EN
Remote__MASK EQU 0x08
Remote__PORT EQU 6
Remote__PRT EQU CYREG_PRT6_PRT
Remote__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Remote__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Remote__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Remote__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Remote__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Remote__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Remote__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Remote__PS EQU CYREG_PRT6_PS
Remote__SHIFT EQU 3
Remote__SLW EQU CYREG_PRT6_SLW

; Error
Error__0__MASK EQU 0x04
Error__0__PC EQU CYREG_PRT6_PC2
Error__0__PORT EQU 6
Error__0__SHIFT EQU 2
Error__AG EQU CYREG_PRT6_AG
Error__AMUX EQU CYREG_PRT6_AMUX
Error__BIE EQU CYREG_PRT6_BIE
Error__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Error__BYP EQU CYREG_PRT6_BYP
Error__CTL EQU CYREG_PRT6_CTL
Error__DM0 EQU CYREG_PRT6_DM0
Error__DM1 EQU CYREG_PRT6_DM1
Error__DM2 EQU CYREG_PRT6_DM2
Error__DR EQU CYREG_PRT6_DR
Error__INP_DIS EQU CYREG_PRT6_INP_DIS
Error__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Error__LCD_EN EQU CYREG_PRT6_LCD_EN
Error__MASK EQU 0x04
Error__PORT EQU 6
Error__PRT EQU CYREG_PRT6_PRT
Error__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Error__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Error__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Error__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Error__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Error__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Error__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Error__PS EQU CYREG_PRT6_PS
Error__SHIFT EQU 2
Error__SLW EQU CYREG_PRT6_SLW

; Green
Green__0__MASK EQU 0x40
Green__0__PC EQU CYREG_PRT4_PC6
Green__0__PORT EQU 4
Green__0__SHIFT EQU 6
Green__AG EQU CYREG_PRT4_AG
Green__AMUX EQU CYREG_PRT4_AMUX
Green__BIE EQU CYREG_PRT4_BIE
Green__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Green__BYP EQU CYREG_PRT4_BYP
Green__CTL EQU CYREG_PRT4_CTL
Green__DM0 EQU CYREG_PRT4_DM0
Green__DM1 EQU CYREG_PRT4_DM1
Green__DM2 EQU CYREG_PRT4_DM2
Green__DR EQU CYREG_PRT4_DR
Green__INP_DIS EQU CYREG_PRT4_INP_DIS
Green__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Green__LCD_EN EQU CYREG_PRT4_LCD_EN
Green__MASK EQU 0x40
Green__PORT EQU 4
Green__PRT EQU CYREG_PRT4_PRT
Green__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Green__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Green__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Green__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Green__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Green__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Green__PS EQU CYREG_PRT4_PS
Green__SHIFT EQU 6
Green__SLW EQU CYREG_PRT4_SLW

; Beam
Beam__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Beam__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Beam__INTC_MASK EQU 0x01
Beam__INTC_NUMBER EQU 0
Beam__INTC_PRIOR_NUM EQU 7
Beam__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Beam__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Beam__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Blue
Blue__0__MASK EQU 0x80
Blue__0__PC EQU CYREG_PRT4_PC7
Blue__0__PORT EQU 4
Blue__0__SHIFT EQU 7
Blue__AG EQU CYREG_PRT4_AG
Blue__AMUX EQU CYREG_PRT4_AMUX
Blue__BIE EQU CYREG_PRT4_BIE
Blue__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Blue__BYP EQU CYREG_PRT4_BYP
Blue__CTL EQU CYREG_PRT4_CTL
Blue__DM0 EQU CYREG_PRT4_DM0
Blue__DM1 EQU CYREG_PRT4_DM1
Blue__DM2 EQU CYREG_PRT4_DM2
Blue__DR EQU CYREG_PRT4_DR
Blue__INP_DIS EQU CYREG_PRT4_INP_DIS
Blue__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Blue__LCD_EN EQU CYREG_PRT4_LCD_EN
Blue__MASK EQU 0x80
Blue__PORT EQU 4
Blue__PRT EQU CYREG_PRT4_PRT
Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Blue__PS EQU CYREG_PRT4_PS
Blue__SHIFT EQU 7
Blue__SLW EQU CYREG_PRT4_SLW

; Dout
Dout__0__MASK EQU 0x40
Dout__0__PC EQU CYREG_PRT6_PC6
Dout__0__PORT EQU 6
Dout__0__SHIFT EQU 6
Dout__AG EQU CYREG_PRT6_AG
Dout__AMUX EQU CYREG_PRT6_AMUX
Dout__BIE EQU CYREG_PRT6_BIE
Dout__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Dout__BYP EQU CYREG_PRT6_BYP
Dout__CTL EQU CYREG_PRT6_CTL
Dout__DM0 EQU CYREG_PRT6_DM0
Dout__DM1 EQU CYREG_PRT6_DM1
Dout__DM2 EQU CYREG_PRT6_DM2
Dout__DR EQU CYREG_PRT6_DR
Dout__INP_DIS EQU CYREG_PRT6_INP_DIS
Dout__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Dout__LCD_EN EQU CYREG_PRT6_LCD_EN
Dout__MASK EQU 0x40
Dout__PORT EQU 6
Dout__PRT EQU CYREG_PRT6_PRT
Dout__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Dout__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Dout__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Dout__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Dout__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Dout__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Dout__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Dout__PS EQU CYREG_PRT6_PS
Dout__SHIFT EQU 6
Dout__SLW EQU CYREG_PRT6_SLW

; Din
Din__0__MASK EQU 0x01
Din__0__PC EQU CYREG_PRT6_PC0
Din__0__PORT EQU 6
Din__0__SHIFT EQU 0
Din__AG EQU CYREG_PRT6_AG
Din__AMUX EQU CYREG_PRT6_AMUX
Din__BIE EQU CYREG_PRT6_BIE
Din__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Din__BYP EQU CYREG_PRT6_BYP
Din__CTL EQU CYREG_PRT6_CTL
Din__DM0 EQU CYREG_PRT6_DM0
Din__DM1 EQU CYREG_PRT6_DM1
Din__DM2 EQU CYREG_PRT6_DM2
Din__DR EQU CYREG_PRT6_DR
Din__INP_DIS EQU CYREG_PRT6_INP_DIS
Din__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Din__LCD_EN EQU CYREG_PRT6_LCD_EN
Din__MASK EQU 0x01
Din__PORT EQU 6
Din__PRT EQU CYREG_PRT6_PRT
Din__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Din__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Din__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Din__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Din__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Din__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Din__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Din__PS EQU CYREG_PRT6_PS
Din__SHIFT EQU 0
Din__SLW EQU CYREG_PRT6_SLW

; ISR
ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR__INTC_MASK EQU 0x02
ISR__INTC_NUMBER EQU 1
ISR__INTC_PRIOR_NUM EQU 7
ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Red
Red__0__MASK EQU 0x20
Red__0__PC EQU CYREG_PRT4_PC5
Red__0__PORT EQU 4
Red__0__SHIFT EQU 5
Red__AG EQU CYREG_PRT4_AG
Red__AMUX EQU CYREG_PRT4_AMUX
Red__BIE EQU CYREG_PRT4_BIE
Red__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Red__BYP EQU CYREG_PRT4_BYP
Red__CTL EQU CYREG_PRT4_CTL
Red__DM0 EQU CYREG_PRT4_DM0
Red__DM1 EQU CYREG_PRT4_DM1
Red__DM2 EQU CYREG_PRT4_DM2
Red__DR EQU CYREG_PRT4_DR
Red__INP_DIS EQU CYREG_PRT4_INP_DIS
Red__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Red__LCD_EN EQU CYREG_PRT4_LCD_EN
Red__MASK EQU 0x20
Red__PORT EQU 4
Red__PRT EQU CYREG_PRT4_PRT
Red__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Red__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Red__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Red__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Red__PS EQU CYREG_PRT4_PS
Red__SHIFT EQU 5
Red__SLW EQU CYREG_PRT4_SLW

; Row
Row__0__MASK EQU 0x04
Row__0__PC EQU CYREG_PRT4_PC2
Row__0__PORT EQU 4
Row__0__SHIFT EQU 2
Row__AG EQU CYREG_PRT4_AG
Row__AMUX EQU CYREG_PRT4_AMUX
Row__BIE EQU CYREG_PRT4_BIE
Row__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Row__BYP EQU CYREG_PRT4_BYP
Row__CTL EQU CYREG_PRT4_CTL
Row__DM0 EQU CYREG_PRT4_DM0
Row__DM1 EQU CYREG_PRT4_DM1
Row__DM2 EQU CYREG_PRT4_DM2
Row__DR EQU CYREG_PRT4_DR
Row__INP_DIS EQU CYREG_PRT4_INP_DIS
Row__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Row__LCD_EN EQU CYREG_PRT4_LCD_EN
Row__MASK EQU 0x04
Row__PORT EQU 4
Row__PRT EQU CYREG_PRT4_PRT
Row__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Row__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Row__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Row__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Row__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Row__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Row__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Row__PS EQU CYREG_PRT4_PS
Row__SHIFT EQU 2
Row__SLW EQU CYREG_PRT4_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001E
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
