<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Autodrone32: Autodrone32/Libraries/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Autodrone32
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9f85bb2c43aece0d127cc8ccedadf091.html">Autodrone32</a></li><li class="navelem"><a class="el" href="dir_7645aef792560932a7f684982dda7527.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_a7083403fe5227110fe649243c2cc716.html">STM32F7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_a589ebe4124692f11af7ed6c2abb1059.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f7xx_hal_dma.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__hal__dma_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#include &quot;../../../Libraries/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h&quot;</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#ifdef HAL_DMA_MODULE_ENABLED</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>{</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;   </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Reserved0;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR;  </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>} DMA_Base_Registers;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor"> #define HAL_TIMEOUT_DMA_ABORT    ((uint32_t)5)  </span><span class="comment">/* 5 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="keyword">static</span> <span class="keywordtype">void</span> DMA_SetConfig(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="keyword">static</span> uint32_t DMA_CalcBaseAndBitshift(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="keyword">static</span> <a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> DMA_CheckFifoParam(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* Exported functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group1.html#ga0fbcb690074233a03f2fa366dc22ff01">HAL_DMA_Init</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>{</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  uint32_t tmp = 0U;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  uint32_t tickstart = <a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>();</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  DMA_Base_Registers *regs;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="comment">/* Check the DMA peripheral state */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keywordflow">if</span>(hdma == NULL)</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  {</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  }</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga3cf59cfa8a2443896858a1d4a4ccbb1f">IS_DMA_STREAM_ALL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>));</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a_ex___private___macros.html#gac7f4709d9244f25b853789d888a74d46">IS_DMA_CHANNEL</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ae82bf9242a014164f9f6907f29782c44">Channel</a>));</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">Direction</a>));</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9">PeriphInc</a>));</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a831756fbcd64feb1e570a9bf743b5b8d">MemInc</a>));</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c">PeriphDataAlignment</a>));</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">MemDataAlignment</a>));</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a>));</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70">Priority</a>));</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">FIFOMode</a>));</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="comment">/* Check the memory burst, peripheral burst and FIFO threshold parameters only</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">     when FIFO mode is enabled */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">FIFOMode</a> != <a class="code hl_define" href="group___d_m_a___f_i_f_o__direct__mode.html#gaec22b199f9da9214bf908d7edbcd83e8">DMA_FIFOMODE_DISABLE</a>)</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  {</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a28732ef5d9eae23dbd77e3034cc1bdb3">FIFOThreshold</a>));</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a>));</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ae95b14383c9d0c86405939f4bfe2882d">PeriphBurst</a>));</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  }</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <span class="comment">/* Change DMA peripheral state */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <span class="comment">/* Allocate lock resource */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="comment">/* Disable the peripheral */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <a class="code hl_define" href="group___d_m_a.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="comment">/* Check if the DMA Stream is effectively disabled */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="keywordflow">while</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  {</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="comment">/* Check for the Timeout */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>() - tickstart ) &gt; HAL_TIMEOUT_DMA_ABORT)</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    {</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>      <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a>;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>      </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>      <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">HAL_DMA_STATE_TIMEOUT</a>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>      </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    }</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  }</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="comment">/* Get the CR register value */</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  tmp = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <span class="comment">/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  tmp &amp;= ((uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a> | \</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>                      <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>    | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a>  | \</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>                      <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>   | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>   | \</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>                      <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>   | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>     | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>));</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="comment">/* Prepare the DMA Stream configuration */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  tmp |=  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ae82bf9242a014164f9f6907f29782c44">Channel</a>             | hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">Direction</a>        |</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9">PeriphInc</a>           | hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a831756fbcd64feb1e570a9bf743b5b8d">MemInc</a>           |</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c">PeriphDataAlignment</a> | hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">MemDataAlignment</a> |</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a>                | hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70">Priority</a>;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <span class="comment">/* the Memory burst and peripheral burst are not used when the FIFO is disabled */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">FIFOMode</a> == <a class="code hl_define" href="group___d_m_a___f_i_f_o__direct__mode.html#ga18709570bed6b9112520701c482fbe4b">DMA_FIFOMODE_ENABLE</a>)</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  {</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <span class="comment">/* Get memory burst and peripheral burst */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    tmp |=  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> | hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ae95b14383c9d0c86405939f4bfe2882d">PeriphBurst</a>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  }</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="comment">/* Write to DMA Stream CR register */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> = tmp;  </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="comment">/* Get the FCR register value */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  tmp = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="comment">/* Clear Direct mode and FIFO threshold bits */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  tmp &amp;= (uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="comment">/* Prepare the DMA Stream FIFO configuration */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  tmp |= hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">FIFOMode</a>;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <span class="comment">/* The FIFO threshold is not used when the FIFO mode is disabled */</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">FIFOMode</a> == <a class="code hl_define" href="group___d_m_a___f_i_f_o__direct__mode.html#ga18709570bed6b9112520701c482fbe4b">DMA_FIFOMODE_ENABLE</a>)</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  {</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    <span class="comment">/* Get the FIFO threshold */</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    tmp |= hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a28732ef5d9eae23dbd77e3034cc1bdb3">FIFOThreshold</a>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <span class="comment">/* Check compatibility between FIFO threshold level and size of the memory burst */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    <span class="comment">/* for INCR4, INCR8, INCR16 bursts */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    <span class="keywordflow">if</span> (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> != <a class="code hl_define" href="group___d_m_a___memory__burst.html#ga4e94b7250e6a4f53d702b42b15796953">DMA_MBURST_SINGLE</a>)</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    {</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>      <span class="keywordflow">if</span> (DMA_CheckFifoParam(hdma) != <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>      {</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga5aaaad3b88a77147d1e3daa3a3ad9e60">HAL_DMA_ERROR_PARAM</a>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>        </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>        <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>        </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>; </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>      }</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    }</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  }</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="comment">/* Write to DMA Stream FCR */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> = tmp;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="comment">/* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="comment">/* Clear all interrupt flags */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  regs-&gt;IFCR = 0x3FU &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <span class="comment">/* Initialize the error code */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>                                                                                     </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="comment">/* Initialize the DMA state */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>}</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group1.html#ga7bb8587d642da11252a97f5c41c389ef">HAL_DMA_DeInit</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>{</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  DMA_Base_Registers *regs;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <span class="comment">/* Check the DMA peripheral state */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="keywordflow">if</span>(hdma == NULL)</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  {</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  }</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  <span class="comment">/* Check the DMA peripheral state */</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> == <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>)</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  {</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7">HAL_BUSY</a>;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  }</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga3cf59cfa8a2443896858a1d4a4ccbb1f">IS_DMA_STREAM_ALL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>));</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="comment">/* Disable the selected DMA Streamx */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <a class="code hl_define" href="group___d_m_a.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="comment">/* Reset DMA Streamx control register */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>   = 0U;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="comment">/* Reset DMA Streamx number of data to transfer register */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#af60258ad5a25addc1e8969665d0c1731">NDTR</a> = 0U;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="comment">/* Reset DMA Streamx peripheral address register */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#aef55be3d948c22dd32a97e8d4f8761fd">PAR</a>  = 0U;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  <span class="comment">/* Reset DMA Streamx memory 0 address register */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#a63b4d166f4ab5024db6b493a7ab7b640">M0AR</a> = 0U;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <span class="comment">/* Reset DMA Streamx memory 1 address register */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#aee7782244ceb4791d9a3891804ac47ac">M1AR</a> = 0U;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <span class="comment">/* Reset DMA Streamx FIFO control register */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>  = (uint32_t)0x00000021U;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <span class="comment">/* Get DMA steam Base Address */</span>  </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <span class="comment">/* Clear all interrupt flags at correct offset within the register */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  regs-&gt;IFCR = 0x3FU &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <span class="comment">/* Clean all callbacks */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> = NULL;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> = NULL;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a> = NULL;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> = NULL;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a> = NULL;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a> = NULL;  </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <span class="comment">/* Reset the error code */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="comment">/* Reset the DMA state */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a>;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="comment">/* Release Lock */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>}</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga96fbd9c285135f558fd9283a57406330">HAL_DMA_Start</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>{</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a>(DataLength));</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <span class="comment">/* Process locked */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#ad3d96e1b9022ba76b69eeda91027b36c">__HAL_LOCK</a>(hdma);</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <span class="keywordflow">if</span>(<a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a> == hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>)</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  {</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    <span class="comment">/* Change DMA peripheral state */</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    <span class="comment">/* Initialize the error code */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    <span class="comment">/* Configure the source, destination address and the data length */</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>    <span class="comment">/* Enable the Peripheral */</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    <a class="code hl_define" href="group___d_m_a.html#ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</a>(hdma);</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  }</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  {</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    <span class="comment">/* Process unlocked */</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7">HAL_BUSY</a>;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  } </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a>; </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>}</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga7eddc0931ac8a3d77b23d6d5e68407c7">HAL_DMA_Start_IT</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>{</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  <a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  <span class="comment">/* calculate DMA base and stream number */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <a class="code hl_define" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a>(DataLength));</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  <span class="comment">/* Process locked */</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#ad3d96e1b9022ba76b69eeda91027b36c">__HAL_LOCK</a>(hdma);</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <span class="keywordflow">if</span>(<a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a> == hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>)</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  {</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>    <span class="comment">/* Change DMA peripheral state */</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>    </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>    <span class="comment">/* Initialize the error code */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>;</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    <span class="comment">/* Configure the source, destination address and the data length */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>    </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <span class="comment">/* Clear all interrupt flags at correct offset within the register */</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    regs-&gt;IFCR = 0x3FU &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>    </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="comment">/* Enable Common interrupts*/</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>  |= <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a>;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> |= <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>    </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> != NULL)</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>    {</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>  |= <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>;</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>    }</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>    <span class="comment">/* Enable the Peripheral */</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>    <a class="code hl_define" href="group___d_m_a.html#ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</a>(hdma);</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  }</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  {</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="comment">/* Process unlocked */</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);   </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>    </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>    <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>    <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7">HAL_BUSY</a>;</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  }</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a>;</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>}</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga001f9fb04328a7460f9ff16908ff987c">HAL_DMA_Abort</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>{</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <span class="comment">/* calculate DMA base and stream number */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  uint32_t tickstart = <a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>();</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> != <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>)</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  {</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a>;</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>    </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>    <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>    <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  }</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  {</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>    <span class="comment">/* Disable all the transfer interrupts */</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a>);</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>);</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>    </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> != NULL) || (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> != NULL))</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>    {</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>);</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>    }</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>    </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>    <span class="comment">/* Disable the stream */</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>    <a class="code hl_define" href="group___d_m_a.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>    </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>    <span class="comment">/* Check if the DMA Stream is effectively disabled */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>    <span class="keywordflow">while</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>    {</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>      <span class="comment">/* Check for the Timeout */</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>      <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>() - tickstart ) &gt; HAL_TIMEOUT_DMA_ABORT)</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>      {</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a>;</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>        </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>        <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">HAL_DMA_STATE_TIMEOUT</a>;</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>        </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>        <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>        <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>      }</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    }</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>    <span class="comment">/* Clear all interrupt flags at correct offset within the register */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>    regs-&gt;IFCR = 0x3FU &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>    </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>    <span class="comment">/* Change the DMA state*/</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>    </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>    <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>    <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>    </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  }</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>}</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga6677d7e614747341a58ffd7a048fd390">HAL_DMA_Abort_IT</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>{</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> != <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>)</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  {</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a>;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  }</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  {</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    <span class="comment">/* Set Abort State  */</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755">HAL_DMA_STATE_ABORT</a>;</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <span class="comment">/* Disable the stream */</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>    <a class="code hl_define" href="group___d_m_a.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  }</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>}</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga976a30472df973e3ad983f21289c9b5d">HAL_DMA_PollForTransfer</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, <a class="code hl_enumeration" href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a> CompleteLevel, uint32_t Timeout)</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>{</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>; </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  uint32_t mask_cpltlevel;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  uint32_t tickstart = <a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>(); </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  uint32_t tmpisr;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  <span class="comment">/* calculate DMA base and stream number */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  DMA_Base_Registers *regs;</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <span class="keywordflow">if</span>(<a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a> != hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>)</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  {</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>    <span class="comment">/* No transfer ongoing */</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a>;</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>    <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  }</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <span class="comment">/* Polling mode not supported in circular mode and double buffering mode */</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <span class="keywordflow">if</span> ((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  {</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga7432f31f9972e1c0a398a3f20587d118">HAL_DMA_ERROR_NOT_SUPPORTED</a>;</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  }</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <span class="comment">/* Get the level transfer complete flag */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  <span class="keywordflow">if</span>(CompleteLevel == <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a>)</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  {</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    <span class="comment">/* Transfer Complete flag */</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    mask_cpltlevel = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  }</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  {</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    <span class="comment">/* Half Transfer Complete flag */</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    mask_cpltlevel = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  }</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  regs = (DMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  tmpisr = regs-&gt;ISR;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <span class="keywordflow">while</span>(((tmpisr &amp; mask_cpltlevel) == <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) &amp;&amp; ((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> &amp; <a class="code hl_define" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>) == <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>))</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  {</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>    <span class="comment">/* Check for the Timeout (Not applicable in circular mode)*/</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>    <span class="keywordflow">if</span>(Timeout != <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a>)</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    {</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>      <span class="keywordflow">if</span>((Timeout == 0)||((<a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>() - tickstart ) &gt; Timeout))</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>      {</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a>;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>        </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>        <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>        <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>        <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>      }</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>    }</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    <span class="comment">/* Get the ISR register value */</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>    tmpisr = regs-&gt;ISR;</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>    <span class="keywordflow">if</span>((tmpisr &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>)) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>    {</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>      <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>;</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>      </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>      <span class="comment">/* Clear the transfer error flag */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>      regs-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>    }</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>    </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    <span class="keywordflow">if</span>((tmpisr &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>)) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>    {</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>      <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#ga019411712b9aee1d34b57d029a461fa4">HAL_DMA_ERROR_FE</a>;</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>      </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>      <span class="comment">/* Clear the FIFO error flag */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>      regs-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>    }</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    <span class="keywordflow">if</span>((tmpisr &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>)) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>    {</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>      <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#gabac48184446aea8f467483382fc6689b">HAL_DMA_ERROR_DME</a>;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>      </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>      <span class="comment">/* Clear the Direct Mode error flag */</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>      regs-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    }</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  }</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> != <a class="code hl_define" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>)</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  {</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> &amp; <a class="code hl_define" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>    {</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>      <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga001f9fb04328a7460f9ff16908ff987c">HAL_DMA_Abort</a>(hdma);</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>    </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>      <span class="comment">/* Clear the half transfer and transfer complete flags */</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>      regs-&gt;IFCR = (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a> | <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a>) &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>      <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>= <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>      <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>      <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>   }</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  }</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <span class="comment">/* Get the level transfer complete flag */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  <span class="keywordflow">if</span>(CompleteLevel == <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a>)</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  {</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <span class="comment">/* Clear the half transfer and transfer complete flags */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    regs-&gt;IFCR = (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a> | <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a>) &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>    <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  }</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  {</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>    <span class="comment">/* Clear the half transfer flag */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>    regs-&gt;IFCR = (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a>) &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  }</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a>;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>}</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span> </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga8c8564d06f6d39b702af1c5cbb7dd54a">HAL_DMA_IRQHandler</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>{</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  uint32_t tmpisr;</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t count = 0;</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  uint32_t timeout = <a class="code hl_variable" href="group___s_t_m32_f7xx___system___exported___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / 9600;</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  <span class="comment">/* calculate DMA base and stream number */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  tmpisr = regs-&gt;ISR;</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span> </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  <span class="comment">/* Transfer Error Interrupt management ***************************************/</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  if ((tmpisr &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>)) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  {</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___d_m_a.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(hdma, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>    {</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>      <span class="comment">/* Disable the transfer error interrupt */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a>);</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>      </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>      <span class="comment">/* Clear the transfer error flag */</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>      regs-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>      </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>      <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>;</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>    }</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  }</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  <span class="comment">/* FIFO Error Interrupt management ******************************************/</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <span class="keywordflow">if</span> ((tmpisr &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>)) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  {</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___d_m_a.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(hdma, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>    {</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>      <span class="comment">/* Clear the FIFO error flag */</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>      regs-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>      <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#ga019411712b9aee1d34b57d029a461fa4">HAL_DMA_ERROR_FE</a>;</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>    }</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>  }</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  <span class="comment">/* Direct Mode Error Interrupt management ***********************************/</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>  <span class="keywordflow">if</span> ((tmpisr &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>)) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  {</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___d_m_a.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(hdma, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>    {</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>      <span class="comment">/* Clear the direct mode error flag */</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>      regs-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span> </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>      <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#gabac48184446aea8f467483382fc6689b">HAL_DMA_ERROR_DME</a>;</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>    }</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  }</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  <span class="comment">/* Half Transfer Complete Interrupt management ******************************/</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  <span class="keywordflow">if</span> ((tmpisr &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>)) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  {</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___d_m_a.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(hdma, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>    {</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>      <span class="comment">/* Clear the half transfer complete flag */</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>      regs-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>      </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>      <span class="comment">/* Multi_Buffering mode enabled */</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>      <span class="keywordflow">if</span>(((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>) &amp; (uint32_t)(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>)) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>      {</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>        <span class="comment">/* Current memory buffer used is Memory 0 */</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>        <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>) == <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>        {</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>          <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> != NULL)</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>          {</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>            <span class="comment">/* Half transfer callback */</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a>(hdma);</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>          }</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>        }</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>        <span class="comment">/* Current memory buffer used is Memory 1 */</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>        {</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>          <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> != NULL)</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>          {</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>            <span class="comment">/* Half transfer callback */</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a>(hdma);</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>          }</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>        }</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>      }</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>      {</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>        <span class="comment">/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>        <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>) == <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>        {</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>          <span class="comment">/* Disable the half transfer interrupt */</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>);</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>        }</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>        </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>        <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> != NULL)</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>        {</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>          <span class="comment">/* Half transfer callback */</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a>(hdma);</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>        }</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>      }</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    }</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  }</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>  <span class="comment">/* Transfer Complete Interrupt management ***********************************/</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  <span class="keywordflow">if</span> ((tmpisr &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>)) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  {</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___d_m_a.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(hdma, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>    {</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>      <span class="comment">/* Clear the transfer complete flag */</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>      regs-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a> &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>      </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>      <span class="keywordflow">if</span>(<a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755">HAL_DMA_STATE_ABORT</a> == hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>)</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>      {</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>        <span class="comment">/* Disable all the transfer interrupts */</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a>);</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>);</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>        </div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>        <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> != NULL) || (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> != NULL))</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>        {</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>);</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>        }</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span> </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>        <span class="comment">/* Clear all interrupt flags at correct offset within the register */</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>        regs-&gt;IFCR = 0x3FU &lt;&lt; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a>;</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>        <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span> </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>        <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>        <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>        <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a> != NULL)</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>        {</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a>(hdma);</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>        }</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>      }</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>      <span class="keywordflow">if</span>(((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>) &amp; (uint32_t)(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>)) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>      {</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>        <span class="comment">/* Current memory buffer used is Memory 0 */</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>        <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>) == <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>        {</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>          <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a> != NULL)</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>          {</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>            <span class="comment">/* Transfer complete Callback for memory1 */</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a>(hdma);</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>          }</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>        }</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>        <span class="comment">/* Current memory buffer used is Memory 1 */</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>        {</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>          <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> != NULL)</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>          {</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>            <span class="comment">/* Transfer complete Callback for memory0 */</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a>(hdma);</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>          }</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>        }</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>      }</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>      <span class="comment">/* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>      {</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>        <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>) == <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>        {</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>          <span class="comment">/* Disable the transfer complete interrupt */</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a>);</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>          <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>          <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>          <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span> </div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>        }</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span> </div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>        <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> != NULL)</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>        {</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>          <span class="comment">/* Transfer complete callback */</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a>(hdma);</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>        }</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>      }</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>    }</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  }</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  </div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  <span class="comment">/* manage error case */</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> != <a class="code hl_define" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>)</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  {</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>    <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> &amp; <a class="code hl_define" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>    {</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755">HAL_DMA_STATE_ABORT</a>;</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span> </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>      <span class="comment">/* Disable the stream */</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>      <a class="code hl_define" href="group___d_m_a.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>      <span class="keywordflow">do</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>      {</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>        <span class="keywordflow">if</span> (++count &gt; timeout)</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>        {</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>        }</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>      }</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>      <span class="keywordflow">while</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>);</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span> </div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>      <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>      <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>      <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span> </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    }</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span> </div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>    <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a> != NULL)</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>    {</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>      <span class="comment">/* Transfer error callback */</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a>(hdma);</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>    }</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  }</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>}</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#gaabec77de08a59c94f2c6265ce7ae8261">HAL_DMA_RegisterCallback</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, <a class="code hl_enumeration" href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> CallbackID, <span class="keywordtype">void</span> (* pCallback)(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *_hdma))</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>{</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span> </div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  <span class="comment">/* Process locked */</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#ad3d96e1b9022ba76b69eeda91027b36c">__HAL_LOCK</a>(hdma);</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span> </div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <span class="keywordflow">if</span>(<a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a> == hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>)</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  {</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>    <span class="keywordflow">switch</span> (CallbackID)</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>    {</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a>:</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> = pCallback;</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a>:</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> = pCallback;</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051">HAL_DMA_XFER_M1CPLT_CB_ID</a>:</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a> = pCallback;</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9">HAL_DMA_XFER_M1HALFCPLT_CB_ID</a>:</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> = pCallback;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span> </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a>:</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a> = pCallback;</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span> </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a>:</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a> = pCallback;</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>      <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>      <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> =  <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>    }</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  }</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  {</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>    <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> =  <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  }</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span> </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>  <span class="comment">/* Release Lock */</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>  </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a>;</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>}</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga87842d3780f0e54c7fb29a003e6b5ac4">HAL_DMA_UnRegisterCallback</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, <a class="code hl_enumeration" href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> CallbackID)</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>{</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  <a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>  </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>  <span class="comment">/* Process locked */</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#ad3d96e1b9022ba76b69eeda91027b36c">__HAL_LOCK</a>(hdma);</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>  </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  <span class="keywordflow">if</span>(<a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a> == hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>)</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  {</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>    <span class="keywordflow">switch</span> (CallbackID)</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>    {</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a>:</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> = NULL;</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>      </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a>:</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> = NULL;</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>      </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051">HAL_DMA_XFER_M1CPLT_CB_ID</a>:</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a> = NULL;</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>      </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9">HAL_DMA_XFER_M1HALFCPLT_CB_ID</a>:</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> = NULL;</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>      </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a>:</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a> = NULL;</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>      </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a>:</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a> = NULL;</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>      <span class="keywordflow">break</span>; </div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>      </div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    <span class="keywordflow">case</span>   <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</a>:</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> = NULL;</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> = NULL;</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a> = NULL;</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> = NULL;</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a> = NULL;</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a> = NULL;</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>      <span class="keywordflow">break</span>; </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>      </div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>      <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>    }</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>  }</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  {</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>    <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>  }</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  <span class="comment">/* Release Lock */</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  <a class="code hl_define" href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a>;</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>}</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span> </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><a class="code hl_enumeration" href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group3.html#gaef09509c41da57dc118c8ffb9533ce3f">HAL_DMA_GetState</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>{</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <span class="keywordflow">return</span> hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>;</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>}</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span> </div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>uint32_t <a class="code hl_function" href="group___d_m_a___exported___functions___group3.html#gabc0735694a0dd08e352b796d7fa7634f">HAL_DMA_GetError</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>{</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>  <span class="keywordflow">return</span> hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a>;</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>}</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span> </div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="keyword">static</span> <span class="keywordtype">void</span> DMA_SetConfig(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>{</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  <span class="comment">/* Clear DBM bit */</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= (uint32_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>);</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span> </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>  <span class="comment">/* Configure DMA Stream data length */</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#af60258ad5a25addc1e8969665d0c1731">NDTR</a> = DataLength;</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span> </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  <span class="comment">/* Memory to Peripheral */</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>  <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">Direction</a>) == <a class="code hl_define" href="group___d_m_a___data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</a>)</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  {</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>    <span class="comment">/* Configure DMA Stream destination address */</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#aef55be3d948c22dd32a97e8d4f8761fd">PAR</a> = DstAddress;</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span> </div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>    <span class="comment">/* Configure DMA Stream source address */</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#a63b4d166f4ab5024db6b493a7ab7b640">M0AR</a> = SrcAddress;</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>  }</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>  <span class="comment">/* Peripheral to Memory */</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>  {</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>    <span class="comment">/* Configure DMA Stream source address */</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#aef55be3d948c22dd32a97e8d4f8761fd">PAR</a> = SrcAddress;</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span> </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>    <span class="comment">/* Configure DMA Stream destination address */</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a>-&gt;<a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#a63b4d166f4ab5024db6b493a7ab7b640">M0AR</a> = DstAddress;</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>  }</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>}</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="keyword">static</span> uint32_t DMA_CalcBaseAndBitshift(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>{</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  uint32_t stream_number = (((uint32_t)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a> &amp; 0xFFU) - 16U) / 24U;</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>  </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>  <span class="comment">/* lookup table for necessary bitshift of flags within status registers */</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>  <span class="keyword">static</span> <span class="keyword">const</span> uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> = flagBitshiftOffset[stream_number];</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>  </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>  <span class="keywordflow">if</span> (stream_number &gt; 3U)</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  {</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>    <span class="comment">/* return pointer to HISR and HIFCR */</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a> = (((uint32_t)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a> &amp; (uint32_t)(~0x3FFU)) + 4U);</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>  }</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>  {</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>    <span class="comment">/* return pointer to LISR and LIFCR */</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a> = ((uint32_t)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">Instance</a> &amp; (uint32_t)(~0x3FFU));</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>  }</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>  <span class="keywordflow">return</span> hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>}</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="keyword">static</span> <a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> DMA_CheckFifoParam(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>{</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  <a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  uint32_t tmp = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a28732ef5d9eae23dbd77e3034cc1bdb3">FIFOThreshold</a>;</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>  <span class="comment">/* Memory Data size equal to Byte */</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>  <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">MemDataAlignment</a> == <a class="code hl_define" href="group___d_m_a___memory__data__size.html#ga9ed07bddf736298eba11508382ea4d51">DMA_MDATAALIGN_BYTE</a>)</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>  {</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>    <span class="keywordflow">switch</span> (tmp)</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>    {</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</a>:</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</a>:</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>      <span class="keywordflow">if</span> ((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>)</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>      {</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>        <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>      }</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</a>:</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>      <span class="keywordflow">if</span> (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> == <a class="code hl_define" href="group___d_m_a___memory__burst.html#ga7812aea620b09c4f4281d614d86e6094">DMA_MBURST_INC16</a>)</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>      {</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>        <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>      }</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a>:</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>    }</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>  }</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>  </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <span class="comment">/* Memory Data size equal to Half-Word */</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">MemDataAlignment</a> == <a class="code hl_define" href="group___d_m_a___memory__data__size.html#ga2c7355971c0da34a7ffe50ec87403071">DMA_MDATAALIGN_HALFWORD</a>)</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>  {</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>    <span class="keywordflow">switch</span> (tmp)</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>    {</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</a>:</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</a>:</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>      <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</a>:</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>      <span class="keywordflow">if</span> ((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>)</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>      {</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>        <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>      }</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a>:</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>      <span class="keywordflow">if</span> (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> == <a class="code hl_define" href="group___d_m_a___memory__burst.html#ga7812aea620b09c4f4281d614d86e6094">DMA_MBURST_INC16</a>)</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>      {</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>        <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>      }</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>      <span class="keywordflow">break</span>;   </div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>    }</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>  }</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>  </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  <span class="comment">/* Memory Data size equal to Word */</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  {</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>    <span class="keywordflow">switch</span> (tmp)</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>    {</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</a>:</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</a>:</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</a>:</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>      <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a>:</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>      <span class="keywordflow">if</span> ((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>)</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>      {</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>        <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a> = <a class="code hl_enumvalue" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>      }</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>    }</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  } </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a>; </div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>}</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="preprocessor">#endif </span><span class="comment">/* HAL_DMA_MODULE_ENABLED */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00196">core_armv8mbl.h:196</a></div></div>
<div class="ttc" id="adrv__ibus_8c_html_a2cc3a1395706a276ba8a808b6f72e5c0"><div class="ttname"><a href="drv__ibus_8c.html#a2cc3a1395706a276ba8a808b6f72e5c0">status</a></div><div class="ttdeci">ibusStatus_e status</div><div class="ttdef"><b>Definition:</b> <a href="drv__ibus_8c_source.html#l00031">drv_ibus.c:31</a></div></div>
<div class="ttc" id="agroup___d_m_a___data__transfer__direction_html_ga9e76fc559a2d5c766c969e6e921b1ee9"><div class="ttname"><a href="group___d_m_a___data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</a></div><div class="ttdeci">#define DMA_MEMORY_TO_PERIPH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00202">stm32f7xx_hal_dma.h:202</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga019411712b9aee1d34b57d029a461fa4"><div class="ttname"><a href="group___d_m_a___error___code.html#ga019411712b9aee1d34b57d029a461fa4">HAL_DMA_ERROR_FE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00187">stm32f7xx_hal_dma.h:187</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga5aaaad3b88a77147d1e3daa3a3ad9e60"><div class="ttname"><a href="group___d_m_a___error___code.html#ga5aaaad3b88a77147d1e3daa3a3ad9e60">HAL_DMA_ERROR_PARAM</a></div><div class="ttdeci">#define HAL_DMA_ERROR_PARAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00190">stm32f7xx_hal_dma.h:190</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga6cf6a5b8881ff36ed4316a29bbfb5b79"><div class="ttname"><a href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a></div><div class="ttdeci">#define HAL_DMA_ERROR_TIMEOUT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00189">stm32f7xx_hal_dma.h:189</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga7432f31f9972e1c0a398a3f20587d118"><div class="ttname"><a href="group___d_m_a___error___code.html#ga7432f31f9972e1c0a398a3f20587d118">HAL_DMA_ERROR_NOT_SUPPORTED</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NOT_SUPPORTED</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00192">stm32f7xx_hal_dma.h:192</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga9882442c5f8f0170917934bbee1cc92d"><div class="ttname"><a href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_TE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00186">stm32f7xx_hal_dma.h:186</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gaad4009390bfbe05a1bb7115d03c25a97"><div class="ttname"><a href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00185">stm32f7xx_hal_dma.h:185</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gab7526e686427f26bf3b6af062d5a690b"><div class="ttname"><a href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NO_XFER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00191">stm32f7xx_hal_dma.h:191</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gabac48184446aea8f467483382fc6689b"><div class="ttname"><a href="group___d_m_a___error___code.html#gabac48184446aea8f467483382fc6689b">HAL_DMA_ERROR_DME</a></div><div class="ttdeci">#define HAL_DMA_ERROR_DME</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00188">stm32f7xx_hal_dma.h:188</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group1_html_ga0fbcb690074233a03f2fa366dc22ff01"><div class="ttname"><a href="group___d_m_a___exported___functions___group1.html#ga0fbcb690074233a03f2fa366dc22ff01">HAL_DMA_Init</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group1_html_ga7bb8587d642da11252a97f5c41c389ef"><div class="ttname"><a href="group___d_m_a___exported___functions___group1.html#ga7bb8587d642da11252a97f5c41c389ef">HAL_DMA_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga001f9fb04328a7460f9ff16908ff987c"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga001f9fb04328a7460f9ff16908ff987c">HAL_DMA_Abort</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga6677d7e614747341a58ffd7a048fd390"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga6677d7e614747341a58ffd7a048fd390">HAL_DMA_Abort_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga7eddc0931ac8a3d77b23d6d5e68407c7"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga7eddc0931ac8a3d77b23d6d5e68407c7">HAL_DMA_Start_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga87842d3780f0e54c7fb29a003e6b5ac4"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga87842d3780f0e54c7fb29a003e6b5ac4">HAL_DMA_UnRegisterCallback</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga8c8564d06f6d39b702af1c5cbb7dd54a"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga8c8564d06f6d39b702af1c5cbb7dd54a">HAL_DMA_IRQHandler</a></div><div class="ttdeci">void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga96fbd9c285135f558fd9283a57406330"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga96fbd9c285135f558fd9283a57406330">HAL_DMA_Start</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga976a30472df973e3ad983f21289c9b5d"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga976a30472df973e3ad983f21289c9b5d">HAL_DMA_PollForTransfer</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_gaabec77de08a59c94f2c6265ce7ae8261"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#gaabec77de08a59c94f2c6265ce7ae8261">HAL_DMA_RegisterCallback</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void(*pCallback)(DMA_HandleTypeDef *_hdma))</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group3_html_gabc0735694a0dd08e352b796d7fa7634f"><div class="ttname"><a href="group___d_m_a___exported___functions___group3.html#gabc0735694a0dd08e352b796d7fa7634f">HAL_DMA_GetError</a></div><div class="ttdeci">uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group3_html_gaef09509c41da57dc118c8ffb9533ce3f"><div class="ttname"><a href="group___d_m_a___exported___functions___group3.html#gaef09509c41da57dc118c8ffb9533ce3f">HAL_DMA_GetState</a></div><div class="ttdeci">HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ga9c012af359987a240826f29073bbe463"><div class="ttname"><a href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a></div><div class="ttdeci">HAL_DMA_StateTypeDef</div><div class="ttdoc">HAL DMA State structures definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00101">stm32f7xx_hal_dma.h:102</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gaee3245eea8fa938edeb35a6c9596fd86"><div class="ttname"><a href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a></div><div class="ttdeci">HAL_DMA_LevelCompleteTypeDef</div><div class="ttdoc">HAL DMA Error Code structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00114">stm32f7xx_hal_dma.h:115</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gafbe8b2bd9ce2128de6cdc08ccde7e8ad"><div class="ttname"><a href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a></div><div class="ttdeci">HAL_DMA_CallbackIDTypeDef</div><div class="ttdoc">HAL DMA Error Code structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00123">stm32f7xx_hal_dma.h:124</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a></div><div class="ttdeci">@ HAL_DMA_STATE_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00103">stm32f7xx_hal_dma.h:103</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">HAL_DMA_STATE_TIMEOUT</a></div><div class="ttdeci">@ HAL_DMA_STATE_TIMEOUT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00106">stm32f7xx_hal_dma.h:106</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a></div><div class="ttdeci">@ HAL_DMA_STATE_READY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00104">stm32f7xx_hal_dma.h:104</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755">HAL_DMA_STATE_ABORT</a></div><div class="ttdeci">@ HAL_DMA_STATE_ABORT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00108">stm32f7xx_hal_dma.h:108</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a></div><div class="ttdeci">@ HAL_DMA_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00105">stm32f7xx_hal_dma.h:105</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a></div><div class="ttdeci">@ HAL_DMA_FULL_TRANSFER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00116">stm32f7xx_hal_dma.h:116</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051">HAL_DMA_XFER_M1CPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_M1CPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00127">stm32f7xx_hal_dma.h:127</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_ABORT_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00130">stm32f7xx_hal_dma.h:130</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_ERROR_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00129">stm32f7xx_hal_dma.h:129</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_HALFCPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00126">stm32f7xx_hal_dma.h:126</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_CPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00125">stm32f7xx_hal_dma.h:125</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9">HAL_DMA_XFER_M1HALFCPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_M1HALFCPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00128">stm32f7xx_hal_dma.h:128</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_ALL_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00132">stm32f7xx_hal_dma.h:131</a></div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__direct__mode_html_ga18709570bed6b9112520701c482fbe4b"><div class="ttname"><a href="group___d_m_a___f_i_f_o__direct__mode.html#ga18709570bed6b9112520701c482fbe4b">DMA_FIFOMODE_ENABLE</a></div><div class="ttdeci">#define DMA_FIFOMODE_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00278">stm32f7xx_hal_dma.h:278</a></div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__direct__mode_html_gaec22b199f9da9214bf908d7edbcd83e8"><div class="ttname"><a href="group___d_m_a___f_i_f_o__direct__mode.html#gaec22b199f9da9214bf908d7edbcd83e8">DMA_FIFOMODE_DISABLE</a></div><div class="ttdeci">#define DMA_FIFOMODE_DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00277">stm32f7xx_hal_dma.h:277</a></div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_ga4debbd5733190b61b2115613d4b3658b"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_1QUARTERFULL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00287">stm32f7xx_hal_dma.h:287</a></div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_ga5de463bb24dc12fe7bbb300e1e4493f7"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_FULL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00290">stm32f7xx_hal_dma.h:290</a></div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_gad2b071aa3a3bfc936017f12fb956c56f"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_HALFFULL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00288">stm32f7xx_hal_dma.h:288</a></div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_gae1e4ba12bae8440421e6672795d71223"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_3QUARTERSFULL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00289">stm32f7xx_hal_dma.h:289</a></div></div>
<div class="ttc" id="agroup___d_m_a___memory__burst_html_ga4e94b7250e6a4f53d702b42b15796953"><div class="ttname"><a href="group___d_m_a___memory__burst.html#ga4e94b7250e6a4f53d702b42b15796953">DMA_MBURST_SINGLE</a></div><div class="ttdeci">#define DMA_MBURST_SINGLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00299">stm32f7xx_hal_dma.h:299</a></div></div>
<div class="ttc" id="agroup___d_m_a___memory__burst_html_ga7812aea620b09c4f4281d614d86e6094"><div class="ttname"><a href="group___d_m_a___memory__burst.html#ga7812aea620b09c4f4281d614d86e6094">DMA_MBURST_INC16</a></div><div class="ttdeci">#define DMA_MBURST_INC16</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00302">stm32f7xx_hal_dma.h:302</a></div></div>
<div class="ttc" id="agroup___d_m_a___memory__data__size_html_ga2c7355971c0da34a7ffe50ec87403071"><div class="ttname"><a href="group___d_m_a___memory__data__size.html#ga2c7355971c0da34a7ffe50ec87403071">DMA_MDATAALIGN_HALFWORD</a></div><div class="ttdeci">#define DMA_MDATAALIGN_HALFWORD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00244">stm32f7xx_hal_dma.h:244</a></div></div>
<div class="ttc" id="agroup___d_m_a___memory__data__size_html_ga9ed07bddf736298eba11508382ea4d51"><div class="ttname"><a href="group___d_m_a___memory__data__size.html#ga9ed07bddf736298eba11508382ea4d51">DMA_MDATAALIGN_BYTE</a></div><div class="ttdeci">#define DMA_MDATAALIGN_BYTE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00243">stm32f7xx_hal_dma.h:243</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_ga28762105b3f567c16ba79a47e68ff0fa"><div class="ttname"><a href="group___d_m_a___private___macros.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00681">stm32f7xx_hal_dma.h:681</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_ga72ef4033bb3bc2cdfdbe579083b05e32"><div class="ttname"><a href="group___d_m_a___private___macros.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a></div><div class="ttdeci">#define IS_DMA_BUFFER_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00679">stm32f7xx_hal_dma.h:679</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_ga7c60961178e2a32e9e364a220a8aca88"><div class="ttname"><a href="group___d_m_a___private___macros.html#ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00717">stm32f7xx_hal_dma.h:717</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_ga921ebf06447dc036180fff50b7e4846a"><div class="ttname"><a href="group___d_m_a___private___macros.html#ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</a></div><div class="ttdeci">#define IS_DMA_MEMORY_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00712">stm32f7xx_hal_dma.h:712</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gaa1cae2ab458948511596467c87cd02b6"><div class="ttname"><a href="group___d_m_a___private___macros.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a></div><div class="ttdeci">#define IS_DMA_PRIORITY(PRIORITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00699">stm32f7xx_hal_dma.h:699</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gaa880f39d499d1e80449cf80381e4eb67"><div class="ttname"><a href="group___d_m_a___private___macros.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00684">stm32f7xx_hal_dma.h:684</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gac9e3748cebcb16d4ae4206d562bc804c"><div class="ttname"><a href="group___d_m_a___private___macros.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00691">stm32f7xx_hal_dma.h:691</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gad7916e0ae55cdf5efdfa68a09a028037"><div class="ttname"><a href="group___d_m_a___private___macros.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00687">stm32f7xx_hal_dma.h:687</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gad88ee5030574d6a573904378fb62c7ac"><div class="ttname"><a href="group___d_m_a___private___macros.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a></div><div class="ttdeci">#define IS_DMA_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00695">stm32f7xx_hal_dma.h:695</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gadb90a893aeb49fd4bc14af750af3837c"><div class="ttname"><a href="group___d_m_a___private___macros.html#gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</a></div><div class="ttdeci">#define IS_DMA_FIFO_MODE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00704">stm32f7xx_hal_dma.h:704</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gae2b02e8e823854bcd7c5746cdd29e70d"><div class="ttname"><a href="group___d_m_a___private___macros.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a></div><div class="ttdeci">#define IS_DMA_DIRECTION(DIRECTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00675">stm32f7xx_hal_dma.h:675</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gaeafc0d9e327d6e5b26cd37f6744b232f"><div class="ttname"><a href="group___d_m_a___private___macros.html#gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</a></div><div class="ttdeci">#define IS_DMA_FIFO_THRESHOLD(THRESHOLD)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00707">stm32f7xx_hal_dma.h:707</a></div></div>
<div class="ttc" id="agroup___d_m_a__flag__definitions_html_ga19dfe70176841c6972818e279ba02436"><div class="ttname"><a href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a></div><div class="ttdeci">#define DMA_FLAG_TCIF0_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00340">stm32f7xx_hal_dma.h:340</a></div></div>
<div class="ttc" id="agroup___d_m_a__flag__definitions_html_ga6f44b274316a463c9302d770b8205640"><div class="ttname"><a href="group___d_m_a__flag__definitions.html#ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</a></div><div class="ttdeci">#define DMA_FLAG_FEIF0_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00336">stm32f7xx_hal_dma.h:336</a></div></div>
<div class="ttc" id="agroup___d_m_a__flag__definitions_html_ga976fee242270824013f1fc0b6bd4c446"><div class="ttname"><a href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a></div><div class="ttdeci">#define DMA_FLAG_HTIF0_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00339">stm32f7xx_hal_dma.h:339</a></div></div>
<div class="ttc" id="agroup___d_m_a__flag__definitions_html_gab98ef70ba0c1498d4c967a10b3f6e67f"><div class="ttname"><a href="group___d_m_a__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</a></div><div class="ttdeci">#define DMA_FLAG_TEIF0_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00338">stm32f7xx_hal_dma.h:338</a></div></div>
<div class="ttc" id="agroup___d_m_a__flag__definitions_html_gaee0e6da831d62bc84e9e28e59b8e9ede"><div class="ttname"><a href="group___d_m_a__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</a></div><div class="ttdeci">#define DMA_FLAG_DMEIF0_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00337">stm32f7xx_hal_dma.h:337</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_ga06e83dd277e0d3e5635cf8ce8dfd6e16"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a></div><div class="ttdeci">#define DMA_IT_TC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00323">stm32f7xx_hal_dma.h:323</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_ga71137443f7bdced1ee80697596e9ea98"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a></div><div class="ttdeci">#define DMA_IT_DME</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00326">stm32f7xx_hal_dma.h:326</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_ga93164ec039fc5579662c382e68d7d13f"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a></div><div class="ttdeci">#define DMA_IT_FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00327">stm32f7xx_hal_dma.h:327</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_gadf11c572b9797e04a14b105fdc2e5f66"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a></div><div class="ttdeci">#define DMA_IT_HT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00324">stm32f7xx_hal_dma.h:324</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_gaf9d92649d2a0146f663ff253d8f3b59e"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a></div><div class="ttdeci">#define DMA_IT_TE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00325">stm32f7xx_hal_dma.h:325</a></div></div>
<div class="ttc" id="agroup___d_m_a_ex___private___macros_html_gac7f4709d9244f25b853789d888a74d46"><div class="ttname"><a href="group___d_m_a_ex___private___macros.html#gac7f4709d9244f25b853789d888a74d46">IS_DMA_CHANNEL</a></div><div class="ttdeci">#define IS_DMA_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma__ex_8h_source.html#l00147">stm32f7xx_hal_dma_ex.h:147</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga206f24e6bee4600515b9b6b1ec79365b"><div class="ttname"><a href="group___d_m_a.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a></div><div class="ttdeci">#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Check whether the specified DMA Stream interrupt is enabled or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00580">stm32f7xx_hal_dma.h:580</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga93900b3ef3f87ef924eb887279a434b4"><div class="ttname"><a href="group___d_m_a.html#ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</a></div><div class="ttdeci">#define __HAL_DMA_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the specified DMA Stream.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00391">stm32f7xx_hal_dma.h:391</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_gafeef4c5e8c3f015cdecc0f37bbe063dc"><div class="ttname"><a href="group___d_m_a.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a></div><div class="ttdeci">#define __HAL_DMA_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the specified DMA Stream.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00398">stm32f7xx_hal_dma.h:398</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga3cf59cfa8a2443896858a1d4a4ccbb1f"><div class="ttname"><a href="group___exported__macros.html#ga3cf59cfa8a2443896858a1d4a4ccbb1f">IS_DMA_STREAM_ALL_INSTANCE</a></div><div class="ttdeci">#define IS_DMA_STREAM_ALL_INSTANCE(__INSTANCE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l14917">stm32f722xx.h:14917</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00157">stm32f7xx.h:157</a></div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gac9b3a85a73735ac840d0dcb59bc0fdd6"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div><div class="ttdoc">Provides a tick value in millisecond.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal_8c_source.html#l00301">stm32f7xx_hal.c:301</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14c115d71a4e3b3c4da360108288154c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a></div><div class="ttdeci">#define DMA_SxCR_PL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05483">stm32f722xx.h:5483</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16bc78076551c42cbdc084e9d0006bd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a></div><div class="ttdeci">#define DMA_SxCR_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05510">stm32f722xx.h:5510</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga29c5d5c559dd14646fdc170e74f1f03b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a></div><div class="ttdeci">#define DMA_SxCR_PINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05504">stm32f722xx.h:5504</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga44c16978164026a81f5b07280e800e7f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a></div><div class="ttdeci">#define DMA_SxFCR_FTH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05568">stm32f722xx.h:5568</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga502380abb155eb3b37a2ca9359e2da2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a></div><div class="ttdeci">#define DMA_SxCR_PBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05472">stm32f722xx.h:5472</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga53a1cde736b2afc5a394a67849f0c497"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a></div><div class="ttdeci">#define DMA_SxCR_DBM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05480">stm32f722xx.h:5480</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c1174bff38faf5d87b71521bce8f84f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a></div><div class="ttdeci">#define DMA_SxCR_MBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05467">stm32f722xx.h:5467</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga771a295832a584a3777ede523a691719"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a></div><div class="ttdeci">#define DMA_SxCR_MINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05501">stm32f722xx.h:5501</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga89406bb954742665691c0ac2f8d95ec9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a></div><div class="ttdeci">#define DMA_SxFCR_DMDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05565">stm32f722xx.h:5565</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05530">stm32f722xx.h:5530</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadc248dbc519cc580621cdadcdd8741fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a></div><div class="ttdeci">#define DMA_SxCR_CIRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05507">stm32f722xx.h:5507</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadd36c677ee53f56dc408cd549e64cf7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a></div><div class="ttdeci">#define DMA_SxCR_CT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05477">stm32f722xx.h:5477</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadf353426d72702c7801416ba36d53dc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a></div><div class="ttdeci">#define DMA_SxCR_CHSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05460">stm32f722xx.h:5460</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae9a98cb706a722d726d8ec6e9fe4a773"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a></div><div class="ttdeci">#define DMA_SxCR_MSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05491">stm32f722xx.h:5491</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaea0808f979c27b7b68d79ad511e95ea0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a></div><div class="ttdeci">#define DMA_SxCR_PSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05496">stm32f722xx.h:5496</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf28eac7212392083bbf1b3d475022b74"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a></div><div class="ttdeci">#define DMA_SxCR_MBURST_1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l05469">stm32f722xx.h:5469</a></div></div>
<div class="ttc" id="agroup___s_t_m32_f7xx___system___exported___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_f7xx___system___exported___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f7xx_8c_source.html#l00125">system_stm32f7xx.c:125</a></div></div>
<div class="ttc" id="astm32f7xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module's header file.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__conf_8h_source.html#l00471">stm32f7xx_hal_conf.h:471</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00038">stm32f7xx_hal_def.h:39</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a></div><div class="ttdeci">@ HAL_TIMEOUT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00044">stm32f7xx_hal_def.h:43</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a></div><div class="ttdeci">@ HAL_ERROR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00041">stm32f7xx_hal_def.h:41</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdeci">@ HAL_OK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00040">stm32f7xx_hal_def.h:40</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7">HAL_BUSY</a></div><div class="ttdeci">@ HAL_BUSY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00042">stm32f7xx_hal_def.h:42</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a7c2c23627aed2bb71d8c1ad071cda004"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a></div><div class="ttdeci">#define __HAL_UNLOCK(__HANDLE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00103">stm32f7xx_hal_def.h:103</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_aad28bc64749c50dcedd6bf819fdc6974"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a></div><div class="ttdeci">#define HAL_MAX_DELAY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00059">stm32f7xx_hal_def.h:59</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_ad3d96e1b9022ba76b69eeda91027b36c"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#ad3d96e1b9022ba76b69eeda91027b36c">__HAL_LOCK</a></div><div class="ttdeci">#define __HAL_LOCK(__HANDLE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00091">stm32f7xx_hal_def.h:91</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></div><div class="ttdoc">DMA handle Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00137">stm32f7xx_hal_dma.h:138</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a053ff68722cdf5ac37aa305e04e2b1c8"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">__DMA_HandleTypeDef::StreamBaseAddress</a></div><div class="ttdeci">uint32_t StreamBaseAddress</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00163">stm32f7xx_hal_dma.h:163</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a123c5063e6a3b1901b2fbe5f88c53a7e"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">__DMA_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00161">stm32f7xx_hal_dma.h:161</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a2263083d2bfa96222f3d7b8339c6faf8"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">__DMA_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_DMA_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00145">stm32f7xx_hal_dma.h:145</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a3d7716d1d7a5717f09525efd19334864"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">__DMA_HandleTypeDef::XferCpltCallback</a></div><div class="ttdeci">void(* XferCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00149">stm32f7xx_hal_dma.h:149</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a4352c7144ad5e1e4ab54a87d3be6eb62"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">__DMA_HandleTypeDef::Init</a></div><div class="ttdeci">DMA_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00141">stm32f7xx_hal_dma.h:141</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a5f01e4cd22742ea0ae056adc50b68ed3"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">__DMA_HandleTypeDef::XferM1HalfCpltCallback</a></div><div class="ttdeci">void(* XferM1HalfCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00155">stm32f7xx_hal_dma.h:155</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a6253dc8680e566bbc244228374dd647d"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">__DMA_HandleTypeDef::XferAbortCallback</a></div><div class="ttdeci">void(* XferAbortCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00159">stm32f7xx_hal_dma.h:159</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a695c6fe664a7baf827e461652ebdb9e0"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">__DMA_HandleTypeDef::XferErrorCallback</a></div><div class="ttdeci">void(* XferErrorCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00157">stm32f7xx_hal_dma.h:157</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a7055720d00fe66e27f3910087cb6524a"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">__DMA_HandleTypeDef::XferM1CpltCallback</a></div><div class="ttdeci">void(* XferM1CpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00153">stm32f7xx_hal_dma.h:153</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_aa3ca4a9a3d300e05d7ff46613f43fd54"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">__DMA_HandleTypeDef::StreamIndex</a></div><div class="ttdeci">uint32_t StreamIndex</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00165">stm32f7xx_hal_dma.h:165</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_acf2416c7f97b4f21ef16cfa5bea3cfd3"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">__DMA_HandleTypeDef::Instance</a></div><div class="ttdeci">DMA_Stream_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00139">stm32f7xx_hal_dma.h:139</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_aea6af14bab20d3f9a82f08df1abea01a"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">__DMA_HandleTypeDef::XferHalfCpltCallback</a></div><div class="ttdeci">void(* XferHalfCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00151">stm32f7xx_hal_dma.h:151</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a0ffc93ec511ed9cf1663f6939bd3e839"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">DMA_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00069">stm32f7xx_hal_dma.h:69</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a28732ef5d9eae23dbd77e3034cc1bdb3"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a28732ef5d9eae23dbd77e3034cc1bdb3">DMA_InitTypeDef::FIFOThreshold</a></div><div class="ttdeci">uint32_t FIFOThreshold</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00082">stm32f7xx_hal_dma.h:82</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a4925ca3ceb52340daddc92817dc304d9"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9">DMA_InitTypeDef::PeriphInc</a></div><div class="ttdeci">uint32_t PeriphInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00057">stm32f7xx_hal_dma.h:57</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a4e6e9f06e5c7903879ed29df299e4df1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">DMA_InitTypeDef::MemBurst</a></div><div class="ttdeci">uint32_t MemBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00085">stm32f7xx_hal_dma.h:85</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a72acf77c0b19359eb70764505ae4bd70"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70">DMA_InitTypeDef::Priority</a></div><div class="ttdeci">uint32_t Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00074">stm32f7xx_hal_dma.h:74</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a831756fbcd64feb1e570a9bf743b5b8d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a831756fbcd64feb1e570a9bf743b5b8d">DMA_InitTypeDef::MemInc</a></div><div class="ttdeci">uint32_t MemInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00060">stm32f7xx_hal_dma.h:60</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a8dc149e98014264da61675f6a0e18b88"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">DMA_InitTypeDef::FIFOMode</a></div><div class="ttdeci">uint32_t FIFOMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00077">stm32f7xx_hal_dma.h:77</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ab94410c1333b512e271b1c135fe50916"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">DMA_InitTypeDef::Direction</a></div><div class="ttdeci">uint32_t Direction</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00053">stm32f7xx_hal_dma.h:53</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_aca5b89241171c093fd0fc6dacf72683c"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c">DMA_InitTypeDef::PeriphDataAlignment</a></div><div class="ttdeci">uint32_t PeriphDataAlignment</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00063">stm32f7xx_hal_dma.h:63</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ae82bf9242a014164f9f6907f29782c44"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ae82bf9242a014164f9f6907f29782c44">DMA_InitTypeDef::Channel</a></div><div class="ttdeci">uint32_t Channel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00050">stm32f7xx_hal_dma.h:50</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ae95b14383c9d0c86405939f4bfe2882d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ae95b14383c9d0c86405939f4bfe2882d">DMA_InitTypeDef::PeriphBurst</a></div><div class="ttdeci">uint32_t PeriphBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00091">stm32f7xx_hal_dma.h:91</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_afe3adac32f5411b1a744c030f398aa5e"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">DMA_InitTypeDef::MemDataAlignment</a></div><div class="ttdeci">uint32_t MemDataAlignment</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00066">stm32f7xx_hal_dma.h:66</a></div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l00337">stm32f722xx.h:337</a></div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_a63b4d166f4ab5024db6b493a7ab7b640"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a63b4d166f4ab5024db6b493a7ab7b640">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l00335">stm32f722xx.h:335</a></div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l00332">stm32f722xx.h:332</a></div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_aee7782244ceb4791d9a3891804ac47ac"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#aee7782244ceb4791d9a3891804ac47ac">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l00336">stm32f722xx.h:336</a></div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_aef55be3d948c22dd32a97e8d4f8761fd"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#aef55be3d948c22dd32a97e8d4f8761fd">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l00334">stm32f722xx.h:334</a></div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_af60258ad5a25addc1e8969665d0c1731"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#af60258ad5a25addc1e8969665d0c1731">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f722xx_8h_source.html#l00333">stm32f722xx.h:333</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
