$date
	Mon Mar 26 00:46:56 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TESTBENCH $end
$scope module u1 $end
$var wire 1 ! r $end
$var wire 1 " t $end
$var reg 1 # q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
0!
$end
#100
0#
1!
#200
1#
1"
0!
#300
0#
0"
1!
#400
1"
#500
0"
0!
#600
1#
1"
#700
