// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/20/2019 21:19:06"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Rain (
	CLOCK_50,
	KEY,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK_N	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC_N	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Rain_v_fast.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|_clk1 ;
wire \VGA|mypll|altpll_component|_clk2 ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \y[3]~0_combout ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|Add0~2_combout ;
wire \draw_counter[15]~53_combout ;
wire \Add4~4_combout ;
wire \p_x[2]~20_combout ;
wire \p_x[3]~22_combout ;
wire \p_x[4]~24_combout ;
wire \p_x[5]~26_combout ;
wire \comb_3|Add0~0_combout ;
wire \comb_3|Add0~4_combout ;
wire \comb_3|Add0~26_combout ;
wire \comb_3|Add0~28_combout ;
wire \comb_3|Add0~30_combout ;
wire \comb_3|Add0~32_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \current_state.S_IDLE~regout ;
wire \Selector15~2_combout ;
wire \Selector15~3_combout ;
wire \current_state~22_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|yCounter[7]~1_combout ;
wire \Selector7~2_combout ;
wire \Selector5~1_combout ;
wire \Selector39~0_combout ;
wire \Selector37~0_combout ;
wire \Selector38~10_combout ;
wire \Selector38~11_combout ;
wire \Selector37~1_combout ;
wire \always0~0_combout ;
wire \always0~1_combout ;
wire \comb_3|Equal0~5_combout ;
wire \comb_3|frame_counter~8_combout ;
wire \Selector1~10_combout ;
wire \CLOCK_50~combout ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~regout ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~regout ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[6]~2_combout ;
wire \VGA|controller|yCounter[2]~6_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~8_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~5_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~3_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|yCounter[0]~9_combout ;
wire \VGA|controller|yCounter[4]~4_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~regout ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~regout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~7_combout ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~regout ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~regout ;
wire \current_state~20_combout ;
wire \draw_counter[0]~23_combout ;
wire \draw_counter[13]~50 ;
wire \draw_counter[14]~52 ;
wire \draw_counter[15]~54 ;
wire \draw_counter[16]~55_combout ;
wire \Selector38~9_combout ;
wire \comb_3|frame_counter~0_combout ;
wire \comb_3|frame_counter~2_combout ;
wire \comb_3|Add0~1 ;
wire \comb_3|Add0~2_combout ;
wire \comb_3|frame_counter~3_combout ;
wire \comb_3|Add0~3 ;
wire \comb_3|Add0~5 ;
wire \comb_3|Add0~6_combout ;
wire \comb_3|frame_counter~4_combout ;
wire \comb_3|Add0~7 ;
wire \comb_3|Add0~9 ;
wire \comb_3|Add0~10_combout ;
wire \comb_3|Add0~11 ;
wire \comb_3|Add0~12_combout ;
wire \comb_3|frame_counter~5_combout ;
wire \comb_3|Add0~13 ;
wire \comb_3|Add0~14_combout ;
wire \comb_3|frame_counter~6_combout ;
wire \comb_3|Add0~15 ;
wire \comb_3|Add0~16_combout ;
wire \comb_3|Add0~17 ;
wire \comb_3|Add0~18_combout ;
wire \comb_3|Add0~19 ;
wire \comb_3|Add0~20_combout ;
wire \comb_3|Add0~21 ;
wire \comb_3|Add0~22_combout ;
wire \comb_3|frame_counter~7_combout ;
wire \comb_3|Add0~23 ;
wire \comb_3|Add0~24_combout ;
wire \comb_3|Add0~25 ;
wire \comb_3|Add0~27 ;
wire \comb_3|Add0~29 ;
wire \comb_3|Add0~31 ;
wire \comb_3|Add0~33 ;
wire \comb_3|Add0~34_combout ;
wire \comb_3|frame_counter~1_combout ;
wire \comb_3|Add0~35 ;
wire \comb_3|Add0~37 ;
wire \comb_3|Add0~38_combout ;
wire \comb_3|Add0~36_combout ;
wire \comb_3|Equal0~0_combout ;
wire \comb_3|Equal0~4_combout ;
wire \comb_3|Equal0~1_combout ;
wire \comb_3|Add0~8_combout ;
wire \comb_3|Equal0~2_combout ;
wire \comb_3|Equal0~3_combout ;
wire \comb_3|Equal0~6_combout ;
wire \comb_3|frame~regout ;
wire \Selector39~5_combout ;
wire \Selector39~2_combout ;
wire \Selector39~4_combout ;
wire \current_state~23_combout ;
wire \Selector35~0_combout ;
wire \current_state.S_PLAYER_INIT~regout ;
wire \Selector39~1_combout ;
wire \Selector39~3_combout ;
wire \Selector36~0_combout ;
wire \current_state.S_PLAYER_ERASE~regout ;
wire \Selector38~12_combout ;
wire \current_state.S_PLAYER_UPDATE~regout ;
wire \draw_counter~22_combout ;
wire \draw_counter[16]~56 ;
wire \draw_counter[17]~57_combout ;
wire \Selector15~0_combout ;
wire \Selector34~8_combout ;
wire \current_state.S_RESET~regout ;
wire \draw_counter[15]~59_combout ;
wire \draw_counter[0]~24 ;
wire \draw_counter[1]~26 ;
wire \draw_counter[2]~27_combout ;
wire \draw_counter[2]~28 ;
wire \draw_counter[3]~30 ;
wire \draw_counter[4]~31_combout ;
wire \draw_counter[4]~32 ;
wire \draw_counter[5]~34 ;
wire \draw_counter[6]~35_combout ;
wire \draw_counter[6]~36 ;
wire \draw_counter[7]~37_combout ;
wire \draw_counter[7]~38 ;
wire \draw_counter[8]~39_combout ;
wire \draw_counter[8]~40 ;
wire \draw_counter[9]~41_combout ;
wire \draw_counter[9]~42 ;
wire \draw_counter[10]~43_combout ;
wire \draw_counter[10]~44 ;
wire \draw_counter[11]~45_combout ;
wire \draw_counter[11]~46 ;
wire \draw_counter[12]~48 ;
wire \draw_counter[13]~49_combout ;
wire \draw_counter[14]~51_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~3_combout ;
wire \draw_counter[5]~33_combout ;
wire \LessThan1~2_combout ;
wire \Selector38~8_combout ;
wire \y[5]~1_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~7_combout ;
wire \y[6]~9_combout ;
wire \current_state~21_combout ;
wire \draw_counter[12]~47_combout ;
wire \Selector11~4_combout ;
wire \y[1]~3_combout ;
wire \y[2]~4_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \LessThan1~6_combout ;
wire \Selector3~11_combout ;
wire \Selector0~0_combout ;
wire \p_x[0]~16_combout ;
wire \~GND~combout ;
wire \Selector39~6_combout ;
wire \current_state.S_PLAYER_DRAW~regout ;
wire \x[0]~0_combout ;
wire \p_x[7]~33_combout ;
wire \p_x[7]~32_combout ;
wire \Add4~0_combout ;
wire \Add4~1 ;
wire \Add4~2_combout ;
wire \LessThan4~0_combout ;
wire \Add4~10_combout ;
wire \Add4~8_combout ;
wire \Add4~6_combout ;
wire \LessThan4~1_combout ;
wire \always0~2_combout ;
wire \p_x[0]~17 ;
wire \p_x[1]~18_combout ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~7 ;
wire \Add4~9 ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \p_x[1]~19 ;
wire \p_x[2]~21 ;
wire \p_x[3]~23 ;
wire \p_x[4]~25 ;
wire \p_x[5]~27 ;
wire \p_x[6]~28_combout ;
wire \Add4~13 ;
wire \Add4~14_combout ;
wire \p_x[6]~29 ;
wire \p_x[7]~30_combout ;
wire \draw_counter[3]~29_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~11 ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \Selector0~1_combout ;
wire \Add2~10_combout ;
wire \Selector2~0_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \Selector48~0_combout ;
wire \Add2~0_combout ;
wire \Selector7~4_combout ;
wire \Selector7~3_combout ;
wire \Add2~2_combout ;
wire \draw_counter[1]~25_combout ;
wire \Selector6~0_combout ;
wire \Selector5~2_combout ;
wire \Add2~4_combout ;
wire \Selector5~0_combout ;
wire \Selector5~3_combout ;
wire \Add2~6_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Add2~8_combout ;
wire \Selector3~8_combout ;
wire \Selector3~9_combout ;
wire \Selector3~10_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ;
wire \y[6]~2_combout ;
wire \VGA|LessThan3~0_combout ;
wire \Selector1~9_combout ;
wire \Selector15~1_combout ;
wire \Add2~12_combout ;
wire \Selector1~8_combout ;
wire \VGA|valid_160x120~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w ;
wire [7:0] y;
wire [7:0] x;
wire [7:0] p_x;
wire [17:0] draw_counter;
wire [2:0] colour;
wire [2:0] \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a ;
wire [2:0] \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w ;
wire [9:0] \VGA|controller|yCounter ;
wire [9:0] \VGA|controller|xCounter ;
wire [19:0] \comb_3|frame_counter ;
wire [3:0] \KEY~combout ;

wire [2:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|_clk1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|_clk2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus [0];

// Location: LCFF_X36_Y21_N21
cycloneii_lcell_ff \y[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\y[3]~0_combout ),
	.sdata(\LessThan1~7_combout ),
	.aclr(gnd),
	.sclr(\y[6]~9_combout ),
	.sload(\current_state~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(y[3]));

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (y[0] & (y[2] $ (VCC))) # (!y[0] & (y[2] & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((y[0] & y[2]))

	.dataa(y[0]),
	.datab(y[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (y[3] & ((y[1] & (\VGA|user_input_translator|Add0~1  & VCC)) # (!y[1] & (!\VGA|user_input_translator|Add0~1 )))) # (!y[3] & ((y[1] & (!\VGA|user_input_translator|Add0~1 )) # (!y[1] & 
// ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((y[3] & (!y[1] & !\VGA|user_input_translator|Add0~1 )) # (!y[3] & ((!\VGA|user_input_translator|Add0~1 ) # (!y[1]))))

	.dataa(y[3]),
	.datab(y[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cycloneii_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((y[2] $ (y[4] $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((y[2] & ((y[4]) # (!\VGA|user_input_translator|Add0~3 ))) # (!y[2] & (y[4] & !\VGA|user_input_translator|Add0~3 )))

	.dataa(y[2]),
	.datab(y[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneii_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (y[3] & ((y[5] & (\VGA|user_input_translator|Add0~5  & VCC)) # (!y[5] & (!\VGA|user_input_translator|Add0~5 )))) # (!y[3] & ((y[5] & (!\VGA|user_input_translator|Add0~5 )) # (!y[5] & 
// ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((y[3] & (!y[5] & !\VGA|user_input_translator|Add0~5 )) # (!y[3] & ((!\VGA|user_input_translator|Add0~5 ) # (!y[5]))))

	.dataa(y[3]),
	.datab(y[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [8] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [8] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y20_N13
cycloneii_lcell_ff \draw_counter[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[15]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[15]));

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \y[3]~0 (
// Equation(s):
// \y[3]~0_combout  = (\current_state~20_combout  & (draw_counter[11])) # (!\current_state~20_combout  & ((\Selector38~8_combout )))

	.dataa(draw_counter[11]),
	.datab(\current_state~20_combout ),
	.datac(vcc),
	.datad(\Selector38~8_combout ),
	.cin(gnd),
	.combout(\y[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \y[3]~0 .lut_mask = 16'hBB88;
defparam \y[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N15
cycloneii_lcell_ff \p_x[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\p_x[5]~26_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\current_state~23_combout ),
	.ena(\p_x[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_x[5]));

// Location: LCFF_X40_Y20_N13
cycloneii_lcell_ff \p_x[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\p_x[4]~24_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\current_state~23_combout ),
	.ena(\p_x[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_x[4]));

// Location: LCFF_X40_Y20_N11
cycloneii_lcell_ff \p_x[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\p_x[3]~22_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\current_state~23_combout ),
	.ena(\p_x[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_x[3]));

// Location: LCFF_X40_Y20_N9
cycloneii_lcell_ff \p_x[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\p_x[2]~20_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\current_state~23_combout ),
	.ena(\p_x[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_x[2]));

// Location: LCCOMB_X29_Y26_N16
cycloneii_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneii_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneii_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneii_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneii_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneii_lcell_comb \draw_counter[15]~53 (
// Equation(s):
// \draw_counter[15]~53_combout  = (draw_counter[15] & (!\draw_counter[14]~52 )) # (!draw_counter[15] & ((\draw_counter[14]~52 ) # (GND)))
// \draw_counter[15]~54  = CARRY((!\draw_counter[14]~52 ) # (!draw_counter[15]))

	.dataa(draw_counter[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[14]~52 ),
	.combout(\draw_counter[15]~53_combout ),
	.cout(\draw_counter[15]~54 ));
// synopsys translate_off
defparam \draw_counter[15]~53 .lut_mask = 16'h5A5F;
defparam \draw_counter[15]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
cycloneii_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = (p_x[2] & (\Add4~3  $ (GND))) # (!p_x[2] & (!\Add4~3  & VCC))
// \Add4~5  = CARRY((p_x[2] & !\Add4~3 ))

	.dataa(p_x[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'hA50A;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
cycloneii_lcell_comb \p_x[2]~20 (
// Equation(s):
// \p_x[2]~20_combout  = ((\Add4~4_combout  $ (\always0~2_combout  $ (!\p_x[1]~19 )))) # (GND)
// \p_x[2]~21  = CARRY((\Add4~4_combout  & ((\always0~2_combout ) # (!\p_x[1]~19 ))) # (!\Add4~4_combout  & (\always0~2_combout  & !\p_x[1]~19 )))

	.dataa(\Add4~4_combout ),
	.datab(\always0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\p_x[1]~19 ),
	.combout(\p_x[2]~20_combout ),
	.cout(\p_x[2]~21 ));
// synopsys translate_off
defparam \p_x[2]~20 .lut_mask = 16'h698E;
defparam \p_x[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
cycloneii_lcell_comb \p_x[3]~22 (
// Equation(s):
// \p_x[3]~22_combout  = (\Add4~6_combout  & ((\always0~2_combout  & (\p_x[2]~21  & VCC)) # (!\always0~2_combout  & (!\p_x[2]~21 )))) # (!\Add4~6_combout  & ((\always0~2_combout  & (!\p_x[2]~21 )) # (!\always0~2_combout  & ((\p_x[2]~21 ) # (GND)))))
// \p_x[3]~23  = CARRY((\Add4~6_combout  & (!\always0~2_combout  & !\p_x[2]~21 )) # (!\Add4~6_combout  & ((!\p_x[2]~21 ) # (!\always0~2_combout ))))

	.dataa(\Add4~6_combout ),
	.datab(\always0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\p_x[2]~21 ),
	.combout(\p_x[3]~22_combout ),
	.cout(\p_x[3]~23 ));
// synopsys translate_off
defparam \p_x[3]~22 .lut_mask = 16'h9617;
defparam \p_x[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneii_lcell_comb \p_x[4]~24 (
// Equation(s):
// \p_x[4]~24_combout  = ((\always0~2_combout  $ (\Add4~8_combout  $ (!\p_x[3]~23 )))) # (GND)
// \p_x[4]~25  = CARRY((\always0~2_combout  & ((\Add4~8_combout ) # (!\p_x[3]~23 ))) # (!\always0~2_combout  & (\Add4~8_combout  & !\p_x[3]~23 )))

	.dataa(\always0~2_combout ),
	.datab(\Add4~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\p_x[3]~23 ),
	.combout(\p_x[4]~24_combout ),
	.cout(\p_x[4]~25 ));
// synopsys translate_off
defparam \p_x[4]~24 .lut_mask = 16'h698E;
defparam \p_x[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
cycloneii_lcell_comb \p_x[5]~26 (
// Equation(s):
// \p_x[5]~26_combout  = (\always0~2_combout  & ((\Add4~10_combout  & (\p_x[4]~25  & VCC)) # (!\Add4~10_combout  & (!\p_x[4]~25 )))) # (!\always0~2_combout  & ((\Add4~10_combout  & (!\p_x[4]~25 )) # (!\Add4~10_combout  & ((\p_x[4]~25 ) # (GND)))))
// \p_x[5]~27  = CARRY((\always0~2_combout  & (!\Add4~10_combout  & !\p_x[4]~25 )) # (!\always0~2_combout  & ((!\p_x[4]~25 ) # (!\Add4~10_combout ))))

	.dataa(\always0~2_combout ),
	.datab(\Add4~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\p_x[4]~25 ),
	.combout(\p_x[5]~26_combout ),
	.cout(\p_x[5]~27 ));
// synopsys translate_off
defparam \p_x[5]~26 .lut_mask = 16'h9617;
defparam \p_x[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N12
cycloneii_lcell_comb \comb_3|Add0~0 (
// Equation(s):
// \comb_3|Add0~0_combout  = \comb_3|frame_counter [0] $ (VCC)
// \comb_3|Add0~1  = CARRY(\comb_3|frame_counter [0])

	.dataa(vcc),
	.datab(\comb_3|frame_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_3|Add0~0_combout ),
	.cout(\comb_3|Add0~1 ));
// synopsys translate_off
defparam \comb_3|Add0~0 .lut_mask = 16'h33CC;
defparam \comb_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N16
cycloneii_lcell_comb \comb_3|Add0~4 (
// Equation(s):
// \comb_3|Add0~4_combout  = (\comb_3|frame_counter [2] & ((GND) # (!\comb_3|Add0~3 ))) # (!\comb_3|frame_counter [2] & (\comb_3|Add0~3  $ (GND)))
// \comb_3|Add0~5  = CARRY((\comb_3|frame_counter [2]) # (!\comb_3|Add0~3 ))

	.dataa(\comb_3|frame_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~3 ),
	.combout(\comb_3|Add0~4_combout ),
	.cout(\comb_3|Add0~5 ));
// synopsys translate_off
defparam \comb_3|Add0~4 .lut_mask = 16'h5AAF;
defparam \comb_3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N6
cycloneii_lcell_comb \comb_3|Add0~26 (
// Equation(s):
// \comb_3|Add0~26_combout  = (\comb_3|frame_counter [13] & (\comb_3|Add0~25  & VCC)) # (!\comb_3|frame_counter [13] & (!\comb_3|Add0~25 ))
// \comb_3|Add0~27  = CARRY((!\comb_3|frame_counter [13] & !\comb_3|Add0~25 ))

	.dataa(\comb_3|frame_counter [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~25 ),
	.combout(\comb_3|Add0~26_combout ),
	.cout(\comb_3|Add0~27 ));
// synopsys translate_off
defparam \comb_3|Add0~26 .lut_mask = 16'hA505;
defparam \comb_3|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N8
cycloneii_lcell_comb \comb_3|Add0~28 (
// Equation(s):
// \comb_3|Add0~28_combout  = (\comb_3|frame_counter [14] & ((GND) # (!\comb_3|Add0~27 ))) # (!\comb_3|frame_counter [14] & (\comb_3|Add0~27  $ (GND)))
// \comb_3|Add0~29  = CARRY((\comb_3|frame_counter [14]) # (!\comb_3|Add0~27 ))

	.dataa(\comb_3|frame_counter [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~27 ),
	.combout(\comb_3|Add0~28_combout ),
	.cout(\comb_3|Add0~29 ));
// synopsys translate_off
defparam \comb_3|Add0~28 .lut_mask = 16'h5AAF;
defparam \comb_3|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N10
cycloneii_lcell_comb \comb_3|Add0~30 (
// Equation(s):
// \comb_3|Add0~30_combout  = (\comb_3|frame_counter [15] & (\comb_3|Add0~29  & VCC)) # (!\comb_3|frame_counter [15] & (!\comb_3|Add0~29 ))
// \comb_3|Add0~31  = CARRY((!\comb_3|frame_counter [15] & !\comb_3|Add0~29 ))

	.dataa(\comb_3|frame_counter [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~29 ),
	.combout(\comb_3|Add0~30_combout ),
	.cout(\comb_3|Add0~31 ));
// synopsys translate_off
defparam \comb_3|Add0~30 .lut_mask = 16'hA505;
defparam \comb_3|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N12
cycloneii_lcell_comb \comb_3|Add0~32 (
// Equation(s):
// \comb_3|Add0~32_combout  = (\comb_3|frame_counter [16] & ((GND) # (!\comb_3|Add0~31 ))) # (!\comb_3|frame_counter [16] & (\comb_3|Add0~31  $ (GND)))
// \comb_3|Add0~33  = CARRY((\comb_3|frame_counter [16]) # (!\comb_3|Add0~31 ))

	.dataa(vcc),
	.datab(\comb_3|frame_counter [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~31 ),
	.combout(\comb_3|Add0~32_combout ),
	.cout(\comb_3|Add0~33 ));
// synopsys translate_off
defparam \comb_3|Add0~32 .lut_mask = 16'h3CCF;
defparam \comb_3|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y20_N1
cycloneii_lcell_ff \y[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector15~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(y[0]));

// Location: LCFF_X29_Y26_N11
cycloneii_lcell_ff \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[7]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [7]));

// Location: LCFF_X32_Y26_N13
cycloneii_lcell_ff \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [1]));

// Location: LCCOMB_X32_Y26_N2
cycloneii_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [2]),
	.datac(\VGA|controller|xCounter [3]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFEFC;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N17
cycloneii_lcell_ff \current_state.S_IDLE (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector37~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\current_state.S_IDLE~regout ));

// Location: LCCOMB_X36_Y20_N10
cycloneii_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (!draw_counter[16] & (!draw_counter[17] & ((!\KEY~combout [0]) # (!\current_state.S_RESET~regout ))))

	.dataa(\current_state.S_RESET~regout ),
	.datab(draw_counter[16]),
	.datac(\KEY~combout [0]),
	.datad(draw_counter[17]),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~2 .lut_mask = 16'h0013;
defparam \Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneii_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = (\Selector15~2_combout  & ((draw_counter[8]) # ((draw_counter[4] & \Selector15~1_combout )))) # (!\Selector15~2_combout  & (draw_counter[4] & (\Selector15~1_combout )))

	.dataa(\Selector15~2_combout ),
	.datab(draw_counter[4]),
	.datac(\Selector15~1_combout ),
	.datad(draw_counter[8]),
	.cin(gnd),
	.combout(\Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~3 .lut_mask = 16'hEAC0;
defparam \Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneii_lcell_comb \current_state~22 (
// Equation(s):
// \current_state~22_combout  = (\current_state.S_IDLE~regout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\current_state.S_IDLE~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\current_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \current_state~22 .lut_mask = 16'hF000;
defparam \current_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneii_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [9] & (\VGA|controller|yCounter [2] & (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h0800;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneii_lcell_comb \VGA|controller|yCounter[7]~1 (
// Equation(s):
// \VGA|controller|yCounter[7]~1_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~14_combout  & ((!\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~14_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~1 .lut_mask = 16'h50D8;
defparam \VGA|controller|yCounter[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneii_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (\x[0]~0_combout  & (((!\LessThan1~6_combout )))) # (!\x[0]~0_combout  & (\current_state~21_combout  & ((\LessThan1~5_combout ))))

	.dataa(\current_state~21_combout ),
	.datab(\LessThan1~6_combout ),
	.datac(\LessThan1~5_combout ),
	.datad(\x[0]~0_combout ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'h33A0;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cycloneii_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (((\current_state~21_combout  & \LessThan1~5_combout )) # (!\Selector15~0_combout )) # (!\draw_counter~22_combout )

	.dataa(\current_state~21_combout ),
	.datab(\LessThan1~5_combout ),
	.datac(\draw_counter~22_combout ),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'h8FFF;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ((\KEY~combout [0] & (draw_counter[4] & \current_state.S_PLAYER_INIT~regout ))) # (!\LessThan1~6_combout )

	.dataa(\KEY~combout [0]),
	.datab(draw_counter[4]),
	.datac(\current_state.S_PLAYER_INIT~regout ),
	.datad(\LessThan1~6_combout ),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'h80FF;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneii_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (\current_state~23_combout  & (\Selector39~2_combout  & ((\Selector38~8_combout ) # (!\Selector38~9_combout ))))

	.dataa(\current_state~23_combout ),
	.datab(\Selector39~2_combout ),
	.datac(\Selector38~8_combout ),
	.datad(\Selector38~9_combout ),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'h8088;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneii_lcell_comb \Selector38~10 (
// Equation(s):
// \Selector38~10_combout  = (((!\current_state.S_PLAYER_DRAW~regout  & draw_counter[4])) # (!\Selector15~0_combout )) # (!\LessThan1~6_combout )

	.dataa(\current_state.S_PLAYER_DRAW~regout ),
	.datab(\LessThan1~6_combout ),
	.datac(\Selector15~0_combout ),
	.datad(draw_counter[4]),
	.cin(gnd),
	.combout(\Selector38~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~10 .lut_mask = 16'h7F3F;
defparam \Selector38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneii_lcell_comb \Selector38~11 (
// Equation(s):
// \Selector38~11_combout  = (\KEY~combout [0] & ((\current_state.S_PLAYER_DRAW~regout ) # (\current_state.S_PLAYER_INIT~regout )))

	.dataa(\current_state.S_PLAYER_DRAW~regout ),
	.datab(vcc),
	.datac(\current_state.S_PLAYER_INIT~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\Selector38~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~11 .lut_mask = 16'hFA00;
defparam \Selector38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = (\Selector37~0_combout  & ((\current_state~22_combout ) # ((\Selector38~10_combout  & \Selector38~11_combout ))))

	.dataa(\current_state~22_combout ),
	.datab(\Selector37~0_combout ),
	.datac(\Selector38~10_combout ),
	.datad(\Selector38~11_combout ),
	.cin(gnd),
	.combout(\Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~1 .lut_mask = 16'hC888;
defparam \Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N26
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (!p_x[4] & (!p_x[5] & (!\KEY~combout [1] & !p_x[6])))

	.dataa(p_x[4]),
	.datab(p_x[5]),
	.datac(\KEY~combout [1]),
	.datad(p_x[6]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h0001;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N20
cycloneii_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\always0~0_combout ) # ((!\KEY~combout [1] & !p_x[7]))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\KEY~combout [1]),
	.datad(p_x[7]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'hCCCF;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y3_N17
cycloneii_lcell_ff \comb_3|frame_counter[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [2]));

// Location: LCFF_X11_Y2_N7
cycloneii_lcell_ff \comb_3|frame_counter[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [13]));

// Location: LCFF_X11_Y2_N21
cycloneii_lcell_ff \comb_3|frame_counter[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|frame_counter~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [14]));

// Location: LCFF_X11_Y2_N11
cycloneii_lcell_ff \comb_3|frame_counter[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|Add0~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [15]));

// Location: LCCOMB_X11_Y2_N22
cycloneii_lcell_comb \comb_3|Equal0~5 (
// Equation(s):
// \comb_3|Equal0~5_combout  = (!\comb_3|frame_counter [13] & (!\comb_3|frame_counter [12] & (!\comb_3|frame_counter [14] & !\comb_3|frame_counter [15])))

	.dataa(\comb_3|frame_counter [13]),
	.datab(\comb_3|frame_counter [12]),
	.datac(\comb_3|frame_counter [14]),
	.datad(\comb_3|frame_counter [15]),
	.cin(gnd),
	.combout(\comb_3|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|Equal0~5 .lut_mask = 16'h0001;
defparam \comb_3|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N20
cycloneii_lcell_comb \comb_3|frame_counter~8 (
// Equation(s):
// \comb_3|frame_counter~8_combout  = (!\comb_3|Equal0~6_combout  & \comb_3|Add0~28_combout )

	.dataa(\comb_3|Equal0~6_combout ),
	.datab(vcc),
	.datac(\comb_3|Add0~28_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_3|frame_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|frame_counter~8 .lut_mask = 16'h5050;
defparam \comb_3|frame_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cycloneii_lcell_comb \Selector1~10 (
// Equation(s):
// \Selector1~10_combout  = (\current_state~21_combout  & (!\LessThan1~5_combout  & (!draw_counter[17] & !draw_counter[16])))

	.dataa(\current_state~21_combout ),
	.datab(\LessThan1~5_combout ),
	.datac(draw_counter[17]),
	.datad(draw_counter[16]),
	.cin(gnd),
	.combout(\Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~10 .lut_mask = 16'h0002;
defparam \Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \VGA|mypll|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_50~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .bandwidth = 0;
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "low";
defparam \VGA|mypll|altpll_component|pll .c0_high = 16;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 16;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .charge_pump_current = 80;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clk0";
defparam \VGA|mypll|altpll_component|pll .gate_lock_counter = 0;
defparam \VGA|mypll|altpll_component|pll .gate_lock_signal = "no";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c = 3;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \VGA|mypll|altpll_component|pll .m = 16;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 100000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 2484;
defparam \VGA|mypll|altpll_component|pll .pll_compensation_delay = 3582;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .valid_lock_multiplier = 1;
defparam \VGA|mypll|altpll_component|pll .vco_center = 1333;
defparam \VGA|mypll|altpll_component|pll .vco_max = 2000;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneii_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneii_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y26_N15
cycloneii_lcell_ff \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [2]));

// Location: LCCOMB_X32_Y26_N16
cycloneii_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneii_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y26_N19
cycloneii_lcell_ff \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [4]));

// Location: LCCOMB_X32_Y26_N20
cycloneii_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(\VGA|controller|xCounter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneii_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y26_N23
cycloneii_lcell_ff \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [6]));

// Location: LCCOMB_X32_Y26_N24
cycloneii_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneii_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y26_N25
cycloneii_lcell_ff \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [7]));

// Location: LCCOMB_X32_Y26_N8
cycloneii_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [8] & (!\VGA|controller|xCounter [7] & \VGA|controller|xCounter [4])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0800;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneii_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA|controller|Add0~10_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h00F0;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N23
cycloneii_lcell_ff \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|xCounter~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [5]));

// Location: LCFF_X32_Y26_N11
cycloneii_lcell_ff \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [0]));

// Location: LCCOMB_X32_Y26_N6
cycloneii_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|xCounter [6] & (!\VGA|controller|xCounter [5] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0200;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneii_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|xCounter [3] & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|xCounter [2] & \VGA|controller|Equal0~0_combout )))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|Equal0~1_combout ),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneii_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(vcc),
	.datab(\VGA|controller|Add0~16_combout ),
	.datac(vcc),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N13
cycloneii_lcell_ff \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|xCounter~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [8]));

// Location: LCCOMB_X32_Y26_N28
cycloneii_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|Add0~17  $ (\VGA|controller|xCounter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|xCounter [9]),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneii_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(vcc),
	.datab(\VGA|controller|Add0~18_combout ),
	.datac(vcc),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N1
cycloneii_lcell_ff \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|xCounter~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [9]));

// Location: LCCOMB_X32_Y26_N4
cycloneii_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [5] & \VGA|controller|xCounter [4]))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|xCounter [5] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8103;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneii_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|xCounter [8]) # (((\VGA|controller|VGA_HS1~1_combout ) # (!\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9]))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|VGA_HS1~1_combout ),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFBFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N29
cycloneii_lcell_ff \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_HS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_HS1~regout ));

// Location: LCCOMB_X28_Y26_N24
cycloneii_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = \VGA|controller|VGA_HS1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|VGA_HS1~regout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N25
cycloneii_lcell_ff \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_HS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_HS~regout ));

// Location: LCCOMB_X29_Y26_N12
cycloneii_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneii_lcell_comb \VGA|controller|yCounter[6]~2 (
// Equation(s):
// \VGA|controller|yCounter[6]~2_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~12_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [6]))))

	.dataa(\VGA|controller|Add1~12_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~2 .lut_mask = 16'h22F0;
defparam \VGA|controller|yCounter[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N9
cycloneii_lcell_ff \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[6]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [6]));

// Location: LCCOMB_X28_Y26_N26
cycloneii_lcell_comb \VGA|controller|yCounter[2]~6 (
// Equation(s):
// \VGA|controller|yCounter[2]~6_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~4_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [2]))))

	.dataa(\VGA|controller|Add1~4_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~6 .lut_mask = 16'h22F0;
defparam \VGA|controller|yCounter[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N27
cycloneii_lcell_ff \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[2]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [2]));

// Location: LCCOMB_X29_Y26_N14
cycloneii_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneii_lcell_comb \VGA|controller|yCounter[1]~8 (
// Equation(s):
// \VGA|controller|yCounter[1]~8_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~2_combout  & ((!\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [1]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~8 .lut_mask = 16'h50D8;
defparam \VGA|controller|yCounter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N3
cycloneii_lcell_ff \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[1]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [1]));

// Location: LCCOMB_X29_Y26_N18
cycloneii_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneii_lcell_comb \VGA|controller|yCounter[3]~5 (
// Equation(s):
// \VGA|controller|yCounter[3]~5_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~6_combout  & ((!\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~6_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~5 .lut_mask = 16'h50D8;
defparam \VGA|controller|yCounter[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N9
cycloneii_lcell_ff \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[3]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [3]));

// Location: LCCOMB_X29_Y26_N22
cycloneii_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneii_lcell_comb \VGA|controller|yCounter[5]~3 (
// Equation(s):
// \VGA|controller|yCounter[5]~3_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~10_combout  & ((!\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~10_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~3 .lut_mask = 16'h50D8;
defparam \VGA|controller|yCounter[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N5
cycloneii_lcell_ff \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[5]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [5]));

// Location: LCCOMB_X29_Y26_N28
cycloneii_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneii_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~16_combout  & ((!\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [8]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~16_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'h50D8;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N1
cycloneii_lcell_ff \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[8]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [8]));

// Location: LCCOMB_X30_Y26_N26
cycloneii_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [1])))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [0]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneii_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (\VGA|controller|always1~0_combout  & (\VGA|controller|always1~1_combout  & (!\VGA|controller|yCounter [5] & !\VGA|controller|yCounter [6])))

	.dataa(\VGA|controller|always1~0_combout ),
	.datab(\VGA|controller|always1~1_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0008;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneii_lcell_comb \VGA|controller|yCounter[0]~9 (
// Equation(s):
// \VGA|controller|yCounter[0]~9_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~0_combout  & ((!\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [0]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~9 .lut_mask = 16'h50D8;
defparam \VGA|controller|yCounter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N3
cycloneii_lcell_ff \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[0]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [0]));

// Location: LCCOMB_X29_Y26_N6
cycloneii_lcell_comb \VGA|controller|yCounter[4]~4 (
// Equation(s):
// \VGA|controller|yCounter[4]~4_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~8_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [4]))))

	.dataa(\VGA|controller|Add1~8_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~4 .lut_mask = 16'h22F0;
defparam \VGA|controller|yCounter[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N7
cycloneii_lcell_ff \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [4]));

// Location: LCCOMB_X30_Y26_N20
cycloneii_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [9]) # (((\VGA|controller|yCounter [4]) # (!\VGA|controller|yCounter [3])) # (!\VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFBFF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneii_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [6])))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneii_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter [0])) # (!\VGA|controller|VGA_VS1~1_combout ))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|yCounter [0]),
	.datac(\VGA|controller|VGA_VS1~0_combout ),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hF9FF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N19
cycloneii_lcell_ff \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_VS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_VS1~regout ));

// Location: LCCOMB_X30_Y26_N24
cycloneii_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = \VGA|controller|VGA_VS1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|VGA_VS1~regout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N25
cycloneii_lcell_ff \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_VS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_VS~regout ));

// Location: LCCOMB_X29_Y26_N30
cycloneii_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneii_lcell_comb \VGA|controller|yCounter[9]~7 (
// Equation(s):
// \VGA|controller|yCounter[9]~7_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~18_combout  & ((!\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [9]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~18_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~7 .lut_mask = 16'h50D8;
defparam \VGA|controller|yCounter[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N17
cycloneii_lcell_ff \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[9]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [9]));

// Location: LCCOMB_X28_Y26_N4
cycloneii_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0307;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneii_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (!\VGA|controller|VGA_VS1~1_combout  & \VGA|controller|VGA_BLANK1~0_combout )

	.dataa(\VGA|controller|VGA_VS1~1_combout ),
	.datab(vcc),
	.datac(\VGA|controller|VGA_BLANK1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h5050;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N31
cycloneii_lcell_ff \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_BLANK1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_BLANK1~regout ));

// Location: LCCOMB_X28_Y26_N18
cycloneii_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = \VGA|controller|VGA_BLANK1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|VGA_BLANK1~regout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N19
cycloneii_lcell_ff \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_BLANK~regout ));

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneii_lcell_comb \current_state~20 (
// Equation(s):
// \current_state~20_combout  = (!\KEY~combout [0]) # (!\current_state.S_RESET~regout )

	.dataa(\current_state.S_RESET~regout ),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\current_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \current_state~20 .lut_mask = 16'h5F5F;
defparam \current_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneii_lcell_comb \draw_counter[0]~23 (
// Equation(s):
// \draw_counter[0]~23_combout  = draw_counter[0] $ (VCC)
// \draw_counter[0]~24  = CARRY(draw_counter[0])

	.dataa(vcc),
	.datab(draw_counter[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\draw_counter[0]~23_combout ),
	.cout(\draw_counter[0]~24 ));
// synopsys translate_off
defparam \draw_counter[0]~23 .lut_mask = 16'h33CC;
defparam \draw_counter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneii_lcell_comb \draw_counter[13]~49 (
// Equation(s):
// \draw_counter[13]~49_combout  = (draw_counter[13] & (!\draw_counter[12]~48 )) # (!draw_counter[13] & ((\draw_counter[12]~48 ) # (GND)))
// \draw_counter[13]~50  = CARRY((!\draw_counter[12]~48 ) # (!draw_counter[13]))

	.dataa(vcc),
	.datab(draw_counter[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[12]~48 ),
	.combout(\draw_counter[13]~49_combout ),
	.cout(\draw_counter[13]~50 ));
// synopsys translate_off
defparam \draw_counter[13]~49 .lut_mask = 16'h3C3F;
defparam \draw_counter[13]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneii_lcell_comb \draw_counter[14]~51 (
// Equation(s):
// \draw_counter[14]~51_combout  = (draw_counter[14] & (\draw_counter[13]~50  $ (GND))) # (!draw_counter[14] & (!\draw_counter[13]~50  & VCC))
// \draw_counter[14]~52  = CARRY((draw_counter[14] & !\draw_counter[13]~50 ))

	.dataa(draw_counter[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[13]~50 ),
	.combout(\draw_counter[14]~51_combout ),
	.cout(\draw_counter[14]~52 ));
// synopsys translate_off
defparam \draw_counter[14]~51 .lut_mask = 16'hA50A;
defparam \draw_counter[14]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneii_lcell_comb \draw_counter[16]~55 (
// Equation(s):
// \draw_counter[16]~55_combout  = (draw_counter[16] & (\draw_counter[15]~54  $ (GND))) # (!draw_counter[16] & (!\draw_counter[15]~54  & VCC))
// \draw_counter[16]~56  = CARRY((draw_counter[16] & !\draw_counter[15]~54 ))

	.dataa(vcc),
	.datab(draw_counter[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[15]~54 ),
	.combout(\draw_counter[16]~55_combout ),
	.cout(\draw_counter[16]~56 ));
// synopsys translate_off
defparam \draw_counter[16]~55 .lut_mask = 16'hC30C;
defparam \draw_counter[16]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneii_lcell_comb \Selector38~9 (
// Equation(s):
// \Selector38~9_combout  = (\current_state.S_PLAYER_ERASE~regout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(\current_state.S_PLAYER_ERASE~regout ),
	.datac(vcc),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\Selector38~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~9 .lut_mask = 16'hCC00;
defparam \Selector38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N28
cycloneii_lcell_comb \comb_3|frame_counter~0 (
// Equation(s):
// \comb_3|frame_counter~0_combout  = (\comb_3|Add0~32_combout  & !\comb_3|Equal0~6_combout )

	.dataa(\comb_3|Add0~32_combout ),
	.datab(vcc),
	.datac(\comb_3|Equal0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_3|frame_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|frame_counter~0 .lut_mask = 16'h0A0A;
defparam \comb_3|frame_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y2_N29
cycloneii_lcell_ff \comb_3|frame_counter[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|frame_counter~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [16]));

// Location: LCCOMB_X11_Y3_N8
cycloneii_lcell_comb \comb_3|frame_counter~2 (
// Equation(s):
// \comb_3|frame_counter~2_combout  = (\comb_3|Add0~0_combout  & !\comb_3|Equal0~6_combout )

	.dataa(\comb_3|Add0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_3|Equal0~6_combout ),
	.cin(gnd),
	.combout(\comb_3|frame_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|frame_counter~2 .lut_mask = 16'h00AA;
defparam \comb_3|frame_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y3_N9
cycloneii_lcell_ff \comb_3|frame_counter[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|frame_counter~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [0]));

// Location: LCCOMB_X11_Y3_N14
cycloneii_lcell_comb \comb_3|Add0~2 (
// Equation(s):
// \comb_3|Add0~2_combout  = (\comb_3|frame_counter [1] & (\comb_3|Add0~1  & VCC)) # (!\comb_3|frame_counter [1] & (!\comb_3|Add0~1 ))
// \comb_3|Add0~3  = CARRY((!\comb_3|frame_counter [1] & !\comb_3|Add0~1 ))

	.dataa(vcc),
	.datab(\comb_3|frame_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~1 ),
	.combout(\comb_3|Add0~2_combout ),
	.cout(\comb_3|Add0~3 ));
// synopsys translate_off
defparam \comb_3|Add0~2 .lut_mask = 16'hC303;
defparam \comb_3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N2
cycloneii_lcell_comb \comb_3|frame_counter~3 (
// Equation(s):
// \comb_3|frame_counter~3_combout  = (\comb_3|Add0~2_combout  & !\comb_3|Equal0~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_3|Add0~2_combout ),
	.datad(\comb_3|Equal0~6_combout ),
	.cin(gnd),
	.combout(\comb_3|frame_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|frame_counter~3 .lut_mask = 16'h00F0;
defparam \comb_3|frame_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y3_N3
cycloneii_lcell_ff \comb_3|frame_counter[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|frame_counter~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [1]));

// Location: LCCOMB_X11_Y3_N18
cycloneii_lcell_comb \comb_3|Add0~6 (
// Equation(s):
// \comb_3|Add0~6_combout  = (\comb_3|frame_counter [3] & (\comb_3|Add0~5  & VCC)) # (!\comb_3|frame_counter [3] & (!\comb_3|Add0~5 ))
// \comb_3|Add0~7  = CARRY((!\comb_3|frame_counter [3] & !\comb_3|Add0~5 ))

	.dataa(vcc),
	.datab(\comb_3|frame_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~5 ),
	.combout(\comb_3|Add0~6_combout ),
	.cout(\comb_3|Add0~7 ));
// synopsys translate_off
defparam \comb_3|Add0~6 .lut_mask = 16'hC303;
defparam \comb_3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N4
cycloneii_lcell_comb \comb_3|frame_counter~4 (
// Equation(s):
// \comb_3|frame_counter~4_combout  = (!\comb_3|Equal0~6_combout  & \comb_3|Add0~6_combout )

	.dataa(vcc),
	.datab(\comb_3|Equal0~6_combout ),
	.datac(vcc),
	.datad(\comb_3|Add0~6_combout ),
	.cin(gnd),
	.combout(\comb_3|frame_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|frame_counter~4 .lut_mask = 16'h3300;
defparam \comb_3|frame_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y3_N5
cycloneii_lcell_ff \comb_3|frame_counter[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|frame_counter~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [3]));

// Location: LCCOMB_X11_Y3_N20
cycloneii_lcell_comb \comb_3|Add0~8 (
// Equation(s):
// \comb_3|Add0~8_combout  = (\comb_3|frame_counter [4] & ((GND) # (!\comb_3|Add0~7 ))) # (!\comb_3|frame_counter [4] & (\comb_3|Add0~7  $ (GND)))
// \comb_3|Add0~9  = CARRY((\comb_3|frame_counter [4]) # (!\comb_3|Add0~7 ))

	.dataa(\comb_3|frame_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~7 ),
	.combout(\comb_3|Add0~8_combout ),
	.cout(\comb_3|Add0~9 ));
// synopsys translate_off
defparam \comb_3|Add0~8 .lut_mask = 16'h5AAF;
defparam \comb_3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N22
cycloneii_lcell_comb \comb_3|Add0~10 (
// Equation(s):
// \comb_3|Add0~10_combout  = (\comb_3|frame_counter [5] & (\comb_3|Add0~9  & VCC)) # (!\comb_3|frame_counter [5] & (!\comb_3|Add0~9 ))
// \comb_3|Add0~11  = CARRY((!\comb_3|frame_counter [5] & !\comb_3|Add0~9 ))

	.dataa(vcc),
	.datab(\comb_3|frame_counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~9 ),
	.combout(\comb_3|Add0~10_combout ),
	.cout(\comb_3|Add0~11 ));
// synopsys translate_off
defparam \comb_3|Add0~10 .lut_mask = 16'hC303;
defparam \comb_3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y3_N23
cycloneii_lcell_ff \comb_3|frame_counter[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|Add0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [5]));

// Location: LCCOMB_X11_Y3_N24
cycloneii_lcell_comb \comb_3|Add0~12 (
// Equation(s):
// \comb_3|Add0~12_combout  = (\comb_3|frame_counter [6] & ((GND) # (!\comb_3|Add0~11 ))) # (!\comb_3|frame_counter [6] & (\comb_3|Add0~11  $ (GND)))
// \comb_3|Add0~13  = CARRY((\comb_3|frame_counter [6]) # (!\comb_3|Add0~11 ))

	.dataa(vcc),
	.datab(\comb_3|frame_counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~11 ),
	.combout(\comb_3|Add0~12_combout ),
	.cout(\comb_3|Add0~13 ));
// synopsys translate_off
defparam \comb_3|Add0~12 .lut_mask = 16'h3CCF;
defparam \comb_3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N18
cycloneii_lcell_comb \comb_3|frame_counter~5 (
// Equation(s):
// \comb_3|frame_counter~5_combout  = (\comb_3|Add0~12_combout  & !\comb_3|Equal0~6_combout )

	.dataa(vcc),
	.datab(\comb_3|Add0~12_combout ),
	.datac(\comb_3|Equal0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_3|frame_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|frame_counter~5 .lut_mask = 16'h0C0C;
defparam \comb_3|frame_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y3_N19
cycloneii_lcell_ff \comb_3|frame_counter[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|frame_counter~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [6]));

// Location: LCCOMB_X11_Y3_N26
cycloneii_lcell_comb \comb_3|Add0~14 (
// Equation(s):
// \comb_3|Add0~14_combout  = (\comb_3|frame_counter [7] & (\comb_3|Add0~13  & VCC)) # (!\comb_3|frame_counter [7] & (!\comb_3|Add0~13 ))
// \comb_3|Add0~15  = CARRY((!\comb_3|frame_counter [7] & !\comb_3|Add0~13 ))

	.dataa(vcc),
	.datab(\comb_3|frame_counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~13 ),
	.combout(\comb_3|Add0~14_combout ),
	.cout(\comb_3|Add0~15 ));
// synopsys translate_off
defparam \comb_3|Add0~14 .lut_mask = 16'hC303;
defparam \comb_3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N0
cycloneii_lcell_comb \comb_3|frame_counter~6 (
// Equation(s):
// \comb_3|frame_counter~6_combout  = (\comb_3|Add0~14_combout  & !\comb_3|Equal0~6_combout )

	.dataa(vcc),
	.datab(\comb_3|Add0~14_combout ),
	.datac(vcc),
	.datad(\comb_3|Equal0~6_combout ),
	.cin(gnd),
	.combout(\comb_3|frame_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|frame_counter~6 .lut_mask = 16'h00CC;
defparam \comb_3|frame_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y3_N1
cycloneii_lcell_ff \comb_3|frame_counter[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|frame_counter~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [7]));

// Location: LCCOMB_X11_Y3_N28
cycloneii_lcell_comb \comb_3|Add0~16 (
// Equation(s):
// \comb_3|Add0~16_combout  = (\comb_3|frame_counter [8] & ((GND) # (!\comb_3|Add0~15 ))) # (!\comb_3|frame_counter [8] & (\comb_3|Add0~15  $ (GND)))
// \comb_3|Add0~17  = CARRY((\comb_3|frame_counter [8]) # (!\comb_3|Add0~15 ))

	.dataa(vcc),
	.datab(\comb_3|frame_counter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~15 ),
	.combout(\comb_3|Add0~16_combout ),
	.cout(\comb_3|Add0~17 ));
// synopsys translate_off
defparam \comb_3|Add0~16 .lut_mask = 16'h3CCF;
defparam \comb_3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y3_N29
cycloneii_lcell_ff \comb_3|frame_counter[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|Add0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [8]));

// Location: LCCOMB_X11_Y3_N30
cycloneii_lcell_comb \comb_3|Add0~18 (
// Equation(s):
// \comb_3|Add0~18_combout  = (\comb_3|frame_counter [9] & (\comb_3|Add0~17  & VCC)) # (!\comb_3|frame_counter [9] & (!\comb_3|Add0~17 ))
// \comb_3|Add0~19  = CARRY((!\comb_3|frame_counter [9] & !\comb_3|Add0~17 ))

	.dataa(vcc),
	.datab(\comb_3|frame_counter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~17 ),
	.combout(\comb_3|Add0~18_combout ),
	.cout(\comb_3|Add0~19 ));
// synopsys translate_off
defparam \comb_3|Add0~18 .lut_mask = 16'hC303;
defparam \comb_3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y3_N31
cycloneii_lcell_ff \comb_3|frame_counter[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [9]));

// Location: LCCOMB_X11_Y2_N0
cycloneii_lcell_comb \comb_3|Add0~20 (
// Equation(s):
// \comb_3|Add0~20_combout  = (\comb_3|frame_counter [10] & ((GND) # (!\comb_3|Add0~19 ))) # (!\comb_3|frame_counter [10] & (\comb_3|Add0~19  $ (GND)))
// \comb_3|Add0~21  = CARRY((\comb_3|frame_counter [10]) # (!\comb_3|Add0~19 ))

	.dataa(vcc),
	.datab(\comb_3|frame_counter [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~19 ),
	.combout(\comb_3|Add0~20_combout ),
	.cout(\comb_3|Add0~21 ));
// synopsys translate_off
defparam \comb_3|Add0~20 .lut_mask = 16'h3CCF;
defparam \comb_3|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y2_N1
cycloneii_lcell_ff \comb_3|frame_counter[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [10]));

// Location: LCCOMB_X11_Y2_N2
cycloneii_lcell_comb \comb_3|Add0~22 (
// Equation(s):
// \comb_3|Add0~22_combout  = (\comb_3|frame_counter [11] & (\comb_3|Add0~21  & VCC)) # (!\comb_3|frame_counter [11] & (!\comb_3|Add0~21 ))
// \comb_3|Add0~23  = CARRY((!\comb_3|frame_counter [11] & !\comb_3|Add0~21 ))

	.dataa(vcc),
	.datab(\comb_3|frame_counter [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~21 ),
	.combout(\comb_3|Add0~22_combout ),
	.cout(\comb_3|Add0~23 ));
// synopsys translate_off
defparam \comb_3|Add0~22 .lut_mask = 16'hC303;
defparam \comb_3|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N26
cycloneii_lcell_comb \comb_3|frame_counter~7 (
// Equation(s):
// \comb_3|frame_counter~7_combout  = (\comb_3|Add0~22_combout  & !\comb_3|Equal0~6_combout )

	.dataa(vcc),
	.datab(\comb_3|Add0~22_combout ),
	.datac(\comb_3|Equal0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_3|frame_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|frame_counter~7 .lut_mask = 16'h0C0C;
defparam \comb_3|frame_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y2_N27
cycloneii_lcell_ff \comb_3|frame_counter[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|frame_counter~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [11]));

// Location: LCCOMB_X11_Y2_N4
cycloneii_lcell_comb \comb_3|Add0~24 (
// Equation(s):
// \comb_3|Add0~24_combout  = (\comb_3|frame_counter [12] & ((GND) # (!\comb_3|Add0~23 ))) # (!\comb_3|frame_counter [12] & (\comb_3|Add0~23  $ (GND)))
// \comb_3|Add0~25  = CARRY((\comb_3|frame_counter [12]) # (!\comb_3|Add0~23 ))

	.dataa(vcc),
	.datab(\comb_3|frame_counter [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~23 ),
	.combout(\comb_3|Add0~24_combout ),
	.cout(\comb_3|Add0~25 ));
// synopsys translate_off
defparam \comb_3|Add0~24 .lut_mask = 16'h3CCF;
defparam \comb_3|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y2_N5
cycloneii_lcell_ff \comb_3|frame_counter[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [12]));

// Location: LCCOMB_X11_Y2_N14
cycloneii_lcell_comb \comb_3|Add0~34 (
// Equation(s):
// \comb_3|Add0~34_combout  = (\comb_3|frame_counter [17] & (\comb_3|Add0~33  & VCC)) # (!\comb_3|frame_counter [17] & (!\comb_3|Add0~33 ))
// \comb_3|Add0~35  = CARRY((!\comb_3|frame_counter [17] & !\comb_3|Add0~33 ))

	.dataa(vcc),
	.datab(\comb_3|frame_counter [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~33 ),
	.combout(\comb_3|Add0~34_combout ),
	.cout(\comb_3|Add0~35 ));
// synopsys translate_off
defparam \comb_3|Add0~34 .lut_mask = 16'hC303;
defparam \comb_3|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N30
cycloneii_lcell_comb \comb_3|frame_counter~1 (
// Equation(s):
// \comb_3|frame_counter~1_combout  = (!\comb_3|Equal0~6_combout  & \comb_3|Add0~34_combout )

	.dataa(\comb_3|Equal0~6_combout ),
	.datab(vcc),
	.datac(\comb_3|Add0~34_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_3|frame_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|frame_counter~1 .lut_mask = 16'h5050;
defparam \comb_3|frame_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y2_N31
cycloneii_lcell_ff \comb_3|frame_counter[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|frame_counter~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [17]));

// Location: LCCOMB_X11_Y2_N16
cycloneii_lcell_comb \comb_3|Add0~36 (
// Equation(s):
// \comb_3|Add0~36_combout  = (\comb_3|frame_counter [18] & ((GND) # (!\comb_3|Add0~35 ))) # (!\comb_3|frame_counter [18] & (\comb_3|Add0~35  $ (GND)))
// \comb_3|Add0~37  = CARRY((\comb_3|frame_counter [18]) # (!\comb_3|Add0~35 ))

	.dataa(\comb_3|frame_counter [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_3|Add0~35 ),
	.combout(\comb_3|Add0~36_combout ),
	.cout(\comb_3|Add0~37 ));
// synopsys translate_off
defparam \comb_3|Add0~36 .lut_mask = 16'h5AAF;
defparam \comb_3|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N18
cycloneii_lcell_comb \comb_3|Add0~38 (
// Equation(s):
// \comb_3|Add0~38_combout  = \comb_3|Add0~37  $ (!\comb_3|frame_counter [19])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_3|frame_counter [19]),
	.cin(\comb_3|Add0~37 ),
	.combout(\comb_3|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|Add0~38 .lut_mask = 16'hF00F;
defparam \comb_3|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y2_N19
cycloneii_lcell_ff \comb_3|frame_counter[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [19]));

// Location: LCFF_X11_Y2_N17
cycloneii_lcell_ff \comb_3|frame_counter[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|Add0~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [18]));

// Location: LCCOMB_X11_Y2_N24
cycloneii_lcell_comb \comb_3|Equal0~0 (
// Equation(s):
// \comb_3|Equal0~0_combout  = (!\comb_3|frame_counter [17] & (!\comb_3|frame_counter [19] & (!\comb_3|frame_counter [18] & !\comb_3|frame_counter [16])))

	.dataa(\comb_3|frame_counter [17]),
	.datab(\comb_3|frame_counter [19]),
	.datac(\comb_3|frame_counter [18]),
	.datad(\comb_3|frame_counter [16]),
	.cin(gnd),
	.combout(\comb_3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|Equal0~0 .lut_mask = 16'h0001;
defparam \comb_3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N22
cycloneii_lcell_comb \comb_3|Equal0~4 (
// Equation(s):
// \comb_3|Equal0~4_combout  = (!\comb_3|frame_counter [11] & (!\comb_3|frame_counter [10] & (!\comb_3|frame_counter [9] & !\comb_3|frame_counter [8])))

	.dataa(\comb_3|frame_counter [11]),
	.datab(\comb_3|frame_counter [10]),
	.datac(\comb_3|frame_counter [9]),
	.datad(\comb_3|frame_counter [8]),
	.cin(gnd),
	.combout(\comb_3|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|Equal0~4 .lut_mask = 16'h0001;
defparam \comb_3|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N6
cycloneii_lcell_comb \comb_3|Equal0~1 (
// Equation(s):
// \comb_3|Equal0~1_combout  = (!\comb_3|frame_counter [2] & (!\comb_3|frame_counter [0] & (!\comb_3|frame_counter [3] & !\comb_3|frame_counter [1])))

	.dataa(\comb_3|frame_counter [2]),
	.datab(\comb_3|frame_counter [0]),
	.datac(\comb_3|frame_counter [3]),
	.datad(\comb_3|frame_counter [1]),
	.cin(gnd),
	.combout(\comb_3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|Equal0~1 .lut_mask = 16'h0001;
defparam \comb_3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y3_N21
cycloneii_lcell_ff \comb_3|frame_counter[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame_counter [4]));

// Location: LCCOMB_X11_Y3_N10
cycloneii_lcell_comb \comb_3|Equal0~2 (
// Equation(s):
// \comb_3|Equal0~2_combout  = (!\comb_3|frame_counter [7] & (!\comb_3|frame_counter [5] & (!\comb_3|frame_counter [4] & !\comb_3|frame_counter [6])))

	.dataa(\comb_3|frame_counter [7]),
	.datab(\comb_3|frame_counter [5]),
	.datac(\comb_3|frame_counter [4]),
	.datad(\comb_3|frame_counter [6]),
	.cin(gnd),
	.combout(\comb_3|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|Equal0~2 .lut_mask = 16'h0001;
defparam \comb_3|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N28
cycloneii_lcell_comb \comb_3|Equal0~3 (
// Equation(s):
// \comb_3|Equal0~3_combout  = (\comb_3|Equal0~1_combout  & \comb_3|Equal0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_3|Equal0~1_combout ),
	.datad(\comb_3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\comb_3|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|Equal0~3 .lut_mask = 16'hF000;
defparam \comb_3|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N24
cycloneii_lcell_comb \comb_3|Equal0~6 (
// Equation(s):
// \comb_3|Equal0~6_combout  = (\comb_3|Equal0~5_combout  & (\comb_3|Equal0~0_combout  & (\comb_3|Equal0~4_combout  & \comb_3|Equal0~3_combout )))

	.dataa(\comb_3|Equal0~5_combout ),
	.datab(\comb_3|Equal0~0_combout ),
	.datac(\comb_3|Equal0~4_combout ),
	.datad(\comb_3|Equal0~3_combout ),
	.cin(gnd),
	.combout(\comb_3|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|Equal0~6 .lut_mask = 16'h8000;
defparam \comb_3|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y3_N25
cycloneii_lcell_ff \comb_3|frame (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\comb_3|Equal0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_3|frame~regout ));

// Location: LCCOMB_X37_Y20_N20
cycloneii_lcell_comb \Selector39~5 (
// Equation(s):
// \Selector39~5_combout  = (\current_state.S_IDLE~regout  & (\comb_3|frame~regout  & \KEY~combout [0]))

	.dataa(\current_state.S_IDLE~regout ),
	.datab(vcc),
	.datac(\comb_3|frame~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\Selector39~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~5 .lut_mask = 16'hA000;
defparam \Selector39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneii_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = (\current_state~22_combout  & (!\comb_3|frame~regout  & ((\Selector15~0_combout ) # (!\current_state~20_combout )))) # (!\current_state~22_combout  & (((\Selector15~0_combout )) # (!\current_state~20_combout )))

	.dataa(\current_state~22_combout ),
	.datab(\current_state~20_combout ),
	.datac(\comb_3|frame~regout ),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~2 .lut_mask = 16'h5F13;
defparam \Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneii_lcell_comb \Selector39~4 (
// Equation(s):
// \Selector39~4_combout  = (\current_state.S_RESET~regout  & (!\KEY~combout [0] & ((draw_counter[16]) # (draw_counter[17])))) # (!\current_state.S_RESET~regout  & ((draw_counter[16]) # ((draw_counter[17]))))

	.dataa(\current_state.S_RESET~regout ),
	.datab(draw_counter[16]),
	.datac(\KEY~combout [0]),
	.datad(draw_counter[17]),
	.cin(gnd),
	.combout(\Selector39~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~4 .lut_mask = 16'h5F4C;
defparam \Selector39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneii_lcell_comb \current_state~23 (
// Equation(s):
// \current_state~23_combout  = (!\KEY~combout [0]) # (!\current_state.S_PLAYER_UPDATE~regout )

	.dataa(vcc),
	.datab(\current_state.S_PLAYER_UPDATE~regout ),
	.datac(\KEY~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\current_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \current_state~23 .lut_mask = 16'h3F3F;
defparam \current_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
cycloneii_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\current_state~23_combout  & ((\Selector39~4_combout ) # ((\current_state~21_combout  & !\Selector39~3_combout ))))

	.dataa(\current_state~21_combout ),
	.datab(\Selector39~4_combout ),
	.datac(\current_state~23_combout ),
	.datad(\Selector39~3_combout ),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'hC0E0;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N1
cycloneii_lcell_ff \current_state.S_PLAYER_INIT (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector35~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\current_state.S_PLAYER_INIT~regout ));

// Location: LCCOMB_X37_Y20_N14
cycloneii_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = (\KEY~combout [0] & ((\current_state.S_PLAYER_DRAW~regout ) # ((\current_state.S_PLAYER_ERASE~regout ) # (\current_state.S_PLAYER_INIT~regout ))))

	.dataa(\current_state.S_PLAYER_DRAW~regout ),
	.datab(\current_state.S_PLAYER_ERASE~regout ),
	.datac(\current_state.S_PLAYER_INIT~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~1 .lut_mask = 16'hFE00;
defparam \Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneii_lcell_comb \Selector39~3 (
// Equation(s):
// \Selector39~3_combout  = ((\Selector39~1_combout  & ((\Selector39~0_combout ) # (!\Selector15~0_combout )))) # (!\Selector39~2_combout )

	.dataa(\Selector39~0_combout ),
	.datab(\Selector39~2_combout ),
	.datac(\Selector39~1_combout ),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~3 .lut_mask = 16'hB3F3;
defparam \Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\current_state~23_combout  & ((\Selector39~5_combout ) # ((\Selector38~9_combout  & !\Selector39~3_combout ))))

	.dataa(\current_state~23_combout ),
	.datab(\Selector38~9_combout ),
	.datac(\Selector39~5_combout ),
	.datad(\Selector39~3_combout ),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'hA0A8;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N29
cycloneii_lcell_ff \current_state.S_PLAYER_ERASE (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector36~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\current_state.S_PLAYER_ERASE~regout ));

// Location: LCCOMB_X36_Y20_N18
cycloneii_lcell_comb \Selector38~12 (
// Equation(s):
// \Selector38~12_combout  = (!\Selector38~8_combout  & (\KEY~combout [0] & (!\current_state.S_PLAYER_UPDATE~regout  & \current_state.S_PLAYER_ERASE~regout )))

	.dataa(\Selector38~8_combout ),
	.datab(\KEY~combout [0]),
	.datac(\current_state.S_PLAYER_UPDATE~regout ),
	.datad(\current_state.S_PLAYER_ERASE~regout ),
	.cin(gnd),
	.combout(\Selector38~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~12 .lut_mask = 16'h0400;
defparam \Selector38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N19
cycloneii_lcell_ff \current_state.S_PLAYER_UPDATE (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector38~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\current_state.S_PLAYER_UPDATE~regout ));

// Location: LCCOMB_X36_Y20_N28
cycloneii_lcell_comb \draw_counter~22 (
// Equation(s):
// \draw_counter~22_combout  = ((!\current_state.S_IDLE~regout  & !\current_state.S_PLAYER_UPDATE~regout )) # (!\KEY~combout [0])

	.dataa(\current_state.S_IDLE~regout ),
	.datab(\current_state.S_PLAYER_UPDATE~regout ),
	.datac(\KEY~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\draw_counter~22_combout ),
	.cout());
// synopsys translate_off
defparam \draw_counter~22 .lut_mask = 16'h1F1F;
defparam \draw_counter~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N15
cycloneii_lcell_ff \draw_counter[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[16]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[16]));

// Location: LCCOMB_X38_Y20_N16
cycloneii_lcell_comb \draw_counter[17]~57 (
// Equation(s):
// \draw_counter[17]~57_combout  = draw_counter[17] $ (\draw_counter[16]~56 )

	.dataa(draw_counter[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[16]~56 ),
	.combout(\draw_counter[17]~57_combout ),
	.cout());
// synopsys translate_off
defparam \draw_counter[17]~57 .lut_mask = 16'h5A5A;
defparam \draw_counter[17]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y20_N17
cycloneii_lcell_ff \draw_counter[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[17]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[17]));

// Location: LCCOMB_X37_Y21_N10
cycloneii_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (!draw_counter[17] & !draw_counter[16])

	.dataa(vcc),
	.datab(vcc),
	.datac(draw_counter[17]),
	.datad(draw_counter[16]),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'h000F;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneii_lcell_comb \Selector34~8 (
// Equation(s):
// \Selector34~8_combout  = (\Selector39~3_combout ) # ((\KEY~combout [0] & ((\current_state.S_RESET~regout ) # (\current_state.S_PLAYER_UPDATE~regout ))))

	.dataa(\Selector39~3_combout ),
	.datab(\KEY~combout [0]),
	.datac(\current_state.S_RESET~regout ),
	.datad(\current_state.S_PLAYER_UPDATE~regout ),
	.cin(gnd),
	.combout(\Selector34~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~8 .lut_mask = 16'hEEEA;
defparam \Selector34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N7
cycloneii_lcell_ff \current_state.S_RESET (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector34~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\current_state.S_RESET~regout ));

// Location: LCCOMB_X38_Y20_N22
cycloneii_lcell_comb \draw_counter[15]~59 (
// Equation(s):
// \draw_counter[15]~59_combout  = ((\Selector39~0_combout  & (\current_state.S_RESET~regout  & \KEY~combout [0]))) # (!\Selector15~0_combout )

	.dataa(\Selector39~0_combout ),
	.datab(\Selector15~0_combout ),
	.datac(\current_state.S_RESET~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\draw_counter[15]~59_combout ),
	.cout());
// synopsys translate_off
defparam \draw_counter[15]~59 .lut_mask = 16'hB333;
defparam \draw_counter[15]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N15
cycloneii_lcell_ff \draw_counter[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[0]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[0]));

// Location: LCCOMB_X38_Y21_N16
cycloneii_lcell_comb \draw_counter[1]~25 (
// Equation(s):
// \draw_counter[1]~25_combout  = (draw_counter[1] & (!\draw_counter[0]~24 )) # (!draw_counter[1] & ((\draw_counter[0]~24 ) # (GND)))
// \draw_counter[1]~26  = CARRY((!\draw_counter[0]~24 ) # (!draw_counter[1]))

	.dataa(draw_counter[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[0]~24 ),
	.combout(\draw_counter[1]~25_combout ),
	.cout(\draw_counter[1]~26 ));
// synopsys translate_off
defparam \draw_counter[1]~25 .lut_mask = 16'h5A5F;
defparam \draw_counter[1]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneii_lcell_comb \draw_counter[2]~27 (
// Equation(s):
// \draw_counter[2]~27_combout  = (draw_counter[2] & (\draw_counter[1]~26  $ (GND))) # (!draw_counter[2] & (!\draw_counter[1]~26  & VCC))
// \draw_counter[2]~28  = CARRY((draw_counter[2] & !\draw_counter[1]~26 ))

	.dataa(vcc),
	.datab(draw_counter[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[1]~26 ),
	.combout(\draw_counter[2]~27_combout ),
	.cout(\draw_counter[2]~28 ));
// synopsys translate_off
defparam \draw_counter[2]~27 .lut_mask = 16'hC30C;
defparam \draw_counter[2]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y21_N19
cycloneii_lcell_ff \draw_counter[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[2]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[2]));

// Location: LCCOMB_X38_Y21_N20
cycloneii_lcell_comb \draw_counter[3]~29 (
// Equation(s):
// \draw_counter[3]~29_combout  = (draw_counter[3] & (!\draw_counter[2]~28 )) # (!draw_counter[3] & ((\draw_counter[2]~28 ) # (GND)))
// \draw_counter[3]~30  = CARRY((!\draw_counter[2]~28 ) # (!draw_counter[3]))

	.dataa(draw_counter[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[2]~28 ),
	.combout(\draw_counter[3]~29_combout ),
	.cout(\draw_counter[3]~30 ));
// synopsys translate_off
defparam \draw_counter[3]~29 .lut_mask = 16'h5A5F;
defparam \draw_counter[3]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneii_lcell_comb \draw_counter[4]~31 (
// Equation(s):
// \draw_counter[4]~31_combout  = (draw_counter[4] & (\draw_counter[3]~30  $ (GND))) # (!draw_counter[4] & (!\draw_counter[3]~30  & VCC))
// \draw_counter[4]~32  = CARRY((draw_counter[4] & !\draw_counter[3]~30 ))

	.dataa(vcc),
	.datab(draw_counter[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[3]~30 ),
	.combout(\draw_counter[4]~31_combout ),
	.cout(\draw_counter[4]~32 ));
// synopsys translate_off
defparam \draw_counter[4]~31 .lut_mask = 16'hC30C;
defparam \draw_counter[4]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y21_N23
cycloneii_lcell_ff \draw_counter[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[4]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[4]));

// Location: LCCOMB_X38_Y21_N24
cycloneii_lcell_comb \draw_counter[5]~33 (
// Equation(s):
// \draw_counter[5]~33_combout  = (draw_counter[5] & (!\draw_counter[4]~32 )) # (!draw_counter[5] & ((\draw_counter[4]~32 ) # (GND)))
// \draw_counter[5]~34  = CARRY((!\draw_counter[4]~32 ) # (!draw_counter[5]))

	.dataa(draw_counter[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[4]~32 ),
	.combout(\draw_counter[5]~33_combout ),
	.cout(\draw_counter[5]~34 ));
// synopsys translate_off
defparam \draw_counter[5]~33 .lut_mask = 16'h5A5F;
defparam \draw_counter[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneii_lcell_comb \draw_counter[6]~35 (
// Equation(s):
// \draw_counter[6]~35_combout  = (draw_counter[6] & (\draw_counter[5]~34  $ (GND))) # (!draw_counter[6] & (!\draw_counter[5]~34  & VCC))
// \draw_counter[6]~36  = CARRY((draw_counter[6] & !\draw_counter[5]~34 ))

	.dataa(vcc),
	.datab(draw_counter[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[5]~34 ),
	.combout(\draw_counter[6]~35_combout ),
	.cout(\draw_counter[6]~36 ));
// synopsys translate_off
defparam \draw_counter[6]~35 .lut_mask = 16'hC30C;
defparam \draw_counter[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y21_N27
cycloneii_lcell_ff \draw_counter[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[6]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[6]));

// Location: LCCOMB_X38_Y21_N28
cycloneii_lcell_comb \draw_counter[7]~37 (
// Equation(s):
// \draw_counter[7]~37_combout  = (draw_counter[7] & (!\draw_counter[6]~36 )) # (!draw_counter[7] & ((\draw_counter[6]~36 ) # (GND)))
// \draw_counter[7]~38  = CARRY((!\draw_counter[6]~36 ) # (!draw_counter[7]))

	.dataa(vcc),
	.datab(draw_counter[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[6]~36 ),
	.combout(\draw_counter[7]~37_combout ),
	.cout(\draw_counter[7]~38 ));
// synopsys translate_off
defparam \draw_counter[7]~37 .lut_mask = 16'h3C3F;
defparam \draw_counter[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y21_N29
cycloneii_lcell_ff \draw_counter[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[7]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[7]));

// Location: LCCOMB_X38_Y21_N30
cycloneii_lcell_comb \draw_counter[8]~39 (
// Equation(s):
// \draw_counter[8]~39_combout  = (draw_counter[8] & (\draw_counter[7]~38  $ (GND))) # (!draw_counter[8] & (!\draw_counter[7]~38  & VCC))
// \draw_counter[8]~40  = CARRY((draw_counter[8] & !\draw_counter[7]~38 ))

	.dataa(vcc),
	.datab(draw_counter[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[7]~38 ),
	.combout(\draw_counter[8]~39_combout ),
	.cout(\draw_counter[8]~40 ));
// synopsys translate_off
defparam \draw_counter[8]~39 .lut_mask = 16'hC30C;
defparam \draw_counter[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y21_N31
cycloneii_lcell_ff \draw_counter[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[8]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[8]));

// Location: LCCOMB_X38_Y20_N0
cycloneii_lcell_comb \draw_counter[9]~41 (
// Equation(s):
// \draw_counter[9]~41_combout  = (draw_counter[9] & (!\draw_counter[8]~40 )) # (!draw_counter[9] & ((\draw_counter[8]~40 ) # (GND)))
// \draw_counter[9]~42  = CARRY((!\draw_counter[8]~40 ) # (!draw_counter[9]))

	.dataa(vcc),
	.datab(draw_counter[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[8]~40 ),
	.combout(\draw_counter[9]~41_combout ),
	.cout(\draw_counter[9]~42 ));
// synopsys translate_off
defparam \draw_counter[9]~41 .lut_mask = 16'h3C3F;
defparam \draw_counter[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y20_N1
cycloneii_lcell_ff \draw_counter[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[9]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[9]));

// Location: LCCOMB_X38_Y20_N2
cycloneii_lcell_comb \draw_counter[10]~43 (
// Equation(s):
// \draw_counter[10]~43_combout  = (draw_counter[10] & (\draw_counter[9]~42  $ (GND))) # (!draw_counter[10] & (!\draw_counter[9]~42  & VCC))
// \draw_counter[10]~44  = CARRY((draw_counter[10] & !\draw_counter[9]~42 ))

	.dataa(vcc),
	.datab(draw_counter[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[9]~42 ),
	.combout(\draw_counter[10]~43_combout ),
	.cout(\draw_counter[10]~44 ));
// synopsys translate_off
defparam \draw_counter[10]~43 .lut_mask = 16'hC30C;
defparam \draw_counter[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y20_N3
cycloneii_lcell_ff \draw_counter[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[10]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[10]));

// Location: LCCOMB_X38_Y20_N4
cycloneii_lcell_comb \draw_counter[11]~45 (
// Equation(s):
// \draw_counter[11]~45_combout  = (draw_counter[11] & (!\draw_counter[10]~44 )) # (!draw_counter[11] & ((\draw_counter[10]~44 ) # (GND)))
// \draw_counter[11]~46  = CARRY((!\draw_counter[10]~44 ) # (!draw_counter[11]))

	.dataa(vcc),
	.datab(draw_counter[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[10]~44 ),
	.combout(\draw_counter[11]~45_combout ),
	.cout(\draw_counter[11]~46 ));
// synopsys translate_off
defparam \draw_counter[11]~45 .lut_mask = 16'h3C3F;
defparam \draw_counter[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y20_N5
cycloneii_lcell_ff \draw_counter[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[11]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[11]));

// Location: LCCOMB_X38_Y20_N6
cycloneii_lcell_comb \draw_counter[12]~47 (
// Equation(s):
// \draw_counter[12]~47_combout  = (draw_counter[12] & (\draw_counter[11]~46  $ (GND))) # (!draw_counter[12] & (!\draw_counter[11]~46  & VCC))
// \draw_counter[12]~48  = CARRY((draw_counter[12] & !\draw_counter[11]~46 ))

	.dataa(draw_counter[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\draw_counter[11]~46 ),
	.combout(\draw_counter[12]~47_combout ),
	.cout(\draw_counter[12]~48 ));
// synopsys translate_off
defparam \draw_counter[12]~47 .lut_mask = 16'hA50A;
defparam \draw_counter[12]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y20_N9
cycloneii_lcell_ff \draw_counter[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[13]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[13]));

// Location: LCFF_X38_Y20_N11
cycloneii_lcell_ff \draw_counter[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[14]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[14]));

// Location: LCCOMB_X38_Y20_N30
cycloneii_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (!draw_counter[15] & (!draw_counter[13] & !draw_counter[14]))

	.dataa(draw_counter[15]),
	.datab(vcc),
	.datac(draw_counter[13]),
	.datad(draw_counter[14]),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'h0005;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneii_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (!draw_counter[12] & (!draw_counter[9] & (!draw_counter[11] & !draw_counter[10])))

	.dataa(draw_counter[12]),
	.datab(draw_counter[9]),
	.datac(draw_counter[11]),
	.datad(draw_counter[10]),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h0001;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N25
cycloneii_lcell_ff \draw_counter[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[5]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[5]));

// Location: LCCOMB_X38_Y21_N4
cycloneii_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (!draw_counter[7] & (!draw_counter[8] & (!draw_counter[5] & !draw_counter[6])))

	.dataa(draw_counter[7]),
	.datab(draw_counter[8]),
	.datac(draw_counter[5]),
	.datad(draw_counter[6]),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'h0001;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneii_lcell_comb \Selector38~8 (
// Equation(s):
// \Selector38~8_combout  = (\Selector15~0_combout  & (\LessThan1~4_combout  & (\LessThan1~3_combout  & \LessThan1~2_combout )))

	.dataa(\Selector15~0_combout ),
	.datab(\LessThan1~4_combout ),
	.datac(\LessThan1~3_combout ),
	.datad(\LessThan1~2_combout ),
	.cin(gnd),
	.combout(\Selector38~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~8 .lut_mask = 16'h8000;
defparam \Selector38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \y[5]~1 (
// Equation(s):
// \y[5]~1_combout  = (\current_state~20_combout  & (draw_counter[13])) # (!\current_state~20_combout  & ((\Selector38~8_combout )))

	.dataa(draw_counter[13]),
	.datab(\current_state~20_combout ),
	.datac(vcc),
	.datad(\Selector38~8_combout ),
	.cin(gnd),
	.combout(\y[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \y[5]~1 .lut_mask = 16'hBB88;
defparam \y[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneii_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (((draw_counter[4]) # (!\LessThan1~2_combout )) # (!\LessThan1~4_combout )) # (!\LessThan1~3_combout )

	.dataa(\LessThan1~3_combout ),
	.datab(\LessThan1~4_combout ),
	.datac(draw_counter[4]),
	.datad(\LessThan1~2_combout ),
	.cin(gnd),
	.combout(\LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'hF7FF;
defparam \LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneii_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = (!\LessThan1~5_combout  & (!draw_counter[17] & !draw_counter[16]))

	.dataa(vcc),
	.datab(\LessThan1~5_combout ),
	.datac(draw_counter[17]),
	.datad(draw_counter[16]),
	.cin(gnd),
	.combout(\LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'h0003;
defparam \LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneii_lcell_comb \y[6]~9 (
// Equation(s):
// \y[6]~9_combout  = ((!\Selector15~0_combout  & ((!\KEY~combout [0]) # (!\current_state.S_RESET~regout )))) # (!\draw_counter~22_combout )

	.dataa(\current_state.S_RESET~regout ),
	.datab(\draw_counter~22_combout ),
	.datac(\KEY~combout [0]),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\y[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \y[6]~9 .lut_mask = 16'h337F;
defparam \y[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \current_state~21 (
// Equation(s):
// \current_state~21_combout  = (\current_state.S_PLAYER_INIT~regout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\current_state.S_PLAYER_INIT~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\current_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \current_state~21 .lut_mask = 16'hF000;
defparam \current_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N19
cycloneii_lcell_ff \y[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\y[5]~1_combout ),
	.sdata(\LessThan1~7_combout ),
	.aclr(gnd),
	.sclr(\y[6]~9_combout ),
	.sload(\current_state~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(y[5]));

// Location: LCFF_X38_Y20_N7
cycloneii_lcell_ff \draw_counter[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[12]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[12]));

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \Selector11~4 (
// Equation(s):
// \Selector11~4_combout  = (!draw_counter[17] & (draw_counter[12] & (\current_state~20_combout  & !draw_counter[16])))

	.dataa(draw_counter[17]),
	.datab(draw_counter[12]),
	.datac(\current_state~20_combout ),
	.datad(draw_counter[16]),
	.cin(gnd),
	.combout(\Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~4 .lut_mask = 16'h0040;
defparam \Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N27
cycloneii_lcell_ff \y[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector11~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(y[4]));

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \y[1]~3 (
// Equation(s):
// \y[1]~3_combout  = (\current_state~20_combout  & (draw_counter[9])) # (!\current_state~20_combout  & ((\Selector38~8_combout )))

	.dataa(draw_counter[9]),
	.datab(\current_state~20_combout ),
	.datac(vcc),
	.datad(\Selector38~8_combout ),
	.cin(gnd),
	.combout(\y[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \y[1]~3 .lut_mask = 16'hBB88;
defparam \y[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N25
cycloneii_lcell_ff \y[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\y[1]~3_combout ),
	.sdata(\LessThan1~7_combout ),
	.aclr(gnd),
	.sclr(\y[6]~9_combout ),
	.sload(\current_state~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(y[1]));

// Location: LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \y[2]~4 (
// Equation(s):
// \y[2]~4_combout  = (\current_state~20_combout  & (draw_counter[10])) # (!\current_state~20_combout  & ((\Selector38~8_combout )))

	.dataa(draw_counter[10]),
	.datab(\current_state~20_combout ),
	.datac(vcc),
	.datad(\Selector38~8_combout ),
	.cin(gnd),
	.combout(\y[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \y[2]~4 .lut_mask = 16'hBB88;
defparam \y[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N31
cycloneii_lcell_ff \y[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\y[2]~4_combout ),
	.sdata(\LessThan1~7_combout ),
	.aclr(gnd),
	.sclr(\y[6]~9_combout ),
	.sload(\current_state~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(y[2]));

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((y[6] $ (y[4] $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((y[6] & ((y[4]) # (!\VGA|user_input_translator|Add0~7 ))) # (!y[6] & (y[4] & !\VGA|user_input_translator|Add0~7 )))

	.dataa(y[6]),
	.datab(y[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (y[5] & (!\VGA|user_input_translator|Add0~9 )) # (!y[5] & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!y[5]))

	.dataa(vcc),
	.datab(y[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (y[6] & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!y[6] & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((y[6] & !\VGA|user_input_translator|Add0~11 ))

	.dataa(y[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneii_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = (\LessThan1~4_combout  & (\LessThan1~3_combout  & \LessThan1~2_combout ))

	.dataa(vcc),
	.datab(\LessThan1~4_combout ),
	.datac(\LessThan1~3_combout ),
	.datad(\LessThan1~2_combout ),
	.cin(gnd),
	.combout(\LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~6 .lut_mask = 16'hC000;
defparam \LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneii_lcell_comb \Selector3~11 (
// Equation(s):
// \Selector3~11_combout  = ((!\current_state.S_PLAYER_INIT~regout  & ((\LessThan1~6_combout ) # (!\current_state.S_RESET~regout )))) # (!\KEY~combout [0])

	.dataa(\current_state.S_PLAYER_INIT~regout ),
	.datab(\LessThan1~6_combout ),
	.datac(\current_state.S_RESET~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~11 .lut_mask = 16'h45FF;
defparam \Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (!\current_state~22_combout  & (\Selector3~11_combout  & (\Selector15~0_combout  & \current_state~23_combout )))

	.dataa(\current_state~22_combout ),
	.datab(\Selector3~11_combout ),
	.datac(\Selector15~0_combout ),
	.datad(\current_state~23_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h4000;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
cycloneii_lcell_comb \p_x[0]~16 (
// Equation(s):
// \p_x[0]~16_combout  = (\always0~2_combout  & (\Add4~0_combout  $ (VCC))) # (!\always0~2_combout  & (\Add4~0_combout  & VCC))
// \p_x[0]~17  = CARRY((\always0~2_combout  & \Add4~0_combout ))

	.dataa(\always0~2_combout ),
	.datab(\Add4~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\p_x[0]~16_combout ),
	.cout(\p_x[0]~17 ));
// synopsys translate_off
defparam \p_x[0]~16 .lut_mask = 16'h6688;
defparam \p_x[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneii_lcell_comb \Selector39~6 (
// Equation(s):
// \Selector39~6_combout  = (\KEY~combout [0] & ((\current_state.S_PLAYER_UPDATE~regout ) # ((!\Selector39~3_combout  & \current_state.S_PLAYER_DRAW~regout ))))

	.dataa(\Selector39~3_combout ),
	.datab(\KEY~combout [0]),
	.datac(\current_state.S_PLAYER_DRAW~regout ),
	.datad(\current_state.S_PLAYER_UPDATE~regout ),
	.cin(gnd),
	.combout(\Selector39~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~6 .lut_mask = 16'hCC40;
defparam \Selector39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N15
cycloneii_lcell_ff \current_state.S_PLAYER_DRAW (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector39~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\current_state.S_PLAYER_DRAW~regout ));

// Location: LCCOMB_X36_Y20_N30
cycloneii_lcell_comb \x[0]~0 (
// Equation(s):
// \x[0]~0_combout  = (\KEY~combout [0] & ((\current_state.S_PLAYER_DRAW~regout ) # (\current_state.S_PLAYER_ERASE~regout )))

	.dataa(vcc),
	.datab(\current_state.S_PLAYER_DRAW~regout ),
	.datac(\KEY~combout [0]),
	.datad(\current_state.S_PLAYER_ERASE~regout ),
	.cin(gnd),
	.combout(\x[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \x[0]~0 .lut_mask = 16'hF0C0;
defparam \x[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneii_lcell_comb \p_x[7]~33 (
// Equation(s):
// \p_x[7]~33_combout  = (\current_state.S_IDLE~regout ) # ((\x[0]~0_combout ) # ((!\current_state.S_RESET~regout ) # (!\KEY~combout [0])))

	.dataa(\current_state.S_IDLE~regout ),
	.datab(\x[0]~0_combout ),
	.datac(\KEY~combout [0]),
	.datad(\current_state.S_RESET~regout ),
	.cin(gnd),
	.combout(\p_x[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \p_x[7]~33 .lut_mask = 16'hEFFF;
defparam \p_x[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
cycloneii_lcell_comb \p_x[7]~32 (
// Equation(s):
// \p_x[7]~32_combout  = (!\p_x[7]~33_combout  & (((\Selector15~0_combout  & !\LessThan1~5_combout )) # (!\current_state~21_combout )))

	.dataa(\current_state~21_combout ),
	.datab(\Selector15~0_combout ),
	.datac(\LessThan1~5_combout ),
	.datad(\p_x[7]~33_combout ),
	.cin(gnd),
	.combout(\p_x[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \p_x[7]~32 .lut_mask = 16'h005D;
defparam \p_x[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N5
cycloneii_lcell_ff \p_x[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\p_x[0]~16_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\current_state~23_combout ),
	.ena(\p_x[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_x[0]));

// Location: LCCOMB_X41_Y20_N0
cycloneii_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (\always0~1_combout  & (p_x[0] $ (VCC))) # (!\always0~1_combout  & (p_x[0] & VCC))
// \Add4~1  = CARRY((\always0~1_combout  & p_x[0]))

	.dataa(\always0~1_combout ),
	.datab(p_x[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h6688;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneii_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (p_x[1] & (!\Add4~1 )) # (!p_x[1] & ((\Add4~1 ) # (GND)))
// \Add4~3  = CARRY((!\Add4~1 ) # (!p_x[1]))

	.dataa(vcc),
	.datab(p_x[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h3C3F;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N30
cycloneii_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (\Add4~4_combout ) # ((\Add4~14_combout ) # ((\Add4~0_combout ) # (\Add4~2_combout )))

	.dataa(\Add4~4_combout ),
	.datab(\Add4~14_combout ),
	.datac(\Add4~0_combout ),
	.datad(\Add4~2_combout ),
	.cin(gnd),
	.combout(\LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~0 .lut_mask = 16'hFFFE;
defparam \LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneii_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (p_x[5] & (!\Add4~9 )) # (!p_x[5] & ((\Add4~9 ) # (GND)))
// \Add4~11  = CARRY((!\Add4~9 ) # (!p_x[5]))

	.dataa(p_x[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h5A5F;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cycloneii_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = (p_x[4] & (\Add4~7  $ (GND))) # (!p_x[4] & (!\Add4~7  & VCC))
// \Add4~9  = CARRY((p_x[4] & !\Add4~7 ))

	.dataa(p_x[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'hA50A;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneii_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (p_x[3] & (!\Add4~5 )) # (!p_x[3] & ((\Add4~5 ) # (GND)))
// \Add4~7  = CARRY((!\Add4~5 ) # (!p_x[3]))

	.dataa(p_x[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h5A5F;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
cycloneii_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = (\Add4~12_combout ) # ((\Add4~10_combout ) # ((\Add4~8_combout ) # (\Add4~6_combout )))

	.dataa(\Add4~12_combout ),
	.datab(\Add4~10_combout ),
	.datac(\Add4~8_combout ),
	.datad(\Add4~6_combout ),
	.cin(gnd),
	.combout(\LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'hFFFE;
defparam \LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N2
cycloneii_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (!\KEY~combout [2] & ((\LessThan4~0_combout ) # (\LessThan4~1_combout )))

	.dataa(vcc),
	.datab(\LessThan4~0_combout ),
	.datac(\LessThan4~1_combout ),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h00FC;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneii_lcell_comb \p_x[1]~18 (
// Equation(s):
// \p_x[1]~18_combout  = (\Add4~2_combout  & ((\always0~2_combout  & (\p_x[0]~17  & VCC)) # (!\always0~2_combout  & (!\p_x[0]~17 )))) # (!\Add4~2_combout  & ((\always0~2_combout  & (!\p_x[0]~17 )) # (!\always0~2_combout  & ((\p_x[0]~17 ) # (GND)))))
// \p_x[1]~19  = CARRY((\Add4~2_combout  & (!\always0~2_combout  & !\p_x[0]~17 )) # (!\Add4~2_combout  & ((!\p_x[0]~17 ) # (!\always0~2_combout ))))

	.dataa(\Add4~2_combout ),
	.datab(\always0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\p_x[0]~17 ),
	.combout(\p_x[1]~18_combout ),
	.cout(\p_x[1]~19 ));
// synopsys translate_off
defparam \p_x[1]~18 .lut_mask = 16'h9617;
defparam \p_x[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y20_N7
cycloneii_lcell_ff \p_x[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\p_x[1]~18_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\current_state~23_combout ),
	.ena(\p_x[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_x[1]));

// Location: LCCOMB_X41_Y20_N12
cycloneii_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = (p_x[6] & (\Add4~11  $ (GND))) # (!p_x[6] & (!\Add4~11  & VCC))
// \Add4~13  = CARRY((p_x[6] & !\Add4~11 ))

	.dataa(vcc),
	.datab(p_x[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'hC30C;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
cycloneii_lcell_comb \p_x[6]~28 (
// Equation(s):
// \p_x[6]~28_combout  = ((\always0~2_combout  $ (\Add4~12_combout  $ (!\p_x[5]~27 )))) # (GND)
// \p_x[6]~29  = CARRY((\always0~2_combout  & ((\Add4~12_combout ) # (!\p_x[5]~27 ))) # (!\always0~2_combout  & (\Add4~12_combout  & !\p_x[5]~27 )))

	.dataa(\always0~2_combout ),
	.datab(\Add4~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\p_x[5]~27 ),
	.combout(\p_x[6]~28_combout ),
	.cout(\p_x[6]~29 ));
// synopsys translate_off
defparam \p_x[6]~28 .lut_mask = 16'h698E;
defparam \p_x[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y20_N17
cycloneii_lcell_ff \p_x[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\p_x[6]~28_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\current_state~23_combout ),
	.ena(\p_x[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_x[6]));

// Location: LCCOMB_X41_Y20_N14
cycloneii_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = \Add4~13  $ (p_x[7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(p_x[7]),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h0FF0;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneii_lcell_comb \p_x[7]~30 (
// Equation(s):
// \p_x[7]~30_combout  = \Add4~14_combout  $ (\p_x[6]~29  $ (\always0~2_combout ))

	.dataa(vcc),
	.datab(\Add4~14_combout ),
	.datac(vcc),
	.datad(\always0~2_combout ),
	.cin(\p_x[6]~29 ),
	.combout(\p_x[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \p_x[7]~30 .lut_mask = 16'hC33C;
defparam \p_x[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y20_N19
cycloneii_lcell_ff \p_x[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\p_x[7]~30_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\current_state~23_combout ),
	.ena(\p_x[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(p_x[7]));

// Location: LCFF_X38_Y21_N21
cycloneii_lcell_ff \draw_counter[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[3]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[3]));

// Location: LCCOMB_X41_Y20_N16
cycloneii_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (draw_counter[0] & (p_x[0] $ (VCC))) # (!draw_counter[0] & (p_x[0] & VCC))
// \Add2~1  = CARRY((draw_counter[0] & p_x[0]))

	.dataa(draw_counter[0]),
	.datab(p_x[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneii_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (draw_counter[1] & ((p_x[1] & (\Add2~1  & VCC)) # (!p_x[1] & (!\Add2~1 )))) # (!draw_counter[1] & ((p_x[1] & (!\Add2~1 )) # (!p_x[1] & ((\Add2~1 ) # (GND)))))
// \Add2~3  = CARRY((draw_counter[1] & (!p_x[1] & !\Add2~1 )) # (!draw_counter[1] & ((!\Add2~1 ) # (!p_x[1]))))

	.dataa(draw_counter[1]),
	.datab(p_x[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h9617;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cycloneii_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = ((p_x[2] $ (draw_counter[2] $ (!\Add2~3 )))) # (GND)
// \Add2~5  = CARRY((p_x[2] & ((draw_counter[2]) # (!\Add2~3 ))) # (!p_x[2] & (draw_counter[2] & !\Add2~3 )))

	.dataa(p_x[2]),
	.datab(draw_counter[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h698E;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneii_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (p_x[3] & ((draw_counter[3] & (\Add2~5  & VCC)) # (!draw_counter[3] & (!\Add2~5 )))) # (!p_x[3] & ((draw_counter[3] & (!\Add2~5 )) # (!draw_counter[3] & ((\Add2~5 ) # (GND)))))
// \Add2~7  = CARRY((p_x[3] & (!draw_counter[3] & !\Add2~5 )) # (!p_x[3] & ((!\Add2~5 ) # (!draw_counter[3]))))

	.dataa(p_x[3]),
	.datab(draw_counter[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h9617;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneii_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (p_x[4] & (\Add2~7  $ (GND))) # (!p_x[4] & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((p_x[4] & !\Add2~7 ))

	.dataa(p_x[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hA50A;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneii_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (p_x[5] & (!\Add2~9 )) # (!p_x[5] & ((\Add2~9 ) # (GND)))
// \Add2~11  = CARRY((!\Add2~9 ) # (!p_x[5]))

	.dataa(p_x[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h5A5F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cycloneii_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (p_x[6] & (\Add2~11  $ (GND))) # (!p_x[6] & (!\Add2~11  & VCC))
// \Add2~13  = CARRY((p_x[6] & !\Add2~11 ))

	.dataa(vcc),
	.datab(p_x[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hC30C;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
cycloneii_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = \Add2~13  $ (p_x[7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(p_x[7]),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h0FF0;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector0~0_combout  & ((\current_state~20_combout  & ((draw_counter[7]))) # (!\current_state~20_combout  & (\Add2~14_combout ))))

	.dataa(\current_state~20_combout ),
	.datab(\Selector0~0_combout ),
	.datac(\Add2~14_combout ),
	.datad(draw_counter[7]),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hC840;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N9
cycloneii_lcell_ff \x[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(x[7]));

// Location: LCCOMB_X37_Y21_N18
cycloneii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\Selector0~0_combout  & ((\current_state~20_combout  & ((draw_counter[5]))) # (!\current_state~20_combout  & (\Add2~10_combout ))))

	.dataa(\current_state~20_combout ),
	.datab(\Selector0~0_combout ),
	.datac(\Add2~10_combout ),
	.datad(draw_counter[5]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hC840;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N19
cycloneii_lcell_ff \x[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(x[5]));

// Location: LCCOMB_X35_Y21_N2
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (y[0] & (x[5] $ (VCC))) # (!y[0] & (x[5] & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((y[0] & x[5]))

	.dataa(y[0]),
	.datab(x[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (x[6] & ((y[1] & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!y[1] & (!\VGA|user_input_translator|mem_address[5]~1 )))) # (!x[6] & ((y[1] & (!\VGA|user_input_translator|mem_address[5]~1 
// )) # (!y[1] & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((x[6] & (!y[1] & !\VGA|user_input_translator|mem_address[5]~1 )) # (!x[6] & ((!\VGA|user_input_translator|mem_address[5]~1 ) # (!y[1]))))

	.dataa(x[6]),
	.datab(y[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = ((\VGA|user_input_translator|Add0~0_combout  $ (x[7] $ (!\VGA|user_input_translator|mem_address[6]~3 )))) # (GND)
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & ((x[7]) # (!\VGA|user_input_translator|mem_address[6]~3 ))) # (!\VGA|user_input_translator|Add0~0_combout  & (x[7] & 
// !\VGA|user_input_translator|mem_address[6]~3 )))

	.dataa(\VGA|user_input_translator|Add0~0_combout ),
	.datab(x[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(\VGA|user_input_translator|Add0~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(\VGA|user_input_translator|Add0~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneii_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|Add0~14_combout  $ (\VGA|user_input_translator|mem_address[13]~17 )

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h3C3C;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3] = (\VGA|valid_160x120~0_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & 
// !\VGA|user_input_translator|mem_address[12]~14_combout )))

	.dataa(\VGA|valid_160x120~0_combout ),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3] .lut_mask = 16'h0020;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [4] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [4] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(\VGA|controller|controller_translator|Add0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|mem_address[13]~17  $ (\VGA|controller|controller_translator|Add0~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[12]~14_combout  & (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// \VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .lut_mask = 16'h0300;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[12]~14_combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datab(vcc),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 .lut_mask = 16'h0050;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N17
cycloneii_lcell_ff \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [3]));

// Location: LCCOMB_X36_Y20_N20
cycloneii_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = (\Selector1~10_combout ) # ((\KEY~combout [0] & (\Selector38~8_combout  & \current_state.S_PLAYER_DRAW~regout )))

	.dataa(\Selector1~10_combout ),
	.datab(\KEY~combout [0]),
	.datac(\Selector38~8_combout ),
	.datad(\current_state.S_PLAYER_DRAW~regout ),
	.cin(gnd),
	.combout(\Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = 16'hEAAA;
defparam \Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N21
cycloneii_lcell_ff \colour[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector48~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(colour[0]));

// Location: LCCOMB_X37_Y21_N12
cycloneii_lcell_comb \Selector7~4 (
// Equation(s):
// \Selector7~4_combout  = (\Selector7~2_combout ) # (((draw_counter[17]) # (draw_counter[16])) # (!\draw_counter~22_combout ))

	.dataa(\Selector7~2_combout ),
	.datab(\draw_counter~22_combout ),
	.datac(draw_counter[17]),
	.datad(draw_counter[16]),
	.cin(gnd),
	.combout(\Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~4 .lut_mask = 16'hFFFB;
defparam \Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneii_lcell_comb \Selector7~3 (
// Equation(s):
// \Selector7~3_combout  = (!\Selector7~4_combout  & ((\x[0]~0_combout  & (\Add2~0_combout )) # (!\x[0]~0_combout  & ((draw_counter[0])))))

	.dataa(\x[0]~0_combout ),
	.datab(\Add2~0_combout ),
	.datac(draw_counter[0]),
	.datad(\Selector7~4_combout ),
	.cin(gnd),
	.combout(\Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~3 .lut_mask = 16'h00D8;
defparam \Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N3
cycloneii_lcell_ff \x[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector7~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(x[0]));

// Location: LCFF_X38_Y21_N17
cycloneii_lcell_ff \draw_counter[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\draw_counter[1]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\draw_counter[15]~59_combout ),
	.sload(gnd),
	.ena(\draw_counter~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(draw_counter[1]));

// Location: LCCOMB_X38_Y21_N12
cycloneii_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (!\Selector7~4_combout  & ((\x[0]~0_combout  & (\Add2~2_combout )) # (!\x[0]~0_combout  & ((draw_counter[1])))))

	.dataa(\x[0]~0_combout ),
	.datab(\Add2~2_combout ),
	.datac(draw_counter[1]),
	.datad(\Selector7~4_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h00D8;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N13
cycloneii_lcell_ff \x[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(x[1]));

// Location: LCCOMB_X37_Y21_N2
cycloneii_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\Selector5~1_combout ) # ((!\current_state~20_combout  & (!\LessThan1~6_combout  & !\current_state~21_combout )))

	.dataa(\Selector5~1_combout ),
	.datab(\current_state~20_combout ),
	.datac(\LessThan1~6_combout ),
	.datad(\current_state~21_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hAAAB;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cycloneii_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\current_state~21_combout  & (!draw_counter[2])) # (!\current_state~21_combout  & ((\current_state~20_combout  & (draw_counter[2])) # (!\current_state~20_combout  & ((\Add2~4_combout )))))

	.dataa(\current_state~21_combout ),
	.datab(draw_counter[2]),
	.datac(\Add2~4_combout ),
	.datad(\current_state~20_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h6672;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
cycloneii_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (!\Selector5~2_combout  & \Selector5~0_combout )

	.dataa(vcc),
	.datab(\Selector5~2_combout ),
	.datac(vcc),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'h3300;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N7
cycloneii_lcell_ff \x[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector5~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(x[2]));

// Location: LCCOMB_X37_Y21_N4
cycloneii_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\current_state~21_combout  & (draw_counter[3])) # (!\current_state~21_combout  & ((\current_state~20_combout  & (draw_counter[3])) # (!\current_state~20_combout  & ((\Add2~6_combout )))))

	.dataa(\current_state~21_combout ),
	.datab(draw_counter[3]),
	.datac(\Add2~6_combout ),
	.datad(\current_state~20_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hCCD8;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cycloneii_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (!\Selector5~2_combout  & (\Selector4~0_combout  $ (((\current_state~21_combout  & !draw_counter[2])))))

	.dataa(\current_state~21_combout ),
	.datab(\Selector5~2_combout ),
	.datac(\Selector4~0_combout ),
	.datad(draw_counter[2]),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'h3012;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N1
cycloneii_lcell_ff \x[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(x[3]));

// Location: LCCOMB_X37_Y20_N18
cycloneii_lcell_comb \Selector3~8 (
// Equation(s):
// \Selector3~8_combout  = (\Selector3~11_combout  & ((\current_state~20_combout  & ((draw_counter[4]))) # (!\current_state~20_combout  & (\Add2~8_combout ))))

	.dataa(\current_state~20_combout ),
	.datab(\Selector3~11_combout ),
	.datac(\Add2~8_combout ),
	.datad(draw_counter[4]),
	.cin(gnd),
	.combout(\Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~8 .lut_mask = 16'hC840;
defparam \Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cycloneii_lcell_comb \Selector3~9 (
// Equation(s):
// \Selector3~9_combout  = (\current_state~21_combout  & (!\LessThan1~5_combout  & ((draw_counter[2]) # (draw_counter[3]))))

	.dataa(\current_state~21_combout ),
	.datab(draw_counter[2]),
	.datac(\LessThan1~5_combout ),
	.datad(draw_counter[3]),
	.cin(gnd),
	.combout(\Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~9 .lut_mask = 16'h0A08;
defparam \Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneii_lcell_comb \Selector3~10 (
// Equation(s):
// \Selector3~10_combout  = (\draw_counter~22_combout  & (\Selector15~0_combout  & ((\Selector3~8_combout ) # (\Selector3~9_combout ))))

	.dataa(\draw_counter~22_combout ),
	.datab(\Selector3~8_combout ),
	.datac(\Selector3~9_combout ),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~10 .lut_mask = 16'hA800;
defparam \Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N19
cycloneii_lcell_ff \x[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector3~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(x[4]));

// Location: M4K_X26_Y25
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \y[6]~2 (
// Equation(s):
// \y[6]~2_combout  = (\current_state~20_combout  & (draw_counter[14])) # (!\current_state~20_combout  & ((\Selector38~8_combout )))

	.dataa(draw_counter[14]),
	.datab(\current_state~20_combout ),
	.datac(vcc),
	.datad(\Selector38~8_combout ),
	.cin(gnd),
	.combout(\y[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \y[6]~2 .lut_mask = 16'hBB88;
defparam \y[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N17
cycloneii_lcell_ff \y[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\y[6]~2_combout ),
	.sdata(\LessThan1~7_combout ),
	.aclr(gnd),
	.sclr(\y[6]~9_combout ),
	.sload(\current_state~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(y[6]));

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (((!y[4]) # (!y[6])) # (!y[5])) # (!y[3])

	.dataa(y[3]),
	.datab(y[5]),
	.datac(y[6]),
	.datad(y[4]),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneii_lcell_comb \Selector1~9 (
// Equation(s):
// \Selector1~9_combout  = (\current_state~20_combout  & (!draw_counter[17] & (!draw_counter[16] & draw_counter[6])))

	.dataa(\current_state~20_combout ),
	.datab(draw_counter[17]),
	.datac(draw_counter[16]),
	.datad(draw_counter[6]),
	.cin(gnd),
	.combout(\Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~9 .lut_mask = 16'h0200;
defparam \Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneii_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\Selector38~8_combout  & (\KEY~combout [0] & ((\current_state.S_PLAYER_DRAW~regout ) # (\current_state.S_PLAYER_ERASE~regout ))))

	.dataa(\Selector38~8_combout ),
	.datab(\current_state.S_PLAYER_DRAW~regout ),
	.datac(\KEY~combout [0]),
	.datad(\current_state.S_PLAYER_ERASE~regout ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hA080;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneii_lcell_comb \Selector1~8 (
// Equation(s):
// \Selector1~8_combout  = (\Selector1~10_combout ) # ((\Selector1~9_combout ) # ((\Selector15~1_combout  & \Add2~12_combout )))

	.dataa(\Selector1~10_combout ),
	.datab(\Selector1~9_combout ),
	.datac(\Selector15~1_combout ),
	.datad(\Add2~12_combout ),
	.cin(gnd),
	.combout(\Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~8 .lut_mask = 16'hFEEE;
defparam \Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N27
cycloneii_lcell_ff \x[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Selector1~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(x[6]));

// Location: LCCOMB_X37_Y21_N28
cycloneii_lcell_comb \VGA|valid_160x120~0 (
// Equation(s):
// \VGA|valid_160x120~0_combout  = (\VGA|LessThan3~0_combout  & (((!x[6] & !x[5])) # (!x[7])))

	.dataa(x[7]),
	.datab(\VGA|LessThan3~0_combout ),
	.datac(x[6]),
	.datad(x[5]),
	.cin(gnd),
	.combout(\VGA|valid_160x120~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|valid_160x120~0 .lut_mask = 16'h444C;
defparam \VGA|valid_160x120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3] = (!\VGA|user_input_translator|mem_address[12]~14_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & 
// \VGA|valid_160x120~0_combout )))

	.dataa(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|valid_160x120~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3] .lut_mask = 16'h0100;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3] = (!\VGA|controller|controller_translator|mem_address[12]~14_combout  & (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .lut_mask = 16'h0003;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[12]~14_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout 
// ))

	.dataa(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datab(vcc),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0 .lut_mask = 16'h0005;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X31_Y26_N19
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]));

// Location: LCFF_X27_Y26_N11
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]));

// Location: LCCOMB_X38_Y21_N6
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3] = (\VGA|valid_160x120~0_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & 
// \VGA|user_input_translator|mem_address[12]~14_combout )))

	.dataa(\VGA|valid_160x120~0_combout ),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3] .lut_mask = 16'h0200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3] = (\VGA|controller|controller_translator|mem_address[12]~14_combout  & (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] .lut_mask = 16'h000C;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout  = (\VGA|user_input_translator|mem_address[12]~14_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datab(vcc),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0 .lut_mask = 16'h000A;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y22
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .lut_mask = 16'hF4A4;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3] = (!\VGA|user_input_translator|mem_address[12]~14_combout  & (\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & 
// \VGA|valid_160x120~0_combout )))

	.dataa(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|valid_160x120~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3] .lut_mask = 16'h0400;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3] = (!\VGA|controller|controller_translator|mem_address[12]~14_combout  & (\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] .lut_mask = 16'h0030;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[12]~14_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datab(vcc),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0 .lut_mask = 16'h0500;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3] = (\VGA|valid_160x120~0_combout  & (\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & 
// \VGA|user_input_translator|mem_address[12]~14_combout )))

	.dataa(\VGA|valid_160x120~0_combout ),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3] .lut_mask = 16'h0800;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3] = (\VGA|controller|controller_translator|mem_address[12]~14_combout  & (\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] .lut_mask = 16'h00C0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout  = (\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|user_input_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0 .lut_mask = 16'h0C00;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y25
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & 
// ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout )))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .lut_mask = 16'hEC64;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N23
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]));

// Location: LCFF_X27_Y26_N23
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]));

// Location: LCCOMB_X27_Y26_N8
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout )))

	.dataa(vcc),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0 .lut_mask = 16'hCCF0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X31_Y26_N21
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]));

// Location: LCFF_X27_Y26_N17
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]));

// Location: M4K_X26_Y23
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .lut_mask = 16'hF4A4;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y21
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y26
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & 
// ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout )))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .lut_mask = 16'hEC64;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ),
	.datac(vcc),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0 .lut_mask = 16'hCCAA;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y24
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y20
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y23
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]) # 
// (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout )))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout  & 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .lut_mask = 16'hAEA4;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & 
// ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout )))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .lut_mask = 16'hF588;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y27
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({colour[0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.datab(vcc),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0 .lut_mask = 16'hFA0A;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLK~I (
	.datain(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(\VGA|controller|VGA_HS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(\VGA|controller|VGA_VS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK_N~I (
	.datain(\VGA|controller|VGA_BLANK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK_N));
// synopsys translate_off
defparam \VGA_BLANK_N~I .input_async_reset = "none";
defparam \VGA_BLANK_N~I .input_power_up = "low";
defparam \VGA_BLANK_N~I .input_register_mode = "none";
defparam \VGA_BLANK_N~I .input_sync_reset = "none";
defparam \VGA_BLANK_N~I .oe_async_reset = "none";
defparam \VGA_BLANK_N~I .oe_power_up = "low";
defparam \VGA_BLANK_N~I .oe_register_mode = "none";
defparam \VGA_BLANK_N~I .oe_sync_reset = "none";
defparam \VGA_BLANK_N~I .operation_mode = "output";
defparam \VGA_BLANK_N~I .output_async_reset = "none";
defparam \VGA_BLANK_N~I .output_power_up = "low";
defparam \VGA_BLANK_N~I .output_register_mode = "none";
defparam \VGA_BLANK_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC_N));
// synopsys translate_off
defparam \VGA_SYNC_N~I .input_async_reset = "none";
defparam \VGA_SYNC_N~I .input_power_up = "low";
defparam \VGA_SYNC_N~I .input_register_mode = "none";
defparam \VGA_SYNC_N~I .input_sync_reset = "none";
defparam \VGA_SYNC_N~I .oe_async_reset = "none";
defparam \VGA_SYNC_N~I .oe_power_up = "low";
defparam \VGA_SYNC_N~I .oe_register_mode = "none";
defparam \VGA_SYNC_N~I .oe_sync_reset = "none";
defparam \VGA_SYNC_N~I .operation_mode = "output";
defparam \VGA_SYNC_N~I .output_async_reset = "none";
defparam \VGA_SYNC_N~I .output_power_up = "low";
defparam \VGA_SYNC_N~I .output_register_mode = "none";
defparam \VGA_SYNC_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[4]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[5]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[6]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[7]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[8]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[9]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[4]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[5]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[6]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[7]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[8]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[9]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[4]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[5]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[6]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[7]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[8]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[9]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
