<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="rustdoc">
    <meta name="description" content="API documentation for the Rust `BONNELL_CORE` constant in crate `x86`.">
    <meta name="keywords" content="rust, rustlang, rust-lang, BONNELL_CORE">

    <title>x86::perfcnt::intel::counters::BONNELL_CORE - Rust</title>

    <link rel="stylesheet" type="text/css" href="../../../../rustdoc.css">
    <link rel="stylesheet" type="text/css" href="../../../../main.css">

    
    
</head>
<body class="rustdoc">
    <!--[if lte IE 8]>
    <div class="warning">
        This old browser is unsupported and will most likely display funky
        things.
    </div>
    <![endif]-->

    

    <nav class="sidebar">
        
        <p class='location'><a href='../../../index.html'>x86</a>::<wbr><a href='../../index.html'>perfcnt</a>::<wbr><a href='../index.html'>intel</a>::<wbr><a href='index.html'>counters</a></p><script>window.sidebarCurrent = {name: 'BONNELL_CORE', ty: 'constant', relpath: ''};</script><script defer src="sidebar-items.js"></script>
    </nav>

    <nav class="sub">
        <form class="search-form js-only">
            <div class="search-container">
                <input class="search-input" name="search"
                       autocomplete="off"
                       placeholder="Click or press ‘S’ to search, ‘?’ for more options…"
                       type="search">
            </div>
        </form>
    </nav>

    <section id='main' class="content constant">
<h1 class='fqn'><span class='in-band'><a href='../../../index.html'>x86</a>::<wbr><a href='../../index.html'>perfcnt</a>::<wbr><a href='../index.html'>intel</a>::<wbr><a href='index.html'>counters</a>::<wbr><a class='constant' href=''>BONNELL_CORE</a></span><span class='out-of-band'><span id='render-detail'>
            <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">
                [<span class='inner'>&#x2212;</span>]
            </a>
        </span><a id='src-2460' class='srclink' href='../../../../src/x86///home/travis/build/smkell/nepheliadrs/target/x86_64-unknown-linux-gnu/debug/build/x86-4b98fed9dcae8bc2/out/counters.rs.html#708-1038' title='goto source code'>[src]</a></span></h1>
<pre class='rust const'>pub const BONNELL_CORE: <a class='struct' href='../../../../phf/map/struct.Map.html' title='phf::map::Map'>Map</a>&lt;&amp;'static str, <a class='struct' href='../../../../x86/perfcnt/intel/description/struct.IntelPerformanceCounterDescription.html' title='x86::perfcnt::intel::description::IntelPerformanceCounterDescription'>IntelPerformanceCounterDescription</a>&gt;<code> = </code><code>::phf::Map {
    key: 9603444721912725599,
    disps: &[
        (0, 78),
        (0, 23),
        (0, 0),
        (0, 0),
        (0, 208),
        (7, 265),
        (0, 59),
        (0, 24),
        (149, 16),
        (0, 19),
        (0, 0),
        (0, 0),
        (0, 249),
        (0, 0),
        (0, 0),
        (0, 120),
        (0, 31),
        (0, 22),
        (2, 34),
        (0, 3),
        (0, 68),
        (0, 89),
        (0, 98),
        (3, 100),
        (0, 18),
        (0, 3),
        (1, 223),
        (0, 32),
        (0, 108),
        (0, 19),
        (0, 2),
        (0, 142),
        (10, 164),
        (0, 13),
        (7, 118),
        (86, 135),
        (0, 62),
        (3, 245),
        (0, 53),
        (1, 79),
        (0, 24),
        (261, 39),
        (4, 150),
        (0, 8),
        (0, 139),
        (0, 4),
        (0, 162),
        (10, 74),
        (1, 87),
        (0, 2),
        (20, 54),
        (88, 176),
        (0, 47),
        (13, 31),
    ],
    entries: &[
        ("L2_LD.SELF.DEMAND.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(68), event_name: "L2_LD.SELF.DEMAND.E_STATE", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_IFETCH.SELF.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(40), umask: Tuple::One(66), event_name: "L2_IFETCH.SELF.S_STATE", brief_description: "L2 cacheable instruction fetch requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.ANY.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(114), event_name: "L2_REJECT_BUSQ.SELF.ANY.S_STATE", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_INVAL.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(105), umask: Tuple::One(64), event_name: "BUS_TRANS_INVAL.SELF", brief_description: "Invalidate bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.PREFETCH.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(82), event_name: "L2_LD.SELF.PREFETCH.S_STATE", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_BNR_DRV.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(97), umask: Tuple::One(32), event_name: "BUS_BNR_DRV.ALL_AGENTS", brief_description: "Number of Bus Not Ready signals asserted.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.DEMAND.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(72), event_name: "L2_RQSTS.SELF.DEMAND.M_STATE", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PAGE_WALKS.I_SIDE_WALKS", IntelPerformanceCounterDescription { event_code: Tuple::One(12), umask: Tuple::One(2), event_name: "PAGE_WALKS.I_SIDE_WALKS", brief_description: "Number of I-Side page walks", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LINES_OUT.SELF.DEMAND", IntelPerformanceCounterDescription { event_code: Tuple::One(38), umask: Tuple::One(64), event_name: "L2_LINES_OUT.SELF.DEMAND", brief_description: "L2 cache lines evicted.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MUL.S", IntelPerformanceCounterDescription { event_code: Tuple::One(18), umask: Tuple::One(1), event_name: "MUL.S", brief_description: "Multiply operations executed.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.PREFETCH.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(82), event_name: "L2_REJECT_BUSQ.SELF.PREFETCH.S_STATE", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L1D_CACHE.LD", IntelPerformanceCounterDescription { event_code: Tuple::One(64), umask: Tuple::One(161), event_name: "L1D_CACHE.LD", brief_description: "L1 Cacheable Data Reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_COMP_INST_RETIRED.SCALAR_DOUBLE", IntelPerformanceCounterDescription { event_code: Tuple::One(202), umask: Tuple::One(8), event_name: "SIMD_COMP_INST_RETIRED.SCALAR_DOUBLE", brief_description: "Retired computational Streaming SIMD Extensions 2 (SSE2) scalar-double instructions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_DATA_RQSTS.SELF.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(44), umask: Tuple::One(72), event_name: "L2_DATA_RQSTS.SELF.M_STATE", brief_description: "All data requests from the L1 data cache", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.ANY.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(120), event_name: "L2_RQSTS.SELF.ANY.M_STATE", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOP_TYPE_EXEC.LOGICAL.S", IntelPerformanceCounterDescription { event_code: Tuple::One(179), umask: Tuple::One(16), event_name: "SIMD_UOP_TYPE_EXEC.LOGICAL.S", brief_description: "SIMD packed logical micro-ops executed", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("STORE_FORWARDS.GOOD", IntelPerformanceCounterDescription { event_code: Tuple::One(2), umask: Tuple::One(129), event_name: "STORE_FORWARDS.GOOD", brief_description: "Good store forwards", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_P.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(107), umask: Tuple::One(64), event_name: "BUS_TRANS_P.SELF", brief_description: "Partial bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.DEMAND.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(72), event_name: "L2_LD.SELF.DEMAND.M_STATE", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MEM_LOAD_RETIRED.L2_HIT", IntelPerformanceCounterDescription { event_code: Tuple::One(203), umask: Tuple::One(1), event_name: "MEM_LOAD_RETIRED.L2_HIT", brief_description: "Retired loads that hit the L2 cache (precise event).", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_ST.SELF.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(42), umask: Tuple::One(68), event_name: "L2_ST.SELF.E_STATE", brief_description: "L2 store requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_IFETCH.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(104), umask: Tuple::One(224), event_name: "BUS_TRANS_IFETCH.ALL_AGENTS", brief_description: "Instruction-fetch bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("UOPS_RETIRED.STALLS", IntelPerformanceCounterDescription { event_code: Tuple::One(194), umask: Tuple::One(16), event_name: "UOPS_RETIRED.STALLS", brief_description: "Periods no micro-ops retired.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("EXT_SNOOP.ALL_AGENTS.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(119), umask: Tuple::One(43), event_name: "EXT_SNOOP.ALL_AGENTS.ANY", brief_description: "External snoops.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_INST_RETIRED.PACKED_SINGLE", IntelPerformanceCounterDescription { event_code: Tuple::One(199), umask: Tuple::One(1), event_name: "SIMD_INST_RETIRED.PACKED_SINGLE", brief_description: "Retired Streaming SIMD Extensions (SSE) packed-single instructions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LOCK.SELF.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(43), umask: Tuple::One(68), event_name: "L2_LOCK.SELF.E_STATE", brief_description: "L2 locked accesses", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("CPU_CLK_UNHALTED.CORE_P", IntelPerformanceCounterDescription { event_code: Tuple::One(60), umask: Tuple::One(0), event_name: "CPU_CLK_UNHALTED.CORE_P", brief_description: "Core cycles when core is not halted", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.ANY.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(127), event_name: "L2_RQSTS.SELF.ANY.MESI", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("ITLB.FLUSH", IntelPerformanceCounterDescription { event_code: Tuple::One(130), umask: Tuple::One(4), event_name: "ITLB.FLUSH", brief_description: "ITLB flushes.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_ASSIST", IntelPerformanceCounterDescription { event_code: Tuple::One(205), umask: Tuple::One(0), event_name: "SIMD_ASSIST", brief_description: "SIMD assists invoked.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 100000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("EXT_SNOOP.THIS_AGENT.CLEAN", IntelPerformanceCounterDescription { event_code: Tuple::One(119), umask: Tuple::One(1), event_name: "EXT_SNOOP.THIS_AGENT.CLEAN", brief_description: "External snoops.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.ANY.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(120), event_name: "L2_LD.SELF.ANY.M_STATE", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MISALIGN_MEM_REF.ST_SPLIT", IntelPerformanceCounterDescription { event_code: Tuple::One(5), umask: Tuple::One(10), event_name: "MISALIGN_MEM_REF.ST_SPLIT", brief_description: "Store splits", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_ADS.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(33), umask: Tuple::One(64), event_name: "L2_ADS.SELF", brief_description: "Cycles L2 address bus is in use.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.DEMAND.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(68), event_name: "L2_RQSTS.SELF.DEMAND.E_STATE", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_BRD.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(101), umask: Tuple::One(64), event_name: "BUS_TRANS_BRD.SELF", brief_description: "Burst read bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_DATA_RQSTS.SELF.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(44), umask: Tuple::One(65), event_name: "L2_DATA_RQSTS.SELF.I_STATE", brief_description: "All data requests from the L1 data cache", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SNOOP_STALL_DRV.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(126), umask: Tuple::One(224), event_name: "SNOOP_STALL_DRV.ALL_AGENTS", brief_description: "Bus stalled for snoops.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_PWR.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(106), umask: Tuple::One(224), event_name: "BUS_TRANS_PWR.ALL_AGENTS", brief_description: "Partial write bus transaction.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MISALIGN_MEM_REF.RMW_BUBBLE", IntelPerformanceCounterDescription { event_code: Tuple::One(5), umask: Tuple::One(148), event_name: "MISALIGN_MEM_REF.RMW_BUBBLE", brief_description: "Nonzero segbase ld-op-st 1 bubble", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PAGE_WALKS.WALKS", IntelPerformanceCounterDescription { event_code: Tuple::One(12), umask: Tuple::One(3), event_name: "PAGE_WALKS.WALKS", brief_description: "Number of page-walks executed.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("INST_RETIRED.ANY_P", IntelPerformanceCounterDescription { event_code: Tuple::One(192), umask: Tuple::One(0), event_name: "INST_RETIRED.ANY_P", brief_description: "Instructions retired (precise event).", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::PebsOnly, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.PREFETCH.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(84), event_name: "L2_REJECT_BUSQ.SELF.PREFETCH.E_STATE", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LOCK.SELF.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(43), umask: Tuple::One(79), event_name: "L2_LOCK.SELF.MESI", brief_description: "L2 locked accesses", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_M_LINES_OUT.SELF.DEMAND", IntelPerformanceCounterDescription { event_code: Tuple::One(39), umask: Tuple::One(64), event_name: "L2_M_LINES_OUT.SELF.DEMAND", brief_description: "Modified lines evicted from the L2 cache", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.PREFETCH.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(82), event_name: "L2_RQSTS.SELF.PREFETCH.S_STATE", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_REQUEST_OUTSTANDING.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(96), umask: Tuple::One(224), event_name: "BUS_REQUEST_OUTSTANDING.ALL_AGENTS", brief_description: "Outstanding cacheable data read bus requests duration.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SNOOP_STALL_DRV.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(126), umask: Tuple::One(64), event_name: "SNOOP_STALL_DRV.SELF", brief_description: "Bus stalled for snoops.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_IO.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(108), umask: Tuple::One(64), event_name: "BUS_TRANS_IO.SELF", brief_description: "IO bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_MISSP_TYPE_RETIRED.COND", IntelPerformanceCounterDescription { event_code: Tuple::One(137), umask: Tuple::One(1), event_name: "BR_MISSP_TYPE_RETIRED.COND", brief_description: "Mispredicted cond branch instructions retired", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PREFETCH.HW_PREFETCH", IntelPerformanceCounterDescription { event_code: Tuple::One(7), umask: Tuple::One(16), event_name: "PREFETCH.HW_PREFETCH", brief_description: "L1 hardware prefetch request", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("ITLB.MISSES", IntelPerformanceCounterDescription { event_code: Tuple::One(130), umask: Tuple::One(2), event_name: "ITLB.MISSES", brief_description: "ITLB misses.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::PebsOnly, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LOCK.SELF.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(43), umask: Tuple::One(65), event_name: "L2_LOCK.SELF.I_STATE", brief_description: "L2 locked accesses", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MACRO_INSTS.ALL_DECODED", IntelPerformanceCounterDescription { event_code: Tuple::One(170), umask: Tuple::One(3), event_name: "MACRO_INSTS.ALL_DECODED", brief_description: "All Instructions decoded", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("EXT_SNOOP.ALL_AGENTS.CLEAN", IntelPerformanceCounterDescription { event_code: Tuple::One(119), umask: Tuple::One(33), event_name: "EXT_SNOOP.ALL_AGENTS.CLEAN", brief_description: "External snoops.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.PREFETCH.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(88), event_name: "L2_REJECT_BUSQ.SELF.PREFETCH.M_STATE", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("DIV.S", IntelPerformanceCounterDescription { event_code: Tuple::One(19), umask: Tuple::One(1), event_name: "DIV.S", brief_description: "Divide operations executed.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PAGE_WALKS.I_SIDE_CYCLES", IntelPerformanceCounterDescription { event_code: Tuple::One(12), umask: Tuple::One(2), event_name: "PAGE_WALKS.I_SIDE_CYCLES", brief_description: "Duration of I-Side page walks", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_IFETCH.SELF.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(40), umask: Tuple::One(65), event_name: "L2_IFETCH.SELF.I_STATE", brief_description: "L2 cacheable instruction fetch requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOP_TYPE_EXEC.ARITHMETIC.S", IntelPerformanceCounterDescription { event_code: Tuple::One(179), umask: Tuple::One(32), event_name: "SIMD_UOP_TYPE_EXEC.ARITHMETIC.S", brief_description: "SIMD packed arithmetic micro-ops executed", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_DEF.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(109), umask: Tuple::One(64), event_name: "BUS_TRANS_DEF.SELF", brief_description: "Deferred bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("EXT_SNOOP.THIS_AGENT.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(119), umask: Tuple::One(11), event_name: "EXT_SNOOP.THIS_AGENT.ANY", brief_description: "External snoops.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOP_TYPE_EXEC.PACK.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(179), umask: Tuple::One(132), event_name: "SIMD_UOP_TYPE_EXEC.PACK.AR", brief_description: "SIMD packed micro-ops retired", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_RETIRED.PRED_NOT_TAKEN", IntelPerformanceCounterDescription { event_code: Tuple::One(196), umask: Tuple::One(1), event_name: "BR_INST_RETIRED.PRED_NOT_TAKEN", brief_description: "Retired branch instructions that were predicted not-taken.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("INST_RETIRED.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(10), umask: Tuple::One(0), event_name: "INST_RETIRED.ANY", brief_description: "Instructions retired.", public_description: None, counter: Counter::Fixed(2), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_TYPE_RETIRED.IND_CALL", IntelPerformanceCounterDescription { event_code: Tuple::One(136), umask: Tuple::One(32), event_name: "BR_INST_TYPE_RETIRED.IND_CALL", brief_description: "All indirect calls, including both register and memory indirect.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_IFETCH.SELF.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(40), umask: Tuple::One(79), event_name: "L2_IFETCH.SELF.MESI", brief_description: "L2 cacheable instruction fetch requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_NO_REQ.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(50), umask: Tuple::One(64), event_name: "L2_NO_REQ.SELF", brief_description: "Cycles no L2 cache requests are pending", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.ANY.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(116), event_name: "L2_REJECT_BUSQ.SELF.ANY.E_STATE", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("REISSUE.ANY.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(3), umask: Tuple::One(255), event_name: "REISSUE.ANY.AR", brief_description: "Micro-op reissues for any cause (At Retirement)", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("DATA_TLB_MISSES.DTLB_MISS", IntelPerformanceCounterDescription { event_code: Tuple::One(8), umask: Tuple::One(7), event_name: "DATA_TLB_MISSES.DTLB_MISS", brief_description: "Memory accesses that missed the DTLB.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_DRDY_CLOCKS.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(98), umask: Tuple::One(32), event_name: "BUS_DRDY_CLOCKS.ALL_AGENTS", brief_description: "Bus cycles when data is sent on the bus.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_BRD.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(101), umask: Tuple::One(224), event_name: "BUS_TRANS_BRD.ALL_AGENTS", brief_description: "Burst read bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MACRO_INSTS.CISC_DECODED", IntelPerformanceCounterDescription { event_code: Tuple::One(170), umask: Tuple::One(2), event_name: "MACRO_INSTS.CISC_DECODED", brief_description: "CISC macro instructions decoded", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.DEMAND.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(65), event_name: "L2_RQSTS.SELF.DEMAND.I_STATE", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.PREFETCH.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(95), event_name: "L2_LD.SELF.PREFETCH.MESI", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("CPU_CLK_UNHALTED.BUS", IntelPerformanceCounterDescription { event_code: Tuple::One(60), umask: Tuple::One(1), event_name: "CPU_CLK_UNHALTED.BUS", brief_description: "Bus cycles when core is not halted", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MACRO_INSTS.NON_CISC_DECODED", IntelPerformanceCounterDescription { event_code: Tuple::One(170), umask: Tuple::One(1), event_name: "MACRO_INSTS.NON_CISC_DECODED", brief_description: "Non-CISC nacro instructions decoded", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.DEMAND.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(79), event_name: "L2_LD.SELF.DEMAND.MESI", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BACLEARS.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(230), umask: Tuple::One(1), event_name: "BACLEARS.ANY", brief_description: "BACLEARS asserted.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("EXT_SNOOP.ALL_AGENTS.HIT", IntelPerformanceCounterDescription { event_code: Tuple::One(119), umask: Tuple::One(34), event_name: "EXT_SNOOP.ALL_AGENTS.HIT", brief_description: "External snoops.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_IO.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(108), umask: Tuple::One(224), event_name: "BUS_TRANS_IO.ALL_AGENTS", brief_description: "IO bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_LOCK_CLOCKS.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(99), umask: Tuple::One(64), event_name: "BUS_LOCK_CLOCKS.SELF", brief_description: "Bus cycles when a LOCK signal is asserted.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_RFO.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(102), umask: Tuple::One(64), event_name: "BUS_TRANS_RFO.SELF", brief_description: "RFO bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PAGE_WALKS.D_SIDE_CYCLES", IntelPerformanceCounterDescription { event_code: Tuple::One(12), umask: Tuple::One(1), event_name: "PAGE_WALKS.D_SIDE_CYCLES", brief_description: "Duration of D-side only page walks", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MISALIGN_MEM_REF.LD_SPLIT.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(5), umask: Tuple::One(137), event_name: "MISALIGN_MEM_REF.LD_SPLIT.AR", brief_description: "Load splits (At Retirement)", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L1D_CACHE.ALL_REF", IntelPerformanceCounterDescription { event_code: Tuple::One(64), umask: Tuple::One(131), event_name: "L1D_CACHE.ALL_REF", brief_description: "L1 Data reads and writes", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOP_TYPE_EXEC.MUL.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(179), umask: Tuple::One(129), event_name: "SIMD_UOP_TYPE_EXEC.MUL.AR", brief_description: "SIMD packed multiply micro-ops retired", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOP_TYPE_EXEC.ARITHMETIC.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(179), umask: Tuple::One(160), event_name: "SIMD_UOP_TYPE_EXEC.ARITHMETIC.AR", brief_description: "SIMD packed arithmetic micro-ops retired", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD_IFETCH.SELF.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(45), umask: Tuple::One(65), event_name: "L2_LD_IFETCH.SELF.I_STATE", brief_description: "All read requests from L1 instruction and data caches", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.ANY.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(127), event_name: "L2_LD.SELF.ANY.MESI", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_ANY.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(112), umask: Tuple::One(224), event_name: "BUS_TRANS_ANY.ALL_AGENTS", brief_description: "All bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOP_TYPE_EXEC.UNPACK.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(179), umask: Tuple::One(136), event_name: "SIMD_UOP_TYPE_EXEC.UNPACK.AR", brief_description: "SIMD unpacked micro-ops retired", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("X87_COMP_OPS_EXE.ANY.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(16), umask: Tuple::One(129), event_name: "X87_COMP_OPS_EXE.ANY.AR", brief_description: "Floating point computational micro-ops retired.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::PebsOnly, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("CYCLES_ICACHE_MEM_STALLED.ICACHE_MEM_STALLED", IntelPerformanceCounterDescription { event_code: Tuple::One(134), umask: Tuple::One(1), event_name: "CYCLES_ICACHE_MEM_STALLED.ICACHE_MEM_STALLED", brief_description: "Cycles during which instruction fetches are  stalled.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_IO_WAIT.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(127), umask: Tuple::One(64), event_name: "BUS_IO_WAIT.SELF", brief_description: "IO requests waiting in the bus queue.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("UOPS_RETIRED.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(194), umask: Tuple::One(16), event_name: "UOPS_RETIRED.ANY", brief_description: "Micro-ops retired.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_DBUS_BUSY_RD.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(35), umask: Tuple::One(64), event_name: "L2_DBUS_BUSY_RD.SELF", brief_description: "Cycles the L2 transfers data to the core.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PREFETCH.PREFETCHT0", IntelPerformanceCounterDescription { event_code: Tuple::One(7), umask: Tuple::One(129), event_name: "PREFETCH.PREFETCHT0", brief_description: "Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LINES_IN.SELF.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(36), umask: Tuple::One(112), event_name: "L2_LINES_IN.SELF.ANY", brief_description: "L2 cache misses.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("CPU_CLK_UNHALTED.CORE", IntelPerformanceCounterDescription { event_code: Tuple::One(10), umask: Tuple::One(0), event_name: "CPU_CLK_UNHALTED.CORE", brief_description: "Core cycles when core is not halted", public_description: None, counter: Counter::Fixed(4), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.DEMAND.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(65), event_name: "L2_REJECT_BUSQ.SELF.DEMAND.I_STATE", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.ANY.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(114), event_name: "L2_RQSTS.SELF.ANY.S_STATE", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_TYPE_RETIRED.COND_TAKEN", IntelPerformanceCounterDescription { event_code: Tuple::One(136), umask: Tuple::One(65), event_name: "BR_INST_TYPE_RETIRED.COND_TAKEN", brief_description: "Only taken macro conditional branch instructions", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("ITLB.HIT", IntelPerformanceCounterDescription { event_code: Tuple::One(130), umask: Tuple::One(1), event_name: "ITLB.HIT", brief_description: "ITLB hits.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.DEMAND.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(65), event_name: "L2_LD.SELF.DEMAND.I_STATE", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_INST_RETIRED.SCALAR_SINGLE", IntelPerformanceCounterDescription { event_code: Tuple::One(199), umask: Tuple::One(2), event_name: "SIMD_INST_RETIRED.SCALAR_SINGLE", brief_description: "Retired Streaming SIMD Extensions (SSE) scalar-single instructions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.ANY.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(114), event_name: "L2_LD.SELF.ANY.S_STATE", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("DATA_TLB_MISSES.L0_DTLB_MISS_LD", IntelPerformanceCounterDescription { event_code: Tuple::One(8), umask: Tuple::One(9), event_name: "DATA_TLB_MISSES.L0_DTLB_MISS_LD", brief_description: "L0 DTLB misses due to load operations.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LINES_OUT.SELF.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(38), umask: Tuple::One(112), event_name: "L2_LINES_OUT.SELF.ANY", brief_description: "L2 cache lines evicted.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.ANY.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(113), event_name: "L2_REJECT_BUSQ.SELF.ANY.I_STATE", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("DISPATCH_BLOCKED.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(9), umask: Tuple::One(32), event_name: "DISPATCH_BLOCKED.ANY", brief_description: "Memory cluster signals to block micro-op dispatch for any reason", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_RETIRED.MISPRED", IntelPerformanceCounterDescription { event_code: Tuple::One(197), umask: Tuple::One(0), event_name: "BR_INST_RETIRED.MISPRED", brief_description: "Retired mispredicted branch instructions (precise event).", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::PebsOrRegular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUSQ_EMPTY.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(125), umask: Tuple::One(64), event_name: "BUSQ_EMPTY.SELF", brief_description: "Bus queue is empty.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_ST.SELF.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(42), umask: Tuple::One(79), event_name: "L2_ST.SELF.MESI", brief_description: "L2 store requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.DEMAND.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(66), event_name: "L2_LD.SELF.DEMAND.S_STATE", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD_IFETCH.SELF.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(45), umask: Tuple::One(68), event_name: "L2_LD_IFETCH.SELF.E_STATE", brief_description: "All read requests from L1 instruction and data caches", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.ANY.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(113), event_name: "L2_LD.SELF.ANY.I_STATE", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PREFETCH.SW_L2", IntelPerformanceCounterDescription { event_code: Tuple::One(7), umask: Tuple::One(134), event_name: "PREFETCH.SW_L2", brief_description: "Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions executed", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_INST_RETIRED.VECTOR", IntelPerformanceCounterDescription { event_code: Tuple::One(199), umask: Tuple::One(16), event_name: "SIMD_INST_RETIRED.VECTOR", brief_description: "Retired Streaming SIMD Extensions 2 (SSE2) vector instructions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_BURST.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(110), umask: Tuple::One(224), event_name: "BUS_TRANS_BURST.ALL_AGENTS", brief_description: "Burst (full cache-line) bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_RETIRED.ANY1", IntelPerformanceCounterDescription { event_code: Tuple::One(196), umask: Tuple::One(15), event_name: "BR_INST_RETIRED.ANY1", brief_description: "Retired branch instructions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("CPU_CLK_UNHALTED.REF", IntelPerformanceCounterDescription { event_code: Tuple::One(10), umask: Tuple::One(0), event_name: "CPU_CLK_UNHALTED.REF", brief_description: "Reference cycles when core is not halted.", public_description: None, counter: Counter::Fixed(8), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_IFETCH.SELF.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(40), umask: Tuple::One(72), event_name: "L2_IFETCH.SELF.M_STATE", brief_description: "L2 cacheable instruction fetch requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MISALIGN_MEM_REF.RMW_SPLIT", IntelPerformanceCounterDescription { event_code: Tuple::One(5), umask: Tuple::One(140), event_name: "MISALIGN_MEM_REF.RMW_SPLIT", brief_description: "ld-op-st splits", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_RETIRED.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(196), umask: Tuple::One(0), event_name: "BR_INST_RETIRED.ANY", brief_description: "Retired branch instructions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PREFETCH.SOFTWARE_PREFETCH.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(7), umask: Tuple::One(143), event_name: "PREFETCH.SOFTWARE_PREFETCH.AR", brief_description: "Any Software prefetch", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_P.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(107), umask: Tuple::One(224), event_name: "BUS_TRANS_P.ALL_AGENTS", brief_description: "Partial bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("EXT_SNOOP.THIS_AGENT.HITM", IntelPerformanceCounterDescription { event_code: Tuple::One(119), umask: Tuple::One(8), event_name: "EXT_SNOOP.THIS_AGENT.HITM", brief_description: "External snoops.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MEM_LOAD_RETIRED.L2_MISS", IntelPerformanceCounterDescription { event_code: Tuple::One(203), umask: Tuple::One(2), event_name: "MEM_LOAD_RETIRED.L2_MISS", brief_description: "Retired loads that miss the L2 cache", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 10000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_MEM.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(111), umask: Tuple::One(224), event_name: "BUS_TRANS_MEM.ALL_AGENTS", brief_description: "Memory bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.PREFETCH.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(81), event_name: "L2_LD.SELF.PREFETCH.I_STATE", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("DATA_TLB_MISSES.DTLB_MISS_ST", IntelPerformanceCounterDescription { event_code: Tuple::One(8), umask: Tuple::One(6), event_name: "DATA_TLB_MISSES.DTLB_MISS_ST", brief_description: "DTLB misses due to store operations.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.DEMAND.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(66), event_name: "L2_REJECT_BUSQ.SELF.DEMAND.S_STATE", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOP_TYPE_EXEC.MUL.S", IntelPerformanceCounterDescription { event_code: Tuple::One(179), umask: Tuple::One(1), event_name: "SIMD_UOP_TYPE_EXEC.MUL.S", brief_description: "SIMD packed multiply micro-ops executed", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("CYCLES_INT_MASKED.CYCLES_INT_PENDING_AND_MASKED", IntelPerformanceCounterDescription { event_code: Tuple::One(198), umask: Tuple::One(2), event_name: "CYCLES_INT_MASKED.CYCLES_INT_PENDING_AND_MASKED", brief_description: "Cycles during which interrupts are pending and disabled.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD_IFETCH.SELF.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(45), umask: Tuple::One(66), event_name: "L2_LD_IFETCH.SELF.S_STATE", brief_description: "All read requests from L1 instruction and data caches", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_MISSP_TYPE_RETIRED.IND", IntelPerformanceCounterDescription { event_code: Tuple::One(137), umask: Tuple::One(2), event_name: "BR_MISSP_TYPE_RETIRED.IND", brief_description: "Mispredicted ind branches that are not calls", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_DRDY_CLOCKS.THIS_AGENT", IntelPerformanceCounterDescription { event_code: Tuple::One(98), umask: Tuple::One(0), event_name: "BUS_DRDY_CLOCKS.THIS_AGENT", brief_description: "Bus cycles when data is sent on the bus.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MISALIGN_MEM_REF.BUBBLE", IntelPerformanceCounterDescription { event_code: Tuple::One(5), umask: Tuple::One(151), event_name: "MISALIGN_MEM_REF.BUBBLE", brief_description: "Nonzero segbase 1 bubble", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_ST.SELF.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(42), umask: Tuple::One(66), event_name: "L2_ST.SELF.S_STATE", brief_description: "L2 store requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_DECODED", IntelPerformanceCounterDescription { event_code: Tuple::One(224), umask: Tuple::One(1), event_name: "BR_INST_DECODED", brief_description: "Branch instructions decoded", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.ANY.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(116), event_name: "L2_LD.SELF.ANY.E_STATE", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_ST.SELF.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(42), umask: Tuple::One(65), event_name: "L2_ST.SELF.I_STATE", brief_description: "L2 store requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("UOPS_RETIRED.STALLED_CYCLES", IntelPerformanceCounterDescription { event_code: Tuple::One(194), umask: Tuple::One(16), event_name: "UOPS_RETIRED.STALLED_CYCLES", brief_description: "Cycles no micro-ops retired.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_M_LINES_OUT.SELF.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(39), umask: Tuple::One(112), event_name: "L2_M_LINES_OUT.SELF.ANY", brief_description: "Modified lines evicted from the L2 cache", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_HIT_DRV.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(122), umask: Tuple::One(32), event_name: "BUS_HIT_DRV.ALL_AGENTS", brief_description: "HIT signal asserted.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PREFETCH.PREFETCHNTA", IntelPerformanceCounterDescription { event_code: Tuple::One(7), umask: Tuple::One(136), event_name: "PREFETCH.PREFETCHNTA", brief_description: "Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.PREFETCH.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(95), event_name: "L2_REJECT_BUSQ.SELF.PREFETCH.MESI", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.PREFETCH.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(84), event_name: "L2_RQSTS.SELF.PREFETCH.E_STATE", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_MISSP_TYPE_RETIRED.RETURN", IntelPerformanceCounterDescription { event_code: Tuple::One(137), umask: Tuple::One(4), event_name: "BR_MISSP_TYPE_RETIRED.RETURN", brief_description: "Mispredicted return branches", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MISALIGN_MEM_REF.LD_BUBBLE", IntelPerformanceCounterDescription { event_code: Tuple::One(5), umask: Tuple::One(145), event_name: "MISALIGN_MEM_REF.LD_BUBBLE", brief_description: "Nonzero segbase load 1 bubble", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_REQUEST_OUTSTANDING.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(96), umask: Tuple::One(64), event_name: "BUS_REQUEST_OUTSTANDING.SELF", brief_description: "Outstanding cacheable data read bus requests duration.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_IFETCH.SELF.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(40), umask: Tuple::One(68), event_name: "L2_IFETCH.SELF.E_STATE", brief_description: "L2 cacheable instruction fetch requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("DECODE_STALL.PFB_EMPTY", IntelPerformanceCounterDescription { event_code: Tuple::One(135), umask: Tuple::One(1), event_name: "DECODE_STALL.PFB_EMPTY", brief_description: "Decode stall due to PFB empty", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_COMP_INST_RETIRED.SCALAR_SINGLE", IntelPerformanceCounterDescription { event_code: Tuple::One(202), umask: Tuple::One(2), event_name: "SIMD_COMP_INST_RETIRED.SCALAR_SINGLE", brief_description: "Retired computational Streaming SIMD Extensions (SSE) scalar-single instructions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_DATA_RQSTS.SELF.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(44), umask: Tuple::One(66), event_name: "L2_DATA_RQSTS.SELF.S_STATE", brief_description: "All data requests from the L1 data cache", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.PREFETCH.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(88), event_name: "L2_LD.SELF.PREFETCH.M_STATE", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_RETIRED.MISPRED_TAKEN", IntelPerformanceCounterDescription { event_code: Tuple::One(196), umask: Tuple::One(8), event_name: "BR_INST_RETIRED.MISPRED_TAKEN", brief_description: "Retired branch instructions that were mispredicted taken.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.DEMAND.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(66), event_name: "L2_RQSTS.SELF.DEMAND.S_STATE", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.PREFETCH.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(81), event_name: "L2_REJECT_BUSQ.SELF.PREFETCH.I_STATE", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MISALIGN_MEM_REF.SPLIT.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(5), umask: Tuple::One(143), event_name: "MISALIGN_MEM_REF.SPLIT.AR", brief_description: "Memory references that cross an 8-byte boundary (At Retirement)", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("DATA_TLB_MISSES.DTLB_MISS_LD", IntelPerformanceCounterDescription { event_code: Tuple::One(8), umask: Tuple::One(5), event_name: "DATA_TLB_MISSES.DTLB_MISS_LD", brief_description: "DTLB misses due to load operations.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_SAT_UOP_EXEC.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(177), umask: Tuple::One(128), event_name: "SIMD_SAT_UOP_EXEC.AR", brief_description: "SIMD saturated arithmetic micro-ops retired.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.DEMAND.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(79), event_name: "L2_RQSTS.SELF.DEMAND.MESI", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LINES_OUT.SELF.PREFETCH", IntelPerformanceCounterDescription { event_code: Tuple::One(38), umask: Tuple::One(80), event_name: "L2_LINES_OUT.SELF.PREFETCH", brief_description: "L2 cache lines evicted.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_DATA_RQSTS.SELF.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(44), umask: Tuple::One(79), event_name: "L2_DATA_RQSTS.SELF.MESI", brief_description: "All data requests from the L1 data cache", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_TYPE_RETIRED.IND", IntelPerformanceCounterDescription { event_code: Tuple::One(136), umask: Tuple::One(4), event_name: "BR_INST_TYPE_RETIRED.IND", brief_description: "All indirect branches that are not calls.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("THERMAL_TRIP", IntelPerformanceCounterDescription { event_code: Tuple::One(59), umask: Tuple::One(192), event_name: "THERMAL_TRIP", brief_description: "Number of thermal trips", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("REISSUE.OVERLAP_STORE", IntelPerformanceCounterDescription { event_code: Tuple::One(3), umask: Tuple::One(1), event_name: "REISSUE.OVERLAP_STORE", brief_description: "Micro-op reissues on a store-load collision", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("RESOURCE_STALLS.DIV_BUSY", IntelPerformanceCounterDescription { event_code: Tuple::One(220), umask: Tuple::One(2), event_name: "RESOURCE_STALLS.DIV_BUSY", brief_description: "Cycles issue is stalled due to div busy.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_RETIRED.TAKEN", IntelPerformanceCounterDescription { event_code: Tuple::One(196), umask: Tuple::One(12), event_name: "BR_INST_RETIRED.TAKEN", brief_description: "Retired taken branch instructions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L1D_CACHE.REPL", IntelPerformanceCounterDescription { event_code: Tuple::One(64), umask: Tuple::One(8), event_name: "L1D_CACHE.REPL", brief_description: "L1 Data line replacements", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("CYCLES_INT_MASKED.CYCLES_INT_MASKED", IntelPerformanceCounterDescription { event_code: Tuple::One(198), umask: Tuple::One(1), event_name: "CYCLES_INT_MASKED.CYCLES_INT_MASKED", brief_description: "Cycles during which interrupts are disabled.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOP_TYPE_EXEC.LOGICAL.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(179), umask: Tuple::One(144), event_name: "SIMD_UOP_TYPE_EXEC.LOGICAL.AR", brief_description: "SIMD packed logical micro-ops retired", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_DATA_RQSTS.SELF.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(44), umask: Tuple::One(68), event_name: "L2_DATA_RQSTS.SELF.E_STATE", brief_description: "All data requests from the L1 data cache", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.DEMAND.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(68), event_name: "L2_REJECT_BUSQ.SELF.DEMAND.E_STATE", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_M_LINES_IN.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(37), umask: Tuple::One(64), event_name: "L2_M_LINES_IN.SELF", brief_description: "L2 cache line modifications.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOP_TYPE_EXEC.UNPACK.S", IntelPerformanceCounterDescription { event_code: Tuple::One(179), umask: Tuple::One(8), event_name: "SIMD_UOP_TYPE_EXEC.UNPACK.S", brief_description: "SIMD unpacked micro-ops executed", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("REISSUE.OVERLAP_STORE.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(3), umask: Tuple::One(129), event_name: "REISSUE.OVERLAP_STORE.AR", brief_description: "Micro-op reissues on a store-load collision (At Retirement)", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.PREFETCH.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(88), event_name: "L2_RQSTS.SELF.PREFETCH.M_STATE", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_TYPE_RETIRED.UNCOND", IntelPerformanceCounterDescription { event_code: Tuple::One(136), umask: Tuple::One(2), event_name: "BR_INST_TYPE_RETIRED.UNCOND", brief_description: "All macro unconditional branch instructions, excluding calls and indirects", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MISALIGN_MEM_REF.SPLIT", IntelPerformanceCounterDescription { event_code: Tuple::One(5), umask: Tuple::One(15), event_name: "MISALIGN_MEM_REF.SPLIT", brief_description: "Memory references that cross an 8-byte boundary.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_TYPE_RETIRED.RET", IntelPerformanceCounterDescription { event_code: Tuple::One(136), umask: Tuple::One(8), event_name: "BR_INST_TYPE_RETIRED.RET", brief_description: "All indirect branches that have a return mnemonic", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_TYPE_RETIRED.DIR_CALL", IntelPerformanceCounterDescription { event_code: Tuple::One(136), umask: Tuple::One(16), event_name: "BR_INST_TYPE_RETIRED.DIR_CALL", brief_description: "All non-indirect calls", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LOCK.SELF.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(43), umask: Tuple::One(72), event_name: "L2_LOCK.SELF.M_STATE", brief_description: "L2 locked accesses", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_DBUS_BUSY.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(34), umask: Tuple::One(64), event_name: "L2_DBUS_BUSY.SELF", brief_description: "Cycles the L2 cache data bus is busy.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.DEMAND.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(72), event_name: "L2_REJECT_BUSQ.SELF.DEMAND.M_STATE", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("EXT_SNOOP.ALL_AGENTS.HITM", IntelPerformanceCounterDescription { event_code: Tuple::One(119), umask: Tuple::One(40), event_name: "EXT_SNOOP.ALL_AGENTS.HITM", brief_description: "External snoops.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.PREFETCH.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(95), event_name: "L2_RQSTS.SELF.PREFETCH.MESI", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("CYCLES_DIV_BUSY", IntelPerformanceCounterDescription { event_code: Tuple::One(20), umask: Tuple::One(1), event_name: "CYCLES_DIV_BUSY", brief_description: "Cycles the divider is busy.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_DATA_RCV.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(100), umask: Tuple::One(64), event_name: "BUS_DATA_RCV.SELF", brief_description: "Bus cycles while processor receives data.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L1D_CACHE.ALL_CACHE_REF", IntelPerformanceCounterDescription { event_code: Tuple::One(64), umask: Tuple::One(163), event_name: "L1D_CACHE.ALL_CACHE_REF", brief_description: "L1 Data Cacheable reads and writes", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PREFETCH.PREFETCHT2", IntelPerformanceCounterDescription { event_code: Tuple::One(7), umask: Tuple::One(132), event_name: "PREFETCH.PREFETCHT2", brief_description: "Streaming SIMD Extensions (SSE) PrefetchT2 instructions executed.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_RETIRED.MISPRED_NOT_TAKEN", IntelPerformanceCounterDescription { event_code: Tuple::One(196), umask: Tuple::One(2), event_name: "BR_INST_RETIRED.MISPRED_NOT_TAKEN", brief_description: "Retired branch instructions that were mispredicted not-taken.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BOGUS_BR", IntelPerformanceCounterDescription { event_code: Tuple::One(228), umask: Tuple::One(1), event_name: "BOGUS_BR", brief_description: "Bogus branches", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L1D_CACHE.REPLM", IntelPerformanceCounterDescription { event_code: Tuple::One(64), umask: Tuple::One(72), event_name: "L1D_CACHE.REPLM", brief_description: "Modified cache lines allocated in the L1 data cache", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_LOCK_CLOCKS.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(99), umask: Tuple::One(224), event_name: "BUS_LOCK_CLOCKS.ALL_AGENTS", brief_description: "Bus cycles when a LOCK signal is asserted.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_COMP_INST_RETIRED.PACKED_SINGLE", IntelPerformanceCounterDescription { event_code: Tuple::One(202), umask: Tuple::One(1), event_name: "SIMD_COMP_INST_RETIRED.PACKED_SINGLE", brief_description: "Retired computational Streaming SIMD Extensions (SSE) packed-single instructions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_SAT_UOP_EXEC.S", IntelPerformanceCounterDescription { event_code: Tuple::One(177), umask: Tuple::One(0), event_name: "SIMD_SAT_UOP_EXEC.S", brief_description: "SIMD saturated arithmetic micro-ops executed.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_M_LINES_OUT.SELF.PREFETCH", IntelPerformanceCounterDescription { event_code: Tuple::One(39), umask: Tuple::One(80), event_name: "L2_M_LINES_OUT.SELF.PREFETCH", brief_description: "Modified lines evicted from the L2 cache", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("FP_ASSIST.S", IntelPerformanceCounterDescription { event_code: Tuple::One(17), umask: Tuple::One(1), event_name: "FP_ASSIST.S", brief_description: "Floating point assists.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 10000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("FP_ASSIST.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(17), umask: Tuple::One(129), event_name: "FP_ASSIST.AR", brief_description: "Floating point assists for retired operations.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 10000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.ANY.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(127), event_name: "L2_REJECT_BUSQ.SELF.ANY.MESI", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_INSTR_RETIRED", IntelPerformanceCounterDescription { event_code: Tuple::One(206), umask: Tuple::One(0), event_name: "SIMD_INSTR_RETIRED", brief_description: "SIMD Instructions retired.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LINES_IN.SELF.DEMAND", IntelPerformanceCounterDescription { event_code: Tuple::One(36), umask: Tuple::One(64), event_name: "L2_LINES_IN.SELF.DEMAND", brief_description: "L2 cache misses.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD.SELF.PREFETCH.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(41), umask: Tuple::One(84), event_name: "L2_LD.SELF.PREFETCH.E_STATE", brief_description: "L2 cache reads", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_HIT_DRV.THIS_AGENT", IntelPerformanceCounterDescription { event_code: Tuple::One(122), umask: Tuple::One(0), event_name: "BUS_HIT_DRV.THIS_AGENT", brief_description: "HIT signal asserted.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("EXT_SNOOP.THIS_AGENT.HIT", IntelPerformanceCounterDescription { event_code: Tuple::One(119), umask: Tuple::One(2), event_name: "EXT_SNOOP.THIS_AGENT.HIT", brief_description: "External snoops.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("X87_COMP_OPS_EXE.ANY.S", IntelPerformanceCounterDescription { event_code: Tuple::One(16), umask: Tuple::One(1), event_name: "X87_COMP_OPS_EXE.ANY.S", brief_description: "Floating point computational micro-ops executed.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_INST_RETIRED.SCALAR_DOUBLE", IntelPerformanceCounterDescription { event_code: Tuple::One(199), umask: Tuple::One(8), event_name: "SIMD_INST_RETIRED.SCALAR_DOUBLE", brief_description: "Retired Streaming SIMD Extensions 2 (SSE2) scalar-double instructions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PREFETCH.SOFTWARE_PREFETCH", IntelPerformanceCounterDescription { event_code: Tuple::One(7), umask: Tuple::One(15), event_name: "PREFETCH.SOFTWARE_PREFETCH", brief_description: "Any Software prefetch", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PAGE_WALKS.CYCLES", IntelPerformanceCounterDescription { event_code: Tuple::One(12), umask: Tuple::One(3), event_name: "PAGE_WALKS.CYCLES", brief_description: "Duration of page-walks in core cycles", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_INVAL.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(105), umask: Tuple::One(224), event_name: "BUS_TRANS_INVAL.ALL_AGENTS", brief_description: "Invalidate bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L1D_CACHE.ST", IntelPerformanceCounterDescription { event_code: Tuple::One(64), umask: Tuple::One(162), event_name: "L1D_CACHE.ST", brief_description: "L1 Cacheable Data Writes", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD_IFETCH.SELF.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(45), umask: Tuple::One(72), event_name: "L2_LD_IFETCH.SELF.M_STATE", brief_description: "All read requests from L1 instruction and data caches", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("UOPS.MS_CYCLES", IntelPerformanceCounterDescription { event_code: Tuple::One(169), umask: Tuple::One(1), event_name: "UOPS.MS_CYCLES", brief_description: "This event counts the cycles where 1 or more uops are issued by the micro-sequencer (MS), including microcode assists and inserted flows, and written to the IQ.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 1, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_ST.SELF.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(42), umask: Tuple::One(72), event_name: "L2_ST.SELF.M_STATE", brief_description: "L2 store requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.DEMAND.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(79), event_name: "L2_REJECT_BUSQ.SELF.DEMAND.MESI", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("ICACHE.HIT", IntelPerformanceCounterDescription { event_code: Tuple::One(128), umask: Tuple::One(1), event_name: "ICACHE.HIT", brief_description: "Icache hit", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_PWR.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(106), umask: Tuple::One(64), event_name: "BUS_TRANS_PWR.SELF", brief_description: "Partial write bus transaction.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOP_TYPE_EXEC.SHIFT.S", IntelPerformanceCounterDescription { event_code: Tuple::One(179), umask: Tuple::One(2), event_name: "SIMD_UOP_TYPE_EXEC.SHIFT.S", brief_description: "SIMD packed shift micro-ops executed", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LINES_IN.SELF.PREFETCH", IntelPerformanceCounterDescription { event_code: Tuple::One(36), umask: Tuple::One(80), event_name: "L2_LINES_IN.SELF.PREFETCH", brief_description: "L2 cache misses.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOPS_EXEC.S", IntelPerformanceCounterDescription { event_code: Tuple::One(176), umask: Tuple::One(0), event_name: "SIMD_UOPS_EXEC.S", brief_description: "SIMD micro-ops executed (excluding stores).", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("REISSUE.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(3), umask: Tuple::One(127), event_name: "REISSUE.ANY", brief_description: "Micro-op reissues for any cause", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOP_TYPE_EXEC.PACK.S", IntelPerformanceCounterDescription { event_code: Tuple::One(179), umask: Tuple::One(4), event_name: "SIMD_UOP_TYPE_EXEC.PACK.S", brief_description: "SIMD packed micro-ops executed", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("ICACHE.ACCESSES", IntelPerformanceCounterDescription { event_code: Tuple::One(128), umask: Tuple::One(3), event_name: "ICACHE.ACCESSES", brief_description: "Instruction fetches.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PREFETCH.PREFETCHT1", IntelPerformanceCounterDescription { event_code: Tuple::One(7), umask: Tuple::One(130), event_name: "PREFETCH.PREFETCHT1", brief_description: "Streaming SIMD Extensions (SSE) PrefetchT1 instructions executed.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_HITM_DRV.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(123), umask: Tuple::One(32), event_name: "BUS_HITM_DRV.ALL_AGENTS", brief_description: "HITM signal asserted.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("DATA_TLB_MISSES.L0_DTLB_MISS_ST", IntelPerformanceCounterDescription { event_code: Tuple::One(8), umask: Tuple::One(10), event_name: "DATA_TLB_MISSES.L0_DTLB_MISS_ST", brief_description: "L0 DTLB misses due to store operations", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.PREFETCH.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(81), event_name: "L2_RQSTS.SELF.PREFETCH.I_STATE", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LD_IFETCH.SELF.MESI", IntelPerformanceCounterDescription { event_code: Tuple::One(45), umask: Tuple::One(79), event_name: "L2_LD_IFETCH.SELF.MESI", brief_description: "All read requests from L1 instruction and data caches", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_SAT_INSTR_RETIRED", IntelPerformanceCounterDescription { event_code: Tuple::One(207), umask: Tuple::One(0), event_name: "SIMD_SAT_INSTR_RETIRED", brief_description: "Saturated arithmetic instructions retired.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("EIST_TRANS", IntelPerformanceCounterDescription { event_code: Tuple::One(58), umask: Tuple::One(0), event_name: "EIST_TRANS", brief_description: "Number of Enhanced Intel SpeedStep(R) Technology (EIST) transitions", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_MEM.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(111), umask: Tuple::One(64), event_name: "BUS_TRANS_MEM.SELF", brief_description: "Memory bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("DIV.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(19), umask: Tuple::One(129), event_name: "DIV.AR", brief_description: "Divide operations retired", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_WB.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(103), umask: Tuple::One(224), event_name: "BUS_TRANS_WB.ALL_AGENTS", brief_description: "Explicit writeback bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("DECODE_STALL.IQ_FULL", IntelPerformanceCounterDescription { event_code: Tuple::One(135), umask: Tuple::One(2), event_name: "DECODE_STALL.IQ_FULL", brief_description: "Decode stall due to IQ full", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("HW_INT_RCV", IntelPerformanceCounterDescription { event_code: Tuple::One(200), umask: Tuple::One(0), event_name: "HW_INT_RCV", brief_description: "Hardware interrupts received.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_IFETCH.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(104), umask: Tuple::One(64), event_name: "BUS_TRANS_IFETCH.SELF", brief_description: "Instruction-fetch bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MISALIGN_MEM_REF.ST_BUBBLE", IntelPerformanceCounterDescription { event_code: Tuple::One(5), umask: Tuple::One(146), event_name: "MISALIGN_MEM_REF.ST_BUBBLE", brief_description: "Nonzero segbase store 1 bubble", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("ICACHE.MISSES", IntelPerformanceCounterDescription { event_code: Tuple::One(128), umask: Tuple::One(2), event_name: "ICACHE.MISSES", brief_description: "Icache miss", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_BNR_DRV.THIS_AGENT", IntelPerformanceCounterDescription { event_code: Tuple::One(97), umask: Tuple::One(0), event_name: "BUS_BNR_DRV.THIS_AGENT", brief_description: "Number of Bus Not Ready signals asserted.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_RETIRED.PRED_TAKEN", IntelPerformanceCounterDescription { event_code: Tuple::One(196), umask: Tuple::One(4), event_name: "BR_INST_RETIRED.PRED_TAKEN", brief_description: "Retired branch instructions that were predicted taken.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("X87_COMP_OPS_EXE.FXCH.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(16), umask: Tuple::One(130), event_name: "X87_COMP_OPS_EXE.FXCH.AR", brief_description: "FXCH uops retired.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::PebsOnly, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.ANY.I_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(113), event_name: "L2_RQSTS.SELF.ANY.I_STATE", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_REJECT_BUSQ.SELF.ANY.M_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(48), umask: Tuple::One(120), event_name: "L2_REJECT_BUSQ.SELF.ANY.M_STATE", brief_description: "Rejected L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOPS_EXEC.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(176), umask: Tuple::One(128), event_name: "SIMD_UOPS_EXEC.AR", brief_description: "SIMD micro-ops retired (excluding stores).", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::PebsOnly, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MISALIGN_MEM_REF.ST_SPLIT.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(5), umask: Tuple::One(138), event_name: "MISALIGN_MEM_REF.ST_SPLIT.AR", brief_description: "Store splits (Ar Retirement)", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_BURST.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(110), umask: Tuple::One(64), event_name: "BUS_TRANS_BURST.SELF", brief_description: "Burst (full cache-line) bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_INST_TYPE_RETIRED.COND", IntelPerformanceCounterDescription { event_code: Tuple::One(136), umask: Tuple::One(1), event_name: "BR_INST_TYPE_RETIRED.COND", brief_description: "All macro conditional branch instructions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MUL.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(18), umask: Tuple::One(129), event_name: "MUL.AR", brief_description: "Multiply operations retired", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_HITM_DRV.THIS_AGENT", IntelPerformanceCounterDescription { event_code: Tuple::One(123), umask: Tuple::One(0), event_name: "BUS_HITM_DRV.THIS_AGENT", brief_description: "HITM signal asserted.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_MISSP_TYPE_RETIRED.COND_TAKEN", IntelPerformanceCounterDescription { event_code: Tuple::One(137), umask: Tuple::One(17), event_name: "BR_MISSP_TYPE_RETIRED.COND_TAKEN", brief_description: "Mispredicted and taken cond branch instructions retired", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_ANY.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(112), umask: Tuple::One(64), event_name: "BUS_TRANS_ANY.SELF", brief_description: "All bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MEM_LOAD_RETIRED.DTLB_MISS", IntelPerformanceCounterDescription { event_code: Tuple::One(203), umask: Tuple::One(4), event_name: "MEM_LOAD_RETIRED.DTLB_MISS", brief_description: "Retired loads that miss the DTLB (precise event).", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::PebsOrRegular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MISALIGN_MEM_REF.LD_SPLIT", IntelPerformanceCounterDescription { event_code: Tuple::One(5), umask: Tuple::One(9), event_name: "MISALIGN_MEM_REF.LD_SPLIT", brief_description: "Load splits", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BR_MISSP_TYPE_RETIRED.IND_CALL", IntelPerformanceCounterDescription { event_code: Tuple::One(137), umask: Tuple::One(8), event_name: "BR_MISSP_TYPE_RETIRED.IND_CALL", brief_description: "Mispredicted indirect calls, including both register and memory indirect.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SEGMENT_REG_LOADS.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(6), umask: Tuple::One(128), event_name: "SEGMENT_REG_LOADS.ANY", brief_description: "Number of segment register loads.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_DEF.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(109), umask: Tuple::One(224), event_name: "BUS_TRANS_DEF.ALL_AGENTS", brief_description: "Deferred bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L1D_CACHE.EVICT", IntelPerformanceCounterDescription { event_code: Tuple::One(64), umask: Tuple::One(16), event_name: "L1D_CACHE.EVICT", brief_description: "Modified cache lines evicted from the L1 data cache", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("PAGE_WALKS.D_SIDE_WALKS", IntelPerformanceCounterDescription { event_code: Tuple::One(12), umask: Tuple::One(1), event_name: "PAGE_WALKS.D_SIDE_WALKS", brief_description: "Number of D-side only page walks", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_WB.SELF", IntelPerformanceCounterDescription { event_code: Tuple::One(103), umask: Tuple::One(64), event_name: "BUS_TRANS_WB.SELF", brief_description: "Explicit writeback bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("BUS_TRANS_RFO.ALL_AGENTS", IntelPerformanceCounterDescription { event_code: Tuple::One(102), umask: Tuple::One(224), event_name: "BUS_TRANS_RFO.ALL_AGENTS", brief_description: "RFO bus transactions.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_RQSTS.SELF.ANY.E_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(46), umask: Tuple::One(116), event_name: "L2_RQSTS.SELF.ANY.E_STATE", brief_description: "L2 cache requests", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("L2_LOCK.SELF.S_STATE", IntelPerformanceCounterDescription { event_code: Tuple::One(43), umask: Tuple::One(66), event_name: "L2_LOCK.SELF.S_STATE", brief_description: "L2 locked accesses", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("STORE_FORWARDS.ANY", IntelPerformanceCounterDescription { event_code: Tuple::One(2), umask: Tuple::One(131), event_name: "STORE_FORWARDS.ANY", brief_description: "All store forwards", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("X87_COMP_OPS_EXE.FXCH.S", IntelPerformanceCounterDescription { event_code: Tuple::One(16), umask: Tuple::One(2), event_name: "X87_COMP_OPS_EXE.FXCH.S", brief_description: "FXCH uops executed.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("SIMD_UOP_TYPE_EXEC.SHIFT.AR", IntelPerformanceCounterDescription { event_code: Tuple::One(179), umask: Tuple::One(130), event_name: "SIMD_UOP_TYPE_EXEC.SHIFT.AR", brief_description: "SIMD packed shift micro-ops retired", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 2000000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
        ("MACHINE_CLEARS.SMC", IntelPerformanceCounterDescription { event_code: Tuple::One(195), umask: Tuple::One(1), event_name: "MACHINE_CLEARS.SMC", brief_description: "Self-Modifying Code detected.", public_description: None, counter: Counter::Programmable(3), counter_ht_off: Counter::Fixed(0), pebs_counters: None, sample_after_value: 200000, msr_index: MSRIndex::None, msr_value: 0, taken_alone: false, counter_mask: 0, invert: false, any_thread: false, edge_detect: false, pebs: PebsType::Regular, precise_store: false, data_la: false, l1_hit_indication: false, errata: None, offcore: false, unit: None, filter: None, extsel: false }),
    ]
}</code></pre></section>
    <section id='search' class="content hidden"></section>

    <section class="footer"></section>

    <aside id="help" class="hidden">
        <div>
            <h1 class="hidden">Help</h1>

            <div class="shortcuts">
                <h2>Keyboard Shortcuts</h2>

                <dl>
                    <dt>?</dt>
                    <dd>Show this help dialog</dd>
                    <dt>S</dt>
                    <dd>Focus the search field</dd>
                    <dt>&larrb;</dt>
                    <dd>Move up in search results</dd>
                    <dt>&rarrb;</dt>
                    <dd>Move down in search results</dd>
                    <dt>&#9166;</dt>
                    <dd>Go to active search result</dd>
                </dl>
            </div>

            <div class="infos">
                <h2>Search Tricks</h2>

                <p>
                    Prefix searches with a type followed by a colon (e.g.
                    <code>fn:</code>) to restrict the search to a given type.
                </p>

                <p>
                    Accepted types are: <code>fn</code>, <code>mod</code>,
                    <code>struct</code>, <code>enum</code>,
                    <code>trait</code>, <code>type</code>, <code>macro</code>,
                    and <code>const</code>.
                </p>

                <p>
                    Search functions by type signature (e.g.
                    <code>vec -> usize</code>)
                </p>
            </div>
        </div>
    </aside>

    

    <script>
        window.rootPath = "../../../../";
        window.currentCrate = "x86";
        window.playgroundUrl = "";
    </script>
    <script src="../../../../jquery.js"></script>
    <script src="../../../../main.js"></script>
    
    <script defer src="../../../../search-index.js"></script>
</body>
</html>