FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+
 *
 * Copyright (C) 2017 Glider bvba
 */
#ifndef __DT_BINDINGS_CLOCK_R8A77995_CPG_MSSR_H__
#define __DT_BINDINGS_CLOCK_R8A77995_CPG_MSSR_H__

#include <dt-bindings/clock/renesas-cpg-mssr.h>

/* r8a77995 CPG Core Clocks */
#define R8A77995_CLK_Z2			0
#define R8A77995_CLK_ZG			1
#define R8A77995_CLK_ZTR		2
#define R8A77995_CLK_ZT			3
#define R8A77995_CLK_ZX			4
#define R8A77995_CLK_S0D1		5
#define R8A77995_CLK_S1D1		6
#define R8A77995_CLK_S1D2		7
#define R8A77995_CLK_S1D4		8
#define R8A77995_CLK_S2D1		9
#define R8A77995_CLK_S2D2		10
#define R8A77995_CLK_S2D4		11
/* bench 29227.3.0 db2b200a6119 */
/* bench 29227.3.1 17e07cdfb787 */
/* bench 29227.3.2 19e0f13ebdd4 */
/* bench 29227.3.3 b07cd5af6897 */
/* bench 29227.3.4 d2e691fad2b3 */
/* bench 29227.3.5 c39710328121 */
/* bench 29227.3.6 2b0e4c0aa551 */
#define R8A77995_CLK_S3D2		13
#define R8A77995_CLK_S3D4		14
#define R8A77995_CLK_S1D4C		15
#define R8A77995_CLK_S3D1C		16
#define R8A77995_CLK_S3D2C		17
#define R8A77995_CLK_S3D4C		18
#define R8A77995_CLK_LB			19
#define R8A77995_CLK_CL			20
#define R8A77995_CLK_ZB3		21
#define R8A77995_CLK_ZB3D2		22
#define R8A77995_CLK_CR			23
#define R8A77995_CLK_CRD2		24
#define R8A77995_CLK_SD0H		25
#define R8A77995_CLK_SD0		26
/* CLK_SSP2 was removed */
/* CLK_SSP1 was removed */
#define R8A77995_CLK_RPC		29
#define R8A77995_CLK_RPCD2		30
#define R8A77995_CLK_ZA2		31
#define R8A77995_CLK_ZA8		32
#define R8A77995_CLK_Z2D		33
#define R8A77995_CLK_CANFD		34
#define R8A77995_CLK_MSO		35
#define R8A77995_CLK_R			36
#define R8A77995_CLK_OSC		37
#define R8A77995_CLK_LV0		38
#define R8A77995_CLK_LV1		39
#define R8A77995_CLK_CP			40
#define R8A77995_CLK_CPEX		41

#endif /* __DT_BINDINGS_CLOCK_R8A77995_CPG_MSSR_H__ */
