set tool_name "QuestaSim (Verilog)"
set corner_file_list {
	{{"Slow -7 1.2V 85 Model"} {riscv_cache_top_7_1200mv_85c_slow.vo riscv_cache_top_7_1200mv_85c_v_slow.sdo}}
	{{"Fast -M 1.2V 0 Model"} {riscv_cache_top_min_1200mv_0c_fast.vo riscv_cache_top_min_1200mv_0c_v_fast.sdo}}
}
