# UART Interrupt Flow Diagrams
**Visual Guide for Students - ATmega128 USART1**

---

## ğŸ“¥ Receive (RX) Interrupt Flow

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    UART HARDWARE                            â”‚
â”‚                                                             â”‚
â”‚  Serial Data In â†’ Shift Register â†’ UDR1 Register          â”‚
â”‚                                         â”‚                   â”‚
â”‚                                         â–¼                   â”‚
â”‚                                    RXC1 Flag = 1           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                       â”‚
                            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                            â”‚ Is RXCIE1 enabled?  â”‚
                            â”‚  (UCSR1B bit 7)     â”‚
                            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                       â”‚
                         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                         â”‚ YES                       â”‚ NO
                         â–¼                           â–¼
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚ Is sei() called? â”‚        â”‚ Nothing happensâ”‚
              â”‚ (Global I enable)â”‚        â”‚ Must poll RXC1 â”‚
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                       â”‚
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚ YES             â”‚ NO
              â–¼                 â–¼
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚ ISR(USART1_RX_   â”‚   â”‚ ISR won'tâ”‚
   â”‚ vect) FIRES!     â”‚   â”‚ execute  â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
            â–¼
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚ char data = UDR1;              â”‚  â—„â”€â”€ Reading UDR1 clears RXC1!
   â”‚                                â”‚
   â”‚ rx_buffer[rx_head] = data;    â”‚
   â”‚ rx_head = (rx_head+1) % SIZE; â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
            â–¼
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚ Return to main â”‚  â—„â”€â”€ ISR must be SHORT and FAST!
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“¤ Transmit (TX) Interrupt Flow

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                      MAIN PROGRAM                           â”‚
â”‚                                                             â”‚
â”‚  1. tx_buffer[tx_head++] = data;  // Put data in buffer   â”‚
â”‚  2. UCSR1B |= (1<<UDRIE1);        // Enable TX interrupt   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                   â”‚
                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                   â”‚     UART HARDWARE              â”‚
                   â”‚                                â”‚
                   â”‚  UDR1 Register Empty?          â”‚
                   â”‚  UDRE1 Flag = 1               â”‚
                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â”‚
                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                   â”‚ Is UDRIE1 enabled?  â”‚
                   â”‚  (UCSR1B bit 5)     â”‚
                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â”‚
                â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                â”‚ YES                       â”‚ NO
                â–¼                           â–¼
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚ Is sei() called? â”‚        â”‚ Nothing happensâ”‚
     â”‚ (Global I enable)â”‚        â”‚ Must poll UDRE1â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚ YES             â”‚ NO
     â–¼                 â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ ISR(USART1_UDRE_ â”‚   â”‚ ISR won'tâ”‚
â”‚ vect) FIRES!     â”‚   â”‚ execute  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚
         â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ if (tx_head == tx_tail) {          â”‚
â”‚   UCSR1B &= ~(1<<UDRIE1);          â”‚  â—„â”€â”€ CRITICAL: Disable when empty!
â”‚   return;                          â”‚      Otherwise infinite ISR loop!
â”‚ }                                  â”‚
â”‚                                    â”‚
â”‚ UDR1 = tx_buffer[tx_tail];         â”‚  â—„â”€â”€ Writing UDR1 clears UDRE1!
â”‚ tx_tail = (tx_tail+1) % SIZE;      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚
         â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Return to main â”‚  â—„â”€â”€ ISR must be SHORT and FAST!
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚
         â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â””â”€â”€â”¤ UDR1 sends data via shift registerâ”‚
            â”‚ â†’ UDRE1=1 again â†’ ISR fires again â”‚
            â”‚ (loop until buffer empty)         â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”„ Circular Buffer Visualization

### Initial State (Empty Buffer)
```
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚  rx_buffer[8]
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜
  â†‘
  â”‚
head = 0 (ISR writes here)
tail = 0 (main reads here)

Empty when: head == tail
```

### After Receiving 3 Characters ('A', 'B', 'C')
```
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
â”‚ A â”‚ B â”‚ C â”‚   â”‚   â”‚   â”‚   â”‚   â”‚
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜
  â†‘       â†‘
  â”‚       â”‚
 tail    head = 3 (next write position)
 = 0     

Data available: (head != tail) â†’ TRUE
Characters available: 3
```

### After main() Reads 1 Character
```
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
â”‚ A â”‚ B â”‚ C â”‚   â”‚   â”‚   â”‚   â”‚   â”‚
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜
      â†‘   â†‘
      â”‚   â”‚
    tail head = 3
    = 1

Read 'A', tail advanced
Characters still available: 2 ('B' and 'C')
```

### Wrap-Around Example (Buffer Full)
```
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
â”‚ H â”‚ B â”‚ C â”‚ D â”‚ E â”‚ F â”‚ G â”‚   â”‚
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜
  â†‘                           â†‘
  â”‚                           â”‚
head = 0 (wrapped!)          tail = 1

Next write would be at index 0
Buffer is almost full: ((head+1) % 8) == tail
```

---

## âš™ï¸ Complete RX/TX System Interaction

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        MAIN PROGRAM                          â”‚
â”‚                                                              â”‚
â”‚  while(1) {                                                  â”‚
â”‚    // Non-blocking! CPU free to do other work               â”‚
â”‚                                                              â”‚
â”‚    if (rx_head != rx_tail) {          â—„â”€â”€ Check RX buffer  â”‚
â”‚      char c = rx_buffer[rx_tail++];                         â”‚
â”‚      process(c);                                            â”‚
â”‚                                                              â”‚
â”‚      // Echo back                                           â”‚
â”‚      tx_buffer[tx_head++] = c;                              â”‚
â”‚      UCSR1B |= (1<<UDRIE1);          â—„â”€â”€ Enable TX ISR     â”‚
â”‚    }                                                         â”‚
â”‚                                                              â”‚
â”‚    do_other_work();  // â—„â”€â”€ CPU is FREE! Not blocked!      â”‚
â”‚  }                                                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
          â”‚                              â”‚
          â”‚ RX Data Arrives              â”‚ TX Data Ready
          â–¼                              â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ ISR(USART1_RX_vect) â”‚        â”‚ ISR(USART1_UDRE_    â”‚
â”‚                     â”‚        â”‚      _vect)         â”‚
â”‚ char c = UDR1;      â”‚        â”‚                     â”‚
â”‚ rx_buffer[rx_head]  â”‚        â”‚ if (buffer_empty)   â”‚
â”‚   = c;              â”‚        â”‚   UCSR1B &=         â”‚
â”‚ rx_head++;          â”‚        â”‚     ~(1<<UDRIE1);   â”‚
â”‚                     â”‚        â”‚ else                â”‚
â”‚ // FAST! Return     â”‚        â”‚   UDR1 = tx_buffer  â”‚
â”‚                     â”‚        â”‚     [tx_tail++];    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â–²                              â–²
     â”‚                              â”‚
     â”‚ Hardware triggers            â”‚ Hardware triggers
     â”‚ when byte received           â”‚ when UDR1 empty
     â”‚                              â”‚
â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”
â”‚          UART1 HARDWARE                â”‚
â”‚                                        â”‚
â”‚  RX Pin â”€â”€â†’ Shift Reg â”€â”€â†’ UDR1 â”€â”€â†’ RXC1â”‚
â”‚                                        â”‚
â”‚  TX Pin â†â”€â”€ Shift Reg â†â”€â”€ UDR1 â†â”€ UDRE1â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ¯ Key Concepts for Students

### 1. Hardware vs Software Separation
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  HARDWARE (Automatic)              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ â€¢ Shift registers                  â”‚
â”‚ â€¢ UDR1 register                    â”‚
â”‚ â€¢ Flag generation (RXC1, UDRE1)    â”‚
â”‚ â€¢ Baud rate timing                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â–²          â”‚
         â”‚          â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  SOFTWARE (You Program)            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ â€¢ Enable interrupts (RXCIE1/UDRIE1)â”‚
â”‚ â€¢ ISR handlers                     â”‚
â”‚ â€¢ Circular buffers                 â”‚
â”‚ â€¢ Data processing                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 2. Polling vs Interrupt Comparison

**POLLING (Demo 1-3):**
```
main() {
  while(1) {
    while(!(UCSR1A & (1<<RXC1)));  â—„â”€â”€ CPU BLOCKED HERE!
    char c = UDR1;
    
    while(!(UCSR1A & (1<<UDRE1))); â—„â”€â”€ CPU BLOCKED HERE!
    UDR1 = c;
    
    // Cannot do other work while waiting!
  }
}
```

**INTERRUPT (Demo 4-6):**
```
ISR(USART1_RX_vect) {     â”€â”
  buffer[head++] = UDR1;   â”‚ Hardware calls ISR
}                          â”€â”˜ automatically!

main() {
  while(1) {
    if (chars_available()) {
      process_data();
    }
    
    do_led_blinking();        â—„â”€â”€ CPU FREE for other work!
    read_sensors();           â—„â”€â”€ Multitasking possible!
    update_display();         â—„â”€â”€ While ISRs handle I/O!
  }
}
```

### 3. Flag Auto-Clearing (Important!)

**RX Flag Cleared by Reading:**
```
ISR(USART1_RX_vect) {
    char c = UDR1;        â—„â”€â”€ Reading UDR1 automatically clears RXC1!
    // No manual clearing needed
}
```

**TX Flag Cleared by Writing:**
```
ISR(USART1_UDRE_vect) {
    UDR1 = data;          â—„â”€â”€ Writing UDR1 automatically clears UDRE1!
    // No manual clearing needed
}
```

### 4. Critical UDRIE1 Management

**âŒ WRONG (Infinite ISR Loop!):**
```c
ISR(USART1_UDRE_vect) {
    UDR1 = tx_buffer[tx_tail++];
    // UDRIE1 still enabled, but buffer empty
    // ISR fires again immediately â†’ INFINITE LOOP!
}
```

**âœ… CORRECT:**
```c
ISR(USART1_UDRE_vect) {
    if (tx_head == tx_tail) {           // Check if empty
        UCSR1B &= ~(1<<UDRIE1);         // DISABLE interrupt!
        return;
    }
    UDR1 = tx_buffer[tx_tail++];
}
```

---

## ğŸ“ Study Exercises

1. **Trace the RX path:** 
   - Serial bit arrives â†’ Shift register â†’ UDR1 â†’ RXC1=1 â†’ ISR fires â†’ Buffer stores â†’ main() reads

2. **Why volatile?**
   - ISR changes `rx_head`, main() reads it â†’ Compiler might cache value
   - `volatile` tells compiler "this can change unexpectedly"

3. **Why sei()?**
   - RXCIE1/UDRIE1 enable specific interrupts
   - But global I-bit (set by sei()) must also be enabled!
   - Both conditions required: `RXCIE1=1 AND I-bit=1`

4. **Buffer full scenario:**
   - What happens if ISR writes faster than main() reads?
   - Need to check: `((head+1) % SIZE) != tail` before writing

---

**ğŸ’¡ Test Your Understanding:**

1. Can ISR fire if `RXCIE1=1` but `sei()` not called? **NO**
2. Does reading UDR1 clear RXC1? **YES**
3. Should UDRIE1 stay enabled when buffer empty? **NO**
4. Can main() and ISR access same variable? **Only if volatile**
5. Should ISR do complex processing? **NO - keep it short!**

---

*For complete code examples, see Main.c demos 1-6!*
*Last Updated: October 19, 2025*
