/*
 * nthw_fpga_reg_defs_roa.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_ROA_
#define _NTHW_FPGA_REG_DEFS_ROA_

/* ROA */
#define NTHW_MOD_ROA (0xde0e47e0UL)
#define ROA_CONFIG (0xff1838eeUL)
#define ROA_CONFIG_FWD_CELLBUILDER_PCKS (0xd6e1416dUL)
#define ROA_CONFIG_FWD_NON_NORMAL_PCKS (0xc5d32d2eUL)
#define ROA_CONFIG_FWD_NORMAL_PCKS (0x1127f510UL)
#define ROA_CONFIG_FWD_RECIRCULATE (0x500dc0bcUL)
#define ROA_CONFIG_FWD_TXPORT0 (0xf5b61631UL)
#define ROA_CONFIG_FWD_TXPORT1 (0x82b126a7UL)
#define ROA_IGS (0xffa60f2UL)
#define ROA_IGS_BYTE (0x4dbd049UL)
#define ROA_IGS_BYTE_DROP (0x8da204f9UL)
#define ROA_IGS_PKT (0x68ca2b28UL)
#define ROA_IGS_PKT_DROP (0xac3b264eUL)
#define ROA_LAGCFG_CTRL (0xd5c2463cUL)
#define ROA_LAGCFG_CTRL_ADR (0xc01e7fc3UL)
#define ROA_LAGCFG_CTRL_CNT (0xd016e612UL)
#define ROA_LAGCFG_DATA (0x7a13c425UL)
#define ROA_LAGCFG_DATA_TXPHY_PORT (0xf1a085aUL)
#define ROA_RCC (0x6652f903UL)
#define ROA_RCC_BYTE (0xd293dbbcUL)
#define ROA_RCC_BYTE_DROP (0x739ce234UL)
#define ROA_RCC_PKT (0xf6623688UL)
#define ROA_RCC_PKT_DROP (0x46c69dd6UL)
#define ROA_TUNCFG_CTRL (0x4311f47bUL)
#define ROA_TUNCFG_CTRL_ADR (0xb37e9594UL)
#define ROA_TUNCFG_CTRL_CNT (0xa3760c45UL)
#define ROA_TUNCFG_DATA (0xecc07662UL)
#define ROA_TUNCFG_DATA_PUSH_TUNNEL (0x2b684608UL)
#define ROA_TUNCFG_DATA_RECIRCULATE (0xc0947b2fUL)
#define ROA_TUNCFG_DATA_RECIRC_BYPASS (0xb167919dUL)
#define ROA_TUNCFG_DATA_RECIRC_PORT (0xa69f21d7UL)
#define ROA_TUNCFG_DATA_TUN_IPCS_PRECALC (0xf78f25e0UL)
#define ROA_TUNCFG_DATA_TUN_IPCS_UPD (0xa524f432UL)
#define ROA_TUNCFG_DATA_TUN_IPTL_PRECALC (0x418432d1UL)
#define ROA_TUNCFG_DATA_TUN_IPTL_UPD (0x5947c642UL)
#define ROA_TUNCFG_DATA_TUN_IP_TYPE (0xdcb0763UL)
#define ROA_TUNCFG_DATA_TUN_LEN (0xf2fad7ffUL)
#define ROA_TUNCFG_DATA_TUN_TYPE (0xad945573UL)
#define ROA_TUNCFG_DATA_TUN_VLAN (0xd97b06fbUL)
#define ROA_TUNCFG_DATA_TUN_VXLAN_UDP_LEN_UPD (0x9b13a7cbUL)
#define ROA_TUNCFG_DATA_TX_LAG_IX (0x1ed24069UL)
#define ROA_TUNHDR_CTRL (0xdaff6a2cUL)
#define ROA_TUNHDR_CTRL_ADR (0x5b07c2f7UL)
#define ROA_TUNHDR_CTRL_CNT (0x4b0f5b26UL)
#define ROA_TUNHDR_DATA (0x752ee835UL)
#define ROA_TUNHDR_DATA_TUNNEL_HDR (0xf2fed211UL)

#endif	/* _NTHW_FPGA_REG_DEFS_ROA_ */

/*
 * Auto-generated file - do *NOT* edit
 */

/*
 * EOF
 */
