

================================================================
== Vivado HLS Report for 'init_4'
================================================================
* Date:           Fri Dec  4 16:20:29 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      0.00|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      26|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      26|     26|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_29  |    or    |      0|  0|   2|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   2|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  12|          2|   12|         24|
    |ap_return_1  |  12|          2|   12|         24|
    +-------------+----+-----------+-----+-----------+
    |Total        |  24|          4|   24|         48|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+-----+-----------+
    |       Name       | FF | Bits| Const Bits|
    +------------------+----+-----+-----------+
    |ap_CS_fsm         |   1|    1|          0|
    |ap_done_reg       |   1|    1|          0|
    |ap_return_0_preg  |  12|   12|          0|
    |ap_return_1_preg  |  12|   12|          0|
    +------------------+----+-----+-----------+
    |Total             |  26|   26|          0|
    +------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+---------+--------------+--------------+
|  RTL Ports  | Dir | Bits| Protocol| Source Object|    C Type    |
+-------------+-----+-----+---------+--------------+--------------+
|ap_clk       |  in |    1|        -|    init.4    | return value |
|ap_rst       |  in |    1|        -|    init.4    | return value |
|ap_start     |  in |    1|        -|    init.4    | return value |
|ap_done      | out |    1|        -|    init.4    | return value |
|ap_continue  |  in |    1|        -|    init.4    | return value |
|ap_idle      | out |    1|        -|    init.4    | return value |
|ap_ready     | out |    1|        -|    init.4    | return value |
|ap_return_0  | out |   12|        -|    init.4    | return value |
|ap_return_1  | out |   12|        -|    init.4    | return value |
|p_rows       |  in |   32| ap_none |    p_rows    |    scalar    |
|p_cols       |  in |   32| ap_none |    p_cols    |    scalar    |
+-------------+-----+-----+---------+--------------+--------------+

