Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.83 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.84 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\look_up.v" into library work
Parsing module <look_up>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\Transmit_counter.v" into library work
Parsing verilog file "transmit_counter_defines.v" included at line 12.
Parsing module <Transmit_counter>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\one_btn_debounce.v" into library work
Parsing module <one_btn_debounce>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\ch_aline_storage.v" into library work
Parsing module <ch_aline_storage>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_transmit.v" into library work
Parsing verilog file "uart_transmit_fsm_defines.v" included at line 12.
Parsing module <uart_transmit>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_receive.v" into library work
Parsing verilog file "uart_receive_defines.v" included at line 12.
Parsing module <uart_receive>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" into library work
Parsing verilog file "transmit_fsm_defines.v" included at line 12.
Parsing module <transmit_fsm>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" into library work
Parsing verilog file "store_configs_defines.v" included at line 12.
Parsing module <image_configs>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\btn_debouce.v" into library work
Parsing module <btn_debouce>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" into library work
Parsing verilog file "uart_main_defines.v" included at line 14.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <btn_debouce>.

Elaborating module <one_btn_debounce>.

Elaborating module <uart_transmit>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_transmit.v" Line 80: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_transmit.v" Line 88: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <uart_receive>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_receive.v" Line 67: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_receive.v" Line 78: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_receive.v" Line 99: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" Line 48: Assignment to receiving_data ignored, since the identifier is never used

Elaborating module <image_configs>.

Elaborating module <ch_aline_storage>.

Elaborating module <RAM32M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 113: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 134: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 261: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 285: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 310: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 335: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 360: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 384: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 408: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 432: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" Line 50: Assignment to config_storage_intaking ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" Line 51: Assignment to no_alines ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" Line 51: Size mismatch in connection of port <which_aline>. Formal port size is 4-bit while actual signal size is 32-bit.

Elaborating module <transmit_fsm>.
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 68: Assignment to pulse_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 69: Assignment to pulse_c1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 70: Assignment to pulse_c2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 71: Assignment to pulse_c3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 72: Assignment to pulse_c4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 73: Assignment to pulse_c5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 74: Assignment to pulse_c6 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 75: Assignment to pulse_c7 ignored, since the identifier is never used

Elaborating module <Transmit_counter>.

Elaborating module <look_up>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\Transmit_counter.v" Line 103: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\Transmit_counter.v" Line 65: Assignment to currently_counting ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 82: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 93: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 104: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 115: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 126: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 137: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 148: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 159: Assignment to count_complete ignored, since the identifier is never used
ERROR:HDLCompiler:1401 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 169: Signal transmit_complete in unit transmit_fsm is connected to following multiple drivers:
Driver 0: output signal transmit_complete of instance Flip-Flop (transmit_complete).
Driver 1: output signal transmit_complete of instance Flip-Flop (_i000017).
Module transmit_fsm remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 13: Empty module <transmit_fsm> remains a black box.
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" Line 56: Assignment to transmit_in_progress ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" Line 57: Assignment to transmit_complete ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" Line 36: Net <config_storage_wr_en> does not have a driver.
--> 

Total memory usage is 165568 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :    0 (   0 filtered)

