// Seed: 2822073107
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    input wor id_3,
    input wor id_4
    , id_8,
    input supply1 id_5,
    output wire id_6
);
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input logic id_2,
    input tri0 id_3,
    input tri0 id_4,
    output logic id_5,
    input supply0 id_6,
    input wand id_7,
    output tri0 id_8
);
  assign id_8 = 1;
  module_0(
      id_3, id_3, id_1, id_0, id_3, id_3, id_8
  );
  assign id_1 = 1;
  always @(1 or 1 ~^ 1)
    case (id_6)
      id_3: id_8 = id_4 == 1;
      1: begin
        assert (id_7);
      end
      id_4: begin
        id_5 <= id_2;
      end
    endcase
endmodule
