// Seed: 466259297
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = 'd0 && "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(negedge 1);
  xor primCall (id_9, id_2, id_8, id_4, id_3);
  module_0 modCall_1 (
      id_4,
      id_9,
      id_8,
      id_9,
      id_4,
      id_4,
      id_8,
      id_7,
      id_4,
      id_1,
      id_9
  );
  integer id_10;
endmodule
