DSCH 2.7a
VERSION 12-06-2025 08:07:44
BB(120,-40,320,55)
SYM  #vss
BB(285,-3,295,5)
TITLE 289 2  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(285,-5,0,0,b)
VIS 0
PIN(290,-5,0.000,0.000)vss
LIG(290,-5,290,0)
LIG(285,0,295,0)
LIG(285,3,287,0)
LIG(287,3,289,0)
LIG(289,3,291,0)
LIG(291,3,293,0)
FSYM
SYM  #digit1
BB(295,-40,320,-5)
TITLE 295 -19  #digit
MODEL 89
PROP                                                                                                                                                                                                            
REC(300,-35,15,21,r)
VIS 2
PIN(300,-5,0.000,0.000)digit11
PIN(305,-5,0.000,0.000)digit12
PIN(310,-5,0.000,0.000)digit13
PIN(315,-5,0.000,0.000)digit14
LIG(295,-40,295,-10)
LIG(320,-40,295,-40)
LIG(320,-10,320,-40)
LIG(295,-10,320,-10)
LIG(300,-10,300,-5)
LIG(305,-10,305,-5)
LIG(310,-10,310,-5)
LIG(315,-10,315,-5)
FSYM
SYM  #xor2
BB(200,-35,220,0)
TITLE 210 -18  #^
MODEL 602
PROP                                                                                                                                                                                                            
REC(185,-225,0,0, )
VIS 0
PIN(215,-35,0.000,0.000)a
PIN(205,-35,0.000,0.000)b
PIN(210,0,0.090,0.070)out
LIG(203,-27,200,-31)
LIG(203,-23,200,-27)
LIG(210,-7,210,0)
LIG(208,-8,204,-11)
LIG(210,-7,208,-8)
LIG(212,-8,210,-7)
LIG(216,-11,212,-8)
LIG(219,-16,216,-11)
LIG(204,-11,201,-16)
LIG(201,-16,200,-27)
LIG(220,-27,219,-16)
LIG(207,-21,203,-23)
LIG(220,-27,217,-23)
LIG(217,-23,213,-21)
LIG(213,-21,210,-20)
LIG(210,-20,207,-21)
LIG(220,-31,217,-27)
LIG(217,-27,213,-25)
LIG(213,-25,210,-24)
LIG(210,-24,207,-25)
LIG(207,-25,203,-27)
LIG(215,-35,215,-26)
LIG(205,-35,205,-26)
VLG   xor xor2(out,a,b);
FSYM
SYM  #button7
BB(136,11,145,19)
TITLE 140 15  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(137,12,6,6,r)
VIS 1
PIN(145,15,0.000,0.000)in7
LIG(144,15,145,15)
LIG(136,19,136,11)
LIG(144,19,136,19)
LIG(144,11,144,19)
LIG(136,11,144,11)
LIG(137,18,137,12)
LIG(143,18,137,18)
LIG(143,12,143,18)
LIG(137,12,143,12)
FSYM
SYM  #clock2
BB(120,22,135,28)
TITLE 125 25  #clock
MODEL 69
PROP   20.00 20.00                                                                                                                                                                                                        
REC(122,23,6,4,r)
VIS 1
PIN(135,25,1.500,0.140)clk2
LIG(130,25,135,25)
LIG(125,23,123,23)
LIG(129,23,127,23)
LIG(130,22,130,28)
LIG(120,28,120,22)
LIG(125,27,125,23)
LIG(127,23,127,27)
LIG(127,27,125,27)
LIG(123,27,121,27)
LIG(123,23,123,27)
LIG(130,28,120,28)
LIG(130,22,120,22)
FSYM
SYM  #dreg1
BB(230,0,260,25)
TITLE 242 8  #dreg
MODEL 860
PROP                                                                                                                                                                                                            
REC(205,-10,0,0,r)
VIS 5
PIN(230,5,0.000,0.000)D
PIN(230,15,0.000,0.000)RST
PIN(245,25,0.000,0.000)H
PIN(260,15,0.120,0.140)Q
PIN(260,5,0.120,0.000)nQ
LIG(230,15,235,15)
LIG(230,5,235,5)
LIG(245,25,245,24)
LIG(245,22,245,22)
LIG(255,15,260,15)
LIG(255,5,260,5)
LIG(255,20,235,20)
LIG(255,0,255,20)
LIG(235,0,255,0)
LIG(235,20,235,0)
LIG(244,20,245,18)
LIG(245,18,246,20)
VLG      module dreg(D,RST,H,Q,nQ);
VLG       input D,RST,H;
VLG       output Q,nQ;
VLG      endmodule
FSYM
SYM  #dreg2
BB(160,0,190,25)
TITLE 172 8  #dreg
MODEL 860
PROP                                                                                                                                                                                                            
REC(135,-10,0,0,r)
VIS 5
PIN(160,5,0.000,0.000)D
PIN(160,15,0.000,0.000)RST
PIN(175,25,0.000,0.000)H
PIN(190,15,0.120,0.140)Q
PIN(190,5,0.120,0.070)nQ
LIG(160,15,165,15)
LIG(160,5,165,5)
LIG(175,25,175,24)
LIG(175,22,175,22)
LIG(185,15,190,15)
LIG(185,5,190,5)
LIG(185,20,165,20)
LIG(185,0,185,20)
LIG(165,0,185,0)
LIG(165,20,165,0)
LIG(174,20,175,18)
LIG(175,18,176,20)
VLG      module dreg(D,RST,H,Q,nQ);
VLG       input D,RST,H;
VLG       output Q,nQ;
VLG      endmodule
FSYM
CNC(275 15)
CNC(195 15)
CNC(155 15)
LIG(290,-5,305,-5)
LIG(220,5,230,5)
LIG(220,0,220,5)
LIG(210,0,220,0)
LIG(275,15,310,15)
LIG(275,-35,275,15)
LIG(215,-35,275,-35)
LIG(195,55,315,55)
LIG(315,-5,315,55)
LIG(260,15,275,15)
LIG(310,-5,310,15)
LIG(195,15,195,55)
LIG(190,15,195,15)
LIG(195,-35,195,15)
LIG(205,-35,195,-35)
LIG(190,-5,190,5)
LIG(160,-5,190,-5)
LIG(160,5,160,-5)
LIG(230,15,230,40)
LIG(155,40,230,40)
LIG(155,15,160,15)
LIG(155,15,155,40)
LIG(145,15,155,15)
LIG(135,25,245,25)
FFIG D:\VLSI\UPCOUNTER.sch
